
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
  **** SW Build 3670227 on Oct 13 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /home/sy/xilinx/Vitis_HLS/2022.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/home/sy/xilinx/Vitis_HLS/2022.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'sy' on host 'sy-pc' (Linux_x86_64 version 5.15.0-102-generic) on Thu May 30 11:26:48 CST 2024
INFO: [HLS 200-10] On os Ubuntu 20.04.6 LTS
INFO: [HLS 200-10] In directory '/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset Layer_Norm.prj 
INFO: [HLS 200-10] Opening and resetting project '/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/Layer_Norm.prj'.
INFO: [HLS 200-1510] Running: add_files /media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/layernorm.cpp -cflags -I/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/ 
INFO: [HLS 200-10] Adding design file '/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/layernorm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb /media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/tb/layer_norm_tb.cpp -cflags -std=c++11  
INFO: [HLS 200-10] Adding test bench file '/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/tb/layer_norm_tb.cpp' to the project
INFO: [HLS 200-1510] Running: set_top layernorm 
INFO: [HLS 200-1510] Running: open_solution -reset sol 
INFO: [HLS 200-10] Creating and opening solution '/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/Layer_Norm.prj/sol'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xczu7ev-ffvc1156-2-e 
INFO: [HLS 200-1611] Setting target device to 'xczu7ev-ffvc1156-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design 
Running Dispatch Server on port: 42019
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../tb/layer_norm_tb.cpp in debug mode
   Compiling ../../../../src/layernorm.cpp in debug mode
   Generating csim.exe
Pass!
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 512
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 7.35 seconds. CPU system time: 0.9 seconds. Elapsed time: 9.56 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 754.066 MB.
INFO: [HLS 200-10] Analyzing design file '/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/layernorm.cpp' ... 
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:230:32)
WARNING: [HLS 207-5292] unused parameter 'p_Idx' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:238:38)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 15.74 seconds. CPU system time: 0.82 seconds. Elapsed time: 18.22 seconds; current allocated memory: 762.375 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::constructor(ap_uint<256> const&)' into 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:95:45)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:110:22)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:109:22)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:108:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:105:24)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:103:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:96:31)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:125:45)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:126:31)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:142:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:127:31)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:138:23)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:138:13)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:135:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:131:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::constructor(ap_uint<8> const&)' into 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType(ap_uint<8> const&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::constructor(ap_uint<32> const&)' into 'xf::blas::WideType<float, 1u, 32u, void>::WideType(ap_uint<32> const&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:103:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:158:45)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:159:45)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:187:18)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:187:32)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:184:18)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:183:25)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:181:18)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:180:20)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:179:17)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:160:45)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:179:71)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:179:56)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:179:37)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 32u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:178:2)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:178:48)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:178:32)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator[](unsigned int)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:178:22)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:175:24)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:174:25)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType(ap_uint<256> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:173:9)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::WideType(ap_uint<32> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:169:22)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType(ap_uint<8> const&)' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:168:20)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:165:31)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 1u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:164:31)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:163:45)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:162:45)
INFO: [HLS 214-131] Inlining function 'xf::blas::WideType<int, 32u, 32u, void>::WideType()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:161:36)
INFO: [HLS 214-377] Adding 'norm_val_temp1' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'gamma_val' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'beta_val' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'mean_val' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'stddev_val' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'ref.tmp' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp2' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp9' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp11' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'ref.tmp13' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'norm_val_temp' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'norm_val' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'valX' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:84:9)
INFO: [HLS 214-377] Adding 'ref.tmp6' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:102:9)
INFO: [HLS 214-377] Adding 'mean' into disaggregation list because there's array-partition pragma applied on the struct field (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:84:9)
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mean' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:96:31)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'valX' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:95:45)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp6'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'stddev_val' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:127:31)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mean_val' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:126:31)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'valX' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:125:45)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp13'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp11'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp9'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'ref.tmp2'
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'stddev_val' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:165:31)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'mean_val' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:164:31)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'beta_val' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:163:45)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'gamma_val' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:162:45)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'norm_val_temp1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:161:36)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'norm_val_temp' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:160:45)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'norm_val' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:159:45)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-210] Disaggregating variable 'valX' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:158:45)
Resolution: For help on HLS 214-210 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=214-210.html
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:100:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_107_1' is marked as complete unroll implied by the pipeline pragma (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:107:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_176_2' is marked as complete unroll implied by the pipeline pragma (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:176:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_129_1' is marked as complete unroll implied by the pipeline pragma (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:129:27)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_136_2' is marked as complete unroll implied by the pipeline pragma (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:136:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_104_2' is marked as complete unroll implied by the pipeline pragma (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:104:31)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_76_2' is marked as complete unroll implied by the pipeline pragma (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:76:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 1 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 32 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 32 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_176_2' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:176:31) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' completely with a factor of 32 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:156:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:129:27) in function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const' completely with a factor of 32 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:127:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' completely with a factor of 32 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' completely with a factor of 32 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_2' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:136:31) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' completely with a factor of 32 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:123:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_129_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:129:27) in function 'xf::blas::WideType<float, 1u, 32u, void>::operator ap_uint<32> const' completely with a factor of 1 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:127:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:100:5) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' completely with a factor of 32 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_107_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/include/./types.hpp:107:20) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' completely with a factor of 32 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:93:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_2' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:104:31) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' completely with a factor of 32 (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:93:0)
INFO: [HLS 214-178] Inlining function 'hls::sqrt(float)' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:123:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<float, 1u, 32u, void>::operator ap_uint<32> const()' into 'void xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:123:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::mantissa() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::__signbit() const' into 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:12:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, (ap_q_mode)6, float>(float, bool, hls::enable_if<std::numeric_limits<int>::is_signed, bool>::type)' into 'int generic_cast_IEEE754<int, float>(float, bool)' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116:0)
INFO: [HLS 214-178] Inlining function 'int generic_cast_IEEE754<int, float>(float, bool)' into '__hls_fptosi_float_i32' (/wrk/ci/prod/2022.2/hls_product/continuous/608/2022.2/src/shared/hls/clib/hlsmath/src/lib_floatconversion.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'xf::blas::WideType<ap_int<8>, 32u, 8u, void>::operator ap_uint<256> const()' into 'void xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>(unsigned int, unsigned int, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, 1u, (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<float, 1u, (sizeof (float)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&, hls::stream<xf::blas::WideType<ap_int<8>, (1) << (5u), (sizeof (ap_int<8>)) * (8), void>::t_TypeInt, 0>&)' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:156:0)
INFO: [HLS 214-248] Applying array_partition to 'norm_val': Complete partitioning on dimension 1. (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:159:45)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'VITIS_LOOP_31_2'(/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:31:26) has been inferred on bundle 'ln_data'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:31:26)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'anonymous'() has been inferred on bundle 'ln_paras'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.1 seconds. CPU system time: 0.49 seconds. Elapsed time: 3.85 seconds; current allocated memory: 763.293 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 763.293 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 789.023 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.21 seconds; current allocated memory: 823.762 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_39_3' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:40) in function 'xf::blas::(anonymous namespace)::DataMover_A<ap_int<8>, ap_uint<256>, 5u>' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_74_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:76) in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'VITIS_LOOP_76_2' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:76) in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>': cannot completely unroll a loop with a variable trip count.
Resolution: For help on HLS 200-936 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-936.html
INFO: [XFORM 203-712] Applying dataflow to function 'layernorm' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/layernorm.cpp:3:1), detected/extracted 7 process function(s): 
	 'entry_proc'
	 'xf::blas::(anonymous namespace)::DataMover_A<ap_int<8>, ap_uint<256>, 5u>'
	 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>'
	 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>'
	 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>'
	 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>'
	 'xf::blas::(anonymous namespace)::Store<ap_int<8>, ap_uint<256>, 5u>'.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:8:9)...32 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:88:9)...32 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 878.035 MB.
WARNING: [HLS 200-1899] Trying to convert loop 'VITIS_LOOP_236_2'(/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:232:18) in function 'xf::blas::(anonymous namespace)::Store<ap_int<8>, ap_uint<256>, 5u>' into perfect loop, but failed because of instruction in loop preheader is used in loop header.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_234_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:234:32) in function 'xf::blas::(anonymous namespace)::Store<ap_int<8>, ap_uint<256>, 5u>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_129_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:129:32) in function 'xf::blas::(anonymous namespace)::StdDev<ap_int<8>, float, 5u>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_167_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:167:32) in function 'xf::blas::(anonymous namespace)::Norm<ap_int<8>, float, 5u>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_98_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:98:31) in function 'xf::blas::(anonymous namespace)::Mean<ap_int<8>, 5u>' the outer loop is not a perfect loop because there is nontrivial logic in the loop latch.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_74_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:76:28) in function 'xf::blas::(anonymous namespace)::DataMover_B<ap_int<8>, ap_uint<256>, 5u>' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_30_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:27:18) in function 'xf::blas::(anonymous namespace)::DataMover_A<ap_int<8>, ap_uint<256>, 5u>' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-960.html
INFO: [HLS 200-472] Inferring partial write operation for 'gamma_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'beta_ram' 
INFO: [HLS 200-472] Inferring partial write operation for 'ram.V' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:33:24)
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_129_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:129) in function '(anonymous namespace)StdDev<ap_int<8>, float, 5u>': loop nest is not flattened.
Resolution: For help on HLS 200-957 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-957.html
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_167_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:167) in function '(anonymous namespace)Norm<ap_int<8>, float, 5u>': loop nest is not flattened.
Resolution: For help on HLS 200-957 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-957.html
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_98_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:98) in function '(anonymous namespace)Mean<ap_int<8>, 5u>': loop nest is not flattened.
Resolution: For help on HLS 200-957 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-957.html
WARNING: [HLS 200-957] Unable to rewind loop 'VITIS_LOOP_74_1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:76) in function '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>': loop nest is not flattened.
Resolution: For help on HLS 200-957 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-957.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.33 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'layernorm' ...
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_31_2' to 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_39_3' to 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_39_3'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_1' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_2' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_3' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>_Pipeline_4' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)DataMover_B<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Mean<ap_int<8>, 5u>' to 'p_anonymous_namespace_Mean_ap_int_8_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)StdDev<ap_int<8>, float, 5u>' to 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i32' to 'p_hls_fptosi_float_i32'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Norm<ap_int<8>, float, 5u>' to 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Store<ap_int,ap_uint<256>,5u>_Pipeline_VITIS_LOOP_236_2' to 'p_anonymous_namespace_Store_ap_int_ap_uint_256_5u_Pipeline_VITIS_LOOP_236_2'.
WARNING: [SYN 201-103] Legalizing function name '(anonymous namespace)Store<ap_int<8>, ap_uint<256>, 5u>' to 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'ram_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_31_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_31_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'ram_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_39_3'.
WARNING: [HLS 200-880] The II Violation in module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_39_3' (loop 'VITIS_LOOP_39_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('data_copy_a1_write_ln41', /media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:41) on port 'data_copy_a1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:41) and fifo request operation ('tmp', /media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:40) on port 'data_copy_a1' (/media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:40).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 4, loop 'VITIS_LOOP_39_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 41, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_74_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Mean_ap_int_8_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Sum'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Sum'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_31) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_29) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_27) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_25) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_23) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_21) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_19) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_17) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_15) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_13) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_5) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_30) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_28) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_26) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_24) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_22) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_20) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_18) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_16) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_14) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_6) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_4) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=ret_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'StdDev'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'StdDev'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_float_i32'.
INFO: [HLS 200-1470] Pipelining result : Target II = 0, Final II = 1, Depth = 1, function '__hls_fptosi_float_i32'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'norm'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 37, loop 'norm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.42 seconds. CPU system time: 0 seconds. Elapsed time: 1.45 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Store_ap_int_ap_uint_256_5u_Pipeline_VITIS_LOOP_236_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_236_2'.
WARNING: [HLS 200-880] The II Violation in module 'p_anonymous_namespace_Store_ap_int_ap_uint_256_5u_Pipeline_VITIS_LOOP_236_2' (loop 'VITIS_LOOP_236_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('dst_idx_1_write_ln236', /media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:236) of variable 'dst_idx', /media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:240 on local variable 'dst_idx' and 'load' operation ('dst_idx_1_load', /media/sy/data/project/Large_Project_Phase_2/layer_norm/Layer_Norm_0528/src/../include/helpers.hpp:240) on local variable 'dst_idx'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 40, loop 'VITIS_LOOP_236_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.87 seconds. CPU system time: 0 seconds. Elapsed time: 1.91 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'layernorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2' pipeline 'VITIS_LOOP_31_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2/m_axi_ln_data_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_31_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_39_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_39_3' pipeline 'VITIS_LOOP_39_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_39_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1WNR_AUTO_1R1W' to 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1WNR_AUbkb' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s'.
INFO: [RTMG 210-278] Implementing memory 'layernorm_p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1WNR_AUbkb' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1/m_axi_ln_paras_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3/m_axi_ln_paras_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_Pipeline_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_AUTO_1R1W' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_AUTcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_beta_ram_RAM_AUTO_1R1W' to 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_beta_ram_RAM_AUTOdEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s'.
INFO: [RTMG 210-278] Implementing memory 'layernorm_p_anonymous_namespace_DataMover_B_ap_int_8_ap_uint_256_5u_s_gamma_ram_RAM_AUTcud' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Mean_ap_int_8_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Mean_ap_int_8_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'am_submul_8s_8s_18_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ama_submuladd_8s_8s_18s_18_4_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_8_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_4_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_StdDev_ap_int_8_float_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i32' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i32'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s' is 21760 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_22_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_2_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitodp_32s_64_4_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32s_32_4_no_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Norm_ap_int_8_float_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Store_ap_int_ap_uint_256_5u_Pipeline_VITIS_LOOP_236_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'p_anonymous_namespace_Store_ap_int_ap_uint_256_5u_Pipeline_VITIS_LOOP_236_2' pipeline 'VITIS_LOOP_236_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'add_32ns_32ns_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Store_ap_int_ap_uint_256_5u_Pipeline_VITIS_LOOP_236_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.33 seconds. CPU system time: 0.14 seconds. Elapsed time: 3.77 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'layernorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/ln_data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/ln_paras' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/input_data_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/gama_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/beta_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/output_data_addr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/cols_log' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/q_value' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/shift_value' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/done' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/inputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/outputs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'layernorm/paras' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'layernorm' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'input_data_addr', 'gama_addr', 'beta_addr', 'output_data_addr', 'rows', 'cols_log', 'q_value', 'shift_value', 'done', 'inputs', 'outputs', 'paras' and 'return' to AXI-Lite port ln_addr.
INFO: [RTGEN 206-100] Finished creating RTL model for 'layernorm'.
INFO: [RTMG 210-285] Implementing FIFO 'output_data_addr_c_U(layernorm_fifo_w32_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'outputs_c_U(layernorm_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'data_copy_a_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_copy_b_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_copy_c_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c17_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c20_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'beta_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mean_a_U(layernorm_fifo_w8_d64_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_b_U(layernorm_fifo_w8_d64_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c16_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c19_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'stddev_U(layernorm_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c15_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c18_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'norm_U(layernorm_fifo_w256_d16_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_log_c_U(layernorm_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Store_ap_int_8_ap_uint_256_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Mean_ap_int_8_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0_U(layernorm_start_for_p_anonymous_namespace_StdDev_ap_int_8_float_5u_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0_U(layernorm_start_for_p_anonymous_namespace_Norm_ap_int_8_float_5u_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.089 GB.
INFO: [RTMG 210-283] Generating pipelined adder/subtractor : 'layernorm_add_32ns_32ns_32_3_1_Adder_0'
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.04 seconds. CPU system time: 0.25 seconds. Elapsed time: 2.69 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1.37 seconds. CPU system time: 0.1 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.108 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for layernorm.
INFO: [VLOG 209-307] Generating Verilog RTL for layernorm.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 36.84 seconds. CPU system time: 2.42 seconds. Elapsed time: 43.31 seconds; current allocated memory: 380.715 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sy/xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_dadd_64ns_64ns_64_5_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_ddiv_64ns_64ns_64_22_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_fadd_32ns_32ns_32_4_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_fadd_32ns_32ns_32_4_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_fmul_32ns_32ns_32_3_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_fpext_32ns_64_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_fpext_32ns_64_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_fpext_32ns_64_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_fptrunc_64ns_32_2_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_fptrunc_64ns_32_2_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_fptrunc_64ns_32_2_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_fsqrt_32ns_32ns_32_8_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_fsqrt_32ns_32ns_32_8_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_fsqrt_32ns_32ns_32_8_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_sitodp_32s_64_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_sitodp_32s_64_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_sitodp_32s_64_4_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_sitofp_32ns_32_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_sitofp_32ns_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_sitofp_32ns_32_4_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'layernorm_sitofp_32s_32_4_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'layernorm_sitofp_32s_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'layernorm_sitofp_32s_32_4_no_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/sy/xilinx/Vivado/2022.2/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Thu May 30 11:28:09 2024...
INFO: [HLS 200-802] Generated output file Layer_Norm.prj/sol/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.71 seconds. CPU system time: 1.71 seconds. Elapsed time: 20 seconds; current allocated memory: 7.066 MB.
INFO: [HLS 200-1510] Running: close_project 
INFO: [HLS 200-112] Total CPU user time: 59.34 seconds. Total CPU system time: 5.34 seconds. Total elapsed time: 84.57 seconds; peak allocated memory: 1.115 GB.
INFO: [Common 17-206] Exiting vitis_hls at Thu May 30 11:28:12 2024...
