Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: vgatest.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vgatest.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vgatest"
Output Format                      : NGC
Target Device                      : xc3s1000-4-ft256

---- Source Options
Top Module Name                    : vgatest
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/dhansen17/Desktop/Final_Project/vga1/vga_test/vga_gen.vhd" in Library work.
Entity <vgatest> compiled.
Entity <vgatest> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vgatest> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vgatest> in library <work> (Architecture <behavioral>).
Entity <vgatest> analyzed. Unit <vgatest> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vgatest>.
    Related source file is "C:/Users/dhansen17/Desktop/Final_Project/vga1/vga_test/vga_gen.vhd".
WARNING:Xst:653 - Signal <paddle_top> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000110110111.
WARNING:Xst:653 - Signal <paddle_length> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000110010.
WARNING:Xst:653 - Signal <paddle_height> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000001010.
WARNING:Xst:653 - Signal <bricks_bot> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010010110.
WARNING:Xst:1780 - Signal <bricks<4>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <brick_width> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000010100.
WARNING:Xst:653 - Signal <brick_height> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000010101010.
WARNING:Xst:653 - Signal <brick3_left> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001111101.
WARNING:Xst:653 - Signal <brick2_left> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001100100.
WARNING:Xst:653 - Signal <brick1_left> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000001001011.
WARNING:Xst:653 - Signal <brick0_left> is used but never assigned. This sourceless signal will be automatically connected to value 00000000000000000000000000110010.
    Found 3-bit register for signal <red_out>.
    Found 3-bit register for signal <green_out>.
    Found 3-bit register for signal <blue_out>.
    Found 1-bit register for signal <hs_out>.
    Found 1-bit register for signal <vs_out>.
    Found 10-bit subtractor for signal <$sub0000> created at line 103.
    Found 9-bit subtractor for signal <$sub0001> created at line 104.
    Found 12-bit adder carry out for signal <add0000$addsub0000> created at line 117.
    Found 12-bit adder carry out for signal <add0001$addsub0000> created at line 115.
    Found 11-bit adder for signal <ball_left$add0000>.
    Found 11-bit adder for signal <ball_top$add0000>.
    Found 11-bit up counter for signal <ballx>.
    Found 11-bit comparator greatequal for signal <ballx$cmp_ge0000> created at line 194.
    Found 11-bit adder for signal <ballx$sub0000> created at line 195.
    Found 11-bit register for signal <bally>.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0000> created at line 236.
    Found 32-bit comparator greatequal for signal <bally$cmp_ge0001> created at line 226.
    Found 32-bit comparator greater for signal <bally$cmp_gt0000> created at line 206.
    Found 32-bit comparator greater for signal <bally$cmp_gt0001> created at line 216.
    Found 32-bit comparator greater for signal <bally$cmp_gt0002> created at line 226.
    Found 32-bit comparator greater for signal <bally$cmp_gt0003> created at line 198.
    Found 32-bit comparator greater for signal <bally$cmp_gt0004> created at line 206.
    Found 32-bit comparator greater for signal <bally$cmp_gt0005> created at line 236.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0000> created at line 236.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0001> created at line 236.
    Found 32-bit comparator lessequal for signal <bally$cmp_le0002> created at line 226.
    Found 11-bit comparator less for signal <bally$cmp_lt0000> created at line 190.
    Found 32-bit comparator less for signal <bally$cmp_lt0001> created at line 206.
    Found 32-bit comparator less for signal <bally$cmp_lt0002> created at line 216.
    Found 32-bit comparator less for signal <bally$cmp_lt0003> created at line 226.
    Found 32-bit comparator less for signal <bally$cmp_lt0004> created at line 198.
    Found 32-bit comparator less for signal <bally$cmp_lt0005> created at line 198.
    Found 32-bit comparator less for signal <bally$cmp_lt0006> created at line 236.
    Found 11-bit adder for signal <bally$mux0000>.
    Found 4-bit register for signal <bricks<3:0>>.
    Found 1-bit register for signal <clk25>.
    Found 32-bit up counter for signal <cnt>.
    Found 32-bit adder for signal <cnt$addsub0000> created at line 64.
    Found 3-bit up counter for signal <color>.
    Found 32-bit up counter for signal <counter>.
    Found 32-bit adder for signal <counter$add0000> created at line 112.
    Found 32-bit adder for signal <counter$addsub0000> created at line 252.
    Found 32-bit adder for signal <counter$addsub0001> created at line 112.
    Found 32-bit comparator greatequal for signal <counter$cmp_ge0000> created at line 254.
    Found 32-bit comparator greater for signal <counter$cmp_gt0000> created at line 251.
    Found 32-bit comparator lessequal for signal <counter$cmp_le0000> created at line 251.
    Found 32-bit comparator less for signal <counter$cmp_lt0000> created at line 254.
    Found 32-bit comparator less for signal <counter$cmp_lt0001> created at line 249.
    Found 32-bit subtractor for signal <counter$sub0000> created at line 255.
    Found 32-bit up counter for signal <game_tick>.
    Found 32-bit adder for signal <game_tick$add0000> created at line 248.
    Found 32-bit comparator greatequal for signal <game_tick$cmp_ge0000> created at line 249.
    Found 10-bit up counter for signal <hcounter>.
    Found 10-bit comparator greater for signal <hs_out$cmp_gt0000> created at line 165.
    Found 10-bit comparator less for signal <hs_out$cmp_lt0000> created at line 165.
    Found 32-bit adder for signal <red_out$add0000> created at line 123.
    Found 32-bit adder for signal <red_out$add0001> created at line 122.
    Found 32-bit adder for signal <red_out$add0002> created at line 121.
    Found 32-bit adder for signal <red_out$add0003> created at line 120.
    Found 13-bit adder for signal <red_out$add0004> created at line 115.
    Found 13-bit adder for signal <red_out$add0005> created at line 117.
    Found 32-bit adder for signal <red_out$add0006> created at line 111.
    Found 32-bit adder for signal <red_out$add0007> created at line 113.
    Found 10-bit subtractor for signal <red_out$addsub0000> created at line 103.
    Found 9-bit subtractor for signal <red_out$addsub0001> created at line 104.
    Found 32-bit comparator greatequal for signal <red_out$cmp_ge0000> created at line 236.
    Found 32-bit comparator greatequal for signal <red_out$cmp_ge0001> created at line 226.
    Found 32-bit comparator greatequal for signal <red_out$cmp_ge0002> created at line 216.
    Found 32-bit comparator greatequal for signal <red_out$cmp_ge0003> created at line 206.
    Found 12-bit comparator greatequal for signal <red_out$cmp_ge0004> created at line 127.
    Found 12-bit comparator greatequal for signal <red_out$cmp_ge0005> created at line 127.
    Found 10-bit comparator greater for signal <red_out$cmp_gt0000> created at line 125.
    Found 9-bit comparator greater for signal <red_out$cmp_gt0001> created at line 125.
    Found 32-bit comparator greater for signal <red_out$cmp_gt0002> created at line 130.
    Found 32-bit comparator greater for signal <red_out$cmp_gt0003> created at line 130.
    Found 32-bit comparator greater for signal <red_out$cmp_gt0004> created at line 135.
    Found 32-bit comparator greater for signal <red_out$cmp_gt0005> created at line 135.
    Found 32-bit comparator greater for signal <red_out$cmp_gt0006> created at line 140.
    Found 32-bit comparator greater for signal <red_out$cmp_gt0007> created at line 145.
    Found 32-bit comparator greater for signal <red_out$cmp_gt0008> created at line 150.
    Found 32-bit comparator lessequal for signal <red_out$cmp_le0000> created at line 236.
    Found 32-bit comparator lessequal for signal <red_out$cmp_le0001> created at line 236.
    Found 32-bit comparator lessequal for signal <red_out$cmp_le0002> created at line 226.
    Found 32-bit comparator lessequal for signal <red_out$cmp_le0003> created at line 216.
    Found 32-bit comparator lessequal for signal <red_out$cmp_le0004> created at line 206.
    Found 13-bit comparator lessequal for signal <red_out$cmp_le0005> created at line 127.
    Found 13-bit comparator lessequal for signal <red_out$cmp_le0006> created at line 127.
    Found 10-bit comparator less for signal <red_out$cmp_lt0000> created at line 125.
    Found 9-bit comparator less for signal <red_out$cmp_lt0001> created at line 125.
    Found 32-bit comparator less for signal <red_out$cmp_lt0002> created at line 130.
    Found 32-bit comparator less for signal <red_out$cmp_lt0003> created at line 130.
    Found 32-bit comparator less for signal <red_out$cmp_lt0004> created at line 135.
    Found 32-bit comparator less for signal <red_out$cmp_lt0005> created at line 135.
    Found 32-bit comparator less for signal <red_out$cmp_lt0006> created at line 140.
    Found 32-bit comparator less for signal <red_out$cmp_lt0007> created at line 145.
    Found 32-bit comparator less for signal <red_out$cmp_lt0008> created at line 150.
    Found 10-bit up counter for signal <vcounter>.
    Found 10-bit comparator greater for signal <vs_out$cmp_gt0000> created at line 171.
    Found 10-bit comparator less for signal <vs_out$cmp_lt0000> created at line 171.
    Summary:
	inferred   7 Counter(s).
	inferred  27 D-type flip-flop(s).
	inferred  24 Adder/Subtractor(s).
	inferred  60 Comparator(s).
Unit <vgatest> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 24
 10-bit subtractor                                     : 2
 11-bit adder                                          : 4
 12-bit adder carry out                                : 2
 13-bit adder                                          : 2
 32-bit adder                                          : 11
 32-bit subtractor                                     : 1
 9-bit subtractor                                      : 2
# Counters                                             : 6
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 32-bit up counter                                     : 3
# Registers                                            : 11
 1-bit register                                        : 7
 11-bit register                                       : 1
 3-bit register                                        : 3
# Comparators                                          : 60
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 3
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 1
 12-bit comparator greatequal                          : 2
 13-bit comparator lessequal                           : 2
 32-bit comparator greatequal                          : 8
 32-bit comparator greater                             : 14
 32-bit comparator less                                : 15
 32-bit comparator lessequal                           : 9
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1426 - The value init of the FF/Latch bricks_0 hinder the constant cleaning in the block vgatest.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch bricks_1 hinder the constant cleaning in the block vgatest.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch bricks_2 hinder the constant cleaning in the block vgatest.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch bricks_3 hinder the constant cleaning in the block vgatest.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1710 - FF/Latch <green_out_2> (without init value) has a constant value of 0 in block <vgatest>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2404 -  FFs/Latches <green_out<2:2>> (without init value) have a constant value of 0 in block <vgatest>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 23
 10-bit subtractor                                     : 2
 11-bit adder                                          : 4
 12-bit adder carry out                                : 2
 13-bit adder                                          : 2
 32-bit adder                                          : 10
 32-bit subtractor                                     : 1
 9-bit subtractor                                      : 2
# Counters                                             : 5
 10-bit up counter                                     : 2
 11-bit up counter                                     : 1
 32-bit up counter                                     : 2
# Registers                                            : 26
 Flip-Flops                                            : 26
# Comparators                                          : 60
 10-bit comparator greater                             : 3
 10-bit comparator less                                : 3
 11-bit comparator greatequal                          : 1
 11-bit comparator less                                : 1
 12-bit comparator greatequal                          : 2
 13-bit comparator lessequal                           : 2
 32-bit comparator greatequal                          : 8
 32-bit comparator greater                             : 14
 32-bit comparator less                                : 15
 32-bit comparator lessequal                           : 9
 9-bit comparator greater                              : 1
 9-bit comparator less                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch bricks_0 hinder the constant cleaning in the block vgatest.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch bricks_1 hinder the constant cleaning in the block vgatest.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch bricks_2 hinder the constant cleaning in the block vgatest.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1426 - The value init of the FF/Latch bricks_3 hinder the constant cleaning in the block vgatest.
   You should achieve better results by setting this init to 0.
INFO:Xst:2261 - The FF/Latch <blue_out_0> in Unit <vgatest> is equivalent to the following 2 FFs/Latches, which will be removed : <blue_out_1> <blue_out_2> 
INFO:Xst:2261 - The FF/Latch <green_out_0> in Unit <vgatest> is equivalent to the following FF/Latch, which will be removed : <green_out_1> 
INFO:Xst:2261 - The FF/Latch <red_out_0> in Unit <vgatest> is equivalent to the following FF/Latch, which will be removed : <red_out_1> 

Optimizing unit <vgatest> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vgatest, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 117
 Flip-Flops                                            : 117

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vgatest.ngr
Top Level Output File Name         : vgatest
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 14

Cell Usage :
# BELS                             : 1339
#      GND                         : 1
#      INV                         : 47
#      LUT1                        : 173
#      LUT2                        : 66
#      LUT2_D                      : 5
#      LUT2_L                      : 2
#      LUT3                        : 59
#      LUT3_D                      : 5
#      LUT3_L                      : 4
#      LUT4                        : 255
#      LUT4_D                      : 12
#      LUT4_L                      : 7
#      MUXCY                       : 450
#      MUXF5                       : 7
#      VCC                         : 1
#      XORCY                       : 245
# FlipFlops/Latches                : 117
#      FDE                         : 58
#      FDR                         : 45
#      FDRE                        : 14
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 2
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1000ft256-4 

 Number of Slices:                      337  out of   7680     4%  
 Number of Slice Flip Flops:            117  out of  15360     0%  
 Number of 4 input LUTs:                635  out of  15360     4%  
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    173     8%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50_in                           | BUFGP                  | 1     |
clk251                             | BUFG                   | 116   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 19.859ns (Maximum Frequency: 50.356MHz)
   Minimum input arrival time before clock: 9.815ns
   Maximum output required time after clock: 7.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50_in'
  Clock period: 2.623ns (frequency: 381.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.623ns (Levels of Logic = 0)
  Source:            clk25 (FF)
  Destination:       clk25 (FF)
  Source Clock:      clk50_in rising
  Destination Clock: clk50_in rising

  Data Path: clk25 to clk25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.720   0.877  clk25 (clk251)
     FDR:R                     1.026          clk25
    ----------------------------------------
    Total                      2.623ns (1.746ns logic, 0.877ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk251'
  Clock period: 19.859ns (frequency: 50.356MHz)
  Total number of paths / destination ports: 3304694 / 240
-------------------------------------------------------------------------
Delay:               19.859ns (Levels of Logic = 12)
  Source:            ballx_0 (FF)
  Destination:       bally_0 (FF)
  Source Clock:      clk251 rising
  Destination Clock: clk251 rising

  Data Path: ballx_0 to bally_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             26   0.720   1.887  ballx_0 (ballx_0)
     LUT3_D:I2->O          6   0.551   1.029  Madd_ball_left_add0000_cy<2>1 (Madd_ball_left_add0000_cy<2>)
     LUT4:I3->O            8   0.551   1.151  add0001_mux0000<4>1 (Madd_add0001_addsub0000_lut<4>)
     LUT4:I2->O           13   0.551   1.196  Madd_add0001_addsub0000_cy<4>1 (Madd_add0001_addsub0000_cy<4>)
     LUT4_D:I3->O         10   0.551   1.160  Madd_add0001_addsub0000_cy<7>1 (Madd_add0001_addsub0000_cy<7>)
     LUT4:I3->O            4   0.551   0.985  add0001_addsub0000<10>1 (add0001_addsub0000<10>)
     LUT4:I2->O            1   0.551   0.000  Mcompar_red_out_cmp_ge0002_lut<5> (Mcompar_red_out_cmp_ge0002_lut<5>)
     MUXCY:S->O            1   0.500   0.000  Mcompar_red_out_cmp_ge0002_cy<5> (Mcompar_red_out_cmp_ge0002_cy<5>)
     MUXCY:CI->O           5   0.303   0.989  Mcompar_red_out_cmp_ge0002_cy<6> (Mcompar_red_out_cmp_ge0002_cy<6>)
     LUT3:I2->O            2   0.551   0.945  bally_or000411 (N11)
     LUT4:I2->O            1   0.551   0.869  bally_not000155 (bally_not000155)
     LUT4:I2->O            1   0.551   0.869  bally_not0001101 (bally_not0001101)
     LUT4:I2->O           11   0.551   1.144  bally_not0001203 (bally_not0001)
     FDE:CE                    0.602          bally_0
    ----------------------------------------
    Total                     19.859ns (7.635ns logic, 12.224ns route)
                                       (38.4% logic, 61.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk251'
  Total number of paths / destination ports: 6608 / 64
-------------------------------------------------------------------------
Offset:              9.815ns (Levels of Logic = 36)
  Source:            but_left (PAD)
  Destination:       counter_31 (FF)
  Destination Clock: clk251 rising

  Data Path: but_left to counter_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   0.821   2.198  but_left_IBUF (but_left_IBUF)
     LUT4:I0->O            1   0.551   0.000  counter_mux0000<0>1 (counter_mux0000<0>)
     MUXCY:S->O            1   0.500   0.000  Msub_counter_sub0000_cy<0> (Msub_counter_sub0000_cy<0>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<1> (Msub_counter_sub0000_cy<1>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<2> (Msub_counter_sub0000_cy<2>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<3> (Msub_counter_sub0000_cy<3>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<4> (Msub_counter_sub0000_cy<4>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<5> (Msub_counter_sub0000_cy<5>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<6> (Msub_counter_sub0000_cy<6>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<7> (Msub_counter_sub0000_cy<7>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<8> (Msub_counter_sub0000_cy<8>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<9> (Msub_counter_sub0000_cy<9>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<10> (Msub_counter_sub0000_cy<10>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<11> (Msub_counter_sub0000_cy<11>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<12> (Msub_counter_sub0000_cy<12>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<13> (Msub_counter_sub0000_cy<13>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<14> (Msub_counter_sub0000_cy<14>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<15> (Msub_counter_sub0000_cy<15>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<16> (Msub_counter_sub0000_cy<16>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<17> (Msub_counter_sub0000_cy<17>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<18> (Msub_counter_sub0000_cy<18>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<19> (Msub_counter_sub0000_cy<19>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<20> (Msub_counter_sub0000_cy<20>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<21> (Msub_counter_sub0000_cy<21>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<22> (Msub_counter_sub0000_cy<22>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<23> (Msub_counter_sub0000_cy<23>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<24> (Msub_counter_sub0000_cy<24>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<25> (Msub_counter_sub0000_cy<25>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<26> (Msub_counter_sub0000_cy<26>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<27> (Msub_counter_sub0000_cy<27>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<28> (Msub_counter_sub0000_cy<28>)
     MUXCY:CI->O           1   0.064   0.000  Msub_counter_sub0000_cy<29> (Msub_counter_sub0000_cy<29>)
     XORCY:CI->O           1   0.904   0.827  Msub_counter_sub0000_xor<30> (counter_sub0000<30>)
     LUT4:I3->O            1   0.551   0.000  Mcount_counter_lut<30> (Mcount_counter_lut<30>)
     MUXCY:S->O            0   0.500   0.000  Mcount_counter_cy<30> (Mcount_counter_cy<30>)
     XORCY:CI->O           1   0.904   0.000  Mcount_counter_xor<31> (Mcount_counter31)
     FDE:D                     0.203          counter_31
    ----------------------------------------
    Total                      9.815ns (6.790ns logic, 3.025ns route)
                                       (69.2% logic, 30.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk251'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              7.271ns (Levels of Logic = 1)
  Source:            blue_out_0 (FF)
  Destination:       blue_out<2> (PAD)
  Source Clock:      clk251 rising

  Data Path: blue_out_0 to blue_out<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.720   0.907  blue_out_0 (blue_out_0)
     OBUF:I->O                 5.644          blue_out_2_OBUF (blue_out<2>)
    ----------------------------------------
    Total                      7.271ns (6.364ns logic, 0.907ns route)
                                       (87.5% logic, 12.5% route)

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.88 secs
 
--> 

Total memory usage is 326392 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   21 (   0 filtered)
Number of infos    :    4 (   0 filtered)

