/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [20:0] _01_;
  reg [34:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [13:0] celloutsig_0_14z;
  wire [14:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [18:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_26z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [22:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_33z;
  wire [2:0] celloutsig_0_38z;
  wire [16:0] celloutsig_0_39z;
  wire [19:0] celloutsig_0_3z;
  wire [19:0] celloutsig_0_40z;
  wire [2:0] celloutsig_0_41z;
  wire [6:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_46z;
  wire [17:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [14:0] celloutsig_0_72z;
  wire [10:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire [19:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire [31:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_29z = celloutsig_0_18z ? in_data[0] : in_data[16];
  assign celloutsig_0_0z = !(in_data[16] ? in_data[18] : in_data[90]);
  assign celloutsig_0_19z = ~(celloutsig_0_14z[1] | in_data[34]);
  assign celloutsig_0_25z = ~(celloutsig_0_3z[9] | celloutsig_0_8z[5]);
  assign celloutsig_0_22z = ~((celloutsig_0_19z | celloutsig_0_6z) & celloutsig_0_21z[2]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z | celloutsig_1_0z[0]) & (celloutsig_1_1z | celloutsig_1_4z));
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_6z) & (celloutsig_1_5z | celloutsig_1_6z));
  assign celloutsig_1_19z = ~((celloutsig_1_1z | celloutsig_1_0z[1]) & (celloutsig_1_11z | in_data[157]));
  assign celloutsig_1_10z = { celloutsig_1_9z[19:1], celloutsig_1_5z } + { celloutsig_1_9z[11:2], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_7z };
  assign celloutsig_0_12z = celloutsig_0_2z + { celloutsig_0_9z[5:2], celloutsig_0_10z, in_data[24] };
  assign celloutsig_0_13z = { celloutsig_0_3z[14:12], celloutsig_0_2z, celloutsig_0_12z } + { celloutsig_0_4z[13:11], celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_16z = { in_data[89:88], celloutsig_0_11z } + in_data[10:8];
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_30z[6:0], celloutsig_0_22z, celloutsig_0_18z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 21'h000000;
    else _01_ <= { celloutsig_0_17z[12:0], celloutsig_0_11z, celloutsig_0_9z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _02_ <= 35'h000000000;
    else _02_ <= { _01_[17:15], celloutsig_0_23z, celloutsig_0_39z, celloutsig_0_50z, celloutsig_0_46z, celloutsig_0_12z };
  reg [8:0] _18_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _18_ <= 9'h000;
    else _18_ <= _02_[17:9];
  assign out_data[8:0] = _18_;
  assign celloutsig_0_39z = in_data[56:40] & { in_data[51:47], celloutsig_0_29z, celloutsig_0_7z };
  assign celloutsig_0_40z = { celloutsig_0_39z[2:1], celloutsig_0_19z, _00_, celloutsig_0_0z, celloutsig_0_19z, celloutsig_0_12z } & { celloutsig_0_28z[1:0], celloutsig_0_25z, celloutsig_0_39z };
  assign celloutsig_1_8z = { celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_7z } / { 1'h1, in_data[177:174], celloutsig_1_3z };
  assign celloutsig_1_18z = celloutsig_1_10z[11:5] / { 1'h1, in_data[174:170], celloutsig_1_11z };
  assign celloutsig_0_9z = celloutsig_0_3z[10:4] / { 1'h1, in_data[37:32] };
  assign celloutsig_0_42z = celloutsig_0_26z / { 1'h1, celloutsig_0_17z[7:2] };
  assign celloutsig_0_46z = { celloutsig_0_42z[5:0], celloutsig_0_10z } / { 1'h1, celloutsig_0_42z[5:0] };
  assign celloutsig_0_72z = { celloutsig_0_41z[1:0], celloutsig_0_2z, celloutsig_0_42z } / { 1'h1, celloutsig_0_33z[6:2], celloutsig_0_33z, celloutsig_0_10z };
  assign celloutsig_1_0z = in_data[150:148] / { 1'h1, in_data[150:149] };
  assign celloutsig_0_28z = celloutsig_0_12z[4:2] / { 1'h1, celloutsig_0_0z, celloutsig_0_22z };
  assign celloutsig_0_5z = celloutsig_0_3z[11:9] == { celloutsig_0_4z[9:8], in_data[24] };
  assign celloutsig_0_6z = celloutsig_0_3z[10:3] == celloutsig_0_3z[15:8];
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_1z } == celloutsig_1_2z[6:5];
  assign celloutsig_1_5z = in_data[149:142] == { in_data[176:170], celloutsig_1_3z };
  assign celloutsig_0_23z = { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_16z, in_data[24], celloutsig_0_10z } == { celloutsig_0_12z[3:0], celloutsig_0_14z, celloutsig_0_5z };
  assign celloutsig_0_50z = { celloutsig_0_8z[6:1], celloutsig_0_41z, celloutsig_0_24z, celloutsig_0_14z } > { celloutsig_0_39z[9:1], celloutsig_0_23z, celloutsig_0_17z, celloutsig_0_29z };
  assign celloutsig_0_11z = { celloutsig_0_4z[15:6], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z } > { celloutsig_0_2z[4:0], celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_20z = celloutsig_0_4z[8:0] > { in_data[13:12], celloutsig_0_9z };
  assign celloutsig_1_3z = { celloutsig_1_2z[6:3], celloutsig_1_1z } < { in_data[138:137], celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_10z[13:8] < { celloutsig_1_8z[2], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_5z };
  assign celloutsig_0_3z = in_data[53:34] % { 1'h1, in_data[93:81], celloutsig_0_2z };
  assign celloutsig_0_41z = celloutsig_0_38z * { celloutsig_0_40z[15:14], celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_13z[14:1] * { celloutsig_0_13z[12:6], celloutsig_0_9z };
  assign celloutsig_0_7z = celloutsig_0_3z[6] ? { celloutsig_0_4z[11:2], celloutsig_0_6z } : celloutsig_0_4z[14:4];
  assign celloutsig_0_15z = celloutsig_0_10z ? { celloutsig_0_12z[2:1], celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_6z } : { celloutsig_0_4z[7:6], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_33z = - { celloutsig_0_13z[6:2], celloutsig_0_16z };
  assign celloutsig_1_9z = - { in_data[134:110], celloutsig_1_8z, celloutsig_1_5z };
  assign celloutsig_0_21z = - { in_data[17:12], celloutsig_0_9z };
  assign celloutsig_0_24z = - celloutsig_0_14z[12:6];
  assign celloutsig_0_26z = - celloutsig_0_3z[15:9];
  assign celloutsig_0_10z = celloutsig_0_3z[8:4] !== celloutsig_0_9z[6:2];
  assign celloutsig_0_18z = | { celloutsig_0_8z[4:3], celloutsig_0_0z };
  assign celloutsig_0_17z = { celloutsig_0_16z[2], celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_5z } <<< { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_12z };
  assign celloutsig_0_38z = celloutsig_0_33z[2:0] - { celloutsig_0_26z[3], celloutsig_0_20z, celloutsig_0_22z };
  assign celloutsig_0_4z = { in_data[25:9], celloutsig_0_0z } - in_data[62:45];
  assign celloutsig_1_2z = { in_data[114:112], celloutsig_1_1z, celloutsig_1_0z } - { in_data[172:170], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_7z[10:5], celloutsig_0_6z } - { celloutsig_0_4z[16:11], in_data[24] };
  assign celloutsig_0_2z = { in_data[25:24], celloutsig_0_0z, in_data[24], in_data[24], celloutsig_0_0z } - in_data[26:21];
  assign celloutsig_0_30z = { celloutsig_0_4z[16:1], celloutsig_0_8z } - { celloutsig_0_15z[14:13], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_1_1z = ~((celloutsig_1_0z[1] & celloutsig_1_0z[1]) | (celloutsig_1_0z[1] & in_data[187]));
  assign { out_data[134:128], out_data[96], out_data[46:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_72z };
endmodule
