 I 
 
目錄 
目錄 ................................................................................................................................................... I 
圖目錄 ............................................................................................................................................. II 
一、前言 .......................................................................................................................................... 1 
二、研究目的 .................................................................................................................................. 1 
三、文獻探討 .................................................................................................................................. 1 
四、研究方法 .................................................................................................................................. 2 
五、結果與討論 .............................................................................................................................. 2 
六、結論 .......................................................................................................................................... 8 
參考文獻 .......................................................................................................................................... 8 
計畫成果自評 .................................................................................................................................. 8 
附錄 .................................................................................................................................................. 8 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 1 
 
一、前言 
矽量子點包埋於氧化物中，由於其光增益[1]與量子侷限效應[2]的發現，已經被證實可能
應用在光子晶體、非揮發性記憶體、高速邏輯元件與新世代太陽能電池等領域。因為量子
點造成的分離(discrete)能階使得載子在氧化物中產生特殊的傳輸行為，這樣特殊的傳輸特
性也使得熱電子式太陽能電池之製作得以實現，其中共振穿隧扮演了重要的角色 
二、研究目的 
矽量子點埋在介電材料中像二氧化矽(SiO2)及矽的氮化物(SiNx)已被廣泛的應用在非揮
發記憶體、奈米邏輯元件及第三代太陽能電池之中。在量子點成長的各種方法中，有機金
屬化學汽相沈積法(metal organic chemical vapor deposition, MOCVD)或是分子束磊晶
(molecular beam epitaxy, MBE)仍然是主流的技術，因為他們可以輕易在長晶過程中利用晶
格不匹配的應力，造成薄膜以 S-K 的方式島狀成長。這樣的量子點在提升發光二極體的亮
度以及雷射二極體的發光效率上已經廣被利用。本計畫使用濺鍍方式沉積不同週期的矽量
子井氧化層，經由不同溫度及時間的退火，探討其光電響應，並深入的分析電性及物性。
藉由自我排列而成的矽量子點所排列而成的量子井式光偵測器的研究奠定了量子式太陽能
電池研究的基礎。 
三、文獻探討 
光偵測器的結構分為很多種，例如：光導 (photoconductive) 、蕭基接面 (Schottky 
barrier)、金屬-半導體-金屬(metal- semiconductor- metal，MSM)、p-n 接面、正-本-負感光二
極體(p-i-n photodetectors)、累增崩潰光偵測器(avalanche photodetectors，APD) 、金屬-氧化
層-半導體(metal-insulator-semiconductor，MIS)等。量子點尺寸控制對奈米元件而言是影響
品質的關鍵[3]，當由有序排列的量子點形成量子井結構時，因層層堆疊的多層結構其存在
有利於載子傳輸，讓載子可藉由這些微區域結構進行跳躍傳導。早期的研究，主要靠高能
離子佈值(~100 keV)的方式來把原子注入氧化層內，並透過退火來改善其接面特性。Pavesi[4]
將 Si 離子(~80 keV)注入熱氧化的 SiO2 薄膜以及石英內，在經過退火後發現到光的增益，
而光的增益與吸收在石英中優於在熱氧化的薄膜之中，顯示量子點與氧化物的接面特性與
植入基材的品質有直接的關連性。最近，利用低能離子束製作量子點的技術逐漸受到重視。
Zao[5]等人利用低能離子束(~9 keV)佈植的方式，讓 Ge 離子進入石英，並形成量子點。而
Ti 量子點也可以用類似的方式來達成，這是用高能離子束所無法達到的。而低能離子束技
術除了因能量較低不需退火之外，對尺寸的控制能力也優於高能離子束技術。因此，近來
越來越多的研究將重心放在低能離子素輔助鍍膜與有序的量子點排列上[5-11]。 
 3 
 
 
圖 1、離子源外觀 
 
 
圖 2、穿透式電子顯微鏡圖 
(a)自我排列矽量子井結構 
(b)共濺鍍製程形成矽量子井結構 
 
(a)                    (b) 
 5 
 
0min 5min 60min
-1
0
1
2
3
4
5
6
7
Si
O
x t
hi
ck
ne
ss
(n
m
)
Annealling time
 PO2= 9.45E-5
 PO2= 2.20E-5
 
圖 4、退火前後 SiOx 厚度圖 
30
32
66
68
70
-2 0 2 4 6 8 10 12 14
3x104
1.2x105
 
At
om
ic
 c
on
ce
nt
ra
tio
n 
(%
)  O 1s
 Si 2p
sputter rate= 6.4nm/min
 
 
In
te
ns
ity
 (a
.u
.)
Sputter time (min)  
圖 5、氧分壓 PO2= 9.45E-5 X 光光電子能譜分析圖 
 
 
 7 
 
0min 5min 60min
0.4
0.6
0.8
1.0
1.2
1.4
1.6
R
a(
nm
)
Annealling time
 PO2= 6.95E-4
 PO2= 9.45E-5
 PO2= 2.20E-5
 
圖 7、不同氧分壓之表面粗糙度圖 
300 400 500 600 700 800
0.000
0.005
0.010
0.015
0.020
0.025
0.030
 
 
R
es
po
ns
e(
A
/W
)
Wavelength(nm)
 as grown
 700oC for 1h
 800oC for 1h
 
圖 8、自我排列矽量子井結構光響應圖 
 
 9 
 
on Thin Films, 2010). 
2.C.F. Shih, C.Y. Hsiao, C.B. Shu, K.T. Hung, and Wei-Min Li, “Photoresponse of phase 
separated hafnium silicate in metal-insulator-semiconductor structure”, (International 
Conference on Solid State Devices and Materials, 2009).  
3.蕭竹芸, 徐丞伯, 施權峰，“矽酸鉿厚度及退火溫度對電子嵌陷的影響”(98年中國材料科學
學會年會) 
 
本屆會議海報展示之篇數為 508 篇，於會議期間每天的早上、中午以及下午
舉行，本實驗室發表一篇海報參與展示，其標題為 Comparison of Silicon 
Nano-Crystals Embedded Photodetectors Deposited by Sputtering and 
PECVD。參與人士多來自於美、亞太等地，會場中與專家學者們交換不少
寶貴意見。 
z 7/16 日搭上回返班機，7/17 日清晨抵達台灣. 
 
表一 
BCT Biological coatings 
CCE Coatings for clean energy 
COMPO Advanced polymer matrixcomposites 
ETF Electrochemistry of thin films 
FPT Ferroelectric and piezoelectric thin films 
MPF Mechanical properties of thin films 
NNF Nanostructured and nanocomposite films and coatings 
ODF Optoelectronic and dielectric thin films 
OFN Oxide thin films and nanostructures 
ONF Ordered nanostructural thin films 
OPF Organic/polymer thin films and devices 
SMF Shape memory thin films and surface modification of shape memory 
 
二、與會心得 
1. 本會議題與學生研究領域相關性甚高，感謝國科會與頂尖計畫支持學生出席
此一會議，讓學生增長國際視野、對學生之研究與實驗室對外之學術交流具
有相當大的幫助。有機會參與國際會議，最大的收穫在於可以即時讓學生瞭
解國外的研究情形，即時提醒我們不足與可改進之處。學生之研究視野提升
對研究室發展甚有幫助。 
2. 有機材料與元件、Si 光子晶體、高介電材料之發展皆為本會議之重點。尤其
合成新的高分子材料以及新的量測方法之研究令學生印象深刻。現階段對有
機太陽能電池效率提升之研究已有更多團隊著重於新材料合成之研究上，尤
其是在施體和授體材料的能階匹配、合成窄能隙高分子材料、添加物提升載
子遷移率、材料導電性等方面上，對高分子材料的新穎量測技術也多有著
墨。本實驗室則是對於元件之製程以及電性量測上已投入多年的努力並獲得
不少成果，未來可投入高分子材料合成之領域或是與相關領域之團隊合作進
行研究。 
 
四、攜回資料 會議論文集 
 
 
 1
Improving Efficiency of Pentacene/C60 Based Solar Cells with thin 
Interlayers 
 
Kuang-Teng Hung1, Kuan-Ta Huang1, Chu-Yun Hsiao1, and Chuan-Feng Shih1,2* 
 
1Department of Electrical Engineering, National Cheng Kung University, Tainan, 70101, 
Taiwan 
2Center for Micro/Nano Science and Technology, National Cheng Kung University, Tainan, 
70101, Taiwan 
 
*E-mail address: cfshih@mail.ncku.edu.tw 
 
This work presents a modified architecture for conventional pentacene/fullerene (C60) solar 
cells by inserting alternatively deposited C60/pentacene interlayers (~1-2 nm per layer). The 
cell parameters, the incident photon-to-current efficiency spectra and the atomic force 
microscopy were used to characterize these devices. The power conversion efficiency (PCE) 
increased markedly from 0.77 to 1.60% when the number of the inserting pairs increased 
from zero to three. The PCE further increased to 1.73% after post-annealing. The 
interlayers formed interpenetrating network, enlarging the dissociated area of excitons. 
Appropriate number of interlayers and post-annealing relaxed the carrier bottlenecking 
phenomenon and reduced the surface roughness. When the pairs increased to five, the cell 
performance degraded. The mechanism correlated the properties of the solar cells with the 
inserting layers was studied.  
 
Keywords 
Small molecular, Organic solar cells, Pentacene, Fullerene, Periodic multil-ayers, Anneal 
 
 3
1.60%). Post annealing further increased the PCE to 1.73%. The mechanism of PCE 
enhancement was discussed. 
 
2. Experimental details 
OPV devices were fabricated on indium tin oxide glass substrates (ITO; Ritek; 12 
Ω/cm2; 120 nm), each with an area of 2×2 cm2. A 45 nm-thick pentacene (Aldrich), a 45 
nm-thick C60 (Aldrich), a 10 nm-thick bathocuproine (BCP ; Alfa Aesar) and a 150 nm-
thick aluminum cathode were deposited in sequence on the patterned ITO substrate with 
deposition rates of  0.3, 0.4, 0.1, and 4 
o /s, respectively. The size of a cell ( 20.4 0.3 cm ) 
was defined as the area of overlap between the strip cathode (Al) and the anode (ITO). The 
conventional bi-layer device was named device A and used as a reference. Devices B, C, 
and D were fabricated using exactly same conditions but with various inserting interlayers 
at the pentacene and C60 interface. One stack (pair) was composed of a 1 nm-thick C60 and 
a 1nm-thick pentacene double layer. The numbers of stacks were 1, 3 and 5 for device B, C 
and D, respectively. The overall thickness of the active layer was sustained by subtracting 
the total thickness of the inserting layers from the bulk pentacene or C60 layers. The post 
annealing of device C was carried out at 75 oC for 20 min, named device E. Figure 1 shows 
the molecular configuration of the raw materials, including the pentacene, C60 and BCP. 
Figure 2 plots the architecture of the devices. 
 
A 150 W, AM 1.5 solar simulator (Newport-Oriel) with a light intensity of 100 
mW/cm2 was used to measure the properties of solar cells. The light current density-voltage 
(J-V) curves were recorded using a Keithley 2400 source meter. The incident photon-to-
current efficiency (IPCE) spectra were obtained under illumination by a Newport-Oriel Xe 
 5
where rs and rsh were defined as Rs and Rsh divided by the equivalent resistance of 
circuit  ( /( device area))CH OC SCR V J  , respectively; FF0 denoted the ideal fill factor; υoc 
is the normalized open circuit voltage. That is, the smaller Rs and the larger Rsh were, the 
larger FF was obtained. Therefore, the Rsh increased and the Rs decreased when the 
inserting pairs increased, increasing the FF.  When the inserting stacks was five, the Rs and 
Rsh changed reversely, worsening the FF. According to Schroeder et. al., the variation of 
thickness of pentacene changed the position of the highest occupied molecular orbital 
(HOMO) [12]. In the case considered herein, the VOC was independent on the numbers of 
inserting pairs, indicating the interlayers would form randomly distributed networks over 
the pentacene under-layer. 
 
Figure 4 shows the IPCE spectra of devices A-D. Characteristic peaks of the 
pentacene and C60 around 350, 450, 575, and 670 nm were obtained. Again, the IPCE 
increased when the pair number was one and three (devices B and C), decreasing when the 
number was five. The IPCE results were consistent with the JSC observation, revealing that 
the heterojunctional area increased with number of interlayers. 
 
The properties of OPVs with inserting layers could be improved by the post-annealing. 
Figure 5 demonstrates the J-V curves before (device C) and after (device E) post-annealing. 
All of the VOC, JSC, FF and η increased after annealing (Table I). In addition, Rsh increased 
and Rs decreased that were responsible for the JSC improvement. We excluded the 
improvement of η from the crystallization of pentacene because the PCE of a bi-layer 
device unchanged even after the post-annealing in our Lab. Notably, the JSC attributed to 
the improvement of η for the most part. This effect is similar to the PCE improvement of 
the common BHJ polymer OPVs, because the removal of bottlenecking effect [2, 13, 14] 
 7
vertical direction [10], forming an interpenetrating pentacene/C60 network. After 
appropriate annealing, the driving force of phase separation pushed the C60 or pentacene 
to move apart from each other, releasing the bottlenecking effect and forming pathways 
for carrier transport. The proposed method is also applicable to other small molecular 
solar cells. 
 
4. Conclusions 
The modified architecture for conventional pentacene/fullerene (C60) solar cells by 
inserting C60/pentacene interlayers was proposed. The PCE increased markedly and were 
associated with the resistance variation and J-V relation, indicating the thin inserting layers 
behaved as interpenetrating network. Compared with the bi-layered device, when the 
number of the inserting pairs was three, the conversion efficiency increased markedly from 
0.77 to 1.60%, and further increased to 1.73% after post-annealing. Finally, the mechanism 
correlated the power conversion enhancement with the inserting layers was presented. 
 
Acknowledgement 
This work was supported by the National Science Council under Contract No. NSC-98-
2221-E-006-243- and the Center for Micro/Nano Science and Technology. 
 9
Figure and table captions  
Table I Cell parameters of the OPVs with different inserting stacks. One stack was 1 nm-
thick C60 and 1 nm-thick pentacene. There were 0, 1, 3 and 5 stacks for devices A, B, C and 
D, respectively. The sample E had 3 stacks and was annealed at 75oC for 20 min. 
Fig. 1 Molecular structures of pentacene, C60 and BCP. 
Fig. 2 Structure of OPV devices. 
Fig. 3 J-V curves of devices A-D measured under AM1.5 irradiation. 
Fig. 4 IPCE spectra of devices A-D. 
Fig. 5 (a) J-V curves and (b) IPCE spectra with and without annealed three pairs of 
inserting layer devices. 
Fig. 6 AFM images of (a) plain ITO, (b) device A, (c) device B, (d) device C, (e) device E 
(annealed 75oC, 20m), (f) device D.  
Fig. 7 Schematic presentation of the OPV cell with a C60/pentacene interlayer. (a) Before 
and (b) after post-annealing. 
 11
Fig. 1 
 
 13
Fig. 3  
 
 15
Fig. 5 
 
 17
Fig. 7 
 
 
(b) 
(a) 
98年度專題研究計畫研究成果彙整表 
計畫主持人：施權峰 計畫編號：98-2221-E-006-243- 
計畫名稱：離子束輔助成長具量子點鑲埋之雙能障結構--特性與應用於太陽能電池之研究(I) 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 1 2 100%  
研究報告/技術報告 1 0 100%  
研討會論文 1 1 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 2 2 100%  
博士生 3 3 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 0 3 100%  
研究報告/技術報告 0 0 100%  
研討會論文 2 2 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
 
