
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.046046                       # Number of seconds simulated
sim_ticks                                 46045827000                       # Number of ticks simulated
final_tick                                46045827000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 175967                       # Simulator instruction rate (inst/s)
host_op_rate                                   175967                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              189249469                       # Simulator tick rate (ticks/s)
host_mem_usage                                 185100                       # Number of bytes of host memory used
host_seconds                                   243.31                       # Real time elapsed on the host
sim_insts                                    42814098                       # Number of instructions simulated
sim_ops                                      42814098                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  46045827000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        9023488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         115072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9138560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      9023488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       9023488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        10880                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           10880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          140992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              142790                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          170                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                170                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         195967552                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           2499076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             198466628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    195967552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        195967552                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         236286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               236286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         236286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        195967552                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          2499076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            198702914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     91682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     30586.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      1796.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015506610500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4970                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4970                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              203933                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              87380                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      142790                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140680                       # Number of write requests accepted
system.mem_ctrls.readBursts                    142790                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140680                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                2072448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7066112                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5866240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9138560                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9003520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 110408                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 48998                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12127                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2130                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15645                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               61                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             38559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               352                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                81                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             39107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               10                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   46045810000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                142790                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140680                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   30951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5997                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5069                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5007                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4979                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        16704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    474.965517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   342.990905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   319.885657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2253     13.49%     13.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3032     18.15%     31.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1817     10.88%     42.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2019     12.09%     54.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1854     11.10%     65.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1250      7.48%     73.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1555      9.31%     82.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1525      9.13%     91.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1399      8.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        16704                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       6.514487                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      7.304182                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           4905     98.69%     98.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            51      1.03%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             8      0.16%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4970                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4970                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.442656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.380665                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.505752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              886     17.83%     17.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               39      0.78%     18.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1792     36.06%     54.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1000     20.12%     74.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              781     15.71%     90.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              455      9.15%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.16%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                5      0.10%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4970                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst      1957504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       114944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      5866240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 42512082.582423813641                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2496295.701236943714                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 127400035.621034681797                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       140992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       140680                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1094355000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    248159500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1169303230000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      7761.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data    138019.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8311794.36                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    735352000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1342514500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  161910000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22708.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41458.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        45.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       127.40                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    198.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    195.53                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.35                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.35                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.96                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    23251                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   84073                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.70                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     162436.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                114932580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 61061550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               224802900                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              477337680                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         2845783200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3079752750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             71051520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     10153427670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      2643181920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2458248660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            22130421540                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            480.617311                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          39105445750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     59934000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    1203800000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   9955502500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   6883644500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    5676605000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  22266341000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4433940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2330130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 6404580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1127520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         572229840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            225499980                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             58013280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1174727250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1598277600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       9541721340                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            13185755370                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            286.361571                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          45397739500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    134207000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     242060000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  38659687750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   4162173750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     271545500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2576153000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  46045827000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 5683962                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4352149                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            814460                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4901228                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3307253                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.478048                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  348885                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           56332                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              51178                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5154                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           60                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      1116804                       # DTB read hits
system.cpu.dtb.read_misses                         29                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  1116833                       # DTB read accesses
system.cpu.dtb.write_hits                     1014831                       # DTB write hits
system.cpu.dtb.write_misses                         6                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 1014837                       # DTB write accesses
system.cpu.dtb.data_hits                      2131635                       # DTB hits
system.cpu.dtb.data_misses                         35                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  2131670                       # DTB accesses
system.cpu.itb.fetch_hits                    29309384                       # ITB hits
system.cpu.itb.fetch_misses                        59                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                29309443                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                 99121                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     46045827000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         92091663                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           34423780                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       51718352                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     5683962                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3707316                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      53459659                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1629122                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   55                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           970                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                  29309384                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                262635                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           88699025                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.583077                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.841802                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 57626843     64.97%     64.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 10426012     11.75%     76.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 20646170     23.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             88699025                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.061721                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.561596                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7743623                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              56568566                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2474044                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              21260043                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 652749                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              3095562                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                173454                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               46075631                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 28318                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 652749                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  8322051                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                47778488                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         823450                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2533225                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              28589062                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               45103613                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               7931794                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                      7                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   4188                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            38740555                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              70959862                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         69267573                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1692275                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              37491400                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1249155                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             119246                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          99137                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  41844581                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1119338                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1014848                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                10                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                1                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   43198177                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               99158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  43217180                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             53393                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          483236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       116522                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      88699025                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.487234                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.515708                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            46196648     52.08%     52.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            41787574     47.11%     99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              714803      0.81%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        88699025                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5672184     99.34%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.34% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 26279      0.46%     99.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    28      0.00%     99.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                 10872      0.19%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                  326      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                57      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              39782726     92.05%     92.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               384355      0.89%     92.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     92.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              555591      1.29%     94.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               91617      0.21%     94.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               92348      0.21%     94.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             158119      0.37%     95.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     95.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               13093      0.03%     95.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     95.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt               5075      0.01%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     95.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               852918      1.97%     97.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              924592      2.14%     99.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          266434      0.62%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          90255      0.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               43217180                       # Type of FU issued
system.cpu.iq.rate                           0.469284                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     5709689                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.132116                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          178313898                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          42484150                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     41748283                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             2582569                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1296422                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1256902                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               47616775                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 1310037                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         7953                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         1430                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 652749                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  218643                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   200                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            44200130                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            203504                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1119338                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1014848                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              99139                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      2                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   195                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              1                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         314993                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       342374                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               657367                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              43005305                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1116833                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            211875                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        902795                       # number of nop insts executed
system.cpu.iew.exec_refs                      2131670                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  4521648                       # Number of branches executed
system.cpu.iew.exec_stores                    1014837                       # Number of stores executed
system.cpu.iew.exec_rate                     0.466984                       # Inst execution rate
system.cpu.iew.wb_sent                       43005270                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      43005185                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11196496                       # num instructions producing a value
system.cpu.iew.wb_consumers                  11312917                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.466982                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.989709                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          500846                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           99158                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            652692                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     88037521                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.496371                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.538939                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     46119652     52.39%     52.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     40136500     45.59%     97.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1781369      2.02%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     88037521                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             43699238                       # Number of instructions committed
system.cpu.commit.committedOps               43699238                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2124803                       # Number of memory references committed
system.cpu.commit.loads                       1111385                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.branches                    4509154                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1248724                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  41457732                       # Number of committed integer instructions.
system.cpu.commit.function_calls               299014                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       885147      2.03%      2.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         39407409     90.18%     92.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          384355      0.88%     93.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     93.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         548791      1.26%     94.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          91476      0.21%     94.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          81645      0.19%     94.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        157433      0.36%     95.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     95.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          13093      0.03%     95.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     95.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt          5067      0.01%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     95.14% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          850345      1.95%     97.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         923258      2.11%     99.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       261058      0.60%     99.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        90161      0.21%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          43699238                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1781369                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    130455521                       # The number of ROB reads
system.cpu.rob.rob_writes                    89061672                       # The number of ROB writes
system.cpu.timesIdled                           93479                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         3392638                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    42814098                       # Number of Instructions Simulated
system.cpu.committedOps                      42814098                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.150966                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.150966                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.464907                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.464907                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 68461660                       # number of integer regfile reads
system.cpu.int_regfile_writes                36843305                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   1684822                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1025474                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  403145                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     40                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  46045827000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           894.711699                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1123813                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               797                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1410.053952                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            164000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   894.711699                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.873742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.873742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1001                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          960                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.977539                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4262240                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4262240                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  46045827000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      1114487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1114487                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1012796                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1012796                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           15                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           15                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      2127283                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2127283                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2127283                       # number of overall hits
system.cpu.dcache.overall_hits::total         2127283                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2298                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2298                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data          604                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          604                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         2902                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           2902                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         2902                       # number of overall misses
system.cpu.dcache.overall_misses::total          2902                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    404766000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    404766000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     36128500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     36128500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       204500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       204500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    440894500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    440894500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    440894500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    440894500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1116785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1116785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1013400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1013400                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2130185                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2130185                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2130185                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2130185                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002058                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002058                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000596                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000596                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001362                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001362                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001362                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001362                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 176138.381201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 176138.381201                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59815.397351                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59815.397351                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 68166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 68166.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 151927.808408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 151927.808408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 151927.808408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 151927.808408                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          170                       # number of writebacks
system.cpu.dcache.writebacks::total               170                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          658                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          658                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          448                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         1106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1106                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         1106                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1106                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1640                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          156                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          156                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1796                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1796                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1796                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    293395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    293395500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     11560000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11560000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       129500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    304955500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    304955500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    304955500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    304955500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001469                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000154                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.111111                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000843                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000843                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000843                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000843                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 178899.695122                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 178899.695122                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74102.564103                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74102.564103                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        64750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        64750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 169797.048998                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 169797.048998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 169797.048998                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 169797.048998                       # average overall mshr miss latency
system.cpu.dcache.replacements                    797                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  46045827000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           469.493449                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4945226                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            140510                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.194833                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   469.493449                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.916979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.916979                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          482                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           76                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          58759760                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         58759760                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  46045827000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     29153028                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29153028                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     29153028                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29153028                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29153028                       # number of overall hits
system.cpu.icache.overall_hits::total        29153028                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst       156356                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        156356                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst       156356                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         156356                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       156356                       # number of overall misses
system.cpu.icache.overall_misses::total        156356                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4983343500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4983343500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst   4983343500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4983343500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4983343500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4983343500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     29309384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     29309384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     29309384                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     29309384                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     29309384                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     29309384                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005335                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005335                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005335                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005335                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005335                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005335                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31871.776587                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31871.776587                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31871.776587                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31871.776587                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31871.776587                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31871.776587                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       140510                       # number of writebacks
system.cpu.icache.writebacks::total            140510                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        15363                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        15363                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst        15363                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        15363                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        15363                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        15363                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       140993                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       140993                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst       140993                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       140993                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       140993                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       140993                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4422361500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4422361500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4422361500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4422361500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4422361500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4422361500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004811                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004811                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004811                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004811                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004811                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004811                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 31365.823126                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31365.823126                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 31365.823126                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31365.823126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 31365.823126                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31365.823126                       # average overall mshr miss latency
system.cpu.icache.replacements                 140510                       # number of replacements
system.membus.snoop_filter.tot_requests        284097                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       141307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  46045827000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             142634                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          170                       # Transaction distribution
system.membus.trans_dist::WritebackClean       140510                       # Transaction distribution
system.membus.trans_dist::CleanEvict              627                       # Transaction distribution
system.membus.trans_dist::ReadExReq               156                       # Transaction distribution
system.membus.trans_dist::ReadExResp              156                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         140992                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1642                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       422494                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         4393                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 426887                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     18016128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       125952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18142080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            142790                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  142790    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              142790                       # Request fanout histogram
system.membus.reqLayer0.occupancy           869788500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          714302000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            9692250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
