<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="30" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions,Project,Library/Interface Protocols/Serial,Library,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/Interface Protocols" />
 <window width="1938" height="1038" x="-9" y="-9" />
 <generation synthesis="VERILOG" simulation="VERILOG" />
</preferences>
