INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_not_gate/project_not_gate.srcs/sources_1/new/not gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/.Xilinx/projects/project_not_gate/project_not_gate.srcs/sim_1/new/not testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module not_testbench
