ISim log file
Running: C:\Users\Subham Rajgaria\Desktop\Single_cpu\top_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/Subham Rajgaria/Desktop/Single_cpu/top_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
WARNING:  For instance data/mux5/, width 1 of formal port fsel is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
regWrite - x, memWrite - 0, mux_arr - 0xxxxx, fsel_arr - 00x, dsel - 0000, f0- x, mux_arr[3] = x
regWrite - 1, memWrite - 0, mux_arr - 010xxx, fsel_arr - 00x, dsel - 0000, f0- x, mux_arr[3] = 0
regWrite - 1, memWrite - 0, mux_arr - 010xx0, fsel_arr - 001, dsel - 0000, f0- 0, mux_arr[3] = 0
regWrite - 1, memWrite - 0, mux_arr - 010000, fsel_arr - 001, dsel - 0000, f0- 0, mux_arr[3] = 0
regWrite - 1, memWrite - 1, mux_arr - 100000, fsel_arr - 100, dsel - 0001, f0- 0, mux_arr[3] = 0
regWrite - 1, memWrite - 0, mux_arr - 001000, fsel_arr - 000, dsel - 0001, f0- 0, mux_arr[3] = 1
regWrite - 1, memWrite - 0, mux_arr - 000000, fsel_arr - 000, dsel - 0001, f0- 0, mux_arr[3] = 0
regWrite - 1, memWrite - 0, mux_arr - 000000, fsel_arr - 001, dsel - 0001, f0- 0, mux_arr[3] = 0
regWrite - 1, memWrite - 0, mux_arr - 000000, fsel_arr - 000, dsel - 0000, f0- 0, mux_arr[3] = 0
regWrite - 0, memWrite - 1, mux_arr - 100000, fsel_arr - 100, dsel - 0000, f0- 0, mux_arr[3] = 0
regWrite - 0, memWrite - 1, mux_arr - 101000, fsel_arr - 100, dsel - 0000, f0- 0, mux_arr[3] = 1
memory[fffc]=fffc
regWrite - 0, memWrite - 1, mux_arr - 101000, fsel_arr - 100, dsel - 0001, f0- 0, mux_arr[3] = 1
regWrite - 1, memWrite - 0, mux_arr - 001000, fsel_arr - 000, dsel - 0001, f0- 0, mux_arr[3] = 1
regWrite - 1, memWrite - 0, mux_arr - 000000, fsel_arr - 000, dsel - 0001, f0- 0, mux_arr[3] = 0
regWrite - 1, memWrite - 0, mux_arr - 000000, fsel_arr - 000, dsel - 0000, f0- 0, mux_arr[3] = 0
regWrite - 0, memWrite - 1, mux_arr - 100000, fsel_arr - 100, dsel - 0000, f0- 0, mux_arr[3] = 0
regWrite - 0, memWrite - 1, mux_arr - 101000, fsel_arr - 100, dsel - 0000, f0- 0, mux_arr[3] = 1
memory[fffc]=0004
regWrite - 1, memWrite - 0, mux_arr - 011000, fsel_arr - 001, dsel - 0000, f0- 0, mux_arr[3] = 1
regWrite - 1, memWrite - 0, mux_arr - 010000, fsel_arr - 001, dsel - 0000, f0- 0, mux_arr[3] = 0
regWrite - x, memWrite - x, mux_arr - xx0000, fsel_arr - xxx, dsel - xxxx, f0- 0, mux_arr[3] = 0
regWrite - x, memWrite - x, mux_arr - xxx00x, fsel_arr - xxx, dsel - xxxx, f0- x, mux_arr[3] = x
regWrite - x, memWrite - x, mux_arr - xxxxxx, fsel_arr - xxx, dsel - xxxx, f0- x, mux_arr[3] = x
