00010001	// 35 lines of adding 1 to R0 to check if program correctly halts at line 32
00010001	// note that Verilog should truncate to 32 lines; this program checks for unintentional pc overflow from 5'd31 to 5'd0
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001
00010001