<stg><name>load_input</name>


<trans_list>

<trans id="181" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="2" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="26" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %fm_col_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %fm_col)

]]></Node>
<StgValue><ssdm name="fm_col_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %fm_row_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %fm_row)

]]></Node>
<StgValue><ssdm name="fm_row_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:2  %in3_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in3_V_offset)

]]></Node>
<StgValue><ssdm name="in3_V_offset_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3  %in2_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in2_V_offset)

]]></Node>
<StgValue><ssdm name="in2_V_offset_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:4  %in1_V_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %in1_V_offset)

]]></Node>
<StgValue><ssdm name="in1_V_offset_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecInterface(i16* %in3_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 151040, [4 x i8]* @p_str11, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecInterface(i16* %in2_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 151040, [4 x i8]* @p_str10, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecInterface(i16* %in1_V, [6 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 151040, [4 x i8]* @p_str9, [6 x i8]* @p_str7, [1 x i8]* @p_str1, i32 16, i32 16, i32 64, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:8  %shl_ln = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %fm_row_read, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="18" op_0_bw="17">
<![CDATA[
:9  %zext_ln30 = zext i17 %shl_ln to i18

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1">
<![CDATA[
:10  %shl_ln30_1 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %fm_col_read, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln30_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="18" op_0_bw="17">
<![CDATA[
:11  %zext_ln30_1 = zext i17 %shl_ln30_1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:12  %add_ln30_1 = add i18 %zext_ln30_1, -3

]]></Node>
<StgValue><ssdm name="add_ln30_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="27" op_0_bw="18">
<![CDATA[
:13  %sext_ln30 = sext i18 %add_ln30_1 to i27

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %add_ln31 = add i18 %zext_ln30_1, 50173

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="27" op_0_bw="18">
<![CDATA[
:15  %zext_ln31 = zext i18 %add_ln31 to i27

]]></Node>
<StgValue><ssdm name="zext_ln31"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:16  %add_ln32 = add i18 %zext_ln30_1, 100349

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="27" op_0_bw="18">
<![CDATA[
:17  %zext_ln32 = zext i18 %add_ln32 to i27

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="33" op_0_bw="31">
<![CDATA[
:18  %zext_ln31_1 = zext i31 %in1_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="zext_ln31_1"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="33" op_0_bw="31">
<![CDATA[
:19  %zext_ln32_1 = zext i31 %in2_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="33" op_0_bw="31">
<![CDATA[
:20  %zext_ln27_2 = zext i31 %in3_V_offset_read to i33

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten = phi i12 [ 0, %0 ], [ %add_ln27_4, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:1  %i_0 = phi i6 [ 0, %0 ], [ %select_ln27_2, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader:2  %j_0 = phi i6 [ 0, %0 ], [ %j, %hls_label_0_end ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="6">
<![CDATA[
.preheader:3  %zext_ln27 = zext i6 %i_0 to i18

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader:4  %add_ln30 = add i18 %zext_ln27, %zext_ln30

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="26" op_0_bw="26" op_1_bw="18" op_2_bw="8">
<![CDATA[
.preheader:5  %shl_ln30_2 = call i26 @_ssdm_op_BitConcatenate.i26.i18.i8(i18 %add_ln30, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln30_2"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="27" op_0_bw="26">
<![CDATA[
.preheader:6  %zext_ln30_2 = zext i26 %shl_ln30_2 to i27

]]></Node>
<StgValue><ssdm name="zext_ln30_2"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
.preheader:7  %shl_ln30_3 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %add_ln30, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln30_3"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="27" op_0_bw="23">
<![CDATA[
.preheader:8  %zext_ln30_3 = zext i23 %shl_ln30_3 to i27

]]></Node>
<StgValue><ssdm name="zext_ln30_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader:9  %sub_ln30 = sub i27 %zext_ln30_2, %zext_ln30_3

]]></Node>
<StgValue><ssdm name="sub_ln30"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader:10  %icmp_ln33 = icmp ult i18 %add_ln30, 3

]]></Node>
<StgValue><ssdm name="icmp_ln33"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader:11  %icmp_ln33_1 = icmp ugt i18 %add_ln30, 226

]]></Node>
<StgValue><ssdm name="icmp_ln33_1"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:12  %or_ln33 = or i1 %icmp_ln33, %icmp_ln33_1

]]></Node>
<StgValue><ssdm name="or_ln33"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:13  %icmp_ln27 = icmp eq i12 %indvar_flatten, -375

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:14  %add_ln27_4 = add i12 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:15  br i1 %icmp_ln27, label %3, label %hls_label_0_begin

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0_begin:0  %i = add i6 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0_begin:2  %icmp_ln28 = icmp eq i6 %j_0, -3

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_0_begin:3  %select_ln27 = select i1 %icmp_ln28, i6 0, i6 %j_0

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0_begin:4  %zext_ln27_1 = zext i6 %i to i18

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0_begin:5  %add_ln30_2 = add i18 %zext_ln30, %zext_ln27_1

]]></Node>
<StgValue><ssdm name="add_ln30_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="26" op_1_bw="18" op_2_bw="8">
<![CDATA[
hls_label_0_begin:6  %shl_ln30_2_mid1 = call i26 @_ssdm_op_BitConcatenate.i26.i18.i8(i18 %add_ln30_2, i8 0)

]]></Node>
<StgValue><ssdm name="shl_ln30_2_mid1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="27" op_0_bw="26">
<![CDATA[
hls_label_0_begin:7  %zext_ln30_4 = zext i26 %shl_ln30_2_mid1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln30_4"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="23" op_0_bw="23" op_1_bw="18" op_2_bw="5">
<![CDATA[
hls_label_0_begin:8  %shl_ln30_3_mid1 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %add_ln30_2, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln30_3_mid1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="27" op_0_bw="23">
<![CDATA[
hls_label_0_begin:9  %zext_ln30_5 = zext i23 %shl_ln30_3_mid1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln30_5"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0_begin:10  %sub_ln30_1 = sub i27 %zext_ln30_4, %zext_ln30_5

]]></Node>
<StgValue><ssdm name="sub_ln30_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="27" op_0_bw="1" op_1_bw="27" op_2_bw="27">
<![CDATA[
hls_label_0_begin:11  %select_ln27_1 = select i1 %icmp_ln28, i27 %sub_ln30_1, i27 %sub_ln30

]]></Node>
<StgValue><ssdm name="select_ln27_1"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0_begin:12  %add_ln27 = add i27 %select_ln27_1, -672

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_0_begin:13  %select_ln27_2 = select i1 %icmp_ln28, i6 %i, i6 %i_0

]]></Node>
<StgValue><ssdm name="select_ln27_2"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0_begin:16  %icmp_ln33_4 = icmp ult i18 %add_ln30_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln33_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_0_begin:17  %icmp_ln33_5 = icmp ugt i18 %add_ln30_2, 226

]]></Node>
<StgValue><ssdm name="icmp_ln33_5"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_0_begin:18  %or_ln33_1 = or i1 %icmp_ln33_4, %icmp_ln33_5

]]></Node>
<StgValue><ssdm name="or_ln33_1"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_0_begin:19  %select_ln27_3 = select i1 %icmp_ln28, i1 %or_ln33_1, i1 %or_ln33

]]></Node>
<StgValue><ssdm name="select_ln27_3"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="18" op_0_bw="6">
<![CDATA[
hls_label_0_begin:26  %zext_ln28 = zext i6 %select_ln27 to i18

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="16" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB4:1  br i1 %select_ln27_3, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72, label %1

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="select_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:0  %add_ln33 = add i18 %zext_ln28, %zext_ln30_1

]]></Node>
<StgValue><ssdm name="add_ln33"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="select_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
:1  %icmp_ln33_2 = icmp ugt i18 %add_ln33, 2

]]></Node>
<StgValue><ssdm name="icmp_ln33_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="select_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %icmp_ln33_3 = icmp ult i18 %add_ln33, 227

]]></Node>
<StgValue><ssdm name="icmp_ln33_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="select_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %and_ln33 = and i1 %icmp_ln33_2, %icmp_ln33_3

]]></Node>
<StgValue><ssdm name="and_ln33"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
<literal name="select_ln27_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %and_ln33, label %2, label %_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72

]]></Node>
<StgValue><ssdm name="br_ln33"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_0_end:1  %j = add i6 %select_ln27, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="92" st_id="3" stage="15" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="93" st_id="4" stage="14" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="13" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="95" st_id="6" stage="12" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="11" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="97" st_id="8" stage="10" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="98" st_id="9" stage="9" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="99" st_id="10" stage="8" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="100" st_id="11" stage="7" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="101" st_id="12" stage="6" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="102" st_id="13" stage="5" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="103" st_id="14" stage="4" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="104" st_id="15" stage="3" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="105" st_id="16" stage="2" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="106" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0_begin:20  %add_ln27_1 = add i27 %sext_ln30, %add_ln27

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="33" op_0_bw="27">
<![CDATA[
hls_label_0_begin:21  %sext_ln27 = sext i27 %add_ln27_1 to i33

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0_begin:22  %add_ln27_2 = add i27 %zext_ln31, %add_ln27

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="109" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="33" op_0_bw="27">
<![CDATA[
hls_label_0_begin:23  %sext_ln27_1 = sext i27 %add_ln27_2 to i33

]]></Node>
<StgValue><ssdm name="sext_ln27_1"/></StgValue>
</operation>

<operation id="110" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
hls_label_0_begin:24  %add_ln27_3 = add i27 %zext_ln32, %add_ln27

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="111" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="33" op_0_bw="27">
<![CDATA[
hls_label_0_begin:25  %sext_ln28 = sext i27 %add_ln27_3 to i33

]]></Node>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</operation>

<operation id="112" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
hls_label_0_begin:29  %add_ln30_3 = add i33 %sext_ln27, %zext_ln31_1

]]></Node>
<StgValue><ssdm name="add_ln30_3"/></StgValue>
</operation>

<operation id="113" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="33">
<![CDATA[
hls_label_0_begin:30  %sext_ln30_1 = sext i33 %add_ln30_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</operation>

<operation id="114" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
hls_label_0_begin:31  %in1_V_addr = getelementptr i16* %in1_V, i64 %sext_ln30_1

]]></Node>
<StgValue><ssdm name="in1_V_addr"/></StgValue>
</operation>

<operation id="115" st_id="17" stage="1" lat="16">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:32  %empty_14 = urem i12 %indvar_flatten, 61

]]></Node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="116" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:33  %empty_15 = icmp eq i12 %empty_14, 0

]]></Node>
<StgValue><ssdm name="empty_15"/></StgValue>
</operation>

<operation id="117" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
hls_label_0_begin:34  br i1 %empty_15, label %ReqBB, label %BurstBB

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="118" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
BurstBB:1  %add_ln31_1 = add i33 %zext_ln32_1, %sext_ln27_1

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="119" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="33">
<![CDATA[
BurstBB:2  %sext_ln31 = sext i33 %add_ln31_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln31"/></StgValue>
</operation>

<operation id="120" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
BurstBB:3  %in2_V_addr = getelementptr i16* %in2_V, i64 %sext_ln31

]]></Node>
<StgValue><ssdm name="in2_V_addr"/></StgValue>
</operation>

<operation id="121" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB:4  br i1 %empty_15, label %ReqBB3, label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="122" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
BurstBB1:1  %add_ln32_1 = add i33 %zext_ln27_2, %sext_ln28

]]></Node>
<StgValue><ssdm name="add_ln32_1"/></StgValue>
</operation>

<operation id="123" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="33">
<![CDATA[
BurstBB1:2  %sext_ln32 = sext i33 %add_ln32_1 to i64

]]></Node>
<StgValue><ssdm name="sext_ln32"/></StgValue>
</operation>

<operation id="124" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
BurstBB1:3  %in3_V_addr = getelementptr i16* %in3_V, i64 %sext_ln32

]]></Node>
<StgValue><ssdm name="in3_V_addr"/></StgValue>
</operation>

<operation id="125" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
BurstBB1:4  br i1 %empty_15, label %ReqBB6, label %BurstBB4

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="126" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in1_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="127" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB3:0  %in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in2_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="128" st_id="18" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB6:0  %in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in3_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="129" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in1_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="130" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB3:0  %in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in2_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="131" st_id="19" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB6:0  %in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in3_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="132" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in1_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="133" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB3:0  %in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in2_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="134" st_id="20" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB6:0  %in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in3_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="135" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in1_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="136" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB3:0  %in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in2_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="137" st_id="21" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB6:0  %in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in3_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="138" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in1_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="139" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB3:0  %in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in2_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="140" st_id="22" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB6:0  %in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in3_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="141" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in1_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="142" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB3:0  %in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in2_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="143" st_id="23" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB6:0  %in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in3_V_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="144" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB:0  %in1_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in1_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in1_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="145" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
ReqBB:1  br label %BurstBB

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="146" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB3:0  %in2_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in2_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in2_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="147" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
ReqBB3:1  br label %BurstBB1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="148" st_id="24" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
ReqBB6:0  %in3_V_addr_1_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %in3_V_addr, i32 61)

]]></Node>
<StgValue><ssdm name="in3_V_addr_1_rd_req"/></StgValue>
</operation>

<operation id="149" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
ReqBB6:1  br label %BurstBB4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="150" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
BurstBB:0  %tmp1_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in1_V_addr)

]]></Node>
<StgValue><ssdm name="tmp1_V"/></StgValue>
</operation>

<operation id="151" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
BurstBB1:0  %tmp2_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in2_V_addr)

]]></Node>
<StgValue><ssdm name="tmp2_V"/></StgValue>
</operation>

<operation id="152" st_id="25" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
BurstBB4:0  %tmp3_V = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %in3_V_addr)

]]></Node>
<StgValue><ssdm name="tmp3_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="153" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_0_begin:1  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3721, i64 3721, i64 3721)

]]></Node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="154" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="12" op_0_bw="6">
<![CDATA[
hls_label_0_begin:14  %zext_ln203 = zext i6 %select_ln27_2 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="155" st_id="26" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_0_begin:15  %mul_ln203 = mul i12 %zext_ln203, 61

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="156" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_0_begin:27  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="157" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_0_begin:28  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="158" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln27_3" val="0"/>
<literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="6">
<![CDATA[
:0  %zext_ln203_1 = zext i6 %select_ln27 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="159" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln27_3" val="0"/>
<literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %add_ln203 = add i12 %mul_ln203, %zext_ln203_1

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="160" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln27_3" val="0"/>
<literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="12">
<![CDATA[
:2  %zext_ln203_2 = zext i12 %add_ln203 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="161" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln27_3" val="0"/>
<literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %fm_in_buff_0_V_addr = getelementptr [3721 x i16]* %fm_in_buff_0_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="fm_in_buff_0_V_addr"/></StgValue>
</operation>

<operation id="162" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln27_3" val="0"/>
<literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %fm_in_buff_1_V_addr = getelementptr [3721 x i16]* %fm_in_buff_1_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="fm_in_buff_1_V_addr"/></StgValue>
</operation>

<operation id="163" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln27_3" val="0"/>
<literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %fm_in_buff_2_V_addr = getelementptr [3721 x i16]* %fm_in_buff_2_V, i64 0, i64 %zext_ln203_2

]]></Node>
<StgValue><ssdm name="fm_in_buff_2_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln27_3" val="0"/>
<literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:6  store i16 %tmp1_V, i16* %fm_in_buff_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln34"/></StgValue>
</operation>

<operation id="165" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln27_3" val="0"/>
<literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:7  store i16 %tmp2_V, i16* %fm_in_buff_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln35"/></StgValue>
</operation>

<operation id="166" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln27_3" val="0"/>
<literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
:8  store i16 %tmp3_V, i16* %fm_in_buff_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln36"/></StgValue>
</operation>

<operation id="167" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln27_3" val="0"/>
<literal name="and_ln33" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="168" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="0"/>
</and_exp><and_exp><literal name="select_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="6">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72:0  %zext_ln203_3 = zext i6 %select_ln27 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="169" st_id="26" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="0"/>
</and_exp><and_exp><literal name="select_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72:1  %add_ln203_1 = add i12 %mul_ln203, %zext_ln203_3

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="170" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="0"/>
</and_exp><and_exp><literal name="select_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72:2  %zext_ln203_4 = zext i12 %add_ln203_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_4"/></StgValue>
</operation>

<operation id="171" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="0"/>
</and_exp><and_exp><literal name="select_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72:3  %fm_in_buff_0_V_addr_1 = getelementptr [3721 x i16]* %fm_in_buff_0_V, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="fm_in_buff_0_V_addr_1"/></StgValue>
</operation>

<operation id="172" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="0"/>
</and_exp><and_exp><literal name="select_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72:4  %fm_in_buff_1_V_addr_1 = getelementptr [3721 x i16]* %fm_in_buff_1_V, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="fm_in_buff_1_V_addr_1"/></StgValue>
</operation>

<operation id="173" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="0"/>
</and_exp><and_exp><literal name="select_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72:5  %fm_in_buff_2_V_addr_1 = getelementptr [3721 x i16]* %fm_in_buff_2_V, i64 0, i64 %zext_ln203_4

]]></Node>
<StgValue><ssdm name="fm_in_buff_2_V_addr_1"/></StgValue>
</operation>

<operation id="174" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="0"/>
</and_exp><and_exp><literal name="select_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72:6  store i16 0, i16* %fm_in_buff_0_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln39"/></StgValue>
</operation>

<operation id="175" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="0"/>
</and_exp><and_exp><literal name="select_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72:7  store i16 0, i16* %fm_in_buff_1_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln40"/></StgValue>
</operation>

<operation id="176" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="0"/>
</and_exp><and_exp><literal name="select_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="16" op_1_bw="12">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72:8  store i16 0, i16* %fm_in_buff_2_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln41"/></StgValue>
</operation>

<operation id="177" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln33" val="0"/>
</and_exp><and_exp><literal name="select_ln27_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit2.i.i.i.i72:9  br label %hls_label_0_end

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="178" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_0_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="179" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
hls_label_0_end:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln28"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="180" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln44"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
