// Seed: 1972413377
module module_0 (
    output supply0 id_0,
    input tri1 id_1,
    input wand id_2,
    input wire id_3,
    output tri0 id_4
);
  wire id_6;
  ;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    input wor id_2,
    output wand id_3,
    output wire id_4,
    output wor id_5,
    input supply0 id_6,
    output supply1 id_7,
    output tri id_8,
    input uwire id_9,
    input uwire id_10,
    input uwire id_11,
    input supply0 id_12,
    inout tri id_13,
    input tri id_14,
    input supply1 id_15,
    input wire id_16,
    output wire id_17,
    input uwire id_18,
    input wand id_19,
    output supply1 id_20
    , id_23,
    output supply0 id_21
);
  wire id_24;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_13,
      id_13,
      id_21
  );
  assign modCall_1.id_0 = 0;
  wire  id_25;
  logic id_26;
endmodule
