

================================================================
== Vitis HLS Report for 'Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1'
================================================================
* Date:           Sat Dec 17 00:27:11 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max  |   Type  |
    +---------+---------+----------+----------+-----+-------+---------+
    |        2|    65538|  6.666 ns|  0.218 ms|    2|  65538|       no|
    +---------+---------+----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1262_1  |        0|    65536|         9|          8|          8|  0 ~ 8192|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 8, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.43>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 12 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cmp125_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125"   --->   Operation 13 'read' 'cmp125_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sub121_cast16_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %sub121_cast16"   --->   Operation 14 'read' 'sub121_cast16_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%cmp125_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_1"   --->   Operation 15 'read' 'cmp125_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp125_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_2"   --->   Operation 16 'read' 'cmp125_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cmp125_3_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_3"   --->   Operation 17 'read' 'cmp125_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%cmp125_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_4"   --->   Operation 18 'read' 'cmp125_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%cmp125_5_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_5"   --->   Operation 19 'read' 'cmp125_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%cmp125_6_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp125_6"   --->   Operation 20 'read' 'cmp125_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%icmp_ln1252_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1252"   --->   Operation 21 'read' 'icmp_ln1252_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln1249_1_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %trunc_ln1249_1"   --->   Operation 22 'read' 'trunc_ln1249_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sub121_cast16_cast = sext i13 %sub121_cast16_read"   --->   Operation 23 'sext' 'sub121_cast16_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %bytePlanes1, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %img, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bytePlanes1, void @empty_1, i32 0, i32 0, void @empty_8, i32 0, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %x"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_3 = load i13 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 29 'load' 'x_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 8192, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.00ns)   --->   "%icmp_ln1262 = icmp_eq  i13 %x_3, i13 %trunc_ln1249_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 31 'icmp' 'icmp_ln1262' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.82ns)   --->   "%x_4 = add i13 %x_3, i13 1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 32 'add' 'x_4' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln1262 = br i1 %icmp_ln1262, void %for.inc.split, void %for.inc133.loopexit.exitStub" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 33 'br' 'br_ln1262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln1262 = zext i13 %x_3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 34 'zext' 'zext_ln1262' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.00ns)   --->   "%cmp122 = icmp_slt  i14 %zext_ln1262, i14 %sub121_cast16_cast" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 35 'icmp' 'cmp122' <Predicate = (!icmp_ln1262)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.28ns)   --->   "%or_ln1278 = or i1 %cmp122, i1 %cmp125_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 36 'or' 'or_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278, void %for.inc.1, void %if.then126" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 37 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.28ns)   --->   "%or_ln1278_1 = or i1 %cmp122, i1 %cmp125_1_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 38 'or' 'or_ln1278_1' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_1, void %for.inc.2, void %if.then126.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 39 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.28ns)   --->   "%or_ln1278_2 = or i1 %cmp122, i1 %cmp125_2_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 40 'or' 'or_ln1278_2' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_2, void %for.inc.3, void %if.then126.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 41 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.28ns)   --->   "%or_ln1278_3 = or i1 %cmp122, i1 %cmp125_3_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 42 'or' 'or_ln1278_3' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_3, void %for.inc.4, void %if.then126.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 43 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.28ns)   --->   "%or_ln1278_4 = or i1 %cmp122, i1 %cmp125_4_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 44 'or' 'or_ln1278_4' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_4, void %for.inc.5, void %if.then126.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 45 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.28ns)   --->   "%or_ln1278_5 = or i1 %cmp122, i1 %cmp125_5_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 46 'or' 'or_ln1278_5' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_5, void %for.inc.6, void %if.then126.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 47 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.28ns)   --->   "%or_ln1278_6 = or i1 %cmp122, i1 %cmp125_6_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 48 'or' 'or_ln1278_6' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_6, void %for.inc.7, void %if.then126.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 49 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.28ns)   --->   "%or_ln1278_7 = or i1 %cmp122, i1 %icmp_ln1252_read" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 50 'or' 'or_ln1278_7' <Predicate = (!icmp_ln1262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln1278 = br i1 %or_ln1278_7, void %for.inc127.7, void %if.then126.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1278]   --->   Operation 51 'br' 'br_ln1278' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln1262 = store i13 %x_4, i13 %x" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 52 'store' 'store_ln1262' <Predicate = (!icmp_ln1262)> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln1262 = br void %for.inc" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 53 'br' 'br_ln1262' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln1262)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specpipeline_ln1264 = specpipeline void @_ssdm_op_SpecPipeline, i32 8, i32 0, i32 0, i32 0, void @empty_8" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1264]   --->   Operation 54 'specpipeline' 'specpipeline_ln1264' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln1262 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1262]   --->   Operation 55 'specloopname' 'specloopname_ln1262' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.21ns)   --->   "%p_Val2_s = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %bytePlanes1" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'read' 'p_Val2_s' <Predicate = (!icmp_ln1262)> <Delay = 1.21> <CoreInst = "FIFO_BRAM">   --->   Core 79 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.74> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 960> <FIFO>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i64 %p_Val2_s"   --->   Operation 57 'trunc' 'trunc_ln232' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %trunc_ln232, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln1262 & or_ln1278)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_s" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 59 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.1" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 60 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 8, i32 15"   --->   Operation 61 'partselect' 'tmp_1' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 16, i32 23"   --->   Operation 62 'partselect' 'tmp_2' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 24, i32 31"   --->   Operation 63 'partselect' 'tmp_4' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 39"   --->   Operation 64 'partselect' 'tmp_7' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 40, i32 47"   --->   Operation 65 'partselect' 'tmp_9' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 48, i32 55"   --->   Operation 66 'partselect' 'tmp_s' <Predicate = (!icmp_ln1262)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %p_Val2_s, i32 56, i32 63"   --->   Operation 67 'partselect' 'tmp_3' <Predicate = (!icmp_ln1262)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_5 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_1, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 68 'bitconcatenate' 'p_5' <Predicate = (!icmp_ln1262 & or_ln1278_1)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_5" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 69 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.2" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 70 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.21>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%p_6 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_2, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 71 'bitconcatenate' 'p_6' <Predicate = (!icmp_ln1262 & or_ln1278_2)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_6" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 72 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_2)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.3" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 73 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.21>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%p_7 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_4, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 74 'bitconcatenate' 'p_7' <Predicate = (!icmp_ln1262 & or_ln1278_3)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_7" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 75 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_3)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.4" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 76 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.21>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%p_8 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_7, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 77 'bitconcatenate' 'p_8' <Predicate = (!icmp_ln1262 & or_ln1278_4)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_8" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 78 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_4)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.5" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 79 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_4)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.21>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%p_9 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_9, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'bitconcatenate' 'p_9' <Predicate = (!icmp_ln1262 & or_ln1278_5)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_9" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_5)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.6" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 82 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_5)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.21>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%p_10 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_s, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'bitconcatenate' 'p_10' <Predicate = (!icmp_ln1262 & or_ln1278_6)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_10" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'write' 'write_ln174' <Predicate = (!icmp_ln1262 & or_ln1278_6)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 85 'br' 'br_ln1279' <Predicate = (!icmp_ln1262 & or_ln1278_6)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.21>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i20.i8.i2, i20 524800, i8 %tmp_3, i2 0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'bitconcatenate' 'p_0' <Predicate = (or_ln1278_7)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %img, i30 %p_0" [D:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'write' 'write_ln174' <Predicate = (or_ln1278_7)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_9 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln1279 = br void %for.inc127.7" [D:/zynqmp_cam_isp_demo/zynqmp_cam_isp_demo.runs/design_1_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1279]   --->   Operation 88 'br' 'br_ln1279' <Predicate = (or_ln1278_7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ trunc_ln1249_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln1252]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp125_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp125_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp125_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp125_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp125_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp125_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bytePlanes1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ sub121_cast16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cmp125]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 0100000000]
cmp125_read           (read             ) [ 0000000000]
sub121_cast16_read    (read             ) [ 0000000000]
cmp125_1_read         (read             ) [ 0000000000]
cmp125_2_read         (read             ) [ 0000000000]
cmp125_3_read         (read             ) [ 0000000000]
cmp125_4_read         (read             ) [ 0000000000]
cmp125_5_read         (read             ) [ 0000000000]
cmp125_6_read         (read             ) [ 0000000000]
icmp_ln1252_read      (read             ) [ 0000000000]
trunc_ln1249_1_read   (read             ) [ 0000000000]
sub121_cast16_cast    (sext             ) [ 0000000000]
specmemcore_ln0       (specmemcore      ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
specinterface_ln0     (specinterface    ) [ 0000000000]
store_ln0             (store            ) [ 0000000000]
br_ln0                (br               ) [ 0000000000]
x_3                   (load             ) [ 0000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000]
icmp_ln1262           (icmp             ) [ 0111111110]
x_4                   (add              ) [ 0000000000]
br_ln1262             (br               ) [ 0000000000]
zext_ln1262           (zext             ) [ 0000000000]
cmp122                (icmp             ) [ 0000000000]
or_ln1278             (or               ) [ 0010000000]
br_ln1278             (br               ) [ 0000000000]
or_ln1278_1           (or               ) [ 0011000000]
br_ln1278             (br               ) [ 0000000000]
or_ln1278_2           (or               ) [ 0011100000]
br_ln1278             (br               ) [ 0000000000]
or_ln1278_3           (or               ) [ 0011110000]
br_ln1278             (br               ) [ 0000000000]
or_ln1278_4           (or               ) [ 0011111000]
br_ln1278             (br               ) [ 0000000000]
or_ln1278_5           (or               ) [ 0011111100]
br_ln1278             (br               ) [ 0000000000]
or_ln1278_6           (or               ) [ 0011111110]
br_ln1278             (br               ) [ 0000000000]
or_ln1278_7           (or               ) [ 0111111111]
br_ln1278             (br               ) [ 0000000000]
store_ln1262          (store            ) [ 0000000000]
br_ln1262             (br               ) [ 0000000000]
specpipeline_ln1264   (specpipeline     ) [ 0000000000]
specloopname_ln1262   (specloopname     ) [ 0000000000]
p_Val2_s              (read             ) [ 0000000000]
trunc_ln232           (trunc            ) [ 0000000000]
p_s                   (bitconcatenate   ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln1279             (br               ) [ 0000000000]
tmp_1                 (partselect       ) [ 0001000000]
tmp_2                 (partselect       ) [ 0001100000]
tmp_4                 (partselect       ) [ 0001110000]
tmp_7                 (partselect       ) [ 0001111000]
tmp_9                 (partselect       ) [ 0001111100]
tmp_s                 (partselect       ) [ 0001111110]
tmp_3                 (partselect       ) [ 0101111111]
p_5                   (bitconcatenate   ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln1279             (br               ) [ 0000000000]
p_6                   (bitconcatenate   ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln1279             (br               ) [ 0000000000]
p_7                   (bitconcatenate   ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln1279             (br               ) [ 0000000000]
p_8                   (bitconcatenate   ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln1279             (br               ) [ 0000000000]
p_9                   (bitconcatenate   ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln1279             (br               ) [ 0000000000]
p_10                  (bitconcatenate   ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln1279             (br               ) [ 0000000000]
p_0                   (bitconcatenate   ) [ 0000000000]
write_ln174           (write            ) [ 0000000000]
br_ln1279             (br               ) [ 0000000000]
ret_ln0               (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="trunc_ln1249_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln1249_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="icmp_ln1252">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln1252"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cmp125_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp125_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmp125_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp125_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cmp125_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp125_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="cmp125_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp125_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="cmp125_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp125_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="cmp125_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp125_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="bytePlanes1">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bytePlanes1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sub121_cast16">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub121_cast16"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="cmp125">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmp125"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="img">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i20.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="x_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cmp125_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp125_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sub121_cast16_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="13" slack="0"/>
<pin id="116" dir="0" index="1" bw="13" slack="0"/>
<pin id="117" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub121_cast16_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="cmp125_1_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp125_1_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cmp125_2_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp125_2_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="cmp125_3_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp125_3_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="cmp125_4_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp125_4_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="cmp125_5_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp125_5_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="cmp125_6_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cmp125_6_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="icmp_ln1252_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln1252_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="trunc_ln1249_1_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="13" slack="0"/>
<pin id="164" dir="0" index="1" bw="13" slack="0"/>
<pin id="165" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln1249_1_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_Val2_s_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_write_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="30" slack="0"/>
<pin id="177" dir="0" index="2" bw="30" slack="0"/>
<pin id="178" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/3 write_ln174/4 write_ln174/5 write_ln174/6 write_ln174/7 write_ln174/8 write_ln174/9 "/>
</bind>
</comp>

<comp id="181" class="1004" name="sub121_cast16_cast_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="13" slack="0"/>
<pin id="183" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sub121_cast16_cast/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln0_store_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="13" slack="0"/>
<pin id="188" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_3_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="13" slack="0"/>
<pin id="192" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln1262_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="13" slack="0"/>
<pin id="195" dir="0" index="1" bw="13" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1262/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="x_4_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="13" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln1262_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="13" slack="0"/>
<pin id="207" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1262/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="cmp122_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="0"/>
<pin id="211" dir="0" index="1" bw="13" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp122/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="or_ln1278_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="1" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1278/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="or_ln1278_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1278_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="or_ln1278_2_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1278_2/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="or_ln1278_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1278_3/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="or_ln1278_4_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1278_4/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="or_ln1278_5_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1278_5/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="or_ln1278_6_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="7"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1278_6/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="or_ln1278_7_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1278_7/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln1262_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="13" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1262/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="trunc_ln232_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="64" slack="0"/>
<pin id="270" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln232/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="30" slack="0"/>
<pin id="274" dir="0" index="1" bw="20" slack="0"/>
<pin id="275" dir="0" index="2" bw="8" slack="0"/>
<pin id="276" dir="0" index="3" bw="1" slack="0"/>
<pin id="277" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="tmp_1_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="0" index="1" bw="64" slack="0"/>
<pin id="286" dir="0" index="2" bw="5" slack="0"/>
<pin id="287" dir="0" index="3" bw="5" slack="0"/>
<pin id="288" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_2_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="0" index="2" bw="6" slack="0"/>
<pin id="297" dir="0" index="3" bw="6" slack="0"/>
<pin id="298" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_4_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="0" index="2" bw="6" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_7_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="0"/>
<pin id="315" dir="0" index="1" bw="64" slack="0"/>
<pin id="316" dir="0" index="2" bw="7" slack="0"/>
<pin id="317" dir="0" index="3" bw="7" slack="0"/>
<pin id="318" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_9_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="8" slack="0"/>
<pin id="325" dir="0" index="1" bw="64" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="0" index="3" bw="7" slack="0"/>
<pin id="328" dir="1" index="4" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_s_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="64" slack="0"/>
<pin id="336" dir="0" index="2" bw="7" slack="0"/>
<pin id="337" dir="0" index="3" bw="7" slack="0"/>
<pin id="338" dir="1" index="4" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="0" index="1" bw="64" slack="0"/>
<pin id="346" dir="0" index="2" bw="7" slack="0"/>
<pin id="347" dir="0" index="3" bw="7" slack="0"/>
<pin id="348" dir="1" index="4" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="p_5_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="30" slack="0"/>
<pin id="355" dir="0" index="1" bw="20" slack="0"/>
<pin id="356" dir="0" index="2" bw="8" slack="1"/>
<pin id="357" dir="0" index="3" bw="1" slack="0"/>
<pin id="358" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_5/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_6_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="30" slack="0"/>
<pin id="365" dir="0" index="1" bw="20" slack="0"/>
<pin id="366" dir="0" index="2" bw="8" slack="2"/>
<pin id="367" dir="0" index="3" bw="1" slack="0"/>
<pin id="368" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_6/4 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="30" slack="0"/>
<pin id="375" dir="0" index="1" bw="20" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="3"/>
<pin id="377" dir="0" index="3" bw="1" slack="0"/>
<pin id="378" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_7/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_8_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="30" slack="0"/>
<pin id="385" dir="0" index="1" bw="20" slack="0"/>
<pin id="386" dir="0" index="2" bw="8" slack="4"/>
<pin id="387" dir="0" index="3" bw="1" slack="0"/>
<pin id="388" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_8/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="p_9_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="30" slack="0"/>
<pin id="395" dir="0" index="1" bw="20" slack="0"/>
<pin id="396" dir="0" index="2" bw="8" slack="5"/>
<pin id="397" dir="0" index="3" bw="1" slack="0"/>
<pin id="398" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_9/7 "/>
</bind>
</comp>

<comp id="403" class="1004" name="p_10_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="30" slack="0"/>
<pin id="405" dir="0" index="1" bw="20" slack="0"/>
<pin id="406" dir="0" index="2" bw="8" slack="6"/>
<pin id="407" dir="0" index="3" bw="1" slack="0"/>
<pin id="408" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_10/8 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_0_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="30" slack="0"/>
<pin id="415" dir="0" index="1" bw="20" slack="0"/>
<pin id="416" dir="0" index="2" bw="8" slack="7"/>
<pin id="417" dir="0" index="3" bw="1" slack="0"/>
<pin id="418" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/9 "/>
</bind>
</comp>

<comp id="423" class="1005" name="x_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="13" slack="0"/>
<pin id="425" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="430" class="1005" name="icmp_ln1262_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1262 "/>
</bind>
</comp>

<comp id="434" class="1005" name="or_ln1278_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="1" slack="1"/>
<pin id="436" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1278 "/>
</bind>
</comp>

<comp id="438" class="1005" name="or_ln1278_1_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="2"/>
<pin id="440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1278_1 "/>
</bind>
</comp>

<comp id="442" class="1005" name="or_ln1278_2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="3"/>
<pin id="444" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1278_2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="or_ln1278_3_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="4"/>
<pin id="448" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1278_3 "/>
</bind>
</comp>

<comp id="450" class="1005" name="or_ln1278_4_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="5"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1278_4 "/>
</bind>
</comp>

<comp id="454" class="1005" name="or_ln1278_5_reg_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="6"/>
<pin id="456" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1278_5 "/>
</bind>
</comp>

<comp id="458" class="1005" name="or_ln1278_6_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="7"/>
<pin id="460" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1278_6 "/>
</bind>
</comp>

<comp id="462" class="1005" name="or_ln1278_7_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="8"/>
<pin id="464" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln1278_7 "/>
</bind>
</comp>

<comp id="466" class="1005" name="tmp_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="8" slack="1"/>
<pin id="468" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="tmp_2_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="2"/>
<pin id="473" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_4_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="8" slack="3"/>
<pin id="478" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="481" class="1005" name="tmp_7_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="4"/>
<pin id="483" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="486" class="1005" name="tmp_9_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="8" slack="5"/>
<pin id="488" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="491" class="1005" name="tmp_s_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="8" slack="6"/>
<pin id="493" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="496" class="1005" name="tmp_3_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="7"/>
<pin id="498" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="28" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="26" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="74" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="114" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="189"><net_src comp="48" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="197"><net_src comp="190" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="162" pin="2"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="190" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="56" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="190" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="181" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="108" pin="2"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="209" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="120" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="209" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="126" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="237"><net_src comp="209" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="238"><net_src comp="132" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="243"><net_src comp="209" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="138" pin="2"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="209" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="144" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="209" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="150" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="209" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="156" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="199" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="168" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="68" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="70" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="72" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="282"><net_src comp="272" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="289"><net_src comp="76" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="290"><net_src comp="168" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="291"><net_src comp="60" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="292"><net_src comp="78" pin="0"/><net_sink comp="283" pin=3"/></net>

<net id="299"><net_src comp="76" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="168" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="80" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="82" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="309"><net_src comp="76" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="168" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="84" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="86" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="168" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="88" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="90" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="329"><net_src comp="76" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="168" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="92" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="94" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="339"><net_src comp="76" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="340"><net_src comp="168" pin="2"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="96" pin="0"/><net_sink comp="333" pin=2"/></net>

<net id="342"><net_src comp="98" pin="0"/><net_sink comp="333" pin=3"/></net>

<net id="349"><net_src comp="76" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="168" pin="2"/><net_sink comp="343" pin=1"/></net>

<net id="351"><net_src comp="100" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="352"><net_src comp="102" pin="0"/><net_sink comp="343" pin=3"/></net>

<net id="359"><net_src comp="68" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="70" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="361"><net_src comp="72" pin="0"/><net_sink comp="353" pin=3"/></net>

<net id="362"><net_src comp="353" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="370"><net_src comp="70" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="371"><net_src comp="72" pin="0"/><net_sink comp="363" pin=3"/></net>

<net id="372"><net_src comp="363" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="379"><net_src comp="68" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="70" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="72" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="382"><net_src comp="373" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="70" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="72" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="392"><net_src comp="383" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="399"><net_src comp="68" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="72" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="402"><net_src comp="393" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="409"><net_src comp="68" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="70" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="72" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="412"><net_src comp="403" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="419"><net_src comp="68" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="70" pin="0"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="72" pin="0"/><net_sink comp="413" pin=3"/></net>

<net id="422"><net_src comp="413" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="426"><net_src comp="104" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="185" pin=1"/></net>

<net id="428"><net_src comp="423" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="429"><net_src comp="423" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="433"><net_src comp="193" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="215" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="441"><net_src comp="221" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="227" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="449"><net_src comp="233" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="453"><net_src comp="239" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="245" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="251" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="465"><net_src comp="257" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="283" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="474"><net_src comp="293" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="479"><net_src comp="303" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="373" pin=2"/></net>

<net id="484"><net_src comp="313" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="489"><net_src comp="323" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="494"><net_src comp="333" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="499"><net_src comp="343" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="413" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img | {2 3 4 5 6 7 8 9 }
 - Input state : 
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : trunc_ln1249_1 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : icmp_ln1252 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : cmp125_6 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : cmp125_5 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : cmp125_4 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : cmp125_3 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : cmp125_2 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : cmp125_1 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : bytePlanes1 | {2 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : sub121_cast16 | {1 }
	Port: Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1262_1 : cmp125 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_3 : 1
		icmp_ln1262 : 2
		x_4 : 2
		br_ln1262 : 3
		zext_ln1262 : 2
		cmp122 : 3
		or_ln1278 : 4
		br_ln1278 : 4
		or_ln1278_1 : 4
		br_ln1278 : 4
		or_ln1278_2 : 4
		br_ln1278 : 4
		or_ln1278_3 : 4
		br_ln1278 : 4
		or_ln1278_4 : 4
		br_ln1278 : 4
		or_ln1278_5 : 4
		br_ln1278 : 4
		or_ln1278_6 : 4
		br_ln1278 : 4
		or_ln1278_7 : 4
		br_ln1278 : 4
		store_ln1262 : 3
	State 2
		p_s : 1
		write_ln174 : 2
	State 3
		write_ln174 : 1
	State 4
		write_ln174 : 1
	State 5
		write_ln174 : 1
	State 6
		write_ln174 : 1
	State 7
		write_ln174 : 1
	State 8
		write_ln174 : 1
	State 9
		write_ln174 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|   icmp   |        icmp_ln1262_fu_193       |    0    |    12   |
|          |          cmp122_fu_209          |    0    |    12   |
|----------|---------------------------------|---------|---------|
|    add   |            x_4_fu_199           |    0    |    20   |
|----------|---------------------------------|---------|---------|
|          |         or_ln1278_fu_215        |    0    |    2    |
|          |        or_ln1278_1_fu_221       |    0    |    2    |
|          |        or_ln1278_2_fu_227       |    0    |    2    |
|    or    |        or_ln1278_3_fu_233       |    0    |    2    |
|          |        or_ln1278_4_fu_239       |    0    |    2    |
|          |        or_ln1278_5_fu_245       |    0    |    2    |
|          |        or_ln1278_6_fu_251       |    0    |    2    |
|          |        or_ln1278_7_fu_257       |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |     cmp125_read_read_fu_108     |    0    |    0    |
|          |  sub121_cast16_read_read_fu_114 |    0    |    0    |
|          |    cmp125_1_read_read_fu_120    |    0    |    0    |
|          |    cmp125_2_read_read_fu_126    |    0    |    0    |
|          |    cmp125_3_read_read_fu_132    |    0    |    0    |
|   read   |    cmp125_4_read_read_fu_138    |    0    |    0    |
|          |    cmp125_5_read_read_fu_144    |    0    |    0    |
|          |    cmp125_6_read_read_fu_150    |    0    |    0    |
|          |   icmp_ln1252_read_read_fu_156  |    0    |    0    |
|          | trunc_ln1249_1_read_read_fu_162 |    0    |    0    |
|          |       p_Val2_s_read_fu_168      |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   write  |         grp_write_fu_174        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   sext   |    sub121_cast16_cast_fu_181    |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |        zext_ln1262_fu_205       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |        trunc_ln232_fu_268       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |            p_s_fu_272           |    0    |    0    |
|          |            p_5_fu_353           |    0    |    0    |
|          |            p_6_fu_363           |    0    |    0    |
|bitconcatenate|            p_7_fu_373           |    0    |    0    |
|          |            p_8_fu_383           |    0    |    0    |
|          |            p_9_fu_393           |    0    |    0    |
|          |           p_10_fu_403           |    0    |    0    |
|          |            p_0_fu_413           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_1_fu_283          |    0    |    0    |
|          |           tmp_2_fu_293          |    0    |    0    |
|          |           tmp_4_fu_303          |    0    |    0    |
|partselect|           tmp_7_fu_313          |    0    |    0    |
|          |           tmp_9_fu_323          |    0    |    0    |
|          |           tmp_s_fu_333          |    0    |    0    |
|          |           tmp_3_fu_343          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |    60   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|icmp_ln1262_reg_430|    1   |
|or_ln1278_1_reg_438|    1   |
|or_ln1278_2_reg_442|    1   |
|or_ln1278_3_reg_446|    1   |
|or_ln1278_4_reg_450|    1   |
|or_ln1278_5_reg_454|    1   |
|or_ln1278_6_reg_458|    1   |
|or_ln1278_7_reg_462|    1   |
| or_ln1278_reg_434 |    1   |
|   tmp_1_reg_466   |    8   |
|   tmp_2_reg_471   |    8   |
|   tmp_3_reg_496   |    8   |
|   tmp_4_reg_476   |    8   |
|   tmp_7_reg_481   |    8   |
|   tmp_9_reg_486   |    8   |
|   tmp_s_reg_491   |    8   |
|     x_reg_423     |   13   |
+-------------------+--------+
|       Total       |   78   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_174 |  p2  |   8  |  30  |   240  ||    43   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   240  ||  0.721  ||    43   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   60   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   43   |
|  Register |    -   |   78   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   78   |   103  |
+-----------+--------+--------+--------+
