G__SEND_FREE_AT_RTN_MASK 0x100
#define MC_VM_MD_L1_TLB1_DEBUG__SEND_FREE_AT_RTN__SHIFT 0x8
#define MC_VM_MD_L1_TLB1_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0xe00
#define MC_VM_MD_L1_TLB1_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT 0x9
#define MC_VM_MD_L1_TLB1_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x7000
#define MC_VM_MD_L1_TLB1_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT 0xc
#define MC_VM_MD_L1_TLB1_DEBUG__L1_TLB_DEBUG_MASK 0x78000
#define MC_VM_MD_L1_TLB1_DEBUG__L1_TLB_DEBUG__SHIFT 0xf
#define MC_VM_MD_L1_TLB1_DEBUG__L1_TLB_FORCE_MISS_MASK 0x80000
#define MC_VM_MD_L1_TLB1_DEBUG__L1_TLB_FORCE_MISS__SHIFT 0x13
#define MC_VM_MD_L1_TLB2_DEBUG__INVALIDATE_L1_TLB_MASK 0x1
#define MC_VM_MD_L1_TLB2_DEBUG__INVALIDATE_L1_TLB__SHIFT 0x0
#define MC_VM_MD_L1_TLB2_DEBUG__SEND_FREE_AT_RTN_MASK 0x100
#define MC_VM_MD_L1_TLB2_DEBUG__SEND_FREE_AT_RTN__SHIFT 0x8
#define MC_VM_MD_L1_TLB2_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0xe00
#define MC_VM_MD_L1_TLB2_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT 0x9
#define MC_VM_MD_L1_TLB2_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x7000
#define MC_VM_MD_L1_TLB2_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT 0xc
#define MC_VM_MD_L1_TLB2_DEBUG__L1_TLB_DEBUG_MASK 0x78000
#define MC_VM_MD_L1_TLB2_DEBUG__L1_TLB_DEBUG__SHIFT 0xf
#define MC_VM_MD_L1_TLB2_DEBUG__L1_TLB_FORCE_MISS_MASK 0x80000
#define MC_VM_MD_L1_TLB2_DEBUG__L1_TLB_FORCE_MISS__SHIFT 0x13
#define MC_VM_MD_L1_TLB0_STATUS__BUSY_MASK 0x1
#define MC_VM_MD_L1_TLB0_STATUS__BUSY__SHIFT 0x0
#define MC_VM_MD_L1_TLB1_STATUS__BUSY_MASK 0x1
#define MC_VM_MD_L1_TLB1_STATUS__BUSY__SHIFT 0x0
#define MC_VM_MD_L1_TLB2_STATUS__BUSY_MASK 0x1
#define MC_VM_MD_L1_TLB2_STATUS__BUSY__SHIFT 0x0
#define MC_VM_MD_L2ARBITER_L2_CREDITS__L2_IF_CREDITS_MASK 0x3f
#define MC_VM_MD_L2ARBITER_L2_CREDITS__L2_IF_CREDITS__SHIFT 0x0
#define MC_VM_MD_L1_TLB3_DEBUG__INVALIDATE_L1_TLB_MASK 0x1
#define MC_VM_MD_L1_TLB3_DEBUG__INVALIDATE_L1_TLB__SHIFT 0x0
#define MC_VM_MD_L1_TLB3_DEBUG__SEND_FREE_AT_RTN_MASK 0x100
#define MC_VM_MD_L1_TLB3_DEBUG__SEND_FREE_AT_RTN__SHIFT 0x8
#define MC_VM_MD_L1_TLB3_DEBUG__EFFECTIVE_L1_TLB_SIZE_MASK 0xe00
#define MC_VM_MD_L1_TLB3_DEBUG__EFFECTIVE_L1_TLB_SIZE__SHIFT 0x9
#define MC_VM_MD_L1_TLB3_DEBUG__EFFECTIVE_L1_QUEUE_SIZE_MASK 0x7000
#define MC_VM_MD_L1_TLB3_DEBUG__EFFECTIVE_L1_QUEUE_SIZE__SHIFT 0xc
#define MC_VM_MD_L1_TLB3_DEBUG__L1_TLB_DEBUG_MASK 0x78000
#define MC_VM_MD_L1_TLB3_DEBUG__L1_TLB_DEBUG__SHIFT 0xf
#define MC_VM_MD_L1_TLB3_DEBUG__L1_TLB_FORCE_MISS_MASK 0x80000
#define MC_VM_MD_L1_TLB3_DEBUG__L1_TLB_FORCE_MISS__SHIFT 0x13
#define MC_VM_MD_L1_TLB3_STATUS__BUSY_MASK 0x1
#define MC_VM_MD_L1_TLB3_STATUS__BUSY__SHIFT 0x0
#define MC_XPB_RTR_SRC_APRTR0__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_RTR_SRC_APRTR0__BASE_ADDR__SHIFT 0x0
#define MC_XPB_RTR_SRC_APRTR1__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_RTR_SRC_APRTR1__BASE_ADDR__SHIFT 0x0
#define MC_XPB_RTR_SRC_APRTR2__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_RTR_SRC_APRTR2__BASE_ADDR__SHIFT 0x0
#define MC_XPB_RTR_SRC_APRTR3__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_RTR_SRC_APRTR3__BASE_ADDR__SHIFT 0x0
#define MC_XPB_RTR_SRC_APRTR4__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_RTR_SRC_APRTR4__BASE_ADDR__SHIFT 0x0
#define MC_XPB_RTR_SRC_APRTR5__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_RTR_SRC_APRTR5__BASE_ADDR__SHIFT 0x0
#define MC_XPB_RTR_SRC_APRTR6__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_RTR_SRC_APRTR6__BASE_ADDR__SHIFT 0x0
#define MC_XPB_RTR_SRC_APRTR7__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_RTR_SRC_APRTR7__BASE_ADDR__SHIFT 0x0
#define MC_XPB_RTR_SRC_APRTR8__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_RTR_SRC_APRTR8__BASE_ADDR__SHIFT 0x0
#define MC_XPB_RTR_SRC_APRTR9__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_RTR_SRC_APRTR9__BASE_ADDR__SHIFT 0x0
#define MC_XPB_XDMA_RTR_SRC_APRTR0__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_XDMA_RTR_SRC_APRTR0__BASE_ADDR__SHIFT 0x0
#define MC_XPB_XDMA_RTR_SRC_APRTR1__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_XDMA_RTR_SRC_APRTR1__BASE_ADDR__SHIFT 0x0
#define MC_XPB_XDMA_RTR_SRC_APRTR2__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_XDMA_RTR_SRC_APRTR2__BASE_ADDR__SHIFT 0x0
#define MC_XPB_XDMA_RTR_SRC_APRTR3__BASE_ADDR_MASK 0x1ffffff
#define MC_XPB_XDMA_RTR_SRC_APRTR3__BASE_ADDR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP0__NMR_MASK 0x1
#define MC_XPB_RTR_DEST_MAP0__NMR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP0__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_RTR_DEST_MAP0__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_RTR_DEST_MAP0__DEST_SEL_MASK 0xf00000
#define MC_XPB_RTR_DEST_MAP0__DEST_SEL__SHIFT 0x14
#define MC_XPB_RTR_DEST_MAP0__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_RTR_DEST_MAP0__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_RTR_DEST_MAP0__SIDE_OK_MASK 0x2000000
#define MC_XPB_RTR_DEST_MAP0__SIDE_OK__SHIFT 0x19
#define MC_XPB_RTR_DEST_MAP0__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_RTR_DEST_MAP0__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_RTR_DEST_MAP1__NMR_MASK 0x1
#define MC_XPB_RTR_DEST_MAP1__NMR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP1__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_RTR_DEST_MAP1__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_RTR_DEST_MAP1__DEST_SEL_MASK 0xf00000
#define MC_XPB_RTR_DEST_MAP1__DEST_SEL__SHIFT 0x14
#define MC_XPB_RTR_DEST_MAP1__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_RTR_DEST_MAP1__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_RTR_DEST_MAP1__SIDE_OK_MASK 0x2000000
#define MC_XPB_RTR_DEST_MAP1__SIDE_OK__SHIFT 0x19
#define MC_XPB_RTR_DEST_MAP1__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_RTR_DEST_MAP1__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_RTR_DEST_MAP2__NMR_MASK 0x1
#define MC_XPB_RTR_DEST_MAP2__NMR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP2__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_RTR_DEST_MAP2__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_RTR_DEST_MAP2__DEST_SEL_MASK 0xf00000
#define MC_XPB_RTR_DEST_MAP2__DEST_SEL__SHIFT 0x14
#define MC_XPB_RTR_DEST_MAP2__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_RTR_DEST_MAP2__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_RTR_DEST_MAP2__SIDE_OK_MASK 0x2000000
#define MC_XPB_RTR_DEST_MAP2__SIDE_OK__SHIFT 0x19
#define MC_XPB_RTR_DEST_MAP2__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_RTR_DEST_MAP2__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_RTR_DEST_MAP3__NMR_MASK 0x1
#define MC_XPB_RTR_DEST_MAP3__NMR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP3__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_RTR_DEST_MAP3__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_RTR_DEST_MAP3__DEST_SEL_MASK 0xf00000
#define MC_XPB_RTR_DEST_MAP3__DEST_SEL__SHIFT 0x14
#define MC_XPB_RTR_DEST_MAP3__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_RTR_DEST_MAP3__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_RTR_DEST_MAP3__SIDE_OK_MASK 0x2000000
#define MC_XPB_RTR_DEST_MAP3__SIDE_OK__SHIFT 0x19
#define MC_XPB_RTR_DEST_MAP3__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_RTR_DEST_MAP3__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_RTR_DEST_MAP4__NMR_MASK 0x1
#define MC_XPB_RTR_DEST_MAP4__NMR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP4__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_RTR_DEST_MAP4__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_RTR_DEST_MAP4__DEST_SEL_MASK 0xf00000
#define MC_XPB_RTR_DEST_MAP4__DEST_SEL__SHIFT 0x14
#define MC_XPB_RTR_DEST_MAP4__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_RTR_DEST_MAP4__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_RTR_DEST_MAP4__SIDE_OK_MASK 0x2000000
#define MC_XPB_RTR_DEST_MAP4__SIDE_OK__SHIFT 0x19
#define MC_XPB_RTR_DEST_MAP4__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_RTR_DEST_MAP4__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_RTR_DEST_MAP5__NMR_MASK 0x1
#define MC_XPB_RTR_DEST_MAP5__NMR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP5__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_RTR_DEST_MAP5__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_RTR_DEST_MAP5__DEST_SEL_MASK 0xf00000
#define MC_XPB_RTR_DEST_MAP5__DEST_SEL__SHIFT 0x14
#define MC_XPB_RTR_DEST_MAP5__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_RTR_DEST_MAP5__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_RTR_DEST_MAP5__SIDE_OK_MASK 0x2000000
#define MC_XPB_RTR_DEST_MAP5__SIDE_OK__SHIFT 0x19
#define MC_XPB_RTR_DEST_MAP5__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_RTR_DEST_MAP5__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_RTR_DEST_MAP6__NMR_MASK 0x1
#define MC_XPB_RTR_DEST_MAP6__NMR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP6__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_RTR_DEST_MAP6__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_RTR_DEST_MAP6__DEST_SEL_MASK 0xf00000
#define MC_XPB_RTR_DEST_MAP6__DEST_SEL__SHIFT 0x14
#define MC_XPB_RTR_DEST_MAP6__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_RTR_DEST_MAP6__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_RTR_DEST_MAP6__SIDE_OK_MASK 0x2000000
#define MC_XPB_RTR_DEST_MAP6__SIDE_OK__SHIFT 0x19
#define MC_XPB_RTR_DEST_MAP6__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_RTR_DEST_MAP6__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_RTR_DEST_MAP7__NMR_MASK 0x1
#define MC_XPB_RTR_DEST_MAP7__NMR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP7__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_RTR_DEST_MAP7__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_RTR_DEST_MAP7__DEST_SEL_MASK 0xf00000
#define MC_XPB_RTR_DEST_MAP7__DEST_SEL__SHIFT 0x14
#define MC_XPB_RTR_DEST_MAP7__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_RTR_DEST_MAP7__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_RTR_DEST_MAP7__SIDE_OK_MASK 0x2000000
#define MC_XPB_RTR_DEST_MAP7__SIDE_OK__SHIFT 0x19
#define MC_XPB_RTR_DEST_MAP7__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_RTR_DEST_MAP7__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_RTR_DEST_MAP8__NMR_MASK 0x1
#define MC_XPB_RTR_DEST_MAP8__NMR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP8__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_RTR_DEST_MAP8__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_RTR_DEST_MAP8__DEST_SEL_MASK 0xf00000
#define MC_XPB_RTR_DEST_MAP8__DEST_SEL__SHIFT 0x14
#define MC_XPB_RTR_DEST_MAP8__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_RTR_DEST_MAP8__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_RTR_DEST_MAP8__SIDE_OK_MASK 0x2000000
#define MC_XPB_RTR_DEST_MAP8__SIDE_OK__SHIFT 0x19
#define MC_XPB_RTR_DEST_MAP8__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_RTR_DEST_MAP8__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_RTR_DEST_MAP9__NMR_MASK 0x1
#define MC_XPB_RTR_DEST_MAP9__NMR__SHIFT 0x0
#define MC_XPB_RTR_DEST_MAP9__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_RTR_DEST_MAP9__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_RTR_DEST_MAP9__DEST_SEL_MASK 0xf00000
#define MC_XPB_RTR_DEST_MAP9__DEST_SEL__SHIFT 0x14
#define MC_XPB_RTR_DEST_MAP9__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_RTR_DEST_MAP9__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_RTR_DEST_MAP9__SIDE_OK_MASK 0x2000000
#define MC_XPB_RTR_DEST_MAP9__SIDE_OK__SHIFT 0x19
#define MC_XPB_RTR_DEST_MAP9__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_RTR_DEST_MAP9__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_XDMA_RTR_DEST_MAP0__NMR_MASK 0x1
#define MC_XPB_XDMA_RTR_DEST_MAP0__NMR__SHIFT 0x0
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_MASK 0xf00000
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_SEL__SHIFT 0x14
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_XDMA_RTR_DEST_MAP0__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_XDMA_RTR_DEST_MAP0__SIDE_OK_MASK 0x2000000
#define MC_XPB_XDMA_RTR_DEST_MAP0__SIDE_OK__SHIFT 0x19
#define MC_XPB_XDMA_RTR_DEST_MAP0__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_XDMA_RTR_DEST_MAP0__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_XDMA_RTR_DEST_MAP1__NMR_MASK 0x1
#define MC_XPB_XDMA_RTR_DEST_MAP1__NMR__SHIFT 0x0
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_MASK 0xf00000
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_SEL__SHIFT 0x14
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_XDMA_RTR_DEST_MAP1__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_XDMA_RTR_DEST_MAP1__SIDE_OK_MASK 0x2000000
#define MC_XPB_XDMA_RTR_DEST_MAP1__SIDE_OK__SHIFT 0x19
#define MC_XPB_XDMA_RTR_DEST_MAP1__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_XDMA_RTR_DEST_MAP1__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_XDMA_RTR_DEST_MAP2__NMR_MASK 0x1
#define MC_XPB_XDMA_RTR_DEST_MAP2__NMR__SHIFT 0x0
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_MASK 0xf00000
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_SEL__SHIFT 0x14
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_XDMA_RTR_DEST_MAP2__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_XDMA_RTR_DEST_MAP2__SIDE_OK_MASK 0x2000000
#define MC_XPB_XDMA_RTR_DEST_MAP2__SIDE_OK__SHIFT 0x19
#define MC_XPB_XDMA_RTR_DEST_MAP2__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_XDMA_RTR_DEST_MAP2__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_XDMA_RTR_DEST_MAP3__NMR_MASK 0x1
#define MC_XPB_XDMA_RTR_DEST_MAP3__NMR__SHIFT 0x0
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_OFFSET_MASK 0xffffe
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_OFFSET__SHIFT 0x1
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_MASK 0xf00000
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_SEL__SHIFT 0x14
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_RPB_MASK 0x1000000
#define MC_XPB_XDMA_RTR_DEST_MAP3__DEST_SEL_RPB__SHIFT 0x18
#define MC_XPB_XDMA_RTR_DEST_MAP3__SIDE_OK_MASK 0x2000000
#define MC_XPB_XDMA_RTR_DEST_MAP3__SIDE_OK__SHIFT 0x19
#define MC_XPB_XDMA_RTR_DEST_MAP3__APRTR_SIZE_MASK 0x7c000000
#define MC_XPB_XDMA_RTR_DEST_MAP3__APRTR_SIZE__SHIFT 0x1a
#define MC_XPB_CLG_CFG0__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG0__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG0__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG0__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG0__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG0__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG0__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG0__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG0__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG0__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG1__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG1__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG1__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG1__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG1__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG1__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG1__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG1__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG1__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG1__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG2__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG2__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG2__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG2__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG2__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG2__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG2__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG2__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG2__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG2__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG3__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG3__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG3__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG3__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG3__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG3__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG3__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG3__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG3__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG3__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG4__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG4__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG4__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG4__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG4__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG4__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG4__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG4__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG4__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG4__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG5__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG5__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG5__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG5__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG5__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG5__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG5__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG5__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG5__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG5__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG6__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG6__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG6__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG6__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG6__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG6__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG6__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG6__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG6__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG6__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG7__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG7__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG7__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG7__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG7__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG7__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG7__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG7__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG7__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG7__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG8__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG8__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG8__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG8__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG8__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG8__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG8__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG8__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG8__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG8__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG9__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG9__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG9__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG9__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG9__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG9__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG9__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG9__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG9__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG9__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG10__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG10__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG10__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG10__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG10__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG10__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG10__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG10__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG10__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG10__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG11__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG11__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG11__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG11__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG11__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG11__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG11__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG11__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG11__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG11__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG12__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG12__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG12__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG12__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG12__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG12__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG12__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG12__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG12__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG12__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG13__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG13__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG13__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG13__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG13__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG13__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG13__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG13__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG13__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG13__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG14__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG14__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG14__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG14__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG14__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG14__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG14__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG14__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG14__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG14__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG15__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG15__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG15__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG15__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG15__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG15__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG15__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG15__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG15__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG15__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG16__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG16__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG16__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG16__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG16__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG16__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG16__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG16__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG16__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG16__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG17__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG17__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG17__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG17__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG17__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG17__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG17__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG17__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG17__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG17__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG18__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG18__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG18__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG18__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG18__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG18__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG18__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG18__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG18__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG18__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_CFG19__WCB_NUM_MASK 0xf
#define MC_XPB_CLG_CFG19__WCB_NUM__SHIFT 0x0
#define MC_XPB_CLG_CFG19__LB_TYPE_MASK 0x70
#define MC_XPB_CLG_CFG19__LB_TYPE__SHIFT 0x4
#define MC_XPB_CLG_CFG19__P2P_BAR_MASK 0x380
#define MC_XPB_CLG_CFG19__P2P_BAR__SHIFT 0x7
#define MC_XPB_CLG_CFG19__HOST_FLUSH_MASK 0x3c00
#define MC_XPB_CLG_CFG19__HOST_FLUSH__SHIFT 0xa
#define MC_XPB_CLG_CFG19__SIDE_FLUSH_MASK 0x3c000
#define MC_XPB_CLG_CFG19__SIDE_FLUSH__SHIFT 0xe
#define MC_XPB_CLG_EXTRA__CMP0_MASK 0xff
#define MC_XPB_CLG_EXTRA__CMP0__SHIFT 0x0
#define MC_XPB_CLG_EXTRA__MSK0_MASK 0xff00
#define MC_XPB_CLG_EXTRA__MSK0__SHIFT 0x8
#define MC_XPB_CLG_EXTRA__VLD0_MASK 0x10000
#define MC_XPB_CLG_EXTRA__VLD0__SHIFT 0x10
#define MC_XPB_CLG_EXTRA__CMP1_MASK 0x1fe0000
#define MC_XPB_CLG_EXTRA__CMP1__SHIFT 0x11
#define MC_XPB_CLG_EXTRA__VLD1_MASK 0x2000000
#define MC_XPB_CLG_EXTRA__VLD1__SHIFT 0x19
#define MC_XPB_LB_ADDR__CMP0_MASK 0x3ff
#define MC_XPB_LB_ADDR__CMP0__SHIFT 0x0
#define MC_XPB_LB_ADDR__MASK0_MASK 0xffc00
#define MC_XPB_LB_ADDR__MASK0__SHIFT 0xa
#define MC_XPB_LB_ADDR__CMP1_MASK 0x3f00000
#define MC_XPB_LB_ADDR__CMP1__SHIFT 0x14
#define MC_XPB_LB_ADDR__MASK1_MASK 0xfc000000
#define MC_XPB_LB_ADDR__MASK1__SHIFT 0x1a
#define MC_XPB_UNC_THRESH_HST__CHANGE_PREF_MASK 0x3f
#define MC_XPB_UNC_THRESH_HST__CHANGE_PREF__SHIFT 0x0
#define MC_XPB_UNC_THRESH_HST__STRONG_PREF_MASK 0xfc0
#define MC_XPB_UNC_THRESH_HST__STRONG_PREF__SHIFT 0x6
#define MC_XPB_UNC_THRESH_HST__USE_UNFULL_MASK 0x3f000
#define MC_XPB_UNC_THRESH_HST__USE_UNFULL__SHIFT 0xc
#define MC_XPB_UNC_THRESH_SID__CHANGE_PREF_MASK 0x3f
#define MC_XPB_UNC_THRESH_SID__CHANGE_PREF__SHIFT 0x0
#define MC_XPB_UNC_THRESH_SID__STRONG_PREF_MASK 0xfc0
#define MC_XPB_UNC_THRESH_SID__STRONG_PREF__SHIFT 0x6
#define MC_XPB_UNC_THRESH_SID__USE_UNFULL_MASK 0x3f000
#define MC_XPB_UNC_THRESH_SID__USE_UNFULL__SHIFT 0xc
#define MC_XPB_WCB_STS__PBUF_VLD_MASK 0xffff
#define MC_XPB_WCB_STS__PBUF_VLD__SHIFT 0x0
#define MC_XPB_WCB_STS__WCB_HST_DATA_BUF_CNT_MASK 0x7f0000
#define MC_XPB_WCB_STS__WCB_HST_DATA_BUF_CNT__SHIFT 0x10
#define MC_XPB_WCB_STS__WCB_SID_DATA_BUF_CNT_MASK 0x3f800000
#define MC_XPB_WCB_STS__WCB_SID_DATA_BUF_CNT__SHIFT 0x17
#define MC_XPB_WCB_CFG__TIMEOUT_MASK 0xffff
#define MC_XPB_WCB_CFG__TIMEOUT__SHIFT 0x0
#define MC_XPB_WCB_CFG__HST_MAX_MASK 0x30000
#define MC_XPB_WCB_CFG__HST_MAX__SHIFT 0x10
#define MC_XPB_WCB_CFG__SID_MAX_MASK 0xc0000
#define MC_XPB_WCB_CFG__SID_MAX__SHIFT 0x12
#define MC_XPB_P2P_BAR_CFG__ADDR_SIZE_MASK 0xf
#define MC_XPB_P2P_BAR_CFG__ADDR_SIZE__SHIFT 0x0
#define MC_XPB_P2P_BAR_CFG__SEND_BAR_MASK 0x30
#define MC_XPB_P2P_BAR_CFG__SEND_BAR__SHIFT 0x4
#define MC_XPB_P2P_BAR_CFG__SNOOP_MASK 0x40
#define MC_XPB_P2P_BAR_CFG__SNOOP__SHIFT 0x6
#define MC_XPB_P2P_BAR_CFG__SEND_DIS_MASK 0x80
#define MC_XPB_P2P_BAR_CFG__SEND_DIS__SHIFT 0x7
#define MC_XPB_P2P_BAR_CFG__COMPRESS_DIS_MASK 0x100
#define MC_XPB_P2P_BAR_CFG__COMPRESS_DIS__SHIFT 0x8
#define MC_XPB_P2P_BAR_CFG__UPDATE_DIS_MASK 0x200
#define MC_XPB_P2P_BAR_CFG__UPDATE_DIS__SHIFT 0x9
#define MC_XPB_P2P_BAR_CFG__REGBAR_FROM_SYSBAR_MASK 0x400
#define MC_XPB_P2P_BAR_CFG__REGBAR_FROM_SYSBAR__SHIFT 0xa
#define MC_XPB_P2P_BAR_CFG__RD_EN_MASK 0x800
#define MC_XPB_P2P_BAR_CFG__RD_EN__SHIFT 0xb
#define MC_XPB_P2P_BAR_CFG__ATC_TRANSLATED_MASK 0x1000
#define MC_XPB_P2P_BAR_CFG__ATC_TRANSLATED__SHIFT 0xc
#define MC_XPB_P2