--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk100_i = PERIOD TIMEGRP "clk100_i" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk100_i = PERIOD TIMEGRP "clk100_i" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.075ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_clocks_gen/PLL_ADV/CLKOUT0
  Logical resource: PLL_clocks_gen/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: pll_clk_250MHz
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_clocks_gen/PLL_ADV/CLKIN1
  Logical resource: PLL_clocks_gen/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: PLL_clocks_gen/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_clocks_gen/PLL_ADV/CLKIN1
  Logical resource: PLL_clocks_gen/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: PLL_clocks_gen/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 25 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 25 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.075ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/pllclk0
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/rxclk
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKFBOUT
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/PLL_ISERDES/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/clkfbout
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk_100MHz = PERIOD TIMEGRP "pll_clk_100MHz" 
TS_clk100_i HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk_100MHz = PERIOD TIMEGRP "pll_clk_100MHz" TS_clk100_i HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.742ns (period - min period limit)
  Period: 1.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y2.CLKOUT1
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/u_pll_adv/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/sys_clk_ibufg
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk_50MHz = PERIOD TIMEGRP "pll_clk_50MHz" 
TS_clk100_i * 0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 280 paths analyzed, 160 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.449ns.
--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/clkout/oserdes_m (OLOGIC_X4Y117.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/clkout/oserdes_m (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.079ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (1.994 - 2.123)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/clkout/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.AQ      Tcko                  0.408   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X34Y77.B4      net (fanout=4)        1.764   resetsync_1/oRstSync
    SLICE_X34Y77.B       Tilo                  0.203   HDMI_out_1/video_timing_gen_1/h_active_comp_norst1
                                                       pll_locked_reset_sync_OR_197_o1
    OLOGIC_X4Y117.SR     net (fanout=40)       6.560   pll_locked_reset_sync_OR_197_o
    OLOGIC_X4Y117.CLKDIV Tosco_RST             0.144   HDMI_out_1/dvi_tx0/clkout/oserdes_m
                                                       HDMI_out_1/dvi_tx0/clkout/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      9.079ns (0.755ns logic, 8.324ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/clkout/oserdes_s (OLOGIC_X4Y116.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.551ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/clkout/oserdes_s (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.079ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (1.994 - 2.123)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/clkout/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.AQ      Tcko                  0.408   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X34Y77.B4      net (fanout=4)        1.764   resetsync_1/oRstSync
    SLICE_X34Y77.B       Tilo                  0.203   HDMI_out_1/video_timing_gen_1/h_active_comp_norst1
                                                       pll_locked_reset_sync_OR_197_o1
    OLOGIC_X4Y116.SR     net (fanout=40)       6.560   pll_locked_reset_sync_OR_197_o
    OLOGIC_X4Y116.CLKDIV Tosco_RST             0.144   HDMI_out_1/dvi_tx0/clkout/oserdes_s
                                                       HDMI_out_1/dvi_tx0/clkout/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      9.079ns (0.755ns logic, 8.324ns route)
                                                       (8.3% logic, 91.7% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/oserdes1/oserdes_m (OLOGIC_X4Y119.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/oserdes1/oserdes_m (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.817ns (Levels of Logic = 1)
  Clock Path Skew:      -0.129ns (1.994 - 2.123)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.241ns

  Clock Uncertainty:          0.241ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/oserdes1/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.AQ      Tcko                  0.408   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X34Y77.B4      net (fanout=4)        1.764   resetsync_1/oRstSync
    SLICE_X34Y77.B       Tilo                  0.203   HDMI_out_1/video_timing_gen_1/h_active_comp_norst1
                                                       pll_locked_reset_sync_OR_197_o1
    OLOGIC_X4Y119.SR     net (fanout=40)       6.298   pll_locked_reset_sync_OR_197_o
    OLOGIC_X4Y119.CLKDIV Tosco_RST             0.144   HDMI_out_1/dvi_tx0/oserdes1/oserdes_m
                                                       HDMI_out_1/dvi_tx0/oserdes1/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      8.817ns (0.755ns logic, 8.062ns route)
                                                       (8.6% logic, 91.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk_50MHz = PERIOD TIMEGRP "pll_clk_50MHz" TS_clk100_i * 0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/oserdes0/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HDMI_out_1/dvi_tx0/pixel2x/fd_out4 (FF)
  Destination:          HDMI_out_1/dvi_tx0/oserdes0/oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.082ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.258 - 0.237)
  Source Clock:         clk_50MHz rising at 20.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: HDMI_out_1/dvi_tx0/pixel2x/fd_out4 to HDMI_out_1/dvi_tx0/oserdes0/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y116.CQ     Tcko                  0.368   HDMI_out_1/dvi_tx0/n0011<6>
                                                       HDMI_out_1/dvi_tx0/pixel2x/fd_out4
    OLOGIC_X12Y119.D1    net (fanout=1)        1.027   HDMI_out_1/dvi_tx0/n0011<4>
    OLOGIC_X12Y119.CLKDIVTosckd_D    (-Th)     1.313   HDMI_out_1/dvi_tx0/oserdes0/oserdes_m
                                                       HDMI_out_1/dvi_tx0/oserdes0/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.082ns (-0.945ns logic, 1.027ns route)
                                                       (-1152.4% logic, 1252.4% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.117ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HDMI_out_1/dvi_tx0/pixel2x/fd_out0 (FF)
  Destination:          HDMI_out_1/dvi_tx0/oserdes0/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.138ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.258 - 0.237)
  Source Clock:         clk_50MHz rising at 20.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: HDMI_out_1/dvi_tx0/pixel2x/fd_out0 to HDMI_out_1/dvi_tx0/oserdes0/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y116.AQ     Tcko                  0.368   HDMI_out_1/dvi_tx0/n0011<6>
                                                       HDMI_out_1/dvi_tx0/pixel2x/fd_out0
    OLOGIC_X12Y118.D1    net (fanout=1)        1.083   HDMI_out_1/dvi_tx0/n0011<0>
    OLOGIC_X12Y118.CLKDIVTosckd_D    (-Th)     1.313   HDMI_out_1/dvi_tx0/oserdes0/oserdes_s
                                                       HDMI_out_1/dvi_tx0/oserdes0/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.138ns (-0.945ns logic, 1.083ns route)
                                                       (-684.8% logic, 784.8% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HDMI_out_1/dvi_tx0/pixel2x/fd_out2 (FF)
  Destination:          HDMI_out_1/dvi_tx0/oserdes0/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.139ns (Levels of Logic = 0)
  Clock Path Skew:      0.021ns (0.258 - 0.237)
  Source Clock:         clk_50MHz rising at 20.000ns
  Destination Clock:    clk_50MHz rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: HDMI_out_1/dvi_tx0/pixel2x/fd_out2 to HDMI_out_1/dvi_tx0/oserdes0/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y116.BQ     Tcko                  0.368   HDMI_out_1/dvi_tx0/n0011<6>
                                                       HDMI_out_1/dvi_tx0/pixel2x/fd_out2
    OLOGIC_X12Y118.D3    net (fanout=1)        1.090   HDMI_out_1/dvi_tx0/n0011<2>
    OLOGIC_X12Y118.CLKDIVTosckd_D    (-Th)     1.319   HDMI_out_1/dvi_tx0/oserdes0/oserdes_s
                                                       HDMI_out_1/dvi_tx0/oserdes0/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.139ns (-0.951ns logic, 1.090ns route)
                                                       (-684.2% logic, 784.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk_50MHz = PERIOD TIMEGRP "pll_clk_50MHz" TS_clk100_i * 0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_bufg_2/I0
  Logical resource: clk_bufg_2/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: pll_clk_50MHz
--------------------------------------------------------------------------------
Slack: 19.594ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.203ns (Trpw)
  Physical resource: HDMI_out_1/dvi_tx0/pixel2x/ra<2>/SR
  Logical resource: HDMI_out_1/dvi_tx0/pixel2x/fdc_ra3/SR
  Location pin: SLICE_X30Y108.SR
  Clock network: HDMI_out_1/dvi_tx0/pixel2x/rstp
--------------------------------------------------------------------------------
Slack: 19.595ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: HDMI_out_1/dvi_tx0/pixel2x/db<7>/CLK
  Logical resource: HDMI_out_1/dvi_tx0/pixel2x/fd_db4/CK
  Location pin: SLICE_X26Y110.CLK
  Clock network: clk_50MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk_250MHz = PERIOD TIMEGRP "pll_clk_250MHz" 
TS_clk100_i * 2.5 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pll_clk_25MHz = PERIOD TIMEGRP "pll_clk_25MHz" 
TS_clk100_i * 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 12239 paths analyzed, 1686 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.509ns.
--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/encr/dout_9 (SLICE_X7Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/encr/dout_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.362ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.485 - 0.511)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/encr/dout_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.AQ      Tcko                  0.408   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X34Y77.B4      net (fanout=4)        1.764   resetsync_1/oRstSync
    SLICE_X34Y77.B       Tilo                  0.203   HDMI_out_1/video_timing_gen_1/h_active_comp_norst1
                                                       pll_locked_reset_sync_OR_197_o1
    SLICE_X7Y118.SR      net (fanout=40)       5.674   pll_locked_reset_sync_OR_197_o
    SLICE_X7Y118.CLK     Trck                  0.313   HDMI_out_1/dvi_tx0/encr/dout<9>
                                                       HDMI_out_1/dvi_tx0/encr/dout_9
    -------------------------------------------------  ---------------------------
    Total                                      8.362ns (0.924ns logic, 7.438ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/encr/dout_8 (SLICE_X7Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/encr/dout_8 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.338ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.485 - 0.511)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/encr/dout_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.AQ      Tcko                  0.408   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X34Y77.B4      net (fanout=4)        1.764   resetsync_1/oRstSync
    SLICE_X34Y77.B       Tilo                  0.203   HDMI_out_1/video_timing_gen_1/h_active_comp_norst1
                                                       pll_locked_reset_sync_OR_197_o1
    SLICE_X7Y118.SR      net (fanout=40)       5.674   pll_locked_reset_sync_OR_197_o
    SLICE_X7Y118.CLK     Trck                  0.289   HDMI_out_1/dvi_tx0/encr/dout<9>
                                                       HDMI_out_1/dvi_tx0/encr/dout_8
    -------------------------------------------------  ---------------------------
    Total                                      8.338ns (0.900ns logic, 7.438ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/encr/dout_7 (SLICE_X7Y118.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     31.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               resetsync_1/oRstSync (FF)
  Destination:          HDMI_out_1/dvi_tx0/encr/dout_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      8.318ns (Levels of Logic = 1)
  Clock Path Skew:      -0.026ns (0.485 - 0.511)
  Source Clock:         clk_25MHz rising at 0.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.121ns

  Clock Uncertainty:          0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: resetsync_1/oRstSync to HDMI_out_1/dvi_tx0/encr/dout_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y64.AQ      Tcko                  0.408   resetsync_1/oRstSync
                                                       resetsync_1/oRstSync
    SLICE_X34Y77.B4      net (fanout=4)        1.764   resetsync_1/oRstSync
    SLICE_X34Y77.B       Tilo                  0.203   HDMI_out_1/video_timing_gen_1/h_active_comp_norst1
                                                       pll_locked_reset_sync_OR_197_o1
    SLICE_X7Y118.SR      net (fanout=40)       5.674   pll_locked_reset_sync_OR_197_o
    SLICE_X7Y118.CLK     Trck                  0.269   HDMI_out_1/dvi_tx0/encr/dout<9>
                                                       HDMI_out_1/dvi_tx0/encr/dout_7
    -------------------------------------------------  ---------------------------
    Total                                      8.318ns (0.880ns logic, 7.438ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pll_clk_25MHz = PERIOD TIMEGRP "pll_clk_25MHz" TS_clk100_i * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP (SLICE_X6Y118.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HDMI_out_1/dvi_tx0/encr/dout_0 (FF)
  Destination:          HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.330ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.033 - 0.034)
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: HDMI_out_1/dvi_tx0/encr/dout_0 to HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y117.AQ      Tcko                  0.234   HDMI_out_1/dvi_tx0/encr/dout<5>
                                                       HDMI_out_1/dvi_tx0/encr/dout_0
    SLICE_X6Y118.AX      net (fanout=2)        0.216   HDMI_out_1/dvi_tx0/encr/dout<0>
    SLICE_X6Y118.CLK     Tdh         (-Th)     0.120   HDMI_out_1/dvi_tx0/pixel2x/dataint<13>
                                                       HDMI_out_1/dvi_tx0/pixel2x/fifo_u/dram16s[10].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.330ns (0.114ns logic, 0.216ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point HDMI_out_1/dvi_tx0/encr/Mshreg_de_reg (SLICE_X38Y89.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.348ns (requirement - (clock path skew + uncertainty - data path))
  Source:               HDMI_out_1/video_timing_gen_1/active_send (FF)
  Destination:          HDMI_out_1/dvi_tx0/encr/Mshreg_de_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.352ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.068 - 0.064)
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: HDMI_out_1/video_timing_gen_1/active_send to HDMI_out_1/dvi_tx0/encr/Mshreg_de_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y89.DQ      Tcko                  0.200   HDMI_out_1/video_timing_gen_1/active_send
                                                       HDMI_out_1/video_timing_gen_1/active_send
    SLICE_X38Y89.BI      net (fanout=1)        0.123   HDMI_out_1/video_timing_gen_1/active_send
    SLICE_X38Y89.CLK     Tdh         (-Th)    -0.029   HDMI_out_1/dvi_tx0/encb/c0_reg
                                                       HDMI_out_1/dvi_tx0/encr/Mshreg_de_reg
    -------------------------------------------------  ---------------------------
    Total                                      0.352ns (0.229ns logic, 0.123ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0 (SLICE_X47Y30.SR), 7 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1 (FF)
  Destination:          user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.364ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1 to user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y30.AQ      Tcko                  0.198   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter<2>
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_1
    SLICE_X48Y30.B6      net (fanout=3)        0.029   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter<1>
    SLICE_X48Y30.B       Tilo                  0.156   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/byte_received
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n01501
    SLICE_X47Y30.SR      net (fanout=3)        0.119   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0150
    SLICE_X47Y30.CLK     Tcksr       (-Th)     0.138   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0249_inv
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.364ns (0.216ns logic, 0.148ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0 (FF)
  Destination:          user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0 to user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y30.AMUX    Tshcko                0.244   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0249_inv
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0
    SLICE_X48Y30.B3      net (fanout=4)        0.295   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter<0>
    SLICE_X48Y30.B       Tilo                  0.156   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/byte_received
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n01501
    SLICE_X47Y30.SR      net (fanout=3)        0.119   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0150
    SLICE_X47Y30.CLK     Tcksr       (-Th)     0.138   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0249_inv
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.262ns logic, 0.414ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.709ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_2 (FF)
  Destination:          user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.713ns (Levels of Logic = 1)
  Clock Path Skew:      0.004ns (0.076 - 0.072)
  Source Clock:         clk_25MHz rising at 40.000ns
  Destination Clock:    clk_25MHz rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_2 to user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y30.BQ      Tcko                  0.198   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter<2>
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_2
    SLICE_X48Y30.B1      net (fanout=2)        0.378   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter<2>
    SLICE_X48Y30.B       Tilo                  0.156   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/byte_received
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n01501
    SLICE_X47Y30.SR      net (fanout=3)        0.119   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0150
    SLICE_X47Y30.CLK     Tcksr       (-Th)     0.138   user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/_n0249_inv
                                                       user_app_1/video_receiver_1/edid_1/I2C_BYTE_TX_RX__1/bit_counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.713ns (0.216ns logic, 0.497ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pll_clk_25MHz = PERIOD TIMEGRP "pll_clk_25MHz" TS_clk100_i * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: user_app_1/video_receiver_1/edid_1_ROM_8x256__1/Mram_EDID_ROM/CLKAWRCLK
  Logical resource: user_app_1/video_receiver_1/edid_1_ROM_8x256__1/Mram_EDID_ROM/CLKAWRCLK
  Location pin: RAMB8_X3Y17.CLKAWRCLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: user_app_1/Mram_rd_line_buffer_b/CLKBRDCLK
  Logical resource: user_app_1/Mram_rd_line_buffer_b/CLKBRDCLK
  Location pin: RAMB8_X3Y41.CLKBRDCLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: user_app_1/Mram_rd_line_buffer_g/CLKBRDCLK
  Logical resource: user_app_1/Mram_rd_line_buffer_g/CLKBRDCLK
  Location pin: RAMB8_X1Y42.CLKBRDCLK
  Clock network: clk_25MHz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = 
PERIOD TIMEGRP         "user_app_1_video_receiver_1_dvi_decoder_1_pllclk1" 
TS_DVI_CLOCK0 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2899 paths analyzed, 1535 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.944ns.
--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X37Y49.B4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.555ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.783 - 1.894)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.AQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<9>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8
    SLICE_X37Y49.C3      net (fanout=4)        1.256   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<8>
    SLICE_X37Y49.C       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X37Y49.B4      net (fanout=1)        0.327   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X37Y49.CLK     Tas                   0.322   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.555ns (0.972ns logic, 1.583ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.545ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.783 - 1.898)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y50.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<7>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4
    SLICE_X37Y49.C1      net (fanout=4)        1.229   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<4>
    SLICE_X37Y49.C       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X37Y49.B4      net (fanout=1)        0.327   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X37Y49.CLK     Tas                   0.322   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (0.989ns logic, 1.556ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.149ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.783 - 1.898)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.BQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_1
    SLICE_X37Y49.C2      net (fanout=4)        0.833   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<1>
    SLICE_X37Y49.C       Tilo                  0.259   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X37Y49.B4      net (fanout=1)        0.327   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X37Y49.CLK     Tas                   0.322   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.149ns (0.989ns logic, 1.160ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X37Y49.B5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.453ns (Levels of Logic = 2)
  Clock Path Skew:      -0.111ns (1.783 - 1.894)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.AQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<9>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8
    SLICE_X36Y49.D3      net (fanout=4)        1.243   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<8>
    SLICE_X36Y49.D       Tilo                  0.205   N537
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X37Y49.B5      net (fanout=1)        0.292   N537
    SLICE_X37Y49.CLK     Tas                   0.322   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.453ns (0.918ns logic, 1.535ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.241ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.783 - 1.898)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y50.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<7>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_4
    SLICE_X36Y49.D5      net (fanout=4)        1.014   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<4>
    SLICE_X36Y49.D       Tilo                  0.205   N537
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X37Y49.B5      net (fanout=1)        0.292   N537
    SLICE_X37Y49.CLK     Tas                   0.322   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.241ns (0.935ns logic, 1.306ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.081ns (Levels of Logic = 2)
  Clock Path Skew:      -0.115ns (1.783 - 1.898)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y50.CQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_2
    SLICE_X36Y49.D1      net (fanout=4)        0.854   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<2>
    SLICE_X36Y49.D       Tilo                  0.205   N537
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4_SW0
    SLICE_X37Y49.B5      net (fanout=1)        0.292   N537
    SLICE_X37Y49.CLK     Tas                   0.322   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.081ns (0.935ns logic, 1.146ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (SLICE_X46Y60.C4), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_0 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.247ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (1.778 - 1.896)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_0 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y60.AQ      Tcko                  0.447   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_0
    SLICE_X46Y60.D1      net (fanout=3)        0.807   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<0>
    SLICE_X46Y60.D       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X46Y60.C4      net (fanout=1)        0.447   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X46Y60.CLK     Tas                   0.341   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.247ns (0.993ns logic, 1.254ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_8 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.177ns (Levels of Logic = 2)
  Clock Path Skew:      -0.120ns (1.778 - 1.898)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_8 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.CMUX    Tshcko                0.488   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<7>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_8
    SLICE_X46Y60.D3      net (fanout=4)        0.696   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<8>
    SLICE_X46Y60.D       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X46Y60.C4      net (fanout=1)        0.447   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X46Y60.CLK     Tas                   0.341   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (1.034ns logic, 1.143ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     17.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_6 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          20.000ns
  Data Path Delay:      2.112ns (Levels of Logic = 2)
  Clock Path Skew:      -0.120ns (1.778 - 1.898)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_6 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y61.CQ      Tcko                  0.447   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<7>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword_6
    SLICE_X46Y60.D2      net (fanout=4)        0.672   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/rawword<6>
    SLICE_X46Y60.D       Tilo                  0.205   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X46Y60.C4      net (fanout=1)        0.447   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o2
    SLICE_X46Y60.CLK     Tas                   0.341   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.112ns (0.993ns logic, 1.119ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP
        "user_app_1_video_receiver_1_dvi_decoder_1_pllclk1" TS_DVI_CLOCK0 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X30Y54.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.221ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_7 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.567ns (Levels of Logic = 1)
  Clock Path Skew:      0.040ns (0.921 - 0.881)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 40.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_7 to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y54.DQ      Tcko                  0.200   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<7>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_7
    SLICE_X30Y54.C5      net (fanout=3)        0.170   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<7>
    SLICE_X30Y54.CLK     Tah         (-Th)    -0.197   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_151_o4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      0.567ns (0.397ns logic, 0.170ns route)
                                                       (70.0% logic, 30.0% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP (SLICE_X38Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.239ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.587ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.927 - 0.885)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 40.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8 to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y52.AQ      Tcko                  0.198   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<9>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword_8
    SLICE_X38Y52.AX      net (fanout=4)        0.509   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/rawword<8>
    SLICE_X38Y52.CLK     Tdh         (-Th)     0.120   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/cbnd/sdata<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.587ns (0.078ns logic, 0.509ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAMB16_X1Y26.DIA0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/pixel_out_0 (FF)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/clk_vid_in rising at 40.000ns
  Destination Clock:    user_app_1/clk_vid_in rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/pixel_out_0 to user_app_1/mem_video__writer_1/Mram_line_buffer1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y52.AQ      Tcko                  0.198   user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/pixel_out<3>
                                                       user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/pixel_out_0
    RAMB16_X1Y26.DIA0    net (fanout=1)        0.157   user_app_1/video_receiver_1/Hpos_Vpos_VidEn_gen_1/pixel_out<0>
    RAMB16_X1Y26.CLKA    Trckd_DIA   (-Th)     0.053   user_app_1/mem_video__writer_1/Mram_line_buffer1
                                                       user_app_1/mem_video__writer_1/Mram_line_buffer1
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.145ns logic, 0.157ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk1 = PERIOD TIMEGRP
        "user_app_1_video_receiver_1_dvi_decoder_1_pllclk1" TS_DVI_CLOCK0 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKA
  Logical resource: user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKA
  Location pin: RAMB16_X1Y26.CLKA
  Clock network: user_app_1/clk_vid_in
--------------------------------------------------------------------------------
Slack: 36.876ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKAWRCLK
  Logical resource: user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKAWRCLK
  Location pin: RAMB8_X0Y26.CLKAWRCLK
  Clock network: user_app_1/clk_vid_in
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/pclkbufg/I0
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/pclkbufg/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/pllclk1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk0 = 
PERIOD TIMEGRP         "user_app_1_video_receiver_1_dvi_decoder_1_pllclk0" 
TS_DVI_CLOCK0 * 10         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = 
PERIOD TIMEGRP         "user_app_1_video_receiver_1_dvi_decoder_1_pllclk2" 
TS_DVI_CLOCK0 * 2         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1348 paths analyzed, 438 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.176ns.
--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0 (SLICE_X54Y74.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.824ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.000ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.AQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2
    SLICE_X56Y71.D2      net (fanout=20)       1.491   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<2>
    SLICE_X56Y71.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13_SW0
    SLICE_X56Y71.C6      net (fanout=1)        0.118   N523
    SLICE_X56Y71.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y70.D1      net (fanout=1)        1.260   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y70.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X54Y74.CE      net (fanout=3)        0.795   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X54Y74.CLK     Tceck                 0.335   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      5.000ns (1.336ns logic, 3.664ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.569ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.569 - 0.606)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d
    SLICE_X56Y71.C2      net (fanout=24)       1.364   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d
    SLICE_X56Y71.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y70.D1      net (fanout=1)        1.260   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y70.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X54Y74.CE      net (fanout=3)        0.795   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X54Y74.CLK     Tceck                 0.335   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.569ns (1.150ns logic, 3.419ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.288ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.533ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3
    SLICE_X56Y71.C1      net (fanout=19)       1.328   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3
    SLICE_X56Y71.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y70.D1      net (fanout=1)        1.260   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y70.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X54Y74.CE      net (fanout=3)        0.795   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X54Y74.CLK     Tceck                 0.335   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      4.533ns (1.150ns logic, 3.383ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3 (SLICE_X55Y75.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.999ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.AQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2
    SLICE_X56Y71.D2      net (fanout=20)       1.491   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<2>
    SLICE_X56Y71.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13_SW0
    SLICE_X56Y71.C6      net (fanout=1)        0.118   N523
    SLICE_X56Y71.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y70.D1      net (fanout=1)        1.260   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y70.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X55Y75.CE      net (fanout=3)        0.789   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X55Y75.CLK     Tceck                 0.340   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.999ns (1.341ns logic, 3.658ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.568ns (Levels of Logic = 2)
  Clock Path Skew:      -0.035ns (0.571 - 0.606)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d
    SLICE_X56Y71.C2      net (fanout=24)       1.364   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d
    SLICE_X56Y71.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y70.D1      net (fanout=1)        1.260   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y70.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X55Y75.CE      net (fanout=3)        0.789   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X55Y75.CLK     Tceck                 0.340   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.568ns (1.155ns logic, 3.413ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.532ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.237 - 0.249)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3
    SLICE_X56Y71.C1      net (fanout=19)       1.328   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3
    SLICE_X56Y71.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y70.D1      net (fanout=1)        1.260   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y70.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X55Y75.CE      net (fanout=3)        0.789   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X55Y75.CLK     Tceck                 0.340   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.532ns (1.155ns logic, 3.377ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1 (SLICE_X54Y74.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.845ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.979ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.147 - 0.158)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y75.AQ      Tcko                  0.391   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<3>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_2
    SLICE_X56Y71.D2      net (fanout=20)       1.491   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<2>
    SLICE_X56Y71.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13_SW0
    SLICE_X56Y71.C6      net (fanout=1)        0.118   N523
    SLICE_X56Y71.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y70.D1      net (fanout=1)        1.260   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y70.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X54Y74.CE      net (fanout=3)        0.795   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X54Y74.CLK     Tceck                 0.314   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.979ns (1.315ns logic, 3.664ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.250ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.548ns (Levels of Logic = 2)
  Clock Path Skew:      -0.037ns (0.569 - 0.606)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/incdec_data_d
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d
    SLICE_X56Y71.C2      net (fanout=24)       1.364   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/busy_data_d
    SLICE_X56Y71.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y70.D1      net (fanout=1)        1.260   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y70.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X54Y74.CE      net (fanout=3)        0.795   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X54Y74.CLK     Tceck                 0.314   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.548ns (1.129ns logic, 3.419ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3 (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.512ns (Levels of Logic = 2)
  Clock Path Skew:      -0.014ns (0.235 - 0.249)
  Source Clock:         user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 20.000ns
  Clock Uncertainty:    0.165ns

  Clock Uncertainty:          0.165ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.323ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3 to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y69.AQ      Tcko                  0.408   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd4
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3
    SLICE_X56Y71.C1      net (fanout=19)       1.328   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/state_FSM_FFd3
    SLICE_X56Y71.C       Tilo                  0.204   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<4>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv13
    SLICE_X56Y70.D1      net (fanout=1)        1.260   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv12
    SLICE_X56Y70.D       Tilo                  0.203   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv19
    SLICE_X54Y74.CE      net (fanout=3)        0.795   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/_n0276_inv
    SLICE_X54Y74.CLK     Tceck                 0.314   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter<1>
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/des_0/pdcounter_1
    -------------------------------------------------  ---------------------------
    Total                                      4.512ns (1.129ns logic, 3.383ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP
        "user_app_1_video_receiver_1_dvi_decoder_1_pllclk2" TS_DVI_CLOCK0 * 2
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2 (SLICE_X45Y65.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 0)
  Clock Path Skew:      0.042ns (0.929 - 0.887)
  Source Clock:         user_app_1/clk_vid_in rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear to user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y67.CQ      Tcko                  0.234   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear
    SLICE_X45Y65.AX      net (fanout=2)        0.308   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/phsalgn_0/flipgear
    SLICE_X45Y65.CLK     Tckdi       (-Th)    -0.059   user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.293ns logic, 0.308ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2 (SLICE_X36Y55.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.613ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.919 - 0.882)
  Source Clock:         user_app_1/clk_vid_in rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear to user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y57.CQ      Tcko                  0.198   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear
    SLICE_X36Y55.AX      net (fanout=2)        0.367   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/phsalgn_0/flipgear
    SLICE_X36Y55.CLK     Tckdi       (-Th)    -0.048   user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_b/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.613ns (0.246ns logic, 0.367ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2 (SLICE_X39Y49.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.274ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear (FF)
  Destination:          user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.618ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.930 - 0.892)
  Source Clock:         user_app_1/clk_vid_in rising at 0.000ns
  Destination Clock:    user_app_1/video_receiver_1/dvi_decoder_1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.306ns

  Clock Uncertainty:          0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.365ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear to user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y48.CQ      Tcko                  0.234   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear
    SLICE_X39Y49.BX      net (fanout=2)        0.325   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/phsalgn_0/flipgear
    SLICE_X39Y49.CLK     Tckdi       (-Th)    -0.059   user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2
                                                       user_app_1/video_receiver_1/dvi_decoder_1/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.618ns (0.293ns logic, 0.325ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_video_receiver_1_dvi_decoder_1_pllclk2 = PERIOD TIMEGRP
        "user_app_1_video_receiver_1_dvi_decoder_1_pllclk2" TS_DVI_CLOCK0 * 2
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/pclkx2bufg/I0
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/pllclk2
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<7>/CLK
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_4/CK
  Location pin: SLICE_X32Y54.CLK
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/pclkx2
--------------------------------------------------------------------------------
Slack: 19.570ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword<7>/CLK
  Logical resource: user_app_1/video_receiver_1/dvi_decoder_1/dec_b/rawword_5/CK
  Location pin: SLICE_X32Y54.CLK
  Clock network: user_app_1/video_receiver_1/dvi_decoder_1/pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in   
      = PERIOD TIMEGRP         
"user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"    
     TS_pll_clk_100MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 25576 paths analyzed, 1628 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.195ns.
--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (SLICE_X3Y63.D3), 134 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.097ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.599 - 0.595)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.CQ       Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y102.D6      net (fanout=7)        1.819   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y102.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X7Y88.A5       net (fanout=1)        1.181   N136
    SLICE_X7Y88.A        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C1       net (fanout=2)        0.672   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X5Y64.B4       net (fanout=4)        1.819   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X5Y64.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X3Y63.D3       net (fanout=8)        0.912   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X3Y63.CLK      Tas                   0.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    -------------------------------------------------  ---------------------------
    Total                                      8.097ns (1.694ns logic, 6.403ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.917ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.599 - 0.590)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.AMUX     Tshcko                0.455   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_5_o_inv
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X6Y87.C5       net (fanout=6)        1.460   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X6Y87.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11
    SLICE_X10Y90.A1      net (fanout=4)        0.955   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
    SLICE_X10Y90.A       Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT<2>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y86.C4       net (fanout=2)        1.124   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y86.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X5Y64.B4       net (fanout=4)        1.819   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X5Y64.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X3Y63.D3       net (fanout=8)        0.912   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X3Y63.CLK      Tas                   0.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    -------------------------------------------------  ---------------------------
    Total                                      7.917ns (1.647ns logic, 6.270ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.513ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.599 - 0.595)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y90.AQ       Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y102.D3      net (fanout=10)       1.235   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y102.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X7Y88.A5       net (fanout=1)        1.181   N136
    SLICE_X7Y88.A        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C1       net (fanout=2)        0.672   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X5Y64.B4       net (fanout=4)        1.819   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X5Y64.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X3Y63.D3       net (fanout=8)        0.912   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X3Y63.CLK      Tas                   0.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_3
    -------------------------------------------------  ---------------------------
    Total                                      7.513ns (1.694ns logic, 5.819ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (SLICE_X3Y63.C4), 134 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.076ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.599 - 0.595)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.CQ       Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y102.D6      net (fanout=7)        1.819   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y102.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X7Y88.A5       net (fanout=1)        1.181   N136
    SLICE_X7Y88.A        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C1       net (fanout=2)        0.672   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X5Y64.B4       net (fanout=4)        1.819   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X5Y64.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X3Y63.C4       net (fanout=8)        0.891   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X3Y63.CLK      Tas                   0.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      8.076ns (1.694ns logic, 6.382ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.896ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.599 - 0.590)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.AMUX     Tshcko                0.455   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_5_o_inv
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X6Y87.C5       net (fanout=6)        1.460   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X6Y87.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11
    SLICE_X10Y90.A1      net (fanout=4)        0.955   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
    SLICE_X10Y90.A       Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT<2>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y86.C4       net (fanout=2)        1.124   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y86.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X5Y64.B4       net (fanout=4)        1.819   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X5Y64.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X3Y63.C4       net (fanout=8)        0.891   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X3Y63.CLK      Tas                   0.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.896ns (1.647ns logic, 6.249ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.492ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.599 - 0.595)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y90.AQ       Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y102.D3      net (fanout=10)       1.235   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y102.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X7Y88.A5       net (fanout=1)        1.181   N136
    SLICE_X7Y88.A        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C1       net (fanout=2)        0.672   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X5Y64.B4       net (fanout=4)        1.819   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X5Y64.B        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<7>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable1
    SLICE_X3Y63.C4       net (fanout=8)        0.891   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable
    SLICE_X3Y63.CLK      Tas                   0.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_2
    -------------------------------------------------  ---------------------------
    Total                                      7.492ns (1.694ns logic, 5.798ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (SLICE_X3Y63.A2), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.848ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.054ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.599 - 0.595)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y85.CQ       Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y102.D6      net (fanout=7)        1.819   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd10
    SLICE_X7Y102.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X7Y88.A5       net (fanout=1)        1.181   N136
    SLICE_X7Y88.A        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C1       net (fanout=2)        0.672   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X4Y64.D5       net (fanout=4)        1.696   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X4Y64.D        Tilo                  0.205   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<6>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X3Y63.A2       net (fanout=8)        1.046   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X3Y63.CLK      Tas                   0.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      8.054ns (1.640ns logic, 6.414ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.033ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.874ns (Levels of Logic = 5)
  Clock Path Skew:      0.009ns (0.599 - 0.590)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y97.AMUX     Tshcko                0.455   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller/state[2]_sync_rst_AND_5_o_inv
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X6Y87.C5       net (fanout=6)        1.460   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd18
    SLICE_X6Y87.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv11
    SLICE_X10Y90.A1      net (fanout=4)        0.955   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n2018_inv1
    SLICE_X10Y90.A       Tilo                  0.203   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_STATE[5]_GND_21_o_wide_mux_248_OUT<2>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y86.C4       net (fanout=2)        1.124   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable21
    SLICE_X6Y86.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X4Y64.D5       net (fanout=4)        1.696   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X4Y64.D        Tilo                  0.205   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<6>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X3Y63.A2       net (fanout=8)        1.046   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X3Y63.CLK      Tas                   0.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.874ns (1.593ns logic, 6.281ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.432ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.470ns (Levels of Logic = 5)
  Clock Path Skew:      0.004ns (0.599 - 0.595)
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y90.AQ       Tcko                  0.391   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd17
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y102.D3      net (fanout=10)       1.235   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd16
    SLICE_X7Y102.D       Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd46
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23_SW0
    SLICE_X7Y88.A5       net (fanout=1)        1.181   N136
    SLICE_X7Y88.A        Tilo                  0.259   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd14
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C1       net (fanout=2)        0.672   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable23
    SLICE_X6Y86.C        Tilo                  0.204   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd9
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable26
    SLICE_X4Y64.D5       net (fanout=4)        1.696   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable2
    SLICE_X4Y64.D        Tilo                  0.205   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<6>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable31
    SLICE_X3Y63.A2       net (fanout=8)        1.046   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Reset_OR_DriverANDClockEnable3
    SLICE_X3Y63.CLK      Tas                   0.322   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec<3>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/counter_dec_0
    -------------------------------------------------  ---------------------------
    Total                                      7.470ns (1.640ns logic, 5.830ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_pll_clk_100MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock (SLICE_X4Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y72.AQ       Tcko                  0.200   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y72.A6       net (fanout=2)        0.023   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    SLICE_X4Y72.CLK      Tah         (-Th)    -0.190   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/syn_uiclk_pll_lock
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (SLICE_X3Y84.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3 to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y84.CQ       Tcko                  0.198   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_3
    SLICE_X3Y84.C5       net (fanout=3)        0.062   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<3>
    SLICE_X3Y84.CLK      Tah         (-Th)    -0.155   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count<5>
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Result<4>1
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.353ns logic, 0.062ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (SLICE_X4Y88.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (FF)
  Destination:          user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Destination Clock:    user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE to user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y88.AQ       Tcko                  0.200   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    SLICE_X4Y88.A6       net (fanout=2)        0.025   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    SLICE_X4Y88.CLK      Tah         (-Th)    -0.190   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE_rstpot
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/MCB_UIDRPUPDATE
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in
        = PERIOD TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_pll_clk_100MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<3>/CLK
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_0/CK
  Location pin: SLICE_X8Y75.CLK
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180 = PERIOD   
      TIMEGRP         
"user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180"         
TS_pll_clk_100MHz * 6 PHASE 0.833333333 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180 = PERIOD
        TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_180"
        TS_pll_clk_100MHz * 6 PHASE 0.833333333 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0 = PERIOD     
    TIMEGRP         
"user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0"         
TS_pll_clk_100MHz * 6 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0 = PERIOD
        TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk_2x_0"
        TS_pll_clk_100MHz * 6 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.167ns (period - min period limit)
  Period: 1.666ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: user_app_1/DDR2_MCB_1/u_ddr2/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =        
 PERIOD TIMEGRP         
"user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in"         
TS_pll_clk_100MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11351 paths analyzed, 1024 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.592ns.
--------------------------------------------------------------------------------

Paths for end point user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAMB16_X1Y26.ADDRB10), 173 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/mem_video__writer_1/Mram_line_buffer1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y51.A1       net (fanout=60)       1.228   user_app_1/c3_p1_wr_full
    SLICE_X2Y51.A        Tilo                  0.203   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_macro_count[16]_macro_count[16]_mux_35_OUT_rs_A<7>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<3>1
    SLICE_X4Y50.B1       net (fanout=2)        1.188   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<3>
    SLICE_X4Y50.B        Tilo                  0.205   N291
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>11
    SLICE_X7Y50.A2       net (fanout=8)        0.658   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>
    SLICE_X7Y50.A        Tilo                  0.259   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr<8>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<5>11
    SLICE_X6Y49.C2       net (fanout=2)        0.692   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<5>
    SLICE_X6Y49.C        Tilo                  0.204   N353
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<6>_01
    RAMB16_X1Y26.ADDRB10 net (fanout=2)        1.173   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<6>_0_0
    RAMB16_X1Y26.CLKB    Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer1
                                                       user_app_1/mem_video__writer_1/Mram_line_buffer1
    -------------------------------------------------  ---------------------------
    Total                                      8.470ns (3.531ns logic, 4.939ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.126ns (Levels of Logic = 4)
  Clock Path Skew:      -0.020ns (0.235 - 0.255)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/mem_video__writer_1/Mram_line_buffer1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P1WRFULL    Tmcbcko_WRFULL        2.310   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X2Y50.D1       net (fanout=60)       1.053   user_app_1/c3_p1_wr_full
    SLICE_X2Y50.CMUX     Topdc                 0.368   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<1>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<1>11_F
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<1>11
    SLICE_X4Y50.B2       net (fanout=4)        0.854   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<1>
    SLICE_X4Y50.B        Tilo                  0.205   N291
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>11
    SLICE_X7Y50.A2       net (fanout=8)        0.658   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>
    SLICE_X7Y50.A        Tilo                  0.259   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr<8>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<5>11
    SLICE_X6Y49.C2       net (fanout=2)        0.692   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<5>
    SLICE_X6Y49.C        Tilo                  0.204   N353
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<6>_01
    RAMB16_X1Y26.ADDRB10 net (fanout=2)        1.173   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<6>_0_0
    RAMB16_X1Y26.CLKB    Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer1
                                                       user_app_1/mem_video__writer_1/Mram_line_buffer1
    -------------------------------------------------  ---------------------------
    Total                                      8.126ns (3.696ns logic, 4.430ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.812ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_12 (FF)
  Destination:          user_app_1/mem_video__writer_1/Mram_line_buffer1 (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.075ns (Levels of Logic = 5)
  Clock Path Skew:      -0.011ns (0.235 - 0.246)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_12 to user_app_1/mem_video__writer_1/Mram_line_buffer1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y55.BQ       Tcko                  0.391   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count<16>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count_12
    SLICE_X0Y60.D1       net (fanout=3)        1.204   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/macro_count<12>
    SLICE_X0Y60.D        Tilo                  0.205   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count<6>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>3
    SLICE_X2Y51.A4       net (fanout=19)       1.343   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/GND_87_o_GND_87_o_equal_18_o<16>2
    SLICE_X2Y51.A        Tilo                  0.203   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_macro_count[16]_macro_count[16]_mux_35_OUT_rs_A<7>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<3>1
    SLICE_X4Y50.B1       net (fanout=2)        1.188   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_lut<3>
    SLICE_X4Y50.B        Tilo                  0.205   N291
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>11
    SLICE_X7Y50.A2       net (fanout=8)        0.658   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<3>
    SLICE_X7Y50.A        Tilo                  0.259   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr<8>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<5>11
    SLICE_X6Y49.C2       net (fanout=2)        0.692   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_data_in__addr[9]_data_in__addr[9]_mux_36_OUT_rs_cy<5>
    SLICE_X6Y49.C        Tilo                  0.204   N353
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<6>_01
    RAMB16_X1Y26.ADDRB10 net (fanout=2)        1.173   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/data_in__addr[9]_data_in__addr[9]_mux_40_OUT<6>_0_0
    RAMB16_X1Y26.CLKB    Trcck_ADDRB           0.350   user_app_1/mem_video__writer_1/Mram_line_buffer1
                                                       user_app_1/mem_video__writer_1/Mram_line_buffer1
    -------------------------------------------------  ---------------------------
    Total                                      8.075ns (1.817ns logic, 6.258ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/Mram_rd_line_buffer_b (RAMB8_X3Y41.DIADI4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/Mram_rd_line_buffer_b (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.360ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.548 - 0.626)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/Mram_rd_line_buffer_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA4   Tmcbcko_RDDATA        2.700   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X26Y69.B3      net (fanout=1)        2.784   user_app_1/c3_p0_rd_data<4>
    SLICE_X26Y69.B       Tilo                  0.203   user_app_1/c3_p0_rd_data<4>_inv
                                                       user_app_1/c3_p0_rd_data<4>_inv1_INV_0
    RAMB8_X3Y41.DIADI4   net (fanout=1)        2.373   user_app_1/c3_p0_rd_data<4>_inv
    RAMB8_X3Y41.CLKAWRCLKTrdck_DIA             0.300   user_app_1/Mram_rd_line_buffer_b
                                                       user_app_1/Mram_rd_line_buffer_b
    -------------------------------------------------  ---------------------------
    Total                                      8.360ns (3.203ns logic, 5.157ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/Mram_rd_line_buffer_b (RAMB8_X3Y41.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          user_app_1/Mram_rd_line_buffer_b (RAM)
  Requirement:          10.000ns
  Data Path Delay:      8.285ns (Levels of Logic = 1)
  Clock Path Skew:      -0.078ns (0.548 - 0.626)
  Source Clock:         user_app_1/c3_clk0 rising at 0.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.102ns

  Clock Uncertainty:          0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.190ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0 to user_app_1/Mram_rd_line_buffer_b
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.P0RDDATA6   Tmcbcko_RDDATA        2.700   user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
                                                       user_app_1/DDR2_MCB_1/u_ddr2/memc3_wrapper_inst/mcb_ui_top_inst/mcb_raw_wrapper_inst/samc_0
    SLICE_X26Y69.A1      net (fanout=1)        2.704   user_app_1/c3_p0_rd_data<6>
    SLICE_X26Y69.A       Tilo                  0.203   user_app_1/c3_p0_rd_data<4>_inv
                                                       user_app_1/c3_p0_rd_data<6>_inv1_INV_0
    RAMB8_X3Y41.DIADI6   net (fanout=1)        2.378   user_app_1/c3_p0_rd_data<6>_inv
    RAMB8_X3Y41.CLKAWRCLKTrdck_DIA             0.300   user_app_1/Mram_rd_line_buffer_b
                                                       user_app_1/Mram_rd_line_buffer_b
    -------------------------------------------------  ---------------------------
    Total                                      8.285ns (3.203ns logic, 5.082ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in"
        TS_pll_clk_100MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1 (SLICE_X0Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1 (FF)
  Destination:          user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/c3_clk0 rising at 10.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1 to user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y70.AQ       Tcko                  0.200   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr<4>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1
    SLICE_X0Y70.A6       net (fanout=2)        0.025   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr<1>
    SLICE_X0Y70.CLK      Tah         (-Th)    -0.190   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr<4>
                                                       user_app_1/mem_video__writer_1/mux11111
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5 (SLICE_X1Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5 (FF)
  Destination:          user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/c3_clk0 rising at 10.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5 to user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y72.AQ       Tcko                  0.198   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr<8>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5
    SLICE_X1Y72.A6       net (fanout=2)        0.025   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr<5>
    SLICE_X1Y72.CLK      Tah         (-Th)    -0.215   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr<8>
                                                       user_app_1/mem_video__writer_1/mux2511
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/port_cmd_byte_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4 (SLICE_X1Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4 (FF)
  Destination:          user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         user_app_1/c3_clk0 rising at 10.000ns
  Destination Clock:    user_app_1/c3_clk0 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4 to user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y66.AQ       Tcko                  0.198   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count<0>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4
    SLICE_X1Y66.A6       net (fanout=5)        0.037   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count<4>
    SLICE_X1Y66.CLK      Tah         (-Th)    -0.215   user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count<0>
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/Mmux_micro_count[6]_GND_87_o_mux_46_OUT53
                                                       user_app_1/mem_video__writer_1/mem_dispatcher__write_unit/micro_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in =
        PERIOD TIMEGRP
        "user_app_1_DDR2_MCB_1_u_ddr2_memc3_infrastructure_inst_clk0_bufg_in"
        TS_pll_clk_100MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKB
  Logical resource: user_app_1/mem_video__writer_1/Mram_line_buffer1/CLKB
  Location pin: RAMB16_X1Y26.CLKB
  Clock network: user_app_1/c3_clk0
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKBRDCLK
  Logical resource: user_app_1/mem_video__writer_1/Mram_line_buffer2/CLKBRDCLK
  Location pin: RAMB8_X0Y26.CLKBRDCLK
  Clock network: user_app_1/c3_clk0
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: user_app_1/Mram_rd_line_buffer_b/CLKAWRCLK
  Logical resource: user_app_1/Mram_rd_line_buffer_b/CLKAWRCLK
  Location pin: RAMB8_X3Y41.CLKAWRCLK
  Clock network: user_app_1/c3_clk0
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk100_i
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk100_i                    |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|        49446|
| TS_pll_clk_100MHz             |     10.000ns|      3.334ns|      8.994ns|            0|            0|            0|        36927|
|  TS_user_app_1_DDR2_MCB_1_u_dd|     10.000ns|      8.195ns|          N/A|            0|            0|        25576|            0|
|  r2_memc3_infrastructure_inst_|             |             |             |             |             |             |             |
|  mcb_drp_clk_bufg_in          |             |             |             |             |             |             |             |
|  TS_user_app_1_DDR2_MCB_1_u_dd|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  r2_memc3_infrastructure_inst_|             |             |             |             |             |             |             |
|  clk_2x_180                   |             |             |             |             |             |             |             |
|  TS_user_app_1_DDR2_MCB_1_u_dd|      1.667ns|      1.499ns|          N/A|            0|            0|            0|            0|
|  r2_memc3_infrastructure_inst_|             |             |             |             |             |             |             |
|  clk_2x_0                     |             |             |             |             |             |             |             |
|  TS_user_app_1_DDR2_MCB_1_u_dd|     10.000ns|      8.592ns|          N/A|            0|            0|        11351|            0|
|  r2_memc3_infrastructure_inst_|             |             |             |             |             |             |             |
|  clk0_bufg_in                 |             |             |             |             |             |             |             |
| TS_pll_clk_50MHz              |     20.000ns|      9.449ns|          N/A|            0|            0|          280|            0|
| TS_pll_clk_250MHz             |      4.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_pll_clk_25MHz              |     40.000ns|      8.509ns|          N/A|            0|            0|        12239|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DVI_CLOCK0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK0                  |     40.000ns|     10.000ns|     10.352ns|            0|            0|            0|         4247|
| TS_user_app_1_video_receiver_1|     40.000ns|      5.944ns|          N/A|            0|            0|         2899|            0|
| _dvi_decoder_1_pllclk1        |             |             |             |             |             |             |             |
| TS_user_app_1_video_receiver_1|      4.000ns|          N/A|          N/A|            0|            0|            0|            0|
| _dvi_decoder_1_pllclk0        |             |             |             |             |             |             |             |
| TS_user_app_1_video_receiver_1|     20.000ns|      5.176ns|          N/A|            0|            0|         1348|            0|
| _dvi_decoder_1_pllclk2        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock TMDS_IN<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TMDS_IN<3>     |    5.176|         |         |         |
TMDS_INB<3>    |    5.176|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock TMDS_INB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
TMDS_IN<3>     |    5.176|         |         |         |
TMDS_INB<3>    |    5.176|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100_i       |    9.449|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 53693 paths, 0 nets, and 8894 connections

Design statistics:
   Minimum period:  10.000ns{1}   (Maximum frequency: 100.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Feb 22 19:59:13 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 304 MB



