// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module VFPUWrapper(
  input          clock,
                 reset,
                 io_in_valid,
  input  [5:0]   io_in_bits_uop_ctrl_funct6,
  input  [2:0]   io_in_bits_uop_ctrl_funct3,
  input          io_in_bits_uop_ctrl_vm,
  input  [4:0]   io_in_bits_uop_ctrl_vs1_imm,
  input          io_in_bits_uop_ctrl_widen,
                 io_in_bits_uop_ctrl_widen2,
                 io_in_bits_uop_ctrl_narrow,
                 io_in_bits_uop_ctrl_narrow_to_1,
                 io_in_bits_uop_info_ma,
                 io_in_bits_uop_info_ta,
  input  [2:0]   io_in_bits_uop_info_vsew,
                 io_in_bits_uop_info_vlmul,
  input  [7:0]   io_in_bits_uop_info_vl,
  input  [6:0]   io_in_bits_uop_info_vstart,
  input  [1:0]   io_in_bits_uop_info_vxrm,
  input  [2:0]   io_in_bits_uop_info_frm,
                 io_in_bits_uop_uopIdx,
  input          io_in_bits_uop_uopEnd,
                 io_in_bits_uop_sysUop_robIdx_flag,
  input  [7:0]   io_in_bits_uop_sysUop_robIdx_value,
  input  [127:0] io_in_bits_vs1,
                 io_in_bits_vs2,
  input  [63:0]  io_in_bits_rs1,
  input  [127:0] io_in_bits_oldVd,
                 io_in_bits_mask,
  output         io_in_ready,
                 io_out_valid,
  output [127:0] io_out_bits_vd,
  output [4:0]   io_out_bits_fflags
);

  wire         red_out_valid;	// @[VFPUWrapper.scala:644:40]
  wire         _io_in_ready_output;	// @[VFPUWrapper.scala:636:32, :637:17, :639:17]
  wire         _fpu_1_io_in_ready;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_1_io_out_valid;	// @[VFPUWrapper.scala:49:36]
  wire [4:0]   _fpu_1_io_out_bits_uop_ctrl_lsrc_0;	// @[VFPUWrapper.scala:49:36]
  wire [4:0]   _fpu_1_io_out_bits_uop_ctrl_lsrc_1;	// @[VFPUWrapper.scala:49:36]
  wire [4:0]   _fpu_1_io_out_bits_uop_ctrl_ldest;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_1_io_out_bits_uop_ctrl_vm;	// @[VFPUWrapper.scala:49:36]
  wire [5:0]   _fpu_1_io_out_bits_uop_ctrl_funct6;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_1_io_out_bits_uop_ctrl_funct3;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_1_io_out_bits_uop_ctrl_widen;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_1_io_out_bits_uop_ctrl_widen2;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_1_io_out_bits_uop_ctrl_narrow;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_1_io_out_bits_uop_ctrl_narrow_to_1;	// @[VFPUWrapper.scala:49:36]
  wire [6:0]   _fpu_1_io_out_bits_uop_info_vstart;	// @[VFPUWrapper.scala:49:36]
  wire [7:0]   _fpu_1_io_out_bits_uop_info_vl;	// @[VFPUWrapper.scala:49:36]
  wire [1:0]   _fpu_1_io_out_bits_uop_info_vxrm;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_1_io_out_bits_uop_info_frm;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_1_io_out_bits_uop_info_vlmul;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_1_io_out_bits_uop_info_vsew;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_1_io_out_bits_uop_info_ma;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_1_io_out_bits_uop_info_ta;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_1_io_out_bits_uop_info_destEew;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_1_io_out_bits_uop_expdIdx;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_1_io_out_bits_uop_expdEnd;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_1_io_out_bits_uop_sysUop_robIdx_flag;	// @[VFPUWrapper.scala:49:36]
  wire [7:0]   _fpu_1_io_out_bits_uop_sysUop_robIdx_value;	// @[VFPUWrapper.scala:49:36]
  wire [63:0]  _fpu_1_io_out_bits_vd;	// @[VFPUWrapper.scala:49:36]
  wire [4:0]   _fpu_1_io_out_bits_fflags;	// @[VFPUWrapper.scala:49:36]
  wire [63:0]  _fpu_1_io_maskKeep;	// @[VFPUWrapper.scala:49:36]
  wire [63:0]  _fpu_1_io_maskOff;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_in_ready;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_out_valid;	// @[VFPUWrapper.scala:49:36]
  wire [4:0]   _fpu_0_io_out_bits_uop_ctrl_lsrc_0;	// @[VFPUWrapper.scala:49:36]
  wire [4:0]   _fpu_0_io_out_bits_uop_ctrl_lsrc_1;	// @[VFPUWrapper.scala:49:36]
  wire [4:0]   _fpu_0_io_out_bits_uop_ctrl_ldest;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_out_bits_uop_ctrl_vm;	// @[VFPUWrapper.scala:49:36]
  wire [5:0]   _fpu_0_io_out_bits_uop_ctrl_funct6;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_0_io_out_bits_uop_ctrl_funct3;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_out_bits_uop_ctrl_widen;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_out_bits_uop_ctrl_widen2;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_out_bits_uop_ctrl_narrow;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_out_bits_uop_ctrl_narrow_to_1;	// @[VFPUWrapper.scala:49:36]
  wire [6:0]   _fpu_0_io_out_bits_uop_info_vstart;	// @[VFPUWrapper.scala:49:36]
  wire [7:0]   _fpu_0_io_out_bits_uop_info_vl;	// @[VFPUWrapper.scala:49:36]
  wire [1:0]   _fpu_0_io_out_bits_uop_info_vxrm;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_0_io_out_bits_uop_info_frm;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_0_io_out_bits_uop_info_vlmul;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_0_io_out_bits_uop_info_vsew;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_out_bits_uop_info_ma;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_out_bits_uop_info_ta;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_0_io_out_bits_uop_info_destEew;	// @[VFPUWrapper.scala:49:36]
  wire [2:0]   _fpu_0_io_out_bits_uop_expdIdx;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_out_bits_uop_expdEnd;	// @[VFPUWrapper.scala:49:36]
  wire         _fpu_0_io_out_bits_uop_sysUop_robIdx_flag;	// @[VFPUWrapper.scala:49:36]
  wire [7:0]   _fpu_0_io_out_bits_uop_sysUop_robIdx_value;	// @[VFPUWrapper.scala:49:36]
  wire [63:0]  _fpu_0_io_out_bits_vd;	// @[VFPUWrapper.scala:49:36]
  wire [4:0]   _fpu_0_io_out_bits_fflags;	// @[VFPUWrapper.scala:49:36]
  wire [63:0]  _fpu_0_io_maskKeep;	// @[VFPUWrapper.scala:49:36]
  wire [63:0]  _fpu_0_io_maskOff;	// @[VFPUWrapper.scala:49:36]
  wire [7:0]   _GEN = {1'h0, io_in_bits_uop_info_vstart};	// @[VFPUWrapper.scala:33:33]
  wire         narrow_to_1_vstart_svl = io_in_bits_uop_ctrl_narrow_to_1 & _GEN < io_in_bits_uop_info_vl;	// @[VFPUWrapper.scala:33:33, :35:64]
  wire         _eew_sew_oneHot_WIRE_2 = io_in_bits_uop_info_vsew == 3'h2;	// @[VFPU.scala:28:14, VFPUWrapper.scala:265:83]
  wire [63:0]  rs1 = _eew_sew_oneHot_WIRE_2 ? {32'h0, (&(io_in_bits_rs1[63:32])) ? io_in_bits_rs1[31:0] : 32'h7FC00000} : io_in_bits_rs1;	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFPU.scala:28:14, :38:{25,34}, :39:8, :41:10, :42:15]
  wire         fire = _io_in_ready_output & io_in_valid;	// @[Decoupled.scala:51:35, VFPUWrapper.scala:636:32, :637:17, :639:17]
  wire         _vfwredosum_vs_T_4 = io_in_bits_uop_ctrl_funct3 == 3'h1;	// @[VFPUWrapper.scala:51:59, :399:27]
  wire         vfredosum_vs = io_in_bits_uop_ctrl_funct6 == 6'h3 & _vfwredosum_vs_T_4 | io_in_bits_uop_ctrl_funct6 == 6'h1 & _vfwredosum_vs_T_4;	// @[VFPUWrapper.scala:51:{31,48,59,74,86,103}]
  wire         vfredmax_vs = io_in_bits_uop_ctrl_funct6 == 6'h7 & _vfwredosum_vs_T_4;	// @[VFPUWrapper.scala:51:59, :54:{29,46}]
  wire         vfredmin_vs = io_in_bits_uop_ctrl_funct6 == 6'h5 & _vfwredosum_vs_T_4;	// @[VFPUWrapper.scala:51:59, :55:{29,46}]
  wire         vfwredosum_vs = io_in_bits_uop_ctrl_funct6 == 6'h33 & _vfwredosum_vs_T_4 | io_in_bits_uop_ctrl_funct6 == 6'h31 & _vfwredosum_vs_T_4;	// @[VFPUWrapper.scala:51:59, :56:{32,49,75,87,104}]
  reg          reg_vfredosum_vs;	// @[Reg.scala:35:20]
  reg          reg_vfwredosum_vs;	// @[Reg.scala:35:20]
  wire         fpu_red = vfredosum_vs | vfredmax_vs | vfredmin_vs | vfwredosum_vs;	// @[VFPUWrapper.scala:51:74, :54:46, :55:46, :56:75, :70:17]
  wire         widen2 = vfwredosum_vs | io_in_bits_uop_ctrl_widen2;	// @[VFPUWrapper.scala:56:75, :76:19]
  reg          red_busy;	// @[VFPUWrapper.scala:83:25]
  reg          red_uop_busy;	// @[VFPUWrapper.scala:84:29]
  reg          flush;	// @[VFPUWrapper.scala:87:22]
  reg          currentRobIdx_flag;	// @[Reg.scala:19:16]
  reg  [7:0]   currentRobIdx_value;	// @[Reg.scala:19:16]
  wire [8:0]   _T_246 = {currentRobIdx_flag, currentRobIdx_value};	// @[CircularQueuePtr.scala:61:62, Reg.scala:19:16]
  wire         _fpu_1_io_in_bits_uop_info_destEew_T = io_in_bits_uop_ctrl_widen | widen2;	// @[VFPUWrapper.scala:76:19, :100:27]
  wire [2:0]   _vd_vsew_T_2 = io_in_bits_uop_info_vsew + 3'h1;	// @[VFPUWrapper.scala:100:42, :399:27]
  wire [2:0]   vd_vsew = _fpu_1_io_in_bits_uop_info_destEew_T ? _vd_vsew_T_2 : io_in_bits_uop_info_vsew;	// @[VFPUWrapper.scala:100:{20,27,42}]
  reg  [2:0]   vsew_reg;	// @[Reg.scala:35:20]
  reg  [2:0]   vd_vsew_reg;	// @[Reg.scala:35:20]
  wire         _eew_sew_oneHot_WIRE_0 = io_in_bits_uop_info_vsew == 3'h0;	// @[Cat.scala:33:92, VFuBundles.scala:67:53]
  wire         _eew_sew_oneHot_WIRE_1 = io_in_bits_uop_info_vsew == 3'h1;	// @[VFPUWrapper.scala:399:27, VFuBundles.scala:67:53]
  wire         _eew_sew_oneHot_WIRE_3 = io_in_bits_uop_info_vsew == 3'h3;	// @[VFuBundles.scala:67:53]
  wire         _eewVd_sew_oneHot_WIRE_0 = vd_vsew == 3'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:100:20, VFuBundles.scala:67:53]
  wire         _eewVd_sew_oneHot_WIRE_1 = vd_vsew == 3'h1;	// @[VFPUWrapper.scala:100:20, :399:27, VFuBundles.scala:67:53]
  wire         _eewVd_sew_oneHot_WIRE_2 = vd_vsew == 3'h2;	// @[VFPUWrapper.scala:100:20, :265:83, VFuBundles.scala:67:53]
  wire         _eewVd_sew_oneHot_WIRE_3 = vd_vsew == 3'h3;	// @[VFPUWrapper.scala:100:20, VFuBundles.scala:67:53]
  reg  [6:0]   vsew_bits;	// @[Reg.scala:35:20]
  reg          ta_reg;	// @[Reg.scala:35:20]
  reg  [7:0]   vl_reg;	// @[Reg.scala:35:20]
  reg  [1:0]   red_state;	// @[VFPUWrapper.scala:110:26]
  reg  [3:0]   vs2_cnt;	// @[VFPUWrapper.scala:112:24]
  reg  [3:0]   vs2_in_cnt;	// @[VFPUWrapper.scala:113:27]
  reg  [3:0]   vs2_rnd;	// @[VFPUWrapper.scala:114:24]
  reg          fpu_valid;	// @[VFPUWrapper.scala:128:26]
  reg  [63:0]  vs1_zero;	// @[VFPUWrapper.scala:139:25]
  reg          vs1_zero_bypass;	// @[VFPUWrapper.scala:140:32]
  reg          output_valid;	// @[VFPUWrapper.scala:141:29]
  reg  [127:0] output_data;	// @[VFPUWrapper.scala:142:28]
  reg  [127:0] old_vd_bits;	// @[VFPUWrapper.scala:149:28]
  reg          expdIdxZero;	// @[VFPUWrapper.scala:187:28]
  reg          output_en;	// @[VFPUWrapper.scala:188:26]
  wire [47:0]  _GEN_0 = fire ? ((vfredosum_vs | vfwredosum_vs) & io_in_bits_uop_info_frm != 3'h2 ? (_eew_sew_oneHot_WIRE_2 ? 48'hFFFFFFFF8000 : 48'h800000000000) : vfredmax_vs | vfredmin_vs ? (_eew_sew_oneHot_WIRE_2 ? 48'h7FC0 : 48'h7FF800000000) : 48'h0) : 48'h0;	// @[Bitwise.scala:77:12, Cat.scala:33:92, Decoupled.scala:51:35, VFPU.scala:28:14, VFPUWrapper.scala:51:74, :54:46, :55:46, :56:75, :74:33, :263:9, :264:14, :265:{40,75,83,93}, :266:22, :267:15, :269:15, :271:44, :272:22, :273:15, :275:15]
  wire [2:0]   _GEN_1 = {1'h0, io_in_bits_uop_uopIdx[2:1]};	// @[VFuUtils.scala:96:{93,108}]
  wire [5:0]   _tail_nElemRemain_T_22 = _eewVd_sew_oneHot_WIRE_1 ? {io_in_bits_uop_ctrl_narrow ? _GEN_1 : io_in_bits_uop_uopIdx, 3'h0} : 6'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:96:93]
  wire [4:0]   _GEN_2 = _tail_nElemRemain_T_22[4:0] | (_eewVd_sew_oneHot_WIRE_2 ? {io_in_bits_uop_ctrl_narrow ? _GEN_1 : io_in_bits_uop_uopIdx, 2'h0} : 5'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:110:26, VFuBundles.scala:67:53, VFuUtils.scala:96:93]
  wire [8:0]   tail_nElemRemain = {1'h0, io_in_bits_uop_info_vl} - {2'h0, (_eewVd_sew_oneHot_WIRE_0 ? {io_in_bits_uop_ctrl_narrow ? _GEN_1 : io_in_bits_uop_uopIdx, 4'h0} : 7'h0) | {1'h0, _tail_nElemRemain_T_22[5], _GEN_2[4], _GEN_2[3:0] | (_eewVd_sew_oneHot_WIRE_3 ? {io_in_bits_uop_ctrl_narrow ? _GEN_1 : io_in_bits_uop_uopIdx, 1'h0} : 4'h0)}};	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:110:26, :112:24, VFuBundles.scala:67:53, VFuUtils.scala:96:{41,93}]
  wire [15:0]  tail = tail_nElemRemain[8] ? 16'hFFFF : tail_nElemRemain >= {4'h0, _eewVd_sew_oneHot_WIRE_0, _eewVd_sew_oneHot_WIRE_1, _eewVd_sew_oneHot_WIRE_2, _eewVd_sew_oneHot_WIRE_3, 1'h0} ? 16'h0 : tail_nElemRemain[3] ? {tail_nElemRemain[2] ? {tail_nElemRemain[1] ? {1'h1, ~(tail_nElemRemain[0]), 2'h0} : {3'h7, ~(tail_nElemRemain[0])}, 4'h0} : {4'hF, tail_nElemRemain[1] ? {1'h1, ~(tail_nElemRemain[0]), 2'h0} : {3'h7, ~(tail_nElemRemain[0])}}, 8'h0} : {8'hFF, tail_nElemRemain[2] ? {tail_nElemRemain[1] ? {1'h1, ~(tail_nElemRemain[0]), 2'h0} : {3'h7, ~(tail_nElemRemain[0])}, 4'h0} : {4'hF, tail_nElemRemain[1] ? {1'h1, ~(tail_nElemRemain[0]), 2'h0} : {3'h7, ~(tail_nElemRemain[0])}}};	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFPUWrapper.scala:54:29, :110:26, :112:24, :118:43, VFuBundles.scala:67:53, VFuUtils.scala:71:16, :73:{10,15,39}, :96:41, :100:{21,33}, :101:{12,15}, :102:{28,49}, :103:12, :105:{12,39}]
  wire [5:0]   _prestart_nElemRemain_T_22 = _eewVd_sew_oneHot_WIRE_1 ? {io_in_bits_uop_ctrl_narrow ? _GEN_1 : io_in_bits_uop_uopIdx, 3'h0} : 6'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:96:93, :116:97]
  wire [4:0]   _GEN_3 = _prestart_nElemRemain_T_22[4:0] | (_eewVd_sew_oneHot_WIRE_2 ? {io_in_bits_uop_ctrl_narrow ? _GEN_1 : io_in_bits_uop_uopIdx, 2'h0} : 5'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:110:26, VFuBundles.scala:67:53, VFuUtils.scala:96:93, :116:97]
  wire [7:0]   prestart_nElemRemain = _GEN - {1'h0, (_eewVd_sew_oneHot_WIRE_0 ? {io_in_bits_uop_ctrl_narrow ? _GEN_1 : io_in_bits_uop_uopIdx, 4'h0} : 7'h0) | {1'h0, _prestart_nElemRemain_T_22[5], _GEN_3[4], _GEN_3[3:0] | (_eewVd_sew_oneHot_WIRE_3 ? {io_in_bits_uop_ctrl_narrow ? _GEN_1 : io_in_bits_uop_uopIdx, 1'h0} : 4'h0)}};	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:33:33, :112:24, VFuBundles.scala:67:53, VFuUtils.scala:96:93, :116:{45,97}]
  wire [15:0]  _GEN_4 = ~({16{prestart_nElemRemain < {3'h0, _eewVd_sew_oneHot_WIRE_0, _eewVd_sew_oneHot_WIRE_1, _eewVd_sew_oneHot_WIRE_2, _eewVd_sew_oneHot_WIRE_3, 1'h0}}} & (prestart_nElemRemain[3] ? {prestart_nElemRemain[2] ? {prestart_nElemRemain[1] ? {1'h1, ~(prestart_nElemRemain[0]), 2'h0} : {3'h7, ~(prestart_nElemRemain[0])}, 4'h0} : {4'hF, prestart_nElemRemain[1] ? {1'h1, ~(prestart_nElemRemain[0]), 2'h0} : {3'h7, ~(prestart_nElemRemain[0])}}, 8'h0} : {8'hFF, prestart_nElemRemain[2] ? {prestart_nElemRemain[1] ? {1'h1, ~(prestart_nElemRemain[0]), 2'h0} : {3'h7, ~(prestart_nElemRemain[0])}, 4'h0} : {4'hF, prestart_nElemRemain[1] ? {1'h1, ~(prestart_nElemRemain[0]), 2'h0} : {3'h7, ~(prestart_nElemRemain[0])}}}));	// @[Bitwise.scala:77:12, Cat.scala:33:92, VFPUWrapper.scala:54:29, :110:26, :112:24, :118:43, VFuBundles.scala:67:53, VFuUtils.scala:71:16, :73:{10,15,39}, :116:45, :122:{28,49}, :123:16, :125:{16,45}]
  wire [7:0]   _GEN_5 = prestart_nElemRemain[7] ? 8'h0 : _GEN_4[7:0];	// @[VFuUtils.scala:116:45, :120:{21,37}, :121:16, :122:49, :123:16, :125:16]
  wire [2:0]   maskIdx = io_in_bits_uop_ctrl_narrow ? {1'h0, io_in_bits_uop_uopIdx[2:1]} : io_in_bits_uop_uopIdx;	// @[VFPUWrapper.scala:285:{20,36}]
  wire         _old_vd_16b_extracted_T = maskIdx == 3'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:285:20, VFuUtils.scala:49:47]
  wire         _old_vd_16b_extracted_T_1 = maskIdx == 3'h1;	// @[VFPUWrapper.scala:285:20, :399:27, VFuUtils.scala:49:47]
  wire         _old_vd_16b_extracted_T_2 = maskIdx == 3'h2;	// @[VFPUWrapper.scala:265:83, :285:20, VFuUtils.scala:49:47]
  wire         _old_vd_16b_extracted_T_3 = maskIdx == 3'h3;	// @[VFPUWrapper.scala:285:20, VFuBundles.scala:67:53, VFuUtils.scala:49:47]
  wire         _old_vd_16b_extracted_T_4 = maskIdx == 3'h4;	// @[VFPUWrapper.scala:120:31, :285:20, VFuUtils.scala:49:47]
  wire         _old_vd_16b_extracted_T_5 = maskIdx == 3'h5;	// @[VFPUWrapper.scala:55:29, :285:20, VFuUtils.scala:49:47]
  wire         _old_vd_16b_extracted_T_6 = maskIdx == 3'h6;	// @[VFPUWrapper.scala:285:20, VFuUtils.scala:49:47]
  wire [7:0]   _mask16b_extracted_T_17 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_mask[7:0] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_6 = _mask16b_extracted_T_17[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_mask[3:0] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_32 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_mask[15:8] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_7 = _mask16b_extracted_T_32[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_mask[7:4] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_47 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_mask[23:16] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_8 = _mask16b_extracted_T_47[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_mask[11:8] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_62 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_mask[31:24] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_9 = _mask16b_extracted_T_62[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_mask[15:12] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_77 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_mask[39:32] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_10 = _mask16b_extracted_T_77[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_mask[19:16] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_92 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_mask[47:40] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_11 = _mask16b_extracted_T_92[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_mask[23:20] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_107 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_mask[55:48] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_12 = _mask16b_extracted_T_107[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_mask[27:24] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_extracted_T_122 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_mask[63:56] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_13 = _mask16b_extracted_T_122[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_mask[31:28] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [15:0]  _mask16b_extracted_WIRE_8 = (_old_vd_16b_extracted_T ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_mask[15:0] : 16'h0) | {8'h0, _mask16b_extracted_T_17[7:4], _GEN_6[3:2], _GEN_6[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_mask[1:0] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_1 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_mask[31:16] : 16'h0) | {8'h0, _mask16b_extracted_T_32[7:4], _GEN_7[3:2], _GEN_7[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_mask[3:2] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_2 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_mask[47:32] : 16'h0) | {8'h0, _mask16b_extracted_T_47[7:4], _GEN_8[3:2], _GEN_8[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_mask[5:4] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_3 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_mask[63:48] : 16'h0) | {8'h0, _mask16b_extracted_T_62[7:4], _GEN_9[3:2], _GEN_9[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_mask[7:6] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_4 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_mask[79:64] : 16'h0) | {8'h0, _mask16b_extracted_T_77[7:4], _GEN_10[3:2], _GEN_10[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_mask[9:8] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_5 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_mask[95:80] : 16'h0) | {8'h0, _mask16b_extracted_T_92[7:4], _GEN_11[3:2], _GEN_11[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_mask[11:10] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_6 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_mask[111:96] : 16'h0) | {8'h0, _mask16b_extracted_T_107[7:4], _GEN_12[3:2], _GEN_12[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_mask[13:12] : 2'h0)} : 16'h0) | ((&maskIdx) ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_mask[127:112] : 16'h0) | {8'h0, _mask16b_extracted_T_122[7:4], _GEN_13[3:2], _GEN_13[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_mask[15:14] : 2'h0)} : 16'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:110:26, :285:20, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :51:18]
  wire [7:0]   _mask16b_red_extracted_T_17 = _eew_sew_oneHot_WIRE_1 ? io_in_bits_mask[7:0] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_14 = _mask16b_red_extracted_T_17[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_in_bits_mask[3:0] : 4'h0);	// @[Mux.scala:27:73, VFPU.scala:28:14, VFPUWrapper.scala:112:24, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_red_extracted_T_32 = _eew_sew_oneHot_WIRE_1 ? io_in_bits_mask[15:8] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_15 = _mask16b_red_extracted_T_32[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_in_bits_mask[7:4] : 4'h0);	// @[Mux.scala:27:73, VFPU.scala:28:14, VFPUWrapper.scala:112:24, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_red_extracted_T_47 = _eew_sew_oneHot_WIRE_1 ? io_in_bits_mask[23:16] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_16 = _mask16b_red_extracted_T_47[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_in_bits_mask[11:8] : 4'h0);	// @[Mux.scala:27:73, VFPU.scala:28:14, VFPUWrapper.scala:112:24, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_red_extracted_T_62 = _eew_sew_oneHot_WIRE_1 ? io_in_bits_mask[31:24] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_17 = _mask16b_red_extracted_T_62[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_in_bits_mask[15:12] : 4'h0);	// @[Mux.scala:27:73, VFPU.scala:28:14, VFPUWrapper.scala:112:24, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_red_extracted_T_77 = _eew_sew_oneHot_WIRE_1 ? io_in_bits_mask[39:32] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_18 = _mask16b_red_extracted_T_77[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_in_bits_mask[19:16] : 4'h0);	// @[Mux.scala:27:73, VFPU.scala:28:14, VFPUWrapper.scala:112:24, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_red_extracted_T_92 = _eew_sew_oneHot_WIRE_1 ? io_in_bits_mask[47:40] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_19 = _mask16b_red_extracted_T_92[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_in_bits_mask[23:20] : 4'h0);	// @[Mux.scala:27:73, VFPU.scala:28:14, VFPUWrapper.scala:112:24, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_red_extracted_T_107 = _eew_sew_oneHot_WIRE_1 ? io_in_bits_mask[55:48] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_20 = _mask16b_red_extracted_T_107[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_in_bits_mask[27:24] : 4'h0);	// @[Mux.scala:27:73, VFPU.scala:28:14, VFPUWrapper.scala:112:24, VFuUtils.scala:51:18]
  wire [7:0]   _mask16b_red_extracted_T_122 = _eew_sew_oneHot_WIRE_1 ? io_in_bits_mask[63:56] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_21 = _mask16b_red_extracted_T_122[3:0] | (_eew_sew_oneHot_WIRE_2 ? io_in_bits_mask[31:28] : 4'h0);	// @[Mux.scala:27:73, VFPU.scala:28:14, VFPUWrapper.scala:112:24, VFuUtils.scala:51:18]
  wire [15:0]  _mask16b_red_extracted_WIRE_8 = (_old_vd_16b_extracted_T ? (_eew_sew_oneHot_WIRE_0 ? io_in_bits_mask[15:0] : 16'h0) | {8'h0, _mask16b_red_extracted_T_17[7:4], _GEN_14[3:2], _GEN_14[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_in_bits_mask[1:0] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_1 ? (_eew_sew_oneHot_WIRE_0 ? io_in_bits_mask[31:16] : 16'h0) | {8'h0, _mask16b_red_extracted_T_32[7:4], _GEN_15[3:2], _GEN_15[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_in_bits_mask[3:2] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_2 ? (_eew_sew_oneHot_WIRE_0 ? io_in_bits_mask[47:32] : 16'h0) | {8'h0, _mask16b_red_extracted_T_47[7:4], _GEN_16[3:2], _GEN_16[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_in_bits_mask[5:4] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_3 ? (_eew_sew_oneHot_WIRE_0 ? io_in_bits_mask[63:48] : 16'h0) | {8'h0, _mask16b_red_extracted_T_62[7:4], _GEN_17[3:2], _GEN_17[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_in_bits_mask[7:6] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_4 ? (_eew_sew_oneHot_WIRE_0 ? io_in_bits_mask[79:64] : 16'h0) | {8'h0, _mask16b_red_extracted_T_77[7:4], _GEN_18[3:2], _GEN_18[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_in_bits_mask[9:8] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_5 ? (_eew_sew_oneHot_WIRE_0 ? io_in_bits_mask[95:80] : 16'h0) | {8'h0, _mask16b_red_extracted_T_92[7:4], _GEN_19[3:2], _GEN_19[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_in_bits_mask[11:10] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_6 ? (_eew_sew_oneHot_WIRE_0 ? io_in_bits_mask[111:96] : 16'h0) | {8'h0, _mask16b_red_extracted_T_107[7:4], _GEN_20[3:2], _GEN_20[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_in_bits_mask[13:12] : 2'h0)} : 16'h0) | ((&maskIdx) ? (_eew_sew_oneHot_WIRE_0 ? io_in_bits_mask[127:112] : 16'h0) | {8'h0, _mask16b_red_extracted_T_122[7:4], _GEN_21[3:2], _GEN_21[1:0] | (_eew_sew_oneHot_WIRE_3 ? io_in_bits_mask[15:14] : 2'h0)} : 16'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:110:26, :285:20, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :51:18]
  wire [7:0]   _old_vd_16b_extracted_T_17 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[7:0] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_22 = _old_vd_16b_extracted_T_17[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[3:0] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _old_vd_16b_extracted_T_32 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[15:8] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_23 = _old_vd_16b_extracted_T_32[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[7:4] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _old_vd_16b_extracted_T_47 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[23:16] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_24 = _old_vd_16b_extracted_T_47[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[11:8] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _old_vd_16b_extracted_T_62 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[31:24] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_25 = _old_vd_16b_extracted_T_62[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[15:12] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _old_vd_16b_extracted_T_77 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[39:32] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_26 = _old_vd_16b_extracted_T_77[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[19:16] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _old_vd_16b_extracted_T_92 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[47:40] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_27 = _old_vd_16b_extracted_T_92[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[23:20] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _old_vd_16b_extracted_T_107 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[55:48] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_28 = _old_vd_16b_extracted_T_107[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[27:24] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [7:0]   _old_vd_16b_extracted_T_122 = _eewVd_sew_oneHot_WIRE_1 ? io_in_bits_oldVd[63:56] : 8'h0;	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [3:0]   _GEN_29 = _old_vd_16b_extracted_T_122[3:0] | (_eewVd_sew_oneHot_WIRE_2 ? io_in_bits_oldVd[31:28] : 4'h0);	// @[Mux.scala:27:73, VFPUWrapper.scala:112:24, VFuBundles.scala:67:53, VFuUtils.scala:51:18]
  wire [15:0]  _old_vd_16b_extracted_WIRE_8 = (_old_vd_16b_extracted_T ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[15:0] : 16'h0) | {8'h0, _old_vd_16b_extracted_T_17[7:4], _GEN_22[3:2], _GEN_22[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[1:0] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_1 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[31:16] : 16'h0) | {8'h0, _old_vd_16b_extracted_T_32[7:4], _GEN_23[3:2], _GEN_23[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[3:2] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_2 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[47:32] : 16'h0) | {8'h0, _old_vd_16b_extracted_T_47[7:4], _GEN_24[3:2], _GEN_24[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[5:4] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_3 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[63:48] : 16'h0) | {8'h0, _old_vd_16b_extracted_T_62[7:4], _GEN_25[3:2], _GEN_25[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[7:6] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_4 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[79:64] : 16'h0) | {8'h0, _old_vd_16b_extracted_T_77[7:4], _GEN_26[3:2], _GEN_26[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[9:8] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_5 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[95:80] : 16'h0) | {8'h0, _old_vd_16b_extracted_T_92[7:4], _GEN_27[3:2], _GEN_27[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[11:10] : 2'h0)} : 16'h0) | (_old_vd_16b_extracted_T_6 ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[111:96] : 16'h0) | {8'h0, _old_vd_16b_extracted_T_107[7:4], _GEN_28[3:2], _GEN_28[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[13:12] : 2'h0)} : 16'h0) | ((&maskIdx) ? (_eewVd_sew_oneHot_WIRE_0 ? io_in_bits_oldVd[127:112] : 16'h0) | {8'h0, _old_vd_16b_extracted_T_122[7:4], _GEN_29[3:2], _GEN_29[1:0] | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_oldVd[15:14] : 2'h0)} : 16'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:110:26, :285:20, VFuBundles.scala:67:53, VFuUtils.scala:49:47, :51:18]
  wire [15:0]  tailReorg = (_eewVd_sew_oneHot_WIRE_0 ? tail : 16'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {{2{tail[7]}}, {2{tail[6]}}, {2{tail[5]}}, {2{tail[4]}}, {2{tail[3]}}, {2{tail[2]}}, {2{tail[1]}}, {2{tail[0]}}} : 16'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {{4{tail[3]}}, {4{tail[2]}}, {4{tail[1]}}, {4{tail[0]}}} : 16'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {{8{tail[1]}}, {8{tail[0]}}} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:100:33, :101:12, :102:49, :135:{56,72}]
  wire         _GEN_30 = ~_eewVd_sew_oneHot_WIRE_0 | prestart_nElemRemain[7];	// @[Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:116:45, :120:21]
  wire [15:0]  prestartReorg = (_GEN_30 ? 16'h0 : _GEN_4) | (_eewVd_sew_oneHot_WIRE_1 ? {{2{_GEN_5[7]}}, {2{_GEN_5[6]}}, {2{_GEN_5[5]}}, {2{_GEN_5[4]}}, {2{_GEN_5[3]}}, {2{_GEN_5[2]}}, {2{_GEN_5[1]}}, {2{_GEN_5[0]}}} : 16'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {{4{_GEN_5[3]}}, {4{_GEN_5[2]}}, {4{_GEN_5[1]}}, {4{_GEN_5[0]}}} : 16'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {{8{_GEN_5[1]}}, {8{_GEN_5[0]}}} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:120:37, :121:16, :122:49, :123:16, :125:16, :135:{56,72}]
  wire [15:0]  mask16bReorg = (_eewVd_sew_oneHot_WIRE_0 ? _mask16b_extracted_WIRE_8 : 16'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {{2{_mask16b_extracted_WIRE_8[7]}}, {2{_mask16b_extracted_WIRE_8[6]}}, {2{_mask16b_extracted_WIRE_8[5]}}, {2{_mask16b_extracted_WIRE_8[4]}}, {2{_mask16b_extracted_WIRE_8[3]}}, {2{_mask16b_extracted_WIRE_8[2]}}, {2{_mask16b_extracted_WIRE_8[1]}}, {2{_mask16b_extracted_WIRE_8[0]}}} : 16'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {{4{_mask16b_extracted_WIRE_8[3]}}, {4{_mask16b_extracted_WIRE_8[2]}}, {4{_mask16b_extracted_WIRE_8[1]}}, {4{_mask16b_extracted_WIRE_8[0]}}} : 16'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {{8{_mask16b_extracted_WIRE_8[1]}}, {8{_mask16b_extracted_WIRE_8[0]}}} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFuBundles.scala:67:53, VFuUtils.scala:135:{56,72}]
  wire [15:0]  mask16bReorg_red = (_eew_sew_oneHot_WIRE_0 ? _mask16b_red_extracted_WIRE_8 : 16'h0) | (_eew_sew_oneHot_WIRE_1 ? {{2{_mask16b_red_extracted_WIRE_8[7]}}, {2{_mask16b_red_extracted_WIRE_8[6]}}, {2{_mask16b_red_extracted_WIRE_8[5]}}, {2{_mask16b_red_extracted_WIRE_8[4]}}, {2{_mask16b_red_extracted_WIRE_8[3]}}, {2{_mask16b_red_extracted_WIRE_8[2]}}, {2{_mask16b_red_extracted_WIRE_8[1]}}, {2{_mask16b_red_extracted_WIRE_8[0]}}} : 16'h0) | (_eew_sew_oneHot_WIRE_2 ? {{4{_mask16b_red_extracted_WIRE_8[3]}}, {4{_mask16b_red_extracted_WIRE_8[2]}}, {4{_mask16b_red_extracted_WIRE_8[1]}}, {4{_mask16b_red_extracted_WIRE_8[0]}}} : 16'h0) | (_eew_sew_oneHot_WIRE_3 ? {{8{_mask16b_red_extracted_WIRE_8[1]}}, {8{_mask16b_red_extracted_WIRE_8[0]}}} : 16'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFPU.scala:28:14, VFuBundles.scala:67:53, VFuUtils.scala:135:{56,72}]
  reg  [127:0] vs2m_bits;	// @[Reg.scala:35:20]
  wire [14:0]  _vlRemainBytes_T_3 = {7'h0, io_in_bits_uop_info_vl} << io_in_bits_uop_info_vsew;	// @[Cat.scala:33:92, VFPUWrapper.scala:299:28]
  wire [7:0]   vlRemainBytes = _vlRemainBytes_T_3 >= {8'h0, io_in_bits_uop_uopIdx, 4'h0} ? _vlRemainBytes_T_3[7:0] - {1'h0, io_in_bits_uop_uopIdx, 4'h0} : 8'h0;	// @[VFPUWrapper.scala:112:24, :299:{23,28,37,76}]
  wire         _GEN_31 = _eew_sew_oneHot_WIRE_0 | _eew_sew_oneHot_WIRE_1 | _eew_sew_oneHot_WIRE_2 | _eew_sew_oneHot_WIRE_3;	// @[VFPU.scala:28:14, VFPUWrapper.scala:317:26, :318:23, :319:32, VFuBundles.scala:67:53]
  wire         _GEN_32 = _eew_sew_oneHot_WIRE_0 | _eew_sew_oneHot_WIRE_1;	// @[VFPUWrapper.scala:317:26, :318:23, :319:32, VFuBundles.scala:67:53]
  wire         _GEN_33 = _eew_sew_oneHot_WIRE_0 | _eew_sew_oneHot_WIRE_1 | _eew_sew_oneHot_WIRE_2;	// @[VFPU.scala:28:14, VFPUWrapper.scala:317:26, :318:23, :319:32, VFuBundles.scala:67:53]
  wire [15:0]  div_cnt = 16'h1 << vs2_cnt;	// @[VFPUWrapper.scala:112:24, :329:21]
  wire         _red_in_valid_T = red_state == 2'h1;	// @[VFPUWrapper.scala:110:26, :169:21, :331:29]
  wire         vs2_rndx = _red_in_valid_T & vs2_cnt == vs2_rnd - 4'h1 & red_out_valid & red_uop_busy;	// @[VFPUWrapper.scala:84:29, :112:24, :114:24, :331:{29,55,68,93}, :644:40]
  wire [15:0]  _red_out_hi_T = 16'h40 / div_cnt;	// @[VFPUWrapper.scala:329:21, :334:82]
  wire [15:0]  _red_out_lo_T = 16'h20 / div_cnt;	// @[VFPUWrapper.scala:329:21, :334:111]
  reg  [63:0]  red_zero;	// @[Reg.scala:19:16]
  wire [63:0]  red_vs1_zero = expdIdxZero ? vs1_zero : red_zero;	// @[Reg.scala:19:16, VFPUWrapper.scala:139:25, :187:28, :339:25]
  wire [127:0] _vs2_order_T = vs2m_bits >> ({1'h0, {1'h0, {1'h0, vsew_reg == 3'h0 ? {vs2_in_cnt, 3'h0} : 7'h0} | (vsew_reg == 3'h1 ? {vs2_in_cnt, 4'h0} : 8'h0)} | (vsew_reg == 3'h2 ? {vs2_in_cnt, 5'h0} : 9'h0)} | (vsew_reg == 3'h3 ? {vs2_in_cnt, 6'h0} : 10'h0));	// @[Cat.scala:33:92, Mux.scala:27:73, Reg.scala:35:20, VFPUWrapper.scala:112:24, :113:27, :265:83, :341:30, :399:27, VFuBundles.scala:67:53]
  wire [127:0] _vs2_order_T_3 = 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> 8'h80 - {1'h0, vsew_bits};	// @[Reg.scala:35:20, VFPUWrapper.scala:135:18, :341:{55,68}]
  reg  [4:0]   red_uop_ctrl_lsrc_0;	// @[VFPUWrapper.scala:346:20]
  reg  [4:0]   red_uop_ctrl_lsrc_1;	// @[VFPUWrapper.scala:346:20]
  reg  [4:0]   red_uop_ctrl_ldest;	// @[VFPUWrapper.scala:346:20]
  reg          red_uop_ctrl_vm;	// @[VFPUWrapper.scala:346:20]
  reg  [5:0]   red_uop_ctrl_funct6;	// @[VFPUWrapper.scala:346:20]
  reg  [2:0]   red_uop_ctrl_funct3;	// @[VFPUWrapper.scala:346:20]
  reg          red_uop_ctrl_widen;	// @[VFPUWrapper.scala:346:20]
  reg          red_uop_ctrl_widen2;	// @[VFPUWrapper.scala:346:20]
  reg          red_uop_ctrl_narrow;	// @[VFPUWrapper.scala:346:20]
  reg          red_uop_ctrl_narrow_to_1;	// @[VFPUWrapper.scala:346:20]
  reg  [6:0]   red_uop_info_vstart;	// @[VFPUWrapper.scala:346:20]
  reg  [7:0]   red_uop_info_vl;	// @[VFPUWrapper.scala:346:20]
  reg  [1:0]   red_uop_info_vxrm;	// @[VFPUWrapper.scala:346:20]
  reg  [2:0]   red_uop_info_frm;	// @[VFPUWrapper.scala:346:20]
  reg  [2:0]   red_uop_info_vlmul;	// @[VFPUWrapper.scala:346:20]
  reg  [2:0]   red_uop_info_vsew;	// @[VFPUWrapper.scala:346:20]
  reg          red_uop_info_ma;	// @[VFPUWrapper.scala:346:20]
  reg          red_uop_info_ta;	// @[VFPUWrapper.scala:346:20]
  reg  [2:0]   red_uop_info_destEew;	// @[VFPUWrapper.scala:346:20]
  reg  [2:0]   red_uop_expdIdx;	// @[VFPUWrapper.scala:346:20]
  reg          red_uop_expdEnd;	// @[VFPUWrapper.scala:346:20]
  reg          red_uop_sysUop_robIdx_flag;	// @[VFPUWrapper.scala:346:20]
  reg  [7:0]   red_uop_sysUop_robIdx_value;	// @[VFPUWrapper.scala:346:20]
  wire         red_in_valid = (fpu_valid | _red_in_valid_T & red_out_valid) & ~flush;	// @[VFPUWrapper.scala:87:22, :128:26, :331:29, :347:{30,59,78,80}, :644:40]
  wire         _T_223 = reg_vfredosum_vs | reg_vfwredosum_vs;	// @[Reg.scala:35:20, VFPUWrapper.scala:349:25]
  wire [127:0] widen_vs1 = _fpu_1_io_in_bits_uop_info_destEew_T ? {io_in_bits_vs1[127:96], io_in_bits_vs1[63:32], io_in_bits_vs1[95:64], io_in_bits_vs1[31:0]} : io_in_bits_vs1;	// @[Cat.scala:33:92, VFPUWrapper.scala:100:27, :454:{19,43,57,70,83}]
  wire [127:0] widen_vs2 = io_in_bits_uop_ctrl_widen ? {io_in_bits_vs2[127:96], io_in_bits_vs2[63:32], io_in_bits_vs2[95:64], io_in_bits_vs2[31:0]} : io_in_bits_vs2;	// @[Cat.scala:33:92, VFPUWrapper.scala:455:{19,34,48,61,74}]
  wire [127:0] narrow_old_vd = io_in_bits_uop_ctrl_narrow ? {io_in_bits_oldVd[127:96], io_in_bits_oldVd[63:32], io_in_bits_oldVd[95:64], io_in_bits_oldVd[31:0]} : io_in_bits_oldVd;	// @[Cat.scala:33:92, VFPUWrapper.scala:456:{23,42,59,75,91}]
  wire [7:0]   _cmpOut128b_T_1 = _fpu_0_io_out_bits_vd[7:0] & _fpu_0_io_maskKeep[7:0] | _fpu_0_io_maskOff[7:0];	// @[VFPUWrapper.scala:49:36, :497:{41,62}]
  wire [7:0]   _cmpOut128b_T = _fpu_1_io_out_bits_vd[7:0] & _fpu_1_io_maskKeep[7:0] | _fpu_1_io_maskOff[7:0];	// @[VFPUWrapper.scala:49:36, :538:{41,62}]
  reg          outUopReg_ctrl_narrow;	// @[VFPUWrapper.scala:541:22]
  reg          outUopReg_ctrl_narrow_to_1;	// @[VFPUWrapper.scala:541:22]
  reg  [2:0]   outUopReg_info_vsew;	// @[VFPUWrapper.scala:541:22]
  reg  [7:0]   outUopReg_info_vl;	// @[VFPUWrapper.scala:541:22]
  reg  [6:0]   outUopReg_info_vstart;	// @[VFPUWrapper.scala:541:22]
  reg  [2:0]   outUopReg_uopIdx;	// @[VFPUWrapper.scala:541:22]
  reg          outUopReg_uopEnd;	// @[VFPUWrapper.scala:541:22]
  reg          outUopReg_sysUop_robIdx_flag;	// @[VFPUWrapper.scala:541:22]
  reg  [7:0]   outUopReg_sysUop_robIdx_value;	// @[VFPUWrapper.scala:541:22]
  wire         _io_out_bits_uop_T_ctrl_narrow_to_1 = output_en ? outUopReg_ctrl_narrow_to_1 : _fpu_0_io_out_bits_uop_ctrl_narrow_to_1;	// @[VFPUWrapper.scala:49:36, :188:26, :541:22, :549:25]
  wire [2:0]   _io_out_bits_uop_T_info_vsew = output_en ? outUopReg_info_vsew : _fpu_0_io_out_bits_uop_info_vsew;	// @[VFPUWrapper.scala:49:36, :188:26, :541:22, :549:25]
  wire [7:0]   _io_out_bits_uop_T_info_vl = output_en ? outUopReg_info_vl : _fpu_0_io_out_bits_uop_info_vl;	// @[VFPUWrapper.scala:49:36, :188:26, :541:22, :549:25]
  wire [2:0]   _io_out_bits_uop_T_uopIdx = output_en ? outUopReg_uopIdx : _fpu_0_io_out_bits_uop_expdIdx;	// @[VFPUWrapper.scala:49:36, :188:26, :541:22, :549:25]
  wire         _io_out_bits_uop_T_sysUop_robIdx_flag = output_en ? outUopReg_sysUop_robIdx_flag : _fpu_0_io_out_bits_uop_sysUop_robIdx_flag;	// @[VFPUWrapper.scala:49:36, :188:26, :541:22, :549:25]
  wire [7:0]   _io_out_bits_uop_T_sysUop_robIdx_value = output_en ? outUopReg_sysUop_robIdx_value : _fpu_0_io_out_bits_uop_sysUop_robIdx_value;	// @[VFPUWrapper.scala:49:36, :188:26, :541:22, :549:25]
  wire         _o_eew_sew_oneHot_WIRE_0 = _io_out_bits_uop_T_info_vsew == 3'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:549:25, VFuBundles.scala:67:53]
  wire         _o_eew_sew_oneHot_WIRE_1 = _io_out_bits_uop_T_info_vsew == 3'h1;	// @[VFPUWrapper.scala:399:27, :549:25, VFuBundles.scala:67:53]
  wire         _o_eew_sew_oneHot_WIRE_2 = _io_out_bits_uop_T_info_vsew == 3'h2;	// @[VFPUWrapper.scala:265:83, :549:25, VFuBundles.scala:67:53]
  wire         _o_eew_sew_oneHot_WIRE_3 = _io_out_bits_uop_T_info_vsew == 3'h3;	// @[VFPUWrapper.scala:549:25, VFuBundles.scala:67:53]
  wire [5:0]   _shiftCmpOut_T_13 = _o_eew_sew_oneHot_WIRE_1 ? {_io_out_bits_uop_T_uopIdx, 3'h0} : 6'h0;	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:549:25, :558:92, VFuBundles.scala:67:53]
  wire [4:0]   _GEN_34 = _shiftCmpOut_T_13[4:0] | (_o_eew_sew_oneHot_WIRE_2 ? {_io_out_bits_uop_T_uopIdx, 2'h0} : 5'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:110:26, :549:25, :558:92, VFuBundles.scala:67:53]
  wire [254:0] _GEN_35 = {248'h0, (_o_eew_sew_oneHot_WIRE_0 ? {_io_out_bits_uop_T_uopIdx, 4'h0} : 7'h0) | {1'h0, _shiftCmpOut_T_13[5], _GEN_34[4], _GEN_34[3:0] | (_o_eew_sew_oneHot_WIRE_3 ? {_io_out_bits_uop_T_uopIdx, 1'h0} : 4'h0)}};	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:112:24, :549:25, :558:92, :560:28, VFuBundles.scala:67:53]
  wire [254:0] _cmpOutKeep_T = {127'h0, (_o_eew_sew_oneHot_WIRE_0 ? {112'h0, _cmpOut128b_T, _cmpOut128b_T_1} : 128'h0) | (_o_eew_sew_oneHot_WIRE_1 ? {120'h0, _cmpOut128b_T[3:0], _cmpOut128b_T_1[3:0]} : 128'h0) | (_o_eew_sew_oneHot_WIRE_2 ? {124'h0, _cmpOut128b_T[1:0], _cmpOut128b_T_1[1:0]} : 128'h0) | (_o_eew_sew_oneHot_WIRE_3 ? {126'h0, _cmpOut128b_T[0], _cmpOut128b_T_1[0]} : 128'h0)} << _GEN_35;	// @[Cat.scala:33:92, Mux.scala:27:73, Reg.scala:35:20, VFPUWrapper.scala:135:18, :153:80, :497:62, :538:62, :554:{46,68}, :560:28, VFuBundles.scala:67:53]
  wire [254:0] _cmpOutOff_T = {127'h0, (_o_eew_sew_oneHot_WIRE_0 ? 128'hFFFF : 128'h0) | (_o_eew_sew_oneHot_WIRE_1 ? 128'hFF : 128'h0) | (_o_eew_sew_oneHot_WIRE_2 ? 128'hF : 128'h0) | (_o_eew_sew_oneHot_WIRE_3 ? 128'h3 : 128'h0)} << _GEN_35;	// @[Cat.scala:33:92, Mux.scala:27:73, Reg.scala:35:20, VFPUWrapper.scala:135:18, :560:28, :562:32, VFuBundles.scala:67:53]
  reg  [127:0] old_cmpOutResult;	// @[VFPUWrapper.scala:564:33]
  wire         _cmp_fflag_T = _io_out_bits_uop_T_uopIdx == 3'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:549:25, :565:49]
  wire [127:0] cmpOutResult = {128{~_cmp_fflag_T}} & old_cmpOutResult & ~(_cmpOutOff_T[127:0]) | _cmpOutKeep_T[127:0];	// @[VFPUWrapper.scala:560:{14,28}, :562:{16,32}, :564:33, :565:{25,49}]
  wire [382:0] _old_vd_vl_mask_T_1 = 383'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF << _io_out_bits_uop_T_info_vl;	// @[VFPUWrapper.scala:303:32, :549:25, :574:36]
  wire         vstart_gte_vl = {1'h0, output_en ? outUopReg_info_vstart : _fpu_0_io_out_bits_uop_info_vstart} >= _io_out_bits_uop_T_info_vl;	// @[VFPUWrapper.scala:49:36, :188:26, :541:22, :549:25, :586:51]
  reg  [4:0]   red_fflag;	// @[VFPUWrapper.scala:588:26]
  reg  [4:0]   old_cmp_fflag;	// @[VFPUWrapper.scala:590:30]
  wire [4:0]   _io_out_bits_fflags_T_2 = _fpu_0_io_out_bits_fflags | _fpu_1_io_out_bits_fflags;	// @[VFPUWrapper.scala:49:36, :612:78]
  reg          red_en;	// @[VFPUWrapper.scala:614:23]
  reg  [3:0]   flush_fpu_cycle;	// @[VFPUWrapper.scala:615:32]
  assign _io_in_ready_output = fpu_red & io_in_valid ? _fpu_0_io_in_ready & _fpu_1_io_in_ready & ~red_uop_busy & red_en : _fpu_0_io_in_ready & _fpu_1_io_in_ready & ~red_uop_busy;	// @[VFPUWrapper.scala:49:36, :70:17, :84:29, :459:53, :614:23, :636:{16,32}, :637:{17,76}, :639:{17,60}]
  wire         _io_out_valid_output = output_en ? output_valid : _io_out_bits_uop_T_ctrl_narrow_to_1 ? (output_en ? outUopReg_uopEnd : _fpu_0_io_out_bits_uop_expdEnd) & _fpu_0_io_out_valid & ~red_uop_busy : _fpu_0_io_out_valid & ~red_uop_busy;	// @[VFPUWrapper.scala:49:36, :84:29, :141:29, :188:26, :459:53, :541:22, :549:25, :642:{22,51,131,168}]
  assign red_out_valid = _fpu_0_io_out_valid & red_uop_busy & {_fpu_0_io_out_bits_uop_sysUop_robIdx_flag, _fpu_0_io_out_bits_uop_sysUop_robIdx_value} == _T_246;	// @[CircularQueuePtr.scala:61:{44,50,62}, VFPUWrapper.scala:49:36, :84:29, :644:40]
  wire [127:0] red_vd_bits = {64'h0, _fpu_0_io_out_bits_vd};	// @[Cat.scala:33:92, VFPUWrapper.scala:49:36, :136:23]
  wire [127:0] _vd_mask_vsew_vd_WIRE = (vd_vsew_reg == 3'h0 ? 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00 : 128'h0) | (vd_vsew_reg == 3'h1 ? 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000 : 128'h0) | (vd_vsew_reg == 3'h2 ? 128'hFFFFFFFFFFFFFFFFFFFFFFFF00000000 : 128'h0) | (vd_vsew_reg == 3'h3 ? 128'hFFFFFFFFFFFFFFFF0000000000000000 : 128'h0);	// @[Cat.scala:33:92, Mux.scala:27:73, Reg.scala:35:20, VFPUWrapper.scala:135:18, :265:83, :399:27, VFuBundles.scala:67:53]
  wire [127:0] _GEN_36 = {64'h0, vs1_zero};	// @[VFPUWrapper.scala:136:23, :139:25, :154:43]
  wire [382:0] _vl_vmask_T_1 = 383'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF << io_in_bits_uop_info_vl;	// @[VFPUWrapper.scala:303:32]
  wire         _T_266 = fpu_red & fire;	// @[Decoupled.scala:51:35, VFPUWrapper.scala:70:17, :89:52]
  wire         _T_236 = red_state == 2'h2;	// @[VFPU.scala:28:14, VFPUWrapper.scala:110:26, :338:60]
  always @(posedge clock) begin
    if (reset) begin
      reg_vfredosum_vs <= 1'h0;	// @[Reg.scala:35:20]
      reg_vfwredosum_vs <= 1'h0;	// @[Reg.scala:35:20]
      red_busy <= 1'h0;	// @[VFPUWrapper.scala:83:25]
      red_uop_busy <= 1'h0;	// @[VFPUWrapper.scala:84:29]
      flush <= 1'h0;	// @[VFPUWrapper.scala:87:22]
      vsew_reg <= 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      vd_vsew_reg <= 3'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      vsew_bits <= 7'h0;	// @[Cat.scala:33:92, Reg.scala:35:20]
      ta_reg <= 1'h0;	// @[Reg.scala:35:20]
      vl_reg <= 8'h0;	// @[Reg.scala:35:20]
      red_state <= 2'h0;	// @[VFPUWrapper.scala:110:26]
      vs2_cnt <= 4'h0;	// @[VFPUWrapper.scala:112:24]
      vs2_in_cnt <= 4'h0;	// @[VFPUWrapper.scala:112:24, :113:27]
      vs2_rnd <= 4'h0;	// @[VFPUWrapper.scala:112:24, :114:24]
      fpu_valid <= 1'h0;	// @[VFPUWrapper.scala:128:26]
      vs1_zero <= 64'h0;	// @[VFPUWrapper.scala:136:23, :139:25]
      vs1_zero_bypass <= 1'h0;	// @[VFPUWrapper.scala:140:32]
      output_valid <= 1'h0;	// @[VFPUWrapper.scala:141:29]
      output_data <= 128'h0;	// @[VFPUWrapper.scala:135:18, :142:28]
      old_vd_bits <= 128'h0;	// @[VFPUWrapper.scala:135:18, :149:28]
      expdIdxZero <= 1'h0;	// @[VFPUWrapper.scala:187:28]
      output_en <= 1'h0;	// @[VFPUWrapper.scala:188:26]
      vs2m_bits <= 128'h0;	// @[Reg.scala:35:20, VFPUWrapper.scala:135:18]
      old_cmpOutResult <= 128'h0;	// @[VFPUWrapper.scala:135:18, :564:33]
      red_fflag <= 5'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:588:26]
      old_cmp_fflag <= 5'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:590:30]
      red_en <= 1'h0;	// @[VFPUWrapper.scala:614:23]
      flush_fpu_cycle <= 4'h0;	// @[VFPUWrapper.scala:112:24, :615:32]
    end
    else begin
      if (fire) begin	// @[Decoupled.scala:51:35]
        reg_vfredosum_vs <= vfredosum_vs;	// @[Reg.scala:35:20, VFPUWrapper.scala:51:74]
        reg_vfwredosum_vs <= vfwredosum_vs;	// @[Reg.scala:35:20, VFPUWrapper.scala:56:75]
        vsew_reg <= io_in_bits_uop_info_vsew;	// @[Reg.scala:35:20]
        if (_fpu_1_io_in_bits_uop_info_destEew_T)	// @[VFPUWrapper.scala:100:27]
          vd_vsew_reg <= _vd_vsew_T_2;	// @[Reg.scala:35:20, VFPUWrapper.scala:100:42]
        else	// @[VFPUWrapper.scala:100:27]
          vd_vsew_reg <= io_in_bits_uop_info_vsew;	// @[Reg.scala:35:20]
        vsew_bits <= {_eew_sew_oneHot_WIRE_3, _eew_sew_oneHot_WIRE_2, _eew_sew_oneHot_WIRE_1, _eew_sew_oneHot_WIRE_0, 3'h0};	// @[Cat.scala:33:92, Mux.scala:27:73, Reg.scala:35:20, VFPU.scala:28:14, VFuBundles.scala:67:53]
        ta_reg <= io_in_bits_uop_info_ta;	// @[Reg.scala:35:20]
        vl_reg <= io_in_bits_uop_info_vl;	// @[Reg.scala:35:20]
        if (vfredosum_vs | vfwredosum_vs)	// @[VFPUWrapper.scala:51:74, :56:75, :117:23]
          vs2_rnd <= {4{_eew_sew_oneHot_WIRE_0}} | (_eew_sew_oneHot_WIRE_1 ? 4'h7 : 4'h0) | (_eew_sew_oneHot_WIRE_2 ? 4'h3 : 4'h0) | {3'h0, _eew_sew_oneHot_WIRE_3};	// @[Cat.scala:33:92, Mux.scala:27:73, VFPU.scala:28:14, VFPUWrapper.scala:112:24, :114:24, :118:43, VFuBundles.scala:67:53]
        else	// @[VFPUWrapper.scala:117:23]
          vs2_rnd <= {1'h0, 3'h4 - io_in_bits_uop_info_vsew};	// @[VFPUWrapper.scala:114:24, :120:{15,31}]
        old_vd_bits <= io_in_bits_oldVd;	// @[VFPUWrapper.scala:149:28]
        vs2m_bits <=
          {~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[15]) | vlRemainBytes < 8'h10 ? (_GEN_32 ? 8'h0 : _eew_sew_oneHot_WIRE_2 ? _GEN_0[15:8] : _eew_sew_oneHot_WIRE_3 ? _GEN_0[47:40] : io_in_bits_vs2[127:120]) : io_in_bits_vs2[127:120],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[14]) | vlRemainBytes < 8'hF ? (_GEN_32 ? 8'h0 : _eew_sew_oneHot_WIRE_2 ? _GEN_0[7:0] : _eew_sew_oneHot_WIRE_3 ? _GEN_0[39:32] : io_in_bits_vs2[119:112]) : io_in_bits_vs2[119:112],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[13]) | vlRemainBytes < 8'hE ? (_GEN_33 ? 8'h0 : _eew_sew_oneHot_WIRE_3 ? _GEN_0[31:24] : io_in_bits_vs2[111:104]) : io_in_bits_vs2[111:104],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[12]) | vlRemainBytes < 8'hD ? (_GEN_33 ? 8'h0 : _eew_sew_oneHot_WIRE_3 ? _GEN_0[23:16] : io_in_bits_vs2[103:96]) : io_in_bits_vs2[103:96],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[11]) | vlRemainBytes < 8'hC ? (_GEN_32 ? 8'h0 : _eew_sew_oneHot_WIRE_2 ? _GEN_0[15:8] : _eew_sew_oneHot_WIRE_3 ? _GEN_0[15:8] : io_in_bits_vs2[95:88]) : io_in_bits_vs2[95:88],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[10]) | vlRemainBytes < 8'hB ? (_GEN_32 ? 8'h0 : _eew_sew_oneHot_WIRE_2 ? _GEN_0[7:0] : _eew_sew_oneHot_WIRE_3 ? _GEN_0[7:0] : io_in_bits_vs2[87:80]) : io_in_bits_vs2[87:80],
           (~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[9]) | vlRemainBytes < 8'hA) & _GEN_31 ? 8'h0 : io_in_bits_vs2[79:72],
           (~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[8]) | vlRemainBytes < 8'h9) & _GEN_31 ? 8'h0 : io_in_bits_vs2[71:64],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[7]) | vlRemainBytes < 8'h8 ? (_GEN_32 ? 8'h0 : _eew_sew_oneHot_WIRE_2 ? _GEN_0[15:8] : _eew_sew_oneHot_WIRE_3 ? _GEN_0[47:40] : io_in_bits_vs2[63:56]) : io_in_bits_vs2[63:56],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[6]) | vlRemainBytes < 8'h7 ? (_GEN_32 ? 8'h0 : _eew_sew_oneHot_WIRE_2 ? _GEN_0[7:0] : _eew_sew_oneHot_WIRE_3 ? _GEN_0[39:32] : io_in_bits_vs2[55:48]) : io_in_bits_vs2[55:48],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[5]) | vlRemainBytes < 8'h6 ? (_GEN_33 ? 8'h0 : _eew_sew_oneHot_WIRE_3 ? _GEN_0[31:24] : io_in_bits_vs2[47:40]) : io_in_bits_vs2[47:40],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[4]) | vlRemainBytes < 8'h5 ? (_GEN_33 ? 8'h0 : _eew_sew_oneHot_WIRE_3 ? _GEN_0[23:16] : io_in_bits_vs2[39:32]) : io_in_bits_vs2[39:32],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[3]) | vlRemainBytes < 8'h4 ? (_GEN_32 ? 8'h0 : _eew_sew_oneHot_WIRE_2 ? _GEN_0[15:8] : _eew_sew_oneHot_WIRE_3 ? _GEN_0[15:8] : io_in_bits_vs2[31:24]) : io_in_bits_vs2[31:24],
           ~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[2]) | vlRemainBytes < 8'h3 ? (_GEN_32 ? 8'h0 : _eew_sew_oneHot_WIRE_2 ? _GEN_0[7:0] : _eew_sew_oneHot_WIRE_3 ? _GEN_0[7:0] : io_in_bits_vs2[23:16]) : io_in_bits_vs2[23:16],
           (~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[1]) | vlRemainBytes < 8'h2) & _GEN_31 ? 8'h0 : io_in_bits_vs2[15:8],
           (~io_in_bits_uop_ctrl_vm & ~(mask16bReorg_red[0]) | vlRemainBytes == 8'h0) & _GEN_31 ? 8'h0 : io_in_bits_vs2[7:0]};	// @[Cat.scala:33:92, Mux.scala:27:73, Reg.scala:35:20, VFPU.scala:28:14, VFPUWrapper.scala:263:9, :264:14, :265:93, :295:55, :299:23, :315:19, :316:{11,15,18,35,40,48,67}, :317:26, :318:23, :319:32, :321:32, :322:{23,31}, :323:32, :324:{23,31}, VFuBundles.scala:67:53]
      end
      red_busy <= ~flush & (_T_266 & ~(|io_in_bits_uop_uopIdx) | ~(output_en & _io_out_valid_output & {_io_out_bits_uop_T_sysUop_robIdx_flag, _io_out_bits_uop_T_sysUop_robIdx_value} == _T_246) & red_busy);	// @[CircularQueuePtr.scala:61:{44,50,62}, VFPUWrapper.scala:83:25, :87:22, :89:52, :188:26, :189:15, :190:15, :191:20, :200:17, :221:15, :222:14, :223:{30,41,51}, :224:14, :225:{56,110}, :226:14, :549:25, :642:22]
      red_uop_busy <= ~flush & (_T_266 | ~(output_en & _io_out_valid_output & {_io_out_bits_uop_T_sysUop_robIdx_flag, _io_out_bits_uop_T_sysUop_robIdx_value} == _T_246 | ~output_en & red_state == 2'h2 & red_out_valid & red_uop_busy) & red_uop_busy);	// @[CircularQueuePtr.scala:61:{44,50,62}, VFPU.scala:28:14, VFPUWrapper.scala:84:29, :87:22, :89:52, :110:26, :188:26, :189:15, :190:15, :191:20, :211:15, :212:18, :213:31, :214:18, :215:{56,110}, :216:18, :217:{14,39,70,88}, :218:18, :549:25, :642:22, :644:40]
      flush <= ~_T_266 & flush & red_busy;	// @[VFPUWrapper.scala:83:25, :87:22, :89:52, :92:25, :93:11, :95:11]
      if (flush) begin	// @[VFPUWrapper.scala:87:22]
        red_state <= 2'h0;	// @[VFPUWrapper.scala:110:26]
        vs2_cnt <= 4'h0;	// @[VFPUWrapper.scala:112:24]
        vs2_in_cnt <= 4'h0;	// @[VFPUWrapper.scala:112:24, :113:27]
      end
      else begin	// @[VFPUWrapper.scala:87:22]
        if (red_state == 2'h0) begin	// @[VFPUWrapper.scala:110:26, :166:23]
          if (_T_266)	// @[VFPUWrapper.scala:89:52]
            red_state <= 2'h1;	// @[VFPUWrapper.scala:110:26, :169:21]
        end
        else if (red_state == 2'h1) begin	// @[VFPUWrapper.scala:110:26, :166:23, :169:21]
          if (vs2_cnt == vs2_rnd - 4'h1 & red_out_valid & red_uop_busy)	// @[VFPUWrapper.scala:84:29, :112:24, :114:24, :174:{23,36,44}, :644:40]
            red_state <= 2'h2;	// @[VFPU.scala:28:14, VFPUWrapper.scala:110:26]
        end
        else if (red_state == 2'h2 & red_out_valid & red_uop_busy)	// @[VFPU.scala:28:14, VFPUWrapper.scala:84:29, :110:26, :166:23, :180:46, :181:21, :644:40]
          red_state <= 2'h0;	// @[VFPUWrapper.scala:110:26]
        if (red_state == 2'h1 & red_out_valid & red_uop_busy) begin	// @[VFPUWrapper.scala:84:29, :110:26, :169:21, :236:{25,56}, :644:40]
          if (vs2_cnt == vs2_rnd - 4'h1)	// @[VFPUWrapper.scala:112:24, :114:24, :237:{18,31}]
            vs2_cnt <= 4'h0;	// @[VFPUWrapper.scala:112:24]
          else	// @[VFPUWrapper.scala:237:18]
            vs2_cnt <= vs2_cnt + 4'h1;	// @[VFPUWrapper.scala:112:24, :174:36, :240:26]
        end
        if (red_state == 2'h1 & red_in_valid & _fpu_0_io_in_ready) begin	// @[VFPUWrapper.scala:49:36, :110:26, :169:21, :246:{25,55}, :347:78]
          if (vs2_in_cnt == vs2_rnd)	// @[VFPUWrapper.scala:113:27, :114:24, :247:21]
            vs2_in_cnt <= 4'h0;	// @[VFPUWrapper.scala:112:24, :113:27]
          else	// @[VFPUWrapper.scala:247:21]
            vs2_in_cnt <= vs2_in_cnt + 4'h1;	// @[VFPUWrapper.scala:113:27, :174:36, :250:32]
        end
      end
      fpu_valid <= _T_266;	// @[VFPUWrapper.scala:89:52, :128:26]
      if (_T_266) begin	// @[VFPUWrapper.scala:89:52]
        vs1_zero <= (_eewVd_sew_oneHot_WIRE_0 ? {56'h0, io_in_bits_vs1[7:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {48'h0, io_in_bits_vs1[15:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {32'h0, io_in_bits_vs1[31:0]} : 64'h0) | (_eewVd_sew_oneHot_WIRE_3 ? io_in_bits_vs1[63:0] : 64'h0);	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:136:23, :139:25, :146:{89,108}, VFuBundles.scala:67:53]
        expdIdxZero <= ~(|io_in_bits_uop_uopIdx);	// @[VFPUWrapper.scala:187:28, :200:17]
      end
      vs1_zero_bypass <= ~flush & (_T_266 & ~io_in_bits_uop_ctrl_vm & (io_in_bits_mask & ~(_vl_vmask_T_1[127:0])) == 128'h0 | ~output_valid & vs1_zero_bypass);	// @[VFPUWrapper.scala:87:22, :89:52, :135:18, :140:32, :141:29, :189:15, :190:15, :191:20, :303:{15,32}, :304:21, :306:15, :307:21, :308:{33,37,51,57}, :309:21, :310:28, :311:21]
      output_valid <= ~(flush | output_en & _io_out_valid_output & {_io_out_bits_uop_T_sysUop_robIdx_flag, _io_out_bits_uop_T_sysUop_robIdx_value} == _T_246) & (output_en & _T_236 & red_out_valid & red_uop_busy | output_valid);	// @[CircularQueuePtr.scala:61:{44,50,62}, VFPUWrapper.scala:84:29, :87:22, :141:29, :188:26, :338:60, :426:15, :427:18, :428:{56,110}, :429:18, :430:{69,87}, :431:18, :549:25, :642:22, :644:40]
      if (output_en & _T_236 & red_out_valid & red_uop_busy) begin	// @[VFPUWrapper.scala:84:29, :188:26, :338:60, :434:63, :644:40]
        if (vl_reg == 8'h0)	// @[Reg.scala:35:20, VFPUWrapper.scala:157:27]
          output_data <= old_vd_bits;	// @[VFPUWrapper.scala:142:28, :149:28]
        else if (ta_reg)	// @[Reg.scala:35:20]
          output_data <= _vd_mask_vsew_vd_WIRE | (vs1_zero_bypass ? _GEN_36 : red_vd_bits & ~_vd_mask_vsew_vd_WIRE);	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:140:32, :142:28, :154:{38,43,84,87}]
        else	// @[Reg.scala:35:20]
          output_data <= old_vd_bits & _vd_mask_vsew_vd_WIRE | (vs1_zero_bypass ? _GEN_36 : red_vd_bits & ~_vd_mask_vsew_vd_WIRE);	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:140:32, :142:28, :149:28, :154:{43,87}, :155:{34,53,58,99}]
      end
      output_en <= ~flush & (fire ? fpu_red & io_in_bits_uop_uopEnd : output_en);	// @[Decoupled.scala:51:35, VFPUWrapper.scala:70:17, :87:22, :188:26, :189:15, :190:15, :191:20, :192:{18,29}]
      if (_io_out_bits_uop_T_ctrl_narrow_to_1 & _fpu_0_io_out_valid)	// @[VFPUWrapper.scala:49:36, :549:25, :566:41]
        old_cmpOutResult <= cmpOutResult;	// @[VFPUWrapper.scala:564:33, :565:25]
      if (flush | vs1_zero_bypass | output_en & _io_out_valid_output & {_io_out_bits_uop_T_sysUop_robIdx_flag, _io_out_bits_uop_T_sysUop_robIdx_value} == _T_246)	// @[CircularQueuePtr.scala:61:{44,50,62}, VFPUWrapper.scala:87:22, :140:32, :188:26, :549:25, :592:34, :593:15, :594:{56,110}, :595:15, :596:46, :642:22]
        red_fflag <= 5'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:588:26]
      else	// @[VFPUWrapper.scala:592:34, :593:15, :594:110, :595:15, :596:46]
        red_fflag <= {5{red_out_valid & red_uop_busy}} & _fpu_0_io_out_bits_fflags | red_fflag;	// @[VFPUWrapper.scala:49:36, :84:29, :588:26, :596:{28,46}, :597:15, :644:40]
      if (_io_out_bits_uop_T_ctrl_narrow_to_1) begin	// @[VFPUWrapper.scala:549:25]
        if (_io_out_valid_output)	// @[VFPUWrapper.scala:642:22]
          old_cmp_fflag <= 5'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:590:30]
        else if (_fpu_0_io_out_valid & ~red_uop_busy) begin	// @[VFPUWrapper.scala:49:36, :84:29, :459:53, :603:36]
          if (_cmp_fflag_T)	// @[VFPUWrapper.scala:565:49]
            old_cmp_fflag <= _fpu_0_io_out_bits_fflags | _fpu_1_io_out_bits_fflags;	// @[VFPUWrapper.scala:49:36, :590:30, :605:52]
          else	// @[VFPUWrapper.scala:565:49]
            old_cmp_fflag <= old_cmp_fflag | _fpu_0_io_out_bits_fflags | _fpu_1_io_out_bits_fflags;	// @[VFPUWrapper.scala:49:36, :590:30, :607:68]
        end
      end
      red_en <= ~flush & (flush_fpu_cycle == 4'h9 & io_in_valid | ~_T_266 & red_en);	// @[VFPUWrapper.scala:87:22, :89:52, :92:25, :93:11, :95:11, :189:15, :190:15, :191:20, :316:48, :614:23, :615:32, :627:15, :628:12, :629:{31,40,72}, :630:12, :631:31, :632:12]
      if (flush | _T_266 | ~io_in_valid)	// @[VFPUWrapper.scala:87:22, :89:52, :617:{35,38}]
        flush_fpu_cycle <= 4'h0;	// @[VFPUWrapper.scala:112:24, :615:32]
      else if (fpu_red & io_in_valid & ~red_uop_busy) begin	// @[VFPUWrapper.scala:70:17, :84:29, :459:53, :619:53]
        if (flush_fpu_cycle == 4'h9)	// @[VFPUWrapper.scala:316:48, :615:32, :620:26]
          flush_fpu_cycle <= 4'h0;	// @[VFPUWrapper.scala:112:24, :615:32]
        else	// @[VFPUWrapper.scala:620:26]
          flush_fpu_cycle <= flush_fpu_cycle + 4'h1;	// @[VFPUWrapper.scala:174:36, :615:32, :623:42]
      end
    end
    if (_T_266) begin	// @[VFPUWrapper.scala:89:52]
      currentRobIdx_flag <= io_in_bits_uop_sysUop_robIdx_flag;	// @[Reg.scala:19:16]
      currentRobIdx_value <= io_in_bits_uop_sysUop_robIdx_value;	// @[Reg.scala:19:16]
      outUopReg_ctrl_narrow <= io_in_bits_uop_ctrl_narrow;	// @[VFPUWrapper.scala:541:22]
      outUopReg_ctrl_narrow_to_1 <= io_in_bits_uop_ctrl_narrow_to_1;	// @[VFPUWrapper.scala:541:22]
      outUopReg_info_vsew <= io_in_bits_uop_info_vsew;	// @[VFPUWrapper.scala:541:22]
      outUopReg_info_vl <= io_in_bits_uop_info_vl;	// @[VFPUWrapper.scala:541:22]
      outUopReg_info_vstart <= io_in_bits_uop_info_vstart;	// @[VFPUWrapper.scala:541:22]
      outUopReg_uopIdx <= io_in_bits_uop_uopIdx;	// @[VFPUWrapper.scala:541:22]
      outUopReg_uopEnd <= io_in_bits_uop_uopEnd;	// @[VFPUWrapper.scala:541:22]
      outUopReg_sysUop_robIdx_flag <= io_in_bits_uop_sysUop_robIdx_flag;	// @[VFPUWrapper.scala:541:22]
      outUopReg_sysUop_robIdx_value <= io_in_bits_uop_sysUop_robIdx_value;	// @[VFPUWrapper.scala:541:22]
    end
    if (_T_236 & red_out_valid & red_uop_busy)	// @[VFPUWrapper.scala:84:29, :338:{60,91}, :644:40]
      red_zero <= _fpu_0_io_out_bits_vd;	// @[Reg.scala:19:16, VFPUWrapper.scala:49:36]
    if (fire) begin	// @[Decoupled.scala:51:35]
      red_uop_ctrl_lsrc_0 <= io_in_bits_uop_ctrl_vs1_imm;	// @[VFPUWrapper.scala:346:20]
      red_uop_ctrl_lsrc_1 <= 5'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:346:20]
      red_uop_ctrl_ldest <= 5'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:346:20]
      if (vfredosum_vs)	// @[VFPUWrapper.scala:51:74]
        red_uop_ctrl_funct6 <= 6'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:346:20]
      else if (vfredmax_vs)	// @[VFPUWrapper.scala:54:46]
        red_uop_ctrl_funct6 <= 6'h6;	// @[VFPUWrapper.scala:346:20, :404:27]
      else if (vfredmin_vs)	// @[VFPUWrapper.scala:55:46]
        red_uop_ctrl_funct6 <= 6'h4;	// @[VFPUWrapper.scala:346:20, :407:27]
      else if (vfwredosum_vs)	// @[VFPUWrapper.scala:56:75]
        red_uop_ctrl_funct6 <= 6'h34;	// @[VFPUWrapper.scala:346:20, :410:27]
      red_uop_ctrl_widen2 <= widen2;	// @[VFPUWrapper.scala:76:19, :346:20]
      red_uop_ctrl_narrow <= io_in_bits_uop_ctrl_narrow;	// @[VFPUWrapper.scala:346:20]
      red_uop_ctrl_narrow_to_1 <= io_in_bits_uop_ctrl_narrow_to_1;	// @[VFPUWrapper.scala:346:20]
      red_uop_info_vstart <= io_in_bits_uop_info_vstart;	// @[VFPUWrapper.scala:346:20]
      red_uop_info_vl <= {5'h0, _eew_sew_oneHot_WIRE_2 ? 3'h4 : 3'h2};	// @[Cat.scala:33:92, VFPU.scala:28:14, VFPUWrapper.scala:120:31, :265:83, :346:20, :383:{21,27}]
      red_uop_info_vxrm <= io_in_bits_uop_info_vxrm;	// @[VFPUWrapper.scala:346:20]
      red_uop_info_frm <= io_in_bits_uop_info_frm;	// @[VFPUWrapper.scala:346:20]
      red_uop_info_vlmul <= 3'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:346:20]
      red_uop_info_vsew <= io_in_bits_uop_info_vsew;	// @[VFPUWrapper.scala:346:20]
      red_uop_info_ma <= io_in_bits_uop_info_ma;	// @[VFPUWrapper.scala:346:20]
      red_uop_info_ta <= io_in_bits_uop_info_ta;	// @[VFPUWrapper.scala:346:20]
      if (_fpu_1_io_in_bits_uop_info_destEew_T)	// @[VFPUWrapper.scala:100:27]
        red_uop_info_destEew <= _vd_vsew_T_2;	// @[VFPUWrapper.scala:100:42, :346:20]
      else	// @[VFPUWrapper.scala:100:27]
        red_uop_info_destEew <= io_in_bits_uop_info_vsew;	// @[VFPUWrapper.scala:346:20]
      red_uop_expdIdx <= 3'h0;	// @[Cat.scala:33:92, VFPUWrapper.scala:346:20]
      red_uop_sysUop_robIdx_flag <= io_in_bits_uop_sysUop_robIdx_flag;	// @[VFPUWrapper.scala:346:20]
      red_uop_sysUop_robIdx_value <= io_in_bits_uop_sysUop_robIdx_value;	// @[VFPUWrapper.scala:346:20]
    end
    red_uop_ctrl_vm <= fire | red_uop_ctrl_vm;	// @[Decoupled.scala:51:35, VFPUWrapper.scala:346:20, :369:14, :377:21]
    if (fire & (vfredosum_vs | vfredmax_vs | vfredmin_vs | vfwredosum_vs))	// @[Decoupled.scala:51:35, VFPUWrapper.scala:51:74, :54:46, :55:46, :56:75, :346:20, :369:14, :371:25, :397:24, :399:27, :400:30, :403:29, :405:27, :406:29, :408:27, :409:48, :411:27]
      red_uop_ctrl_funct3 <= 3'h1;	// @[VFPUWrapper.scala:346:20, :399:27]
    red_uop_ctrl_widen <= ~fire & red_uop_ctrl_widen;	// @[Decoupled.scala:51:35, VFPUWrapper.scala:346:20, :369:14, :378:24]
    red_uop_expdEnd <= fire | red_uop_expdEnd;	// @[Decoupled.scala:51:35, VFPUWrapper.scala:346:20, :369:14, :396:21]
  end // always @(posedge)
  `ifndef SYNTHESIS
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        reg_vfredosum_vs = _RANDOM_0[0];	// @[Reg.scala:35:20]
        reg_vfwredosum_vs = _RANDOM_0[4];	// @[Reg.scala:35:20]
        red_busy = _RANDOM_0[6];	// @[Reg.scala:35:20, VFPUWrapper.scala:83:25]
        red_uop_busy = _RANDOM_0[7];	// @[Reg.scala:35:20, VFPUWrapper.scala:84:29]
        flush = _RANDOM_0[8];	// @[Reg.scala:35:20, VFPUWrapper.scala:87:22]
        currentRobIdx_flag = _RANDOM_0[9];	// @[Reg.scala:19:16, :35:20]
        currentRobIdx_value = _RANDOM_0[17:10];	// @[Reg.scala:19:16, :35:20]
        vsew_reg = _RANDOM_0[20:18];	// @[Reg.scala:35:20]
        vd_vsew_reg = _RANDOM_0[23:21];	// @[Reg.scala:35:20]
        vsew_bits = _RANDOM_0[30:24];	// @[Reg.scala:35:20]
        ta_reg = _RANDOM_0[31];	// @[Reg.scala:35:20]
        vl_reg = _RANDOM_1[7:0];	// @[Reg.scala:35:20]
        red_state = _RANDOM_1[9:8];	// @[Reg.scala:35:20, VFPUWrapper.scala:110:26]
        vs2_cnt = _RANDOM_1[13:10];	// @[Reg.scala:35:20, VFPUWrapper.scala:112:24]
        vs2_in_cnt = _RANDOM_1[17:14];	// @[Reg.scala:35:20, VFPUWrapper.scala:113:27]
        vs2_rnd = _RANDOM_1[21:18];	// @[Reg.scala:35:20, VFPUWrapper.scala:114:24]
        fpu_valid = _RANDOM_1[22];	// @[Reg.scala:35:20, VFPUWrapper.scala:128:26]
        vs1_zero = {_RANDOM_1[31:23], _RANDOM_2, _RANDOM_3[22:0]};	// @[Reg.scala:35:20, VFPUWrapper.scala:139:25]
        vs1_zero_bypass = _RANDOM_3[23];	// @[VFPUWrapper.scala:139:25, :140:32]
        output_valid = _RANDOM_3[24];	// @[VFPUWrapper.scala:139:25, :141:29]
        output_data = {_RANDOM_3[31:25], _RANDOM_4, _RANDOM_5, _RANDOM_6, _RANDOM_7[24:0]};	// @[VFPUWrapper.scala:139:25, :142:28]
        old_vd_bits = {_RANDOM_7[31:25], _RANDOM_8, _RANDOM_9, _RANDOM_10, _RANDOM_11[24:0]};	// @[VFPUWrapper.scala:142:28, :149:28]
        expdIdxZero = _RANDOM_11[25];	// @[VFPUWrapper.scala:149:28, :187:28]
        output_en = _RANDOM_11[26];	// @[VFPUWrapper.scala:149:28, :188:26]
        vs2m_bits = {_RANDOM_11[31:27], _RANDOM_12, _RANDOM_13, _RANDOM_14, _RANDOM_15[26:0]};	// @[Reg.scala:35:20, VFPUWrapper.scala:149:28]
        red_zero = {_RANDOM_15[31:27], _RANDOM_16, _RANDOM_17[26:0]};	// @[Reg.scala:19:16, :35:20]
        red_uop_ctrl_lsrc_0 = _RANDOM_17[31:27];	// @[Reg.scala:19:16, VFPUWrapper.scala:346:20]
        red_uop_ctrl_lsrc_1 = _RANDOM_18[4:0];	// @[VFPUWrapper.scala:346:20]
        red_uop_ctrl_ldest = _RANDOM_18[9:5];	// @[VFPUWrapper.scala:346:20]
        red_uop_ctrl_vm = _RANDOM_18[10];	// @[VFPUWrapper.scala:346:20]
        red_uop_ctrl_funct6 = _RANDOM_18[16:11];	// @[VFPUWrapper.scala:346:20]
        red_uop_ctrl_funct3 = _RANDOM_18[19:17];	// @[VFPUWrapper.scala:346:20]
        red_uop_ctrl_widen = _RANDOM_18[20];	// @[VFPUWrapper.scala:346:20]
        red_uop_ctrl_widen2 = _RANDOM_18[21];	// @[VFPUWrapper.scala:346:20]
        red_uop_ctrl_narrow = _RANDOM_18[22];	// @[VFPUWrapper.scala:346:20]
        red_uop_ctrl_narrow_to_1 = _RANDOM_18[23];	// @[VFPUWrapper.scala:346:20]
        red_uop_info_vstart = _RANDOM_18[30:24];	// @[VFPUWrapper.scala:346:20]
        red_uop_info_vl = {_RANDOM_18[31], _RANDOM_19[6:0]};	// @[VFPUWrapper.scala:346:20]
        red_uop_info_vxrm = _RANDOM_19[8:7];	// @[VFPUWrapper.scala:346:20]
        red_uop_info_frm = _RANDOM_19[11:9];	// @[VFPUWrapper.scala:346:20]
        red_uop_info_vlmul = _RANDOM_19[14:12];	// @[VFPUWrapper.scala:346:20]
        red_uop_info_vsew = _RANDOM_19[17:15];	// @[VFPUWrapper.scala:346:20]
        red_uop_info_ma = _RANDOM_19[18];	// @[VFPUWrapper.scala:346:20]
        red_uop_info_ta = _RANDOM_19[19];	// @[VFPUWrapper.scala:346:20]
        red_uop_info_destEew = _RANDOM_19[22:20];	// @[VFPUWrapper.scala:346:20]
        red_uop_expdIdx = _RANDOM_19[25:23];	// @[VFPUWrapper.scala:346:20]
        red_uop_expdEnd = _RANDOM_19[26];	// @[VFPUWrapper.scala:346:20]
        red_uop_sysUop_robIdx_flag = _RANDOM_19[28];	// @[VFPUWrapper.scala:346:20]
        red_uop_sysUop_robIdx_value = {_RANDOM_19[31:29], _RANDOM_20[4:0]};	// @[VFPUWrapper.scala:346:20]
        outUopReg_ctrl_narrow = _RANDOM_20[22];	// @[VFPUWrapper.scala:346:20, :541:22]
        outUopReg_ctrl_narrow_to_1 = _RANDOM_20[23];	// @[VFPUWrapper.scala:346:20, :541:22]
        outUopReg_info_vsew = _RANDOM_20[28:26];	// @[VFPUWrapper.scala:346:20, :541:22]
        outUopReg_info_vl = _RANDOM_21[7:0];	// @[VFPUWrapper.scala:541:22]
        outUopReg_info_vstart = _RANDOM_21[14:8];	// @[VFPUWrapper.scala:541:22]
        outUopReg_uopIdx = _RANDOM_21[22:20];	// @[VFPUWrapper.scala:541:22]
        outUopReg_uopEnd = _RANDOM_21[23];	// @[VFPUWrapper.scala:541:22]
        outUopReg_sysUop_robIdx_flag = _RANDOM_21[24];	// @[VFPUWrapper.scala:541:22]
        outUopReg_sysUop_robIdx_value = {_RANDOM_21[31:25], _RANDOM_22[0]};	// @[VFPUWrapper.scala:541:22]
        old_cmpOutResult = {_RANDOM_22[31:1], _RANDOM_23, _RANDOM_24, _RANDOM_25, _RANDOM_26[0]};	// @[VFPUWrapper.scala:541:22, :564:33]
        red_fflag = _RANDOM_26[5:1];	// @[VFPUWrapper.scala:564:33, :588:26]
        old_cmp_fflag = _RANDOM_26[10:6];	// @[VFPUWrapper.scala:564:33, :590:30]
        red_en = _RANDOM_26[11];	// @[VFPUWrapper.scala:564:33, :614:23]
        flush_fpu_cycle = _RANDOM_26[15:12];	// @[VFPUWrapper.scala:564:33, :615:32]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  VFPUTop fpu_0 (	// @[VFPUWrapper.scala:49:36]
    .clock                               (clock),
    .reset                               (reset),
    .io_in_valid                         (io_in_valid & ~fpu_red & ~red_uop_busy | red_in_valid),	// @[VFPUWrapper.scala:70:17, :84:29, :347:78, :459:{42,51,53,68}]
    .io_in_bits_uop_ctrl_lsrc_0          (red_in_valid ? red_uop_ctrl_lsrc_0 : io_in_bits_uop_ctrl_vs1_imm),	// @[VFPUWrapper.scala:346:20, :347:78, :460:46]
    .io_in_bits_uop_ctrl_lsrc_1          (red_in_valid ? red_uop_ctrl_lsrc_1 : 5'h0),	// @[Cat.scala:33:92, VFPUWrapper.scala:346:20, :347:78, :461:46]
    .io_in_bits_uop_ctrl_ldest           (red_in_valid ? red_uop_ctrl_ldest : 5'h0),	// @[Cat.scala:33:92, VFPUWrapper.scala:346:20, :347:78, :462:44]
    .io_in_bits_uop_ctrl_vm              (red_in_valid ? red_uop_ctrl_vm : io_in_bits_uop_ctrl_vm),	// @[VFPUWrapper.scala:346:20, :347:78, :463:41]
    .io_in_bits_uop_ctrl_funct6          (red_in_valid ? red_uop_ctrl_funct6 : io_in_bits_uop_ctrl_funct6),	// @[VFPUWrapper.scala:346:20, :347:78, :464:45]
    .io_in_bits_uop_ctrl_funct3          (red_in_valid ? red_uop_ctrl_funct3 : io_in_bits_uop_ctrl_funct3),	// @[VFPUWrapper.scala:346:20, :347:78, :465:45]
    .io_in_bits_uop_ctrl_widen           (red_in_valid ? red_uop_ctrl_widen : io_in_bits_uop_ctrl_widen),	// @[VFPUWrapper.scala:346:20, :347:78, :466:44]
    .io_in_bits_uop_ctrl_widen2          (red_in_valid ? red_uop_ctrl_widen2 : widen2),	// @[VFPUWrapper.scala:76:19, :346:20, :347:78, :467:45]
    .io_in_bits_uop_ctrl_narrow          (red_in_valid ? red_uop_ctrl_narrow : io_in_bits_uop_ctrl_narrow),	// @[VFPUWrapper.scala:346:20, :347:78, :468:45]
    .io_in_bits_uop_ctrl_narrow_to_1     (red_in_valid ? red_uop_ctrl_narrow_to_1 : io_in_bits_uop_ctrl_narrow_to_1),	// @[VFPUWrapper.scala:346:20, :347:78, :469:50]
    .io_in_bits_uop_info_vstart          (red_in_valid ? red_uop_info_vstart : io_in_bits_uop_info_vstart),	// @[VFPUWrapper.scala:346:20, :347:78, :470:45]
    .io_in_bits_uop_info_vl              (red_in_valid ? red_uop_info_vl : io_in_bits_uop_info_vl),	// @[VFPUWrapper.scala:346:20, :347:78, :471:41]
    .io_in_bits_uop_info_vxrm            (red_in_valid ? red_uop_info_vxrm : io_in_bits_uop_info_vxrm),	// @[VFPUWrapper.scala:346:20, :347:78, :472:43]
    .io_in_bits_uop_info_frm             (red_in_valid ? red_uop_info_frm : io_in_bits_uop_info_frm),	// @[VFPUWrapper.scala:346:20, :347:78, :473:42]
    .io_in_bits_uop_info_vlmul           (red_in_valid ? red_uop_info_vlmul : io_in_bits_uop_info_vlmul),	// @[VFPUWrapper.scala:346:20, :347:78, :474:44]
    .io_in_bits_uop_info_vsew            (red_in_valid ? red_uop_info_vsew : io_in_bits_uop_info_vsew),	// @[VFPUWrapper.scala:346:20, :347:78, :475:43]
    .io_in_bits_uop_info_ma              (red_in_valid ? red_uop_info_ma : io_in_bits_uop_info_ma),	// @[VFPUWrapper.scala:346:20, :347:78, :476:41]
    .io_in_bits_uop_info_ta              (red_in_valid ? red_uop_info_ta : io_in_bits_uop_info_ta),	// @[VFPUWrapper.scala:346:20, :347:78, :477:41]
    .io_in_bits_uop_info_destEew         (red_in_valid ? red_uop_info_destEew : _fpu_1_io_in_bits_uop_info_destEew_T ? _vd_vsew_T_2 : io_in_bits_uop_info_vsew),	// @[VFPUWrapper.scala:100:{27,42}, :346:20, :347:78, :478:46, :479:10]
    .io_in_bits_uop_expdIdx              (red_in_valid ? red_uop_expdIdx : io_in_bits_uop_uopIdx),	// @[VFPUWrapper.scala:346:20, :347:78, :480:41]
    .io_in_bits_uop_expdEnd              (red_in_valid ? red_uop_expdEnd : io_in_bits_uop_uopEnd),	// @[VFPUWrapper.scala:346:20, :347:78, :481:41]
    .io_in_bits_uop_sysUop_robIdx_flag   (red_in_valid ? red_uop_sysUop_robIdx_flag : io_in_bits_uop_sysUop_robIdx_flag),	// @[VFPUWrapper.scala:346:20, :347:78, :483:40]
    .io_in_bits_uop_sysUop_robIdx_value  (red_in_valid ? red_uop_sysUop_robIdx_value : io_in_bits_uop_sysUop_robIdx_value),	// @[VFPUWrapper.scala:346:20, :347:78, :483:40]
    .io_in_bits_vs1                      (red_in_valid ? (_T_223 ? _vs2_order_T[63:0] & _vs2_order_T_3[63:0] : fpu_valid ? vs2m_bits[63:0] : ({64{vs2_rndx}} | 64'hFFFFFFFFFFFFFFFF >> 7'h40 - {1'h0, _red_out_lo_T[5:0]}) & _fpu_0_io_out_bits_vd) : widen_vs1[63:0]),	// @[Reg.scala:35:20, VFPUWrapper.scala:49:36, :128:26, :331:93, :334:{67,111}, :335:31, :336:{49,66}, :341:{30,44,55}, :347:78, :349:{25,68}, :355:18, :357:20, :358:20, :360:26, :361:20, :364:20, :419:22, :454:19, :484:{33,72}]
    .io_in_bits_vs2                      (red_in_valid ? (_T_223 ? (fpu_valid ? red_vs1_zero : _fpu_0_io_out_bits_vd) : fpu_valid ? vs2m_bits[127:64] : vs2_rndx ? red_vs1_zero : (_fpu_0_io_out_bits_vd & 64'hFFFFFFFFFFFFFFFF >> 7'h40 - _red_out_hi_T[6:0]) >> _red_out_lo_T[5:0]) : widen_vs2[63:0]),	// @[Reg.scala:35:20, VFPUWrapper.scala:49:36, :128:26, :331:93, :333:31, :334:{34,50,67,82,95,111}, :339:25, :347:78, :349:{25,68}, :350:20, :351:20, :353:20, :357:20, :359:20, :360:26, :362:20, :365:20, :419:22, :455:19, :485:{33,72}]
    .io_in_bits_old_vd                   (red_in_valid ? 64'hFFFFFFFFFFFFFFFF : narrow_to_1_vstart_svl ? {56'h0, (_eewVd_sew_oneHot_WIRE_0 ? _old_vd_16b_extracted_WIRE_8[7:0] : 8'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {4'h0, _old_vd_16b_extracted_WIRE_8[3:0]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {6'h0, _old_vd_16b_extracted_WIRE_8[1:0]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {7'h0, _old_vd_16b_extracted_WIRE_8[0]} : 8'h0)} : narrow_old_vd[63:0]),	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:35:64, :112:24, :347:78, :419:22, :456:23, :486:{36,72,125}, VFuBundles.scala:67:53, VFuUtils.scala:59:63, :60:63, :61:60]
    .io_in_bits_rs1                      (rs1),	// @[VFPU.scala:39:8]
    .io_in_bits_prestart                 (red_in_valid ? 8'h0 : io_in_bits_uop_ctrl_narrow ? {prestartReorg[11:8], prestartReorg[3:0]} : narrow_to_1_vstart_svl ? (_GEN_30 ? 8'h0 : _GEN_4[7:0]) | (_eewVd_sew_oneHot_WIRE_1 ? {4'h0, _GEN_5[3:0]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {6'h0, _GEN_5[1:0]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {7'h0, _GEN_5[0]} : 8'h0) : prestartReorg[7:0]),	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:35:64, :112:24, :347:78, :488:{38,76,102,124,136}, VFuBundles.scala:67:53, VFuUtils.scala:26:36, :61:60, :120:37, :121:16, :122:49, :123:16, :125:16, :135:56]
    .io_in_bits_mask                     (red_in_valid ? 8'hFF : io_in_bits_uop_ctrl_narrow ? {mask16bReorg[11:8], mask16bReorg[3:0]} : narrow_to_1_vstart_svl ? (_eewVd_sew_oneHot_WIRE_0 ? _mask16b_extracted_WIRE_8[7:0] : 8'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {4'h0, _mask16b_extracted_WIRE_8[3:0]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {6'h0, _mask16b_extracted_WIRE_8[1:0]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {7'h0, _mask16b_extracted_WIRE_8[0]} : 8'h0) : mask16bReorg[7:0]),	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:35:64, :112:24, :347:78, :489:{34,68,93,114,126}, VFuBundles.scala:67:53, VFuUtils.scala:26:36, :61:60, :135:56]
    .io_in_bits_tail                     (red_in_valid ? 8'h0 : io_in_bits_uop_ctrl_narrow ? {tailReorg[11:8], tailReorg[3:0]} : narrow_to_1_vstart_svl ? (_eewVd_sew_oneHot_WIRE_0 ? tail[7:0] : 8'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {4'h0, tail[3:0]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {6'h0, tail[1:0]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {7'h0, tail[0]} : 8'h0) : tailReorg[7:0]),	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:35:64, :112:24, :347:78, :490:{34,68,90,108,120}, VFuBundles.scala:67:53, VFuUtils.scala:26:36, :61:60, :100:33, :101:12, :102:49, :135:56]
    .io_in_ready                         (_fpu_0_io_in_ready),
    .io_out_valid                        (_fpu_0_io_out_valid),
    .io_out_bits_uop_ctrl_lsrc_0         (_fpu_0_io_out_bits_uop_ctrl_lsrc_0),
    .io_out_bits_uop_ctrl_lsrc_1         (_fpu_0_io_out_bits_uop_ctrl_lsrc_1),
    .io_out_bits_uop_ctrl_ldest          (_fpu_0_io_out_bits_uop_ctrl_ldest),
    .io_out_bits_uop_ctrl_vm             (_fpu_0_io_out_bits_uop_ctrl_vm),
    .io_out_bits_uop_ctrl_funct6         (_fpu_0_io_out_bits_uop_ctrl_funct6),
    .io_out_bits_uop_ctrl_funct3         (_fpu_0_io_out_bits_uop_ctrl_funct3),
    .io_out_bits_uop_ctrl_widen          (_fpu_0_io_out_bits_uop_ctrl_widen),
    .io_out_bits_uop_ctrl_widen2         (_fpu_0_io_out_bits_uop_ctrl_widen2),
    .io_out_bits_uop_ctrl_narrow         (_fpu_0_io_out_bits_uop_ctrl_narrow),
    .io_out_bits_uop_ctrl_narrow_to_1    (_fpu_0_io_out_bits_uop_ctrl_narrow_to_1),
    .io_out_bits_uop_info_vstart         (_fpu_0_io_out_bits_uop_info_vstart),
    .io_out_bits_uop_info_vl             (_fpu_0_io_out_bits_uop_info_vl),
    .io_out_bits_uop_info_vxrm           (_fpu_0_io_out_bits_uop_info_vxrm),
    .io_out_bits_uop_info_frm            (_fpu_0_io_out_bits_uop_info_frm),
    .io_out_bits_uop_info_vlmul          (_fpu_0_io_out_bits_uop_info_vlmul),
    .io_out_bits_uop_info_vsew           (_fpu_0_io_out_bits_uop_info_vsew),
    .io_out_bits_uop_info_ma             (_fpu_0_io_out_bits_uop_info_ma),
    .io_out_bits_uop_info_ta             (_fpu_0_io_out_bits_uop_info_ta),
    .io_out_bits_uop_info_destEew        (_fpu_0_io_out_bits_uop_info_destEew),
    .io_out_bits_uop_expdIdx             (_fpu_0_io_out_bits_uop_expdIdx),
    .io_out_bits_uop_expdEnd             (_fpu_0_io_out_bits_uop_expdEnd),
    .io_out_bits_uop_sysUop_robIdx_flag  (_fpu_0_io_out_bits_uop_sysUop_robIdx_flag),
    .io_out_bits_uop_sysUop_robIdx_value (_fpu_0_io_out_bits_uop_sysUop_robIdx_value),
    .io_out_bits_vd                      (_fpu_0_io_out_bits_vd),
    .io_out_bits_fflags                  (_fpu_0_io_out_bits_fflags),
    .io_maskKeep                         (_fpu_0_io_maskKeep),
    .io_maskOff                          (_fpu_0_io_maskOff)
  );
  VFPUTop fpu_1 (	// @[VFPUWrapper.scala:49:36]
    .clock                               (clock),
    .reset                               (reset),
    .io_in_valid                         (io_in_valid & ~fpu_red & ~red_uop_busy),	// @[VFPUWrapper.scala:70:17, :84:29, :459:{42,53}, :501:50]
    .io_in_bits_uop_ctrl_lsrc_0          (io_in_bits_uop_ctrl_vs1_imm),
    .io_in_bits_uop_ctrl_lsrc_1          (5'h0),	// @[Cat.scala:33:92]
    .io_in_bits_uop_ctrl_ldest           (5'h0),	// @[Cat.scala:33:92]
    .io_in_bits_uop_ctrl_vm              (io_in_bits_uop_ctrl_vm),
    .io_in_bits_uop_ctrl_funct6          (io_in_bits_uop_ctrl_funct6),
    .io_in_bits_uop_ctrl_funct3          (io_in_bits_uop_ctrl_funct3),
    .io_in_bits_uop_ctrl_widen           (io_in_bits_uop_ctrl_widen),
    .io_in_bits_uop_ctrl_widen2          (widen2),	// @[VFPUWrapper.scala:76:19]
    .io_in_bits_uop_ctrl_narrow          (io_in_bits_uop_ctrl_narrow),
    .io_in_bits_uop_ctrl_narrow_to_1     (io_in_bits_uop_ctrl_narrow_to_1),
    .io_in_bits_uop_info_vstart          (io_in_bits_uop_info_vstart),
    .io_in_bits_uop_info_vl              (io_in_bits_uop_info_vl),
    .io_in_bits_uop_info_vxrm            (io_in_bits_uop_info_vxrm),
    .io_in_bits_uop_info_frm             (io_in_bits_uop_info_frm),
    .io_in_bits_uop_info_vlmul           (io_in_bits_uop_info_vlmul),
    .io_in_bits_uop_info_vsew            (io_in_bits_uop_info_vsew),
    .io_in_bits_uop_info_ma              (io_in_bits_uop_info_ma),
    .io_in_bits_uop_info_ta              (io_in_bits_uop_info_ta),
    .io_in_bits_uop_info_destEew         (_fpu_1_io_in_bits_uop_info_destEew_T ? _vd_vsew_T_2 : io_in_bits_uop_info_vsew),	// @[VFPUWrapper.scala:100:{27,42}, :520:46]
    .io_in_bits_uop_expdIdx              (io_in_bits_uop_uopIdx),
    .io_in_bits_uop_expdEnd              (io_in_bits_uop_uopEnd),
    .io_in_bits_uop_sysUop_robIdx_flag   (io_in_bits_uop_sysUop_robIdx_flag),
    .io_in_bits_uop_sysUop_robIdx_value  (io_in_bits_uop_sysUop_robIdx_value),
    .io_in_bits_vs1                      (widen_vs1[127:64]),	// @[VFPUWrapper.scala:454:19, :526:39]
    .io_in_bits_vs2                      (widen_vs2[127:64]),	// @[VFPUWrapper.scala:455:19, :527:39]
    .io_in_bits_old_vd                   (narrow_to_1_vstart_svl ? {56'h0, (_eewVd_sew_oneHot_WIRE_0 ? _old_vd_16b_extracted_WIRE_8[15:8] : 8'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {4'h0, _old_vd_16b_extracted_WIRE_8[7:4]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {6'h0, _old_vd_16b_extracted_WIRE_8[3:2]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {7'h0, _old_vd_16b_extracted_WIRE_8[1]} : 8'h0)} : narrow_old_vd[127:64]),	// @[Bitwise.scala:77:12, Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:35:64, :112:24, :456:23, :528:{36,89}, VFuBundles.scala:67:53, VFuUtils.scala:59:39, :60:39, :61:39]
    .io_in_bits_rs1                      (rs1),	// @[VFPU.scala:39:8]
    .io_in_bits_prestart                 (io_in_bits_uop_ctrl_narrow ? {prestartReorg[15:12], prestartReorg[7:4]} : narrow_to_1_vstart_svl ? (_GEN_30 ? 8'h0 : _GEN_4[15:8]) | (_eewVd_sew_oneHot_WIRE_1 ? {4'h0, _GEN_5[7:4]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {6'h0, _GEN_5[3:2]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {7'h0, _GEN_5[1]} : 8'h0) : prestartReorg[15:8]),	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:35:64, :112:24, :530:{38,64,87,99}, VFuBundles.scala:67:53, VFuUtils.scala:26:36, :59:39, :60:39, :61:39, :120:37, :121:16, :122:49, :123:16, :125:16]
    .io_in_bits_mask                     (io_in_bits_uop_ctrl_narrow ? {mask16bReorg[15:12], mask16bReorg[7:4]} : narrow_to_1_vstart_svl ? (_eewVd_sew_oneHot_WIRE_0 ? _mask16b_extracted_WIRE_8[15:8] : 8'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {4'h0, _mask16b_extracted_WIRE_8[7:4]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {6'h0, _mask16b_extracted_WIRE_8[3:2]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {7'h0, _mask16b_extracted_WIRE_8[1]} : 8'h0) : mask16bReorg[15:8]),	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:35:64, :112:24, :531:{34,59,81,93}, VFuBundles.scala:67:53, VFuUtils.scala:26:36, :59:39, :60:39, :61:39]
    .io_in_bits_tail                     (io_in_bits_uop_ctrl_narrow ? {tailReorg[15:12], tailReorg[7:4]} : narrow_to_1_vstart_svl ? (_eewVd_sew_oneHot_WIRE_0 ? tail[15:8] : 8'h0) | (_eewVd_sew_oneHot_WIRE_1 ? {4'h0, tail[7:4]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_2 ? {6'h0, tail[3:2]} : 8'h0) | (_eewVd_sew_oneHot_WIRE_3 ? {7'h0, tail[1]} : 8'h0) : tailReorg[15:8]),	// @[Cat.scala:33:92, Mux.scala:27:73, VFPUWrapper.scala:35:64, :112:24, :532:{34,56,75,87}, VFuBundles.scala:67:53, VFuUtils.scala:26:36, :59:39, :60:39, :61:39, :100:33, :101:12, :102:49]
    .io_in_ready                         (_fpu_1_io_in_ready),
    .io_out_valid                        (_fpu_1_io_out_valid),
    .io_out_bits_uop_ctrl_lsrc_0         (_fpu_1_io_out_bits_uop_ctrl_lsrc_0),
    .io_out_bits_uop_ctrl_lsrc_1         (_fpu_1_io_out_bits_uop_ctrl_lsrc_1),
    .io_out_bits_uop_ctrl_ldest          (_fpu_1_io_out_bits_uop_ctrl_ldest),
    .io_out_bits_uop_ctrl_vm             (_fpu_1_io_out_bits_uop_ctrl_vm),
    .io_out_bits_uop_ctrl_funct6         (_fpu_1_io_out_bits_uop_ctrl_funct6),
    .io_out_bits_uop_ctrl_funct3         (_fpu_1_io_out_bits_uop_ctrl_funct3),
    .io_out_bits_uop_ctrl_widen          (_fpu_1_io_out_bits_uop_ctrl_widen),
    .io_out_bits_uop_ctrl_widen2         (_fpu_1_io_out_bits_uop_ctrl_widen2),
    .io_out_bits_uop_ctrl_narrow         (_fpu_1_io_out_bits_uop_ctrl_narrow),
    .io_out_bits_uop_ctrl_narrow_to_1    (_fpu_1_io_out_bits_uop_ctrl_narrow_to_1),
    .io_out_bits_uop_info_vstart         (_fpu_1_io_out_bits_uop_info_vstart),
    .io_out_bits_uop_info_vl             (_fpu_1_io_out_bits_uop_info_vl),
    .io_out_bits_uop_info_vxrm           (_fpu_1_io_out_bits_uop_info_vxrm),
    .io_out_bits_uop_info_frm            (_fpu_1_io_out_bits_uop_info_frm),
    .io_out_bits_uop_info_vlmul          (_fpu_1_io_out_bits_uop_info_vlmul),
    .io_out_bits_uop_info_vsew           (_fpu_1_io_out_bits_uop_info_vsew),
    .io_out_bits_uop_info_ma             (_fpu_1_io_out_bits_uop_info_ma),
    .io_out_bits_uop_info_ta             (_fpu_1_io_out_bits_uop_info_ta),
    .io_out_bits_uop_info_destEew        (_fpu_1_io_out_bits_uop_info_destEew),
    .io_out_bits_uop_expdIdx             (_fpu_1_io_out_bits_uop_expdIdx),
    .io_out_bits_uop_expdEnd             (_fpu_1_io_out_bits_uop_expdEnd),
    .io_out_bits_uop_sysUop_robIdx_flag  (_fpu_1_io_out_bits_uop_sysUop_robIdx_flag),
    .io_out_bits_uop_sysUop_robIdx_value (_fpu_1_io_out_bits_uop_sysUop_robIdx_value),
    .io_out_bits_vd                      (_fpu_1_io_out_bits_vd),
    .io_out_bits_fflags                  (_fpu_1_io_out_bits_fflags),
    .io_maskKeep                         (_fpu_1_io_maskKeep),
    .io_maskOff                          (_fpu_1_io_maskOff)
  );
  assign io_in_ready = _io_in_ready_output;	// @[VFPUWrapper.scala:636:32, :637:17, :639:17]
  assign io_out_valid = _io_out_valid_output;	// @[VFPUWrapper.scala:642:22]
  assign io_out_bits_vd = output_en ? output_data : _io_out_bits_uop_T_ctrl_narrow_to_1 & ~vstart_gte_vl ? _old_vd_vl_mask_T_1[127:0] | cmpOutResult & 128'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF >> 8'h80 - _io_out_bits_uop_T_info_vl : (output_en ? outUopReg_ctrl_narrow : _fpu_0_io_out_bits_uop_ctrl_narrow) ? {_fpu_1_io_out_bits_vd[63:32], _fpu_0_io_out_bits_vd[63:32], _fpu_1_io_out_bits_vd[31:0], _fpu_0_io_out_bits_vd[31:0]} & {_fpu_1_io_maskKeep[63:32], _fpu_0_io_maskKeep[63:32], _fpu_1_io_maskKeep[31:0], _fpu_0_io_maskKeep[31:0]} | {_fpu_1_io_maskOff[63:32], _fpu_0_io_maskOff[63:32], _fpu_1_io_maskOff[31:0], _fpu_0_io_maskOff[31:0]} : {_fpu_1_io_out_bits_vd, _fpu_0_io_out_bits_vd} & {_fpu_1_io_maskKeep, _fpu_0_io_maskKeep} | {_fpu_1_io_maskOff, _fpu_0_io_maskOff};	// @[Cat.scala:33:92, VFPUWrapper.scala:49:36, :135:18, :142:28, :188:26, :341:68, :541:22, :549:25, :565:25, :574:{18,36}, :575:{32,43}, :577:{33,49}, :581:{25,40,55,69}, :582:{34,51,72,93,113,122}, :583:{19,39,59,78}, :584:{37,61}, :586:51, :635:{24,52,86,88,120}]
  assign io_out_bits_fflags = vstart_gte_vl ? 5'h0 : output_en ? red_fflag : _io_out_bits_uop_T_ctrl_narrow_to_1 ? (_cmp_fflag_T ? _io_out_bits_fflags_T_2 : old_cmp_fflag | _fpu_0_io_out_bits_fflags | _fpu_1_io_out_bits_fflags) | _fpu_0_io_out_bits_fflags | _fpu_1_io_out_bits_fflags : _io_out_bits_fflags_T_2;	// @[Cat.scala:33:92, VFPUWrapper.scala:49:36, :188:26, :549:25, :565:49, :586:51, :588:26, :590:30, :612:{19,78,149}, :641:{28,52,78,151}]
endmodule

