ARM GAS  /tmp/ccWZzphb.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM3_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM3_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM3_Init:
  27              	.LFB130:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM3 init function */
  30:Core/Src/tim.c **** void MX_TIM3_Init(void)
ARM GAS  /tmp/ccWZzphb.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 48
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 8DB0     		sub	sp, sp, #52
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 56
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
  40              		.loc 1 37 3 view .LVU1
  41              		.loc 1 37 27 is_stmt 0 view .LVU2
  42 0004 2422     		movs	r2, #36
  43 0006 0021     		movs	r1, #0
  44 0008 03A8     		add	r0, sp, #12
  45 000a FFF7FEFF 		bl	memset
  46              	.LVL0:
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 38 3 is_stmt 1 view .LVU3
  48              		.loc 1 38 27 is_stmt 0 view .LVU4
  49 000e 0023     		movs	r3, #0
  50 0010 0193     		str	r3, [sp, #4]
  51 0012 0293     		str	r3, [sp, #8]
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
  43:Core/Src/tim.c ****   htim3.Instance = TIM3;
  52              		.loc 1 43 3 is_stmt 1 view .LVU5
  53              		.loc 1 43 18 is_stmt 0 view .LVU6
  54 0014 1348     		ldr	r0, .L7
  55 0016 144A     		ldr	r2, .L7+4
  56 0018 0260     		str	r2, [r0]
  44:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
  57              		.loc 1 44 3 is_stmt 1 view .LVU7
  58              		.loc 1 44 24 is_stmt 0 view .LVU8
  59 001a 4360     		str	r3, [r0, #4]
  45:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 45 3 is_stmt 1 view .LVU9
  61              		.loc 1 45 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
  46:Core/Src/tim.c ****   htim3.Init.Period = 65535;
  63              		.loc 1 46 3 is_stmt 1 view .LVU11
  64              		.loc 1 46 21 is_stmt 0 view .LVU12
  65 001e 4FF6FF72 		movw	r2, #65535
  66 0022 C260     		str	r2, [r0, #12]
  47:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 47 3 is_stmt 1 view .LVU13
  68              		.loc 1 47 28 is_stmt 0 view .LVU14
ARM GAS  /tmp/ccWZzphb.s 			page 3


  69 0024 0361     		str	r3, [r0, #16]
  48:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
  70              		.loc 1 48 3 is_stmt 1 view .LVU15
  71              		.loc 1 48 32 is_stmt 0 view .LVU16
  72 0026 8023     		movs	r3, #128
  73 0028 8361     		str	r3, [r0, #24]
  49:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
  74              		.loc 1 49 3 is_stmt 1 view .LVU17
  75              		.loc 1 49 23 is_stmt 0 view .LVU18
  76 002a 0323     		movs	r3, #3
  77 002c 0393     		str	r3, [sp, #12]
  50:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  78              		.loc 1 50 3 is_stmt 1 view .LVU19
  51:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
  79              		.loc 1 51 3 view .LVU20
  80              		.loc 1 51 24 is_stmt 0 view .LVU21
  81 002e 0122     		movs	r2, #1
  82 0030 0592     		str	r2, [sp, #20]
  52:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
  83              		.loc 1 52 3 is_stmt 1 view .LVU22
  53:Core/Src/tim.c ****   sConfig.IC1Filter = 10;
  84              		.loc 1 53 3 view .LVU23
  85              		.loc 1 53 21 is_stmt 0 view .LVU24
  86 0032 0A23     		movs	r3, #10
  87 0034 0793     		str	r3, [sp, #28]
  54:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  88              		.loc 1 54 3 is_stmt 1 view .LVU25
  55:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  89              		.loc 1 55 3 view .LVU26
  90              		.loc 1 55 24 is_stmt 0 view .LVU27
  91 0036 0992     		str	r2, [sp, #36]
  56:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  92              		.loc 1 56 3 is_stmt 1 view .LVU28
  57:Core/Src/tim.c ****   sConfig.IC2Filter = 10;
  93              		.loc 1 57 3 view .LVU29
  94              		.loc 1 57 21 is_stmt 0 view .LVU30
  95 0038 0B93     		str	r3, [sp, #44]
  58:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
  96              		.loc 1 58 3 is_stmt 1 view .LVU31
  97              		.loc 1 58 7 is_stmt 0 view .LVU32
  98 003a 03A9     		add	r1, sp, #12
  99 003c FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 100              	.LVL1:
 101              		.loc 1 58 6 view .LVU33
 102 0040 50B9     		cbnz	r0, .L5
 103              	.L2:
  59:Core/Src/tim.c ****   {
  60:Core/Src/tim.c ****     Error_Handler();
  61:Core/Src/tim.c ****   }
  62:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 104              		.loc 1 62 3 is_stmt 1 view .LVU34
 105              		.loc 1 62 37 is_stmt 0 view .LVU35
 106 0042 0023     		movs	r3, #0
 107 0044 0193     		str	r3, [sp, #4]
  63:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 108              		.loc 1 63 3 is_stmt 1 view .LVU36
 109              		.loc 1 63 33 is_stmt 0 view .LVU37
ARM GAS  /tmp/ccWZzphb.s 			page 4


 110 0046 0293     		str	r3, [sp, #8]
  64:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 111              		.loc 1 64 3 is_stmt 1 view .LVU38
 112              		.loc 1 64 7 is_stmt 0 view .LVU39
 113 0048 01A9     		add	r1, sp, #4
 114 004a 0648     		ldr	r0, .L7
 115 004c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 116              	.LVL2:
 117              		.loc 1 64 6 view .LVU40
 118 0050 28B9     		cbnz	r0, .L6
 119              	.L1:
  65:Core/Src/tim.c ****   {
  66:Core/Src/tim.c ****     Error_Handler();
  67:Core/Src/tim.c ****   }
  68:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
  69:Core/Src/tim.c **** 
  70:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c **** }
 120              		.loc 1 72 1 view .LVU41
 121 0052 0DB0     		add	sp, sp, #52
 122              	.LCFI2:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 0054 5DF804FB 		ldr	pc, [sp], #4
 127              	.L5:
 128              	.LCFI3:
 129              		.cfi_restore_state
  60:Core/Src/tim.c ****   }
 130              		.loc 1 60 5 is_stmt 1 view .LVU42
 131 0058 FFF7FEFF 		bl	Error_Handler
 132              	.LVL3:
 133 005c F1E7     		b	.L2
 134              	.L6:
  66:Core/Src/tim.c ****   }
 135              		.loc 1 66 5 view .LVU43
 136 005e FFF7FEFF 		bl	Error_Handler
 137              	.LVL4:
 138              		.loc 1 72 1 is_stmt 0 view .LVU44
 139 0062 F6E7     		b	.L1
 140              	.L8:
 141              		.align	2
 142              	.L7:
 143 0064 00000000 		.word	.LANCHOR0
 144 0068 00040040 		.word	1073742848
 145              		.cfi_endproc
 146              	.LFE130:
 148              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 149              		.align	1
 150              		.global	HAL_TIM_Encoder_MspInit
 151              		.syntax unified
 152              		.thumb
 153              		.thumb_func
 155              	HAL_TIM_Encoder_MspInit:
 156              	.LVL5:
 157              	.LFB131:
ARM GAS  /tmp/ccWZzphb.s 			page 5


  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
  75:Core/Src/tim.c **** {
 158              		.loc 1 75 1 is_stmt 1 view -0
 159              		.cfi_startproc
 160              		@ args = 0, pretend = 0, frame = 32
 161              		@ frame_needed = 0, uses_anonymous_args = 0
 162              		.loc 1 75 1 is_stmt 0 view .LVU46
 163 0000 00B5     		push	{lr}
 164              	.LCFI4:
 165              		.cfi_def_cfa_offset 4
 166              		.cfi_offset 14, -4
 167 0002 89B0     		sub	sp, sp, #36
 168              	.LCFI5:
 169              		.cfi_def_cfa_offset 40
  76:Core/Src/tim.c **** 
  77:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 170              		.loc 1 77 3 is_stmt 1 view .LVU47
 171              		.loc 1 77 20 is_stmt 0 view .LVU48
 172 0004 0023     		movs	r3, #0
 173 0006 0393     		str	r3, [sp, #12]
 174 0008 0493     		str	r3, [sp, #16]
 175 000a 0593     		str	r3, [sp, #20]
 176 000c 0693     		str	r3, [sp, #24]
 177 000e 0793     		str	r3, [sp, #28]
  78:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 178              		.loc 1 78 3 is_stmt 1 view .LVU49
 179              		.loc 1 78 23 is_stmt 0 view .LVU50
 180 0010 0268     		ldr	r2, [r0]
 181              		.loc 1 78 5 view .LVU51
 182 0012 144B     		ldr	r3, .L13
 183 0014 9A42     		cmp	r2, r3
 184 0016 02D0     		beq	.L12
 185              	.LVL6:
 186              	.L9:
  79:Core/Src/tim.c ****   {
  80:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
  81:Core/Src/tim.c **** 
  82:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
  83:Core/Src/tim.c ****     /* TIM3 clock enable */
  84:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
  85:Core/Src/tim.c **** 
  86:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  87:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
  88:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
  89:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
  90:Core/Src/tim.c ****     */
  91:Core/Src/tim.c ****     GPIO_InitStruct.Pin = MTR1_ENC_A__Pin|MTR1_ENC_B__Pin;
  92:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
  93:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  94:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  95:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
  96:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
  97:Core/Src/tim.c **** 
  98:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
  99:Core/Src/tim.c **** 
 100:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
ARM GAS  /tmp/ccWZzphb.s 			page 6


 101:Core/Src/tim.c ****   }
 102:Core/Src/tim.c **** }
 187              		.loc 1 102 1 view .LVU52
 188 0018 09B0     		add	sp, sp, #36
 189              	.LCFI6:
 190              		.cfi_remember_state
 191              		.cfi_def_cfa_offset 4
 192              		@ sp needed
 193 001a 5DF804FB 		ldr	pc, [sp], #4
 194              	.LVL7:
 195              	.L12:
 196              	.LCFI7:
 197              		.cfi_restore_state
  84:Core/Src/tim.c **** 
 198              		.loc 1 84 5 is_stmt 1 view .LVU53
 199              	.LBB2:
  84:Core/Src/tim.c **** 
 200              		.loc 1 84 5 view .LVU54
 201 001e 0021     		movs	r1, #0
 202 0020 0191     		str	r1, [sp, #4]
  84:Core/Src/tim.c **** 
 203              		.loc 1 84 5 view .LVU55
 204 0022 03F50D33 		add	r3, r3, #144384
 205 0026 1A6C     		ldr	r2, [r3, #64]
 206 0028 42F00202 		orr	r2, r2, #2
 207 002c 1A64     		str	r2, [r3, #64]
  84:Core/Src/tim.c **** 
 208              		.loc 1 84 5 view .LVU56
 209 002e 1A6C     		ldr	r2, [r3, #64]
 210 0030 02F00202 		and	r2, r2, #2
 211 0034 0192     		str	r2, [sp, #4]
  84:Core/Src/tim.c **** 
 212              		.loc 1 84 5 view .LVU57
 213 0036 019A     		ldr	r2, [sp, #4]
 214              	.LBE2:
  84:Core/Src/tim.c **** 
 215              		.loc 1 84 5 view .LVU58
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 216              		.loc 1 86 5 view .LVU59
 217              	.LBB3:
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 218              		.loc 1 86 5 view .LVU60
 219 0038 0291     		str	r1, [sp, #8]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 220              		.loc 1 86 5 view .LVU61
 221 003a 1A6B     		ldr	r2, [r3, #48]
 222 003c 42F00102 		orr	r2, r2, #1
 223 0040 1A63     		str	r2, [r3, #48]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 224              		.loc 1 86 5 view .LVU62
 225 0042 1B6B     		ldr	r3, [r3, #48]
 226 0044 03F00103 		and	r3, r3, #1
 227 0048 0293     		str	r3, [sp, #8]
  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 228              		.loc 1 86 5 view .LVU63
 229 004a 029B     		ldr	r3, [sp, #8]
 230              	.LBE3:
ARM GAS  /tmp/ccWZzphb.s 			page 7


  86:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 231              		.loc 1 86 5 view .LVU64
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 232              		.loc 1 91 5 view .LVU65
  91:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 233              		.loc 1 91 25 is_stmt 0 view .LVU66
 234 004c C023     		movs	r3, #192
 235 004e 0393     		str	r3, [sp, #12]
  92:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 236              		.loc 1 92 5 is_stmt 1 view .LVU67
  92:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
 237              		.loc 1 92 26 is_stmt 0 view .LVU68
 238 0050 0223     		movs	r3, #2
 239 0052 0493     		str	r3, [sp, #16]
  93:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 240              		.loc 1 93 5 is_stmt 1 view .LVU69
  93:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 241              		.loc 1 93 26 is_stmt 0 view .LVU70
 242 0054 0122     		movs	r2, #1
 243 0056 0592     		str	r2, [sp, #20]
  94:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 244              		.loc 1 94 5 is_stmt 1 view .LVU71
  95:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 245              		.loc 1 95 5 view .LVU72
  95:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 246              		.loc 1 95 31 is_stmt 0 view .LVU73
 247 0058 0793     		str	r3, [sp, #28]
  96:Core/Src/tim.c **** 
 248              		.loc 1 96 5 is_stmt 1 view .LVU74
 249 005a 03A9     		add	r1, sp, #12
 250 005c 0248     		ldr	r0, .L13+4
 251              	.LVL8:
  96:Core/Src/tim.c **** 
 252              		.loc 1 96 5 is_stmt 0 view .LVU75
 253 005e FFF7FEFF 		bl	HAL_GPIO_Init
 254              	.LVL9:
 255              		.loc 1 102 1 view .LVU76
 256 0062 D9E7     		b	.L9
 257              	.L14:
 258              		.align	2
 259              	.L13:
 260 0064 00040040 		.word	1073742848
 261 0068 00000240 		.word	1073872896
 262              		.cfi_endproc
 263              	.LFE131:
 265              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 266              		.align	1
 267              		.global	HAL_TIM_Encoder_MspDeInit
 268              		.syntax unified
 269              		.thumb
 270              		.thumb_func
 272              	HAL_TIM_Encoder_MspDeInit:
 273              	.LVL10:
 274              	.LFB132:
 103:Core/Src/tim.c **** 
 104:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 105:Core/Src/tim.c **** {
ARM GAS  /tmp/ccWZzphb.s 			page 8


 275              		.loc 1 105 1 is_stmt 1 view -0
 276              		.cfi_startproc
 277              		@ args = 0, pretend = 0, frame = 0
 278              		@ frame_needed = 0, uses_anonymous_args = 0
 279              		.loc 1 105 1 is_stmt 0 view .LVU78
 280 0000 08B5     		push	{r3, lr}
 281              	.LCFI8:
 282              		.cfi_def_cfa_offset 8
 283              		.cfi_offset 3, -8
 284              		.cfi_offset 14, -4
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 285              		.loc 1 107 3 is_stmt 1 view .LVU79
 286              		.loc 1 107 23 is_stmt 0 view .LVU80
 287 0002 0268     		ldr	r2, [r0]
 288              		.loc 1 107 5 view .LVU81
 289 0004 064B     		ldr	r3, .L19
 290 0006 9A42     		cmp	r2, r3
 291 0008 00D0     		beq	.L18
 292              	.LVL11:
 293              	.L15:
 108:Core/Src/tim.c ****   {
 109:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 112:Core/Src/tim.c ****     /* Peripheral clock disable */
 113:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 114:Core/Src/tim.c **** 
 115:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 116:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 117:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 118:Core/Src/tim.c ****     */
 119:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, MTR1_ENC_A__Pin|MTR1_ENC_B__Pin);
 120:Core/Src/tim.c **** 
 121:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 122:Core/Src/tim.c **** 
 123:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 124:Core/Src/tim.c ****   }
 125:Core/Src/tim.c **** }
 294              		.loc 1 125 1 view .LVU82
 295 000a 08BD     		pop	{r3, pc}
 296              	.LVL12:
 297              	.L18:
 113:Core/Src/tim.c **** 
 298              		.loc 1 113 5 is_stmt 1 view .LVU83
 299 000c 054A     		ldr	r2, .L19+4
 300 000e 136C     		ldr	r3, [r2, #64]
 301 0010 23F00203 		bic	r3, r3, #2
 302 0014 1364     		str	r3, [r2, #64]
 119:Core/Src/tim.c **** 
 303              		.loc 1 119 5 view .LVU84
 304 0016 C021     		movs	r1, #192
 305 0018 0348     		ldr	r0, .L19+8
 306              	.LVL13:
 119:Core/Src/tim.c **** 
 307              		.loc 1 119 5 is_stmt 0 view .LVU85
 308 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccWZzphb.s 			page 9


 309              	.LVL14:
 310              		.loc 1 125 1 view .LVU86
 311 001e F4E7     		b	.L15
 312              	.L20:
 313              		.align	2
 314              	.L19:
 315 0020 00040040 		.word	1073742848
 316 0024 00380240 		.word	1073887232
 317 0028 00000240 		.word	1073872896
 318              		.cfi_endproc
 319              	.LFE132:
 321              		.global	htim3
 322              		.section	.bss.htim3,"aw",%nobits
 323              		.align	2
 324              		.set	.LANCHOR0,. + 0
 327              	htim3:
 328 0000 00000000 		.space	72
 328      00000000 
 328      00000000 
 328      00000000 
 328      00000000 
 329              		.text
 330              	.Letext0:
 331              		.file 2 "/opt/gcc-arm/arm-none-eabi/include/machine/_default_types.h"
 332              		.file 3 "/opt/gcc-arm/arm-none-eabi/include/sys/_stdint.h"
 333              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f429xx.h"
 334              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 335              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 336              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 337              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 338              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 339              		.file 10 "Core/Inc/tim.h"
 340              		.file 11 "Core/Inc/main.h"
 341              		.file 12 "<built-in>"
ARM GAS  /tmp/ccWZzphb.s 			page 10


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
     /tmp/ccWZzphb.s:20     .text.MX_TIM3_Init:0000000000000000 $t
     /tmp/ccWZzphb.s:26     .text.MX_TIM3_Init:0000000000000000 MX_TIM3_Init
     /tmp/ccWZzphb.s:143    .text.MX_TIM3_Init:0000000000000064 $d
     /tmp/ccWZzphb.s:149    .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccWZzphb.s:155    .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccWZzphb.s:260    .text.HAL_TIM_Encoder_MspInit:0000000000000064 $d
     /tmp/ccWZzphb.s:266    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccWZzphb.s:272    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccWZzphb.s:315    .text.HAL_TIM_Encoder_MspDeInit:0000000000000020 $d
     /tmp/ccWZzphb.s:327    .bss.htim3:0000000000000000 htim3
     /tmp/ccWZzphb.s:323    .bss.htim3:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Encoder_Init
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
HAL_GPIO_Init
HAL_GPIO_DeInit
