//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-19867135
// Driver 352.39
// Based on LLVM 3.4svn
//

.version 4.3
.target sm_35, texmode_independent
.address_size 64

	// .globl	scan_fast

.entry scan_fast(
	.param .u64 .ptr .global .align 4 scan_fast_param_0,
	.param .u32 scan_fast_param_1,
	.param .u64 .ptr .shared .align 4 scan_fast_param_2,
	.param .u32 scan_fast_param_3,
	.param .u64 .ptr .shared .align 4 scan_fast_param_4,
	.param .u64 .ptr .shared .align 4 scan_fast_param_5,
	.param .u64 .ptr .shared .align 4 scan_fast_param_6,
	.param .u32 scan_fast_param_7,
	.param .u32 scan_fast_param_8,
	.param .u32 scan_fast_param_9,
	.param .u32 scan_fast_param_10,
	.param .u64 .ptr .global .align 4 scan_fast_param_11
)
{
	.local .align 4 .b8 	__local_depot0[4];
	.reg .b64 	%SP;
	.reg .b64 	%SPL;
	.reg .pred 	%p<78>;
	.reg .b16 	%rs<3>;
	.reg .b32 	%r<299>;
	.reg .b64 	%rd<102>;


	mov.u64 	%rd101, __local_depot0;
	cvta.local.u64 	%SP, %rd101;
	ld.param.u64 	%rd47, [scan_fast_param_0];
	ld.param.u32 	%r126, [scan_fast_param_1];
	ld.param.u64 	%rd48, [scan_fast_param_2];
	ld.param.u32 	%r127, [scan_fast_param_3];
	ld.param.u64 	%rd49, [scan_fast_param_4];
	ld.param.u64 	%rd50, [scan_fast_param_5];
	ld.param.u64 	%rd51, [scan_fast_param_6];
	ld.param.u32 	%r128, [scan_fast_param_7];
	ld.param.u32 	%r129, [scan_fast_param_8];
	ld.param.u32 	%r130, [scan_fast_param_9];
	ld.param.u32 	%r131, [scan_fast_param_10];
	ld.param.u64 	%rd52, [scan_fast_param_11];
	add.u64 	%rd53, %SP, 0;
	cvta.to.local.u64 	%rd1, %rd53;
	mov.u32 	%r1, %ntid.x;
	mov.u32 	%r132, %ctaid.x;
	mov.b32	%r133, %envreg0;
	add.s32 	%r239, %r132, %r133;
	mov.u32 	%r3, %tid.x;
	shr.s32 	%r4, %r1, 5;
	and.b32  	%r5, %r3, 31;
	add.s32 	%r6, %r127, -1;
	add.s32 	%r134, %r6, %r1;
	div.s32 	%r7, %r134, %r1;
	add.s32 	%r8, %r130, -1;
	add.s32 	%r135, %r8, %r1;
	div.s32 	%r9, %r135, %r1;
	add.s32 	%r136, %r4, 31;
	shr.u32 	%r10, %r136, 5;
	setp.ge.s32	%p10, %r239, %r128;
	@%p10 bra 	BB0_91;

	cvt.s64.s32	%rd54, %r1;
	mov.b32	%r137, %envreg6;
	mul.lo.s32 	%r138, %r1, %r137;
	cvt.s64.s32	%rd55, %r138;
	div.u64 	%rd56, %rd55, %rd54;
	cvt.u32.u64	%r11, %rd56;
	shr.s32 	%r139, %r3, 5;
	and.b32  	%r140, %r3, -32;
	mul.lo.s32 	%r141, %r7, %r140;
	mad.lo.s32 	%r13, %r9, %r140, %r5;
	mul.wide.u32 	%rd57, %r139, 4;
	add.s64 	%rd2, %rd51, %rd57;
	add.s32 	%r14, %r141, %r5;
	shl.b32 	%r142, %r7, 5;
	add.s32 	%r143, %r141, %r142;
	min.s32 	%r15, %r127, %r143;
	xor.b32  	%r16, %r5, 31;
	setp.eq.s32	%p11, %r10, 0;
	setp.ne.s32	%p12, %r139, 0;
	or.pred  	%p1, %p12, %p11;
	setp.gt.s32	%p2, %r129, 0;
	add.s32 	%r144, %r8, %r131;
	mul.wide.s32 	%rd58, %r144, 4;
	add.s64 	%rd3, %rd48, %rd58;
	mad.lo.s32 	%r17, %r140, %r129, %r5;
	add.s32 	%r145, %r144, %r3;
	mul.wide.s32 	%rd59, %r145, 4;
	add.s64 	%rd4, %rd48, %rd59;
	add.s32 	%r146, %r129, -1;
	mul.wide.s32 	%rd60, %r146, 4;
	add.s64 	%rd5, %rd1, %rd60;
	add.s32 	%r147, %r3, %r130;
	mul.wide.s32 	%rd61, %r147, 4;
	add.s64 	%rd6, %rd48, %rd61;
	mul.lo.s32 	%r148, %r3, %r129;
	mul.wide.s32 	%rd62, %r148, 4;
	add.s64 	%rd7, %rd48, %rd62;
	add.s64 	%rd8, %rd1, 4;
	mul.lo.s32 	%r149, %r139, %r9;
	cvt.u16.u32	%rs1, %r3;
	mad.lo.s32 	%r151, %r149, 32, %r5;
	mul.wide.s32 	%rd63, %r151, 4;
	add.s64 	%rd9, %rd48, %rd63;
	mul.lo.s32 	%r152, %r139, %r7;
	shl.b32 	%r153, %r152, 5;
	add.s32 	%r154, %r153, %r5;
	mul.wide.s32 	%rd10, %r154, 4;
	add.s32 	%r155, %r154, 1;
	sub.s32 	%r19, %r155, %r127;
	not.b16 	%rs2, %rs1;
	cvt.u32.u16	%r156, %rs2;
	and.b32  	%r157, %r156, 31;
	add.s32 	%r158, %r153, %r157;
	add.s32 	%r159, %r158, %r5;
	mul.wide.s32 	%rd11, %r159, 4;
	add.s64 	%rd12, %rd48, %rd10;
	mul.lo.s32 	%r160, %r139, %r129;
	mad.lo.s32 	%r161, %r160, 32, %r5;
	mul.wide.s32 	%rd64, %r161, 4;
	add.s64 	%rd13, %rd48, %rd64;

BB0_2:
	mov.u32 	%r237, %ntid.x;
	mad.lo.s32 	%r236, %r237, %r129, %r130;
	mul.lo.s32 	%r21, %r239, %r236;
	add.s32 	%r22, %r21, %r130;
	setp.eq.s32	%p13, %r129, 0;
	@%p13 bra 	BB0_15;

	setp.gt.s32	%p14, %r129, 0;
	add.s32 	%r240, %r17, %r22;
	setp.lt.s32	%p15, %r240, %r126;
	and.pred  	%p16, %p14, %p15;
	mov.u32 	%r241, 0;
	mov.u32 	%r298, %r17;
	@!%p16 bra 	BB0_5;
	bra.uni 	BB0_4;

BB0_4:
	mov.u32 	%r26, %r298;
	mul.wide.s32 	%rd65, %r240, 4;
	add.s64 	%rd66, %rd47, %rd65;
	ld.global.u32 	%r163, [%rd66];
	mul.wide.s32 	%rd67, %r26, 4;
	add.s64 	%rd68, %rd48, %rd67;
	st.shared.u32 	[%rd68], %r163;
	add.s32 	%r241, %r241, 1;
	setp.lt.s32	%p17, %r241, %r129;
	add.s32 	%r28, %r26, 32;
	add.s32 	%r240, %r28, %r22;
	setp.lt.s32	%p18, %r240, %r126;
	and.pred  	%p19, %p17, %p18;
	mov.u32 	%r298, %r28;
	@%p19 bra 	BB0_4;

BB0_5:
	bar.sync 	0;
	mov.u32 	%r242, 0;
	mov.u64 	%rd92, %rd7;
	mov.u64 	%rd99, %rd1;
	@!%p14 bra 	BB0_7;
	bra.uni 	BB0_6;

BB0_6:
	mov.u64 	%rd15, %rd99;
	mov.u64 	%rd14, %rd92;
	ld.shared.u32 	%r165, [%rd14];
	st.local.u32 	[%rd15], %r165;
	add.s64 	%rd16, %rd15, 4;
	add.s64 	%rd17, %rd14, 4;
	add.s32 	%r242, %r242, 1;
	setp.lt.s32	%p20, %r242, %r129;
	mov.u64 	%rd92, %rd17;
	mov.u64 	%rd99, %rd16;
	@%p20 bra 	BB0_6;

BB0_7:
	setp.eq.s32	%p4, %r131, 0;
	bar.sync 	0;
	@%p4 bra 	BB0_10;
	bra.uni 	BB0_8;

BB0_10:
	setp.lt.s32	%p23, %r129, 2;
	@%p23 bra 	BB0_13;

	mov.u64 	%rd84, %rd8;
	ld.local.u32 	%r244, [%rd1];
	mov.u32 	%r245, 1;

BB0_12:
	ld.local.u32 	%r170, [%rd84];
	add.s32 	%r244, %r170, %r244;
	st.local.u32 	[%rd84], %r244;
	add.s64 	%rd84, %rd84, 4;
	add.s32 	%r245, %r245, 1;
	setp.lt.s32	%p24, %r245, %r129;
	@%p24 bra 	BB0_12;

BB0_13:
	ld.local.u32 	%r246, [%rd5];
	bra.uni 	BB0_14;

BB0_8:
	mov.u64 	%rd83, %rd8;
	ld.local.u32 	%r246, [%rd1];
	mov.u32 	%r167, 0;
	st.local.u32 	[%rd1], %r167;
	mov.u32 	%r243, 1;
	setp.lt.s32	%p21, %r129, 2;
	@%p21 bra 	BB0_14;

BB0_9:
	ld.local.u32 	%r168, [%rd83];
	st.local.u32 	[%rd83], %r246;
	add.s32 	%r246, %r168, %r246;
	add.s64 	%rd83, %rd83, 4;
	add.s32 	%r243, %r243, 1;
	setp.lt.s32	%p22, %r243, %r129;
	@%p22 bra 	BB0_9;

BB0_14:
	st.shared.u32 	[%rd6], %r246;
	bar.sync 	0;

BB0_15:
	setp.eq.s32	%p25, %r9, 0;
	mov.u32 	%r247, 0;
	mov.u64 	%rd89, %rd9;
	mov.u32 	%r290, %r13;
	@%p25 bra 	BB0_17;

BB0_16:
	mov.u32 	%r45, %r290;
	mov.u64 	%rd25, %rd89;
	add.s32 	%r172, %r45, %r21;
	mul.wide.s32 	%rd69, %r172, 4;
	add.s64 	%rd70, %rd47, %rd69;
	ld.global.u32 	%r173, [%rd70];
	st.shared.u32 	[%rd25], %r173;
	add.s32 	%r46, %r45, 32;
	add.s64 	%rd26, %rd25, 128;
	add.s32 	%r247, %r247, 1;
	setp.lt.u32	%p26, %r247, %r9;
	mov.u64 	%rd89, %rd26;
	mov.u32 	%r290, %r46;
	@%p26 bra 	BB0_16;

BB0_17:
	setp.eq.s32	%p5, %r131, 0;
	bar.sync 	0;
	@%p5 bra 	BB0_34;
	bra.uni 	BB0_18;

BB0_34:
	mov.u32 	%r261, 0;
	setp.ge.s32	%p38, %r14, %r15;
	mov.u32 	%r260, %r19;
	mov.u64 	%rd85, %rd48;
	mov.u32 	%r265, %r14;
	@%p38 bra 	BB0_49;

BB0_35:
	mov.u64 	%rd28, %rd85;
	mov.u32 	%r70, %r260;
	add.s64 	%rd29, %rd28, %rd10;
	setp.eq.s32	%p39, %r5, 0;
	@%p39 bra 	BB0_37;

	ld.shared.u32 	%r184, [%rd29];
	ld.shared.u32 	%r185, [%rd29+-4];
	add.s32 	%r186, %r184, %r185;
	st.shared.u32 	[%rd29], %r186;

BB0_37:
	setp.lt.u32	%p40, %r5, 2;
	@%p40 bra 	BB0_39;

	ld.shared.u32 	%r187, [%rd29];
	ld.shared.u32 	%r188, [%rd29+-8];
	add.s32 	%r189, %r187, %r188;
	st.shared.u32 	[%rd29], %r189;

BB0_39:
	setp.lt.u32	%p41, %r5, 4;
	@%p41 bra 	BB0_41;

	ld.shared.u32 	%r190, [%rd29];
	ld.shared.u32 	%r191, [%rd29+-16];
	add.s32 	%r192, %r190, %r191;
	st.shared.u32 	[%rd29], %r192;

BB0_41:
	setp.lt.u32	%p42, %r5, 8;
	@%p42 bra 	BB0_43;

	ld.shared.u32 	%r193, [%rd29];
	ld.shared.u32 	%r194, [%rd29+-32];
	add.s32 	%r195, %r193, %r194;
	st.shared.u32 	[%rd29], %r195;

BB0_43:
	setp.gt.u32	%p43, %r5, 15;
	@%p43 bra 	BB0_45;
	bra.uni 	BB0_44;

BB0_45:
	ld.shared.u32 	%r196, [%rd29];
	ld.shared.u32 	%r197, [%rd29+-64];
	add.s32 	%r268, %r196, %r197;
	st.shared.u32 	[%rd29], %r268;
	bra.uni 	BB0_46;

BB0_44:
	ld.shared.u32 	%r268, [%rd29];

BB0_46:
	add.s32 	%r76, %r268, %r261;
	st.shared.u32 	[%rd29], %r76;
	add.s64 	%rd74, %rd28, %rd11;
	ld.shared.u32 	%r261, [%rd74];
	setp.eq.s32	%p44, %r70, 0;
	setp.eq.s32	%p45, %r5, 31;
	or.pred  	%p46, %p45, %p44;
	@!%p46 bra 	BB0_48;
	bra.uni 	BB0_47;

BB0_47:
	st.shared.u32 	[%rd2], %r76;

BB0_48:
	add.s32 	%r265, %r265, 32;
	add.s64 	%rd30, %rd28, 128;
	add.s32 	%r79, %r70, 32;
	setp.lt.s32	%p47, %r265, %r15;
	mov.u32 	%r260, %r79;
	mov.u64 	%rd85, %rd30;
	@%p47 bra 	BB0_35;
	bra.uni 	BB0_49;

BB0_18:
	mov.u32 	%r249, 0;
	mov.u32 	%r248, %r249;
	setp.lt.s32	%p27, %r7, 1;
	mov.u32 	%r266, %r14;
	@%p27 bra 	BB0_49;

BB0_19:
	mov.u32 	%r263, %r266;
	mov.u32 	%r267, %r263;
	setp.ge.s32	%p28, %r267, %r127;
	@%p28 bra 	BB0_33;

	setp.eq.s32	%p29, %r5, 0;
	mul.wide.s32 	%rd71, %r267, 4;
	add.s64 	%rd27, %rd48, %rd71;
	ld.shared.u32 	%r51, [%rd27];
	mov.u32 	%r258, %r51;
	@%p29 bra 	BB0_22;

	ld.shared.u32 	%r176, [%rd27+-4];
	add.s32 	%r52, %r51, %r176;
	st.shared.u32 	[%rd27], %r52;
	mov.u32 	%r258, %r52;

BB0_22:
	mov.u32 	%r250, %r258;
	mov.u32 	%r257, %r250;
	setp.lt.u32	%p30, %r5, 2;
	@%p30 bra 	BB0_24;

	ld.shared.u32 	%r177, [%rd27+-8];
	add.s32 	%r257, %r257, %r177;
	st.shared.u32 	[%rd27], %r257;

BB0_24:
	mov.u32 	%r256, %r257;
	setp.lt.u32	%p31, %r5, 4;
	@%p31 bra 	BB0_26;

	ld.shared.u32 	%r178, [%rd27+-16];
	add.s32 	%r256, %r256, %r178;
	st.shared.u32 	[%rd27], %r256;

BB0_26:
	mov.u32 	%r255, %r256;
	setp.lt.u32	%p32, %r5, 8;
	@%p32 bra 	BB0_28;

	ld.shared.u32 	%r179, [%rd27+-32];
	add.s32 	%r255, %r255, %r179;
	st.shared.u32 	[%rd27], %r255;

BB0_28:
	mov.u32 	%r254, %r255;
	setp.lt.u32	%p33, %r5, 16;
	@%p33 bra 	BB0_30;

	ld.shared.u32 	%r180, [%rd27+-64];
	add.s32 	%r254, %r254, %r180;
	st.shared.u32 	[%rd27], %r254;

BB0_30:
	add.s32 	%r238, %r127, -1;
	add.s32 	%r259, %r254, %r248;
	st.shared.u32 	[%rd27], %r259;
	add.s32 	%r181, %r267, %r16;
	mul.wide.s32 	%rd72, %r181, 4;
	add.s64 	%rd73, %rd48, %rd72;
	ld.shared.u32 	%r248, [%rd73];
	setp.eq.s32	%p34, %r267, %r238;
	setp.eq.s32	%p35, %r5, 31;
	or.pred  	%p36, %p35, %p34;
	@!%p36 bra 	BB0_32;
	bra.uni 	BB0_31;

BB0_31:
	st.shared.u32 	[%rd2], %r259;
	ld.shared.u32 	%r259, [%rd27];

BB0_32:
	sub.s32 	%r182, %r259, %r51;
	st.shared.u32 	[%rd27], %r182;
	add.s32 	%r267, %r267, 32;

BB0_33:
	mov.u32 	%r68, %r267;
	add.s32 	%r249, %r249, 1;
	setp.lt.s32	%p37, %r249, %r7;
	mov.u32 	%r266, %r68;
	@%p37 bra 	BB0_19;

BB0_49:
	bar.sync 	0;
	mov.u32 	%r270, 0;
	mov.u32 	%r269, %r270;
	mov.u32 	%r273, %r5;
	@%p1 bra 	BB0_65;

BB0_50:
	mov.u32 	%r271, %r273;
	mov.u32 	%r274, %r271;
	setp.ge.s32	%p48, %r274, %r4;
	@%p48 bra 	BB0_64;

	setp.eq.s32	%p49, %r5, 0;
	mul.wide.s32 	%rd75, %r274, 4;
	add.s64 	%rd31, %rd51, %rd75;
	ld.shared.u32 	%r83, [%rd31];
	mov.u32 	%r283, %r83;
	@%p49 bra 	BB0_53;

	ld.shared.u32 	%r200, [%rd31+-4];
	add.s32 	%r84, %r83, %r200;
	st.shared.u32 	[%rd31], %r84;
	mov.u32 	%r283, %r84;

BB0_53:
	mov.u32 	%r275, %r283;
	mov.u32 	%r282, %r275;
	setp.lt.u32	%p50, %r5, 2;
	@%p50 bra 	BB0_55;

	ld.shared.u32 	%r201, [%rd31+-8];
	add.s32 	%r282, %r282, %r201;
	st.shared.u32 	[%rd31], %r282;

BB0_55:
	mov.u32 	%r281, %r282;
	setp.lt.u32	%p51, %r5, 4;
	@%p51 bra 	BB0_57;

	ld.shared.u32 	%r202, [%rd31+-16];
	add.s32 	%r281, %r281, %r202;
	st.shared.u32 	[%rd31], %r281;

BB0_57:
	mov.u32 	%r280, %r281;
	setp.lt.u32	%p52, %r5, 8;
	@%p52 bra 	BB0_59;

	ld.shared.u32 	%r203, [%rd31+-32];
	add.s32 	%r280, %r280, %r203;
	st.shared.u32 	[%rd31], %r280;

BB0_59:
	mov.u32 	%r279, %r280;
	setp.lt.u32	%p53, %r5, 16;
	@%p53 bra 	BB0_61;

	ld.shared.u32 	%r204, [%rd31+-64];
	add.s32 	%r279, %r279, %r204;
	st.shared.u32 	[%rd31], %r279;

BB0_61:
	add.s32 	%r234, %r4, -1;
	add.s32 	%r284, %r279, %r270;
	st.shared.u32 	[%rd31], %r284;
	add.s32 	%r205, %r274, %r16;
	mul.wide.s32 	%rd76, %r205, 4;
	add.s64 	%rd77, %rd51, %rd76;
	ld.shared.u32 	%r270, [%rd77];
	setp.eq.s32	%p54, %r274, %r234;
	setp.eq.s32	%p55, %r5, 31;
	or.pred  	%p56, %p55, %p54;
	@!%p56 bra 	BB0_63;
	bra.uni 	BB0_62;

BB0_62:
	st.shared.u32 	[%rd49], %r284;
	ld.shared.u32 	%r284, [%rd31];

BB0_63:
	sub.s32 	%r206, %r284, %r83;
	st.shared.u32 	[%rd31], %r206;
	add.s32 	%r274, %r274, 32;

BB0_64:
	mov.u32 	%r99, %r274;
	add.s32 	%r269, %r269, 1;
	setp.lt.s32	%p57, %r269, %r10;
	mov.u32 	%r273, %r99;
	@%p57 bra 	BB0_50;

BB0_65:
	setp.ne.s32	%p58, %r3, 0;
	@%p58 bra 	BB0_72;

	setp.eq.s32	%p59, %r239, 0;
	@%p59 bra 	BB0_70;
	bra.uni 	BB0_67;

BB0_70:
	ld.shared.u32 	%r210, [%rd49];
	st.volatile.global.u32 	[%rd52], %r210;
	mov.u32 	%r285, 0;
	bra.uni 	BB0_71;

BB0_67:
	mul.wide.s32 	%rd78, %r239, 4;
	add.s64 	%rd32, %rd52, %rd78;

BB0_68:
	ld.volatile.global.u32 	%r285, [%rd32+-4];
	setp.eq.s32	%p60, %r285, -1;
	@%p60 bra 	BB0_68;

	ld.shared.u32 	%r207, [%rd49];
	add.s32 	%r208, %r207, %r285;
	st.volatile.global.u32 	[%rd32], %r208;

BB0_71:
	st.shared.u32 	[%rd50], %r285;

BB0_72:
	setp.eq.s32	%p6, %r7, 0;
	bar.sync 	0;
	mov.u32 	%r286, 0;
	mov.u64 	%rd86, %rd12;
	@%p6 bra 	BB0_74;

BB0_73:
	mov.u64 	%rd33, %rd86;
	ld.shared.u32 	%r212, [%rd33];
	ld.shared.u32 	%r213, [%rd2];
	add.s32 	%r214, %r212, %r213;
	st.shared.u32 	[%rd33], %r214;
	add.s64 	%rd34, %rd33, 128;
	add.s32 	%r286, %r286, 1;
	setp.lt.u32	%p61, %r286, %r7;
	mov.u64 	%rd86, %rd34;
	@%p61 bra 	BB0_73;

BB0_74:
	bar.sync 	0;
	@%p25 bra 	BB0_77;

	ld.shared.u32 	%r106, [%rd50];
	mov.u32 	%r287, 0;
	mov.u64 	%rd88, %rd9;
	mov.u32 	%r289, %r13;

BB0_76:
	ld.shared.u32 	%r216, [%rd88];
	add.s32 	%r217, %r106, %r216;
	add.s32 	%r218, %r289, %r21;
	mul.wide.s32 	%rd79, %r218, 4;
	add.s64 	%rd80, %rd47, %rd79;
	st.global.u32 	[%rd80], %r217;
	add.s32 	%r289, %r289, 32;
	add.s64 	%rd88, %rd88, 128;
	add.s32 	%r287, %r287, 1;
	setp.lt.u32	%p62, %r287, %r9;
	@%p62 bra 	BB0_76;

BB0_77:
	setp.eq.s32	%p75, %r129, 0;
	@%p75 bra 	BB0_90;

	setp.eq.s32	%p64, %r3, 0;
	@%p64 bra 	BB0_81;
	bra.uni 	BB0_79;

BB0_81:
	setp.eq.s32	%p68, %r130, 0;
	@%p68 bra 	BB0_83;
	bra.uni 	BB0_82;

BB0_83:
	ld.shared.u32 	%r292, [%rd50];
	bra.uni 	BB0_84;

BB0_79:
	ld.shared.u32 	%r220, [%rd50];
	ld.shared.u32 	%r221, [%rd4];
	add.s32 	%r111, %r220, %r221;
	mov.pred 	%p65, 0;
	mov.u32 	%r291, 0;
	setp.lt.s32	%p66, %r129, 1;
	mov.pred 	%p77, %p65;
	mov.u64 	%rd98, %rd1;
	@%p66 bra 	BB0_86;

BB0_80:
	ld.local.u32 	%r222, [%rd98];
	add.s32 	%r223, %r111, %r222;
	st.local.u32 	[%rd98], %r223;
	add.s64 	%rd98, %rd98, 4;
	add.s32 	%r291, %r291, 1;
	setp.lt.s32	%p67, %r291, %r129;
	mov.pred 	%p77, %p2;
	@%p67 bra 	BB0_80;
	bra.uni 	BB0_86;

BB0_82:
	ld.shared.u32 	%r224, [%rd3];
	ld.shared.u32 	%r225, [%rd50];
	add.s32 	%r292, %r225, %r224;

BB0_84:
	mov.pred 	%p69, 0;
	mov.u32 	%r293, 0;
	setp.lt.s32	%p70, %r129, 1;
	mov.pred 	%p77, %p69;
	mov.u64 	%rd97, %rd1;
	@%p70 bra 	BB0_86;

BB0_85:
	ld.local.u32 	%r227, [%rd97];
	add.s32 	%r228, %r227, %r292;
	st.local.u32 	[%rd97], %r228;
	add.s64 	%rd97, %rd97, 4;
	add.s32 	%r293, %r293, 1;
	setp.lt.s32	%p71, %r293, %r129;
	mov.pred 	%p76, %p2;
	mov.pred 	%p77, %p76;
	@%p71 bra 	BB0_85;

BB0_86:
	mov.pred 	%p8, %p77;
	bar.sync 	0;
	mov.u32 	%r294, 0;
	mov.u64 	%rd91, %rd7;
	mov.u64 	%rd96, %rd1;
	@!%p8 bra 	BB0_88;
	bra.uni 	BB0_87;

BB0_87:
	ld.local.u32 	%r230, [%rd96];
	st.shared.u32 	[%rd91], %r230;
	add.s64 	%rd96, %rd96, 4;
	add.s64 	%rd91, %rd91, 4;
	add.s32 	%r294, %r294, 1;
	setp.lt.s32	%p72, %r294, %r129;
	@%p72 bra 	BB0_87;

BB0_88:
	setp.gt.s32	%p9, %r129, 0;
	bar.sync 	0;
	mov.u32 	%r295, 0;
	mov.u64 	%rd100, %rd13;
	mov.u32 	%r297, %r17;
	@!%p9 bra 	BB0_90;
	bra.uni 	BB0_89;

BB0_89:
	mov.u64 	%rd45, %rd100;
	ld.shared.u32 	%r232, [%rd45];
	add.s32 	%r233, %r297, %r22;
	mul.wide.s32 	%rd81, %r233, 4;
	add.s64 	%rd82, %rd47, %rd81;
	st.global.u32 	[%rd82], %r232;
	add.s32 	%r297, %r297, 32;
	add.s64 	%rd46, %rd45, 128;
	add.s32 	%r295, %r295, 1;
	setp.lt.s32	%p73, %r295, %r129;
	mov.u64 	%rd100, %rd46;
	@%p73 bra 	BB0_89;

BB0_90:
	ld.param.u32 	%r235, [scan_fast_param_7];
	add.s32 	%r239, %r239, %r11;
	setp.lt.s32	%p74, %r239, %r235;
	@%p74 bra 	BB0_2;

BB0_91:
	ret;
}

	// .globl	scan_block
.entry scan_block(
	.param .u64 .ptr .global .align 4 scan_block_param_0,
	.param .u32 scan_block_param_1,
	.param .u32 scan_block_param_2,
	.param .u32 scan_block_param_3,
	.param .u64 .ptr .global .align 4 scan_block_param_4,
	.param .u32 scan_block_param_5,
	.param .u64 .ptr .shared .align 4 scan_block_param_6,
	.param .u64 .ptr .shared .align 4 scan_block_param_7,
	.param .u64 .ptr .shared .align 4 scan_block_param_8
)
{
	.reg .pred 	%p<33>;
	.reg .b32 	%r<98>;
	.reg .b64 	%rd<30>;


	ld.param.u64 	%rd9, [scan_block_param_0];
	ld.param.u32 	%r22, [scan_block_param_1];
	ld.param.u32 	%r23, [scan_block_param_2];
	ld.param.u32 	%r24, [scan_block_param_3];
	ld.param.u64 	%rd10, [scan_block_param_4];
	ld.param.u32 	%r25, [scan_block_param_5];
	ld.param.u64 	%rd11, [scan_block_param_6];
	ld.param.u64 	%rd12, [scan_block_param_7];
	ld.param.u64 	%rd13, [scan_block_param_8];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r26, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.b32	%r27, %envreg3;
	add.s32 	%r28, %r27, %r1;
	mad.lo.s32 	%r3, %r26, %r2, %r28;
	mov.b32	%r29, %envreg0;
	add.s32 	%r4, %r26, %r29;
	and.b32  	%r5, %r1, 31;
	shr.s32 	%r6, %r1, 5;
	shl.b32 	%r7, %r2, 1;
	mul.lo.s32 	%r8, %r7, %r4;
	setp.lt.s32	%p2, %r1, %r7;
	add.s32 	%r94, %r1, %r8;
	setp.lt.s32	%p3, %r94, %r22;
	and.pred  	%p4, %p2, %p3;
	mov.u32 	%r95, %r1;
	@!%p4 bra 	BB1_2;
	bra.uni 	BB1_1;

BB1_1:
	mov.u32 	%r11, %r95;
	mul.wide.s32 	%rd14, %r94, 4;
	add.s64 	%rd15, %rd9, %rd14;
	ld.global.u32 	%r30, [%rd15];
	mul.wide.s32 	%rd16, %r11, 4;
	add.s64 	%rd17, %rd11, %rd16;
	st.shared.u32 	[%rd17], %r30;
	add.s32 	%r12, %r11, %r2;
	setp.lt.s32	%p5, %r12, %r7;
	add.s32 	%r94, %r12, %r8;
	setp.lt.s32	%p6, %r94, %r22;
	and.pred  	%p7, %p5, %p6;
	mov.u32 	%r95, %r12;
	@%p7 bra 	BB1_1;

BB1_2:
	bar.sync 	0;
	add.s32 	%r32, %r4, 1;
	mul.lo.s32 	%r33, %r7, %r32;
	min.s32 	%r34, %r33, %r22;
	setp.eq.s32	%p8, %r1, 0;
	setp.eq.s32	%p9, %r24, 1;
	and.pred  	%p1, %p9, %p8;
	setp.eq.s32	%p10, %r23, 1;
	and.pred  	%p11, %p1, %p10;
	add.s32 	%r35, %r34, -1;
	mul.wide.s32 	%rd18, %r35, 4;
	add.s64 	%rd1, %rd9, %rd18;
	mov.u32 	%r96, 0;
	@!%p11 bra 	BB1_4;
	bra.uni 	BB1_3;

BB1_3:
	ld.global.u32 	%r96, [%rd1];

BB1_4:
	bar.sync 	0;
	shl.b32 	%r36, %r1, 1;
	add.s32 	%r37, %r36, 1;
	add.s32 	%r38, %r1, 1;
	shl.b32 	%r39, %r38, 1;
	mul.wide.s32 	%rd19, %r36, 4;
	add.s64 	%rd2, %rd11, %rd19;
	setp.ge.s32	%p12, %r37, %r39;
	@%p12 bra 	BB1_6;

	ld.shared.u32 	%r40, [%rd2];
	ld.shared.u32 	%r41, [%rd2+4];
	add.s32 	%r42, %r41, %r40;
	st.shared.u32 	[%rd2+4], %r42;

BB1_6:
	ld.shared.u32 	%r43, [%rd2+4];
	cvt.s64.s32	%rd4, %r1;
	mul.wide.s32 	%rd20, %r1, 4;
	add.s64 	%rd5, %rd12, %rd20;
	st.shared.u32 	[%rd5], %r43;
	bar.sync 	0;
	mov.u32 	%r97, 0;
	setp.ge.u32	%p13, %r1, %r2;
	@%p13 bra 	BB1_19;

	setp.eq.s32	%p14, %r5, 0;
	@%p14 bra 	BB1_9;

	ld.shared.u32 	%r45, [%rd5];
	ld.shared.u32 	%r46, [%rd5+-4];
	add.s32 	%r47, %r45, %r46;
	st.shared.u32 	[%rd5], %r47;

BB1_9:
	setp.lt.u32	%p15, %r5, 2;
	@%p15 bra 	BB1_11;

	ld.shared.u32 	%r48, [%rd5];
	ld.shared.u32 	%r49, [%rd5+-8];
	add.s32 	%r50, %r48, %r49;
	st.shared.u32 	[%rd5], %r50;

BB1_11:
	setp.lt.u32	%p16, %r5, 4;
	@%p16 bra 	BB1_13;

	ld.shared.u32 	%r51, [%rd5];
	ld.shared.u32 	%r52, [%rd5+-16];
	add.s32 	%r53, %r51, %r52;
	st.shared.u32 	[%rd5], %r53;

BB1_13:
	setp.lt.u32	%p17, %r5, 8;
	@%p17 bra 	BB1_15;

	ld.shared.u32 	%r54, [%rd5];
	ld.shared.u32 	%r55, [%rd5+-32];
	add.s32 	%r56, %r54, %r55;
	st.shared.u32 	[%rd5], %r56;

BB1_15:
	setp.lt.u32	%p18, %r5, 16;
	@%p18 bra 	BB1_17;

	ld.shared.u32 	%r57, [%rd5];
	ld.shared.u32 	%r58, [%rd5+-64];
	add.s32 	%r59, %r57, %r58;
	st.shared.u32 	[%rd5], %r59;

BB1_17:
	@%p14 bra 	BB1_19;

	ld.shared.u32 	%r97, [%rd5+-4];

BB1_19:
	bar.sync 	0;
	setp.ne.s32	%p20, %r5, 31;
	@%p20 bra 	BB1_21;

	ld.shared.u32 	%r61, [%rd5];
	mul.wide.u32 	%rd21, %r6, 4;
	add.s64 	%rd22, %rd13, %rd21;
	st.shared.u32 	[%rd22], %r61;

BB1_21:
	bar.sync 	0;
	setp.ge.u32	%p21, %r1, %r25;
	@%p21 bra 	BB1_32;

	setp.eq.s32	%p22, %r5, 0;
	shl.b64 	%rd23, %rd4, 2;
	add.s64 	%rd6, %rd13, %rd23;
	@%p22 bra 	BB1_24;

	ld.shared.u32 	%r62, [%rd6];
	ld.shared.u32 	%r63, [%rd6+-4];
	add.s32 	%r64, %r62, %r63;
	st.shared.u32 	[%rd6], %r64;

BB1_24:
	setp.lt.u32	%p23, %r5, 2;
	@%p23 bra 	BB1_26;

	ld.shared.u32 	%r65, [%rd6];
	ld.shared.u32 	%r66, [%rd6+-8];
	add.s32 	%r67, %r65, %r66;
	st.shared.u32 	[%rd6], %r67;

BB1_26:
	setp.lt.u32	%p24, %r5, 4;
	@%p24 bra 	BB1_28;

	ld.shared.u32 	%r68, [%rd6];
	ld.shared.u32 	%r69, [%rd6+-16];
	add.s32 	%r70, %r68, %r69;
	st.shared.u32 	[%rd6], %r70;

BB1_28:
	setp.lt.u32	%p25, %r5, 8;
	@%p25 bra 	BB1_30;

	ld.shared.u32 	%r71, [%rd6];
	ld.shared.u32 	%r72, [%rd6+-32];
	add.s32 	%r73, %r71, %r72;
	st.shared.u32 	[%rd6], %r73;

BB1_30:
	setp.lt.u32	%p26, %r5, 16;
	@%p26 bra 	BB1_32;

	ld.shared.u32 	%r74, [%rd6];
	ld.shared.u32 	%r75, [%rd6+-64];
	add.s32 	%r76, %r74, %r75;
	st.shared.u32 	[%rd6], %r76;

BB1_32:
	bar.sync 	0;
	setp.eq.s32	%p27, %r6, 0;
	@%p27 bra 	BB1_34;

	add.s32 	%r77, %r6, -1;
	mul.wide.u32 	%rd24, %r77, 4;
	add.s64 	%rd25, %rd13, %rd24;
	ld.shared.u32 	%r78, [%rd25];
	add.s32 	%r97, %r78, %r97;

BB1_34:
	bar.sync 	0;
	shl.b32 	%r20, %r3, 1;
	mul.wide.s32 	%rd26, %r20, 4;
	add.s64 	%rd7, %rd9, %rd26;
	add.s32 	%r21, %r20, 1;
	mul.wide.s32 	%rd27, %r21, 4;
	add.s64 	%rd8, %rd9, %rd27;
	setp.eq.s32	%p28, %r23, 0;
	@%p28 bra 	BB1_38;

	setp.ge.s32	%p29, %r20, %r22;
	@%p29 bra 	BB1_41;

	ld.shared.u32 	%r79, [%rd2];
	add.s32 	%r80, %r79, %r97;
	ld.global.u32 	%r81, [%rd7];
	sub.s32 	%r82, %r80, %r81;
	st.global.u32 	[%rd7], %r82;
	setp.ge.s32	%p30, %r21, %r22;
	@%p30 bra 	BB1_41;

	ld.shared.u32 	%r84, [%rd2+4];
	add.s32 	%r85, %r84, %r97;
	ld.global.u32 	%r86, [%rd8];
	sub.s32 	%r87, %r85, %r86;
	st.global.u32 	[%rd8], %r87;
	bra.uni 	BB1_41;

BB1_38:
	setp.ge.s32	%p31, %r20, %r22;
	@%p31 bra 	BB1_41;

	ld.shared.u32 	%r88, [%rd2];
	add.s32 	%r89, %r88, %r97;
	st.global.u32 	[%rd7], %r89;
	setp.ge.s32	%p32, %r21, %r22;
	@%p32 bra 	BB1_41;

	ld.shared.u32 	%r90, [%rd2+4];
	add.s32 	%r91, %r90, %r97;
	st.global.u32 	[%rd8], %r91;

BB1_41:
	bar.sync 	0;
	@!%p1 bra 	BB1_43;
	bra.uni 	BB1_42;

BB1_42:
	ld.global.u32 	%r92, [%rd1];
	add.s32 	%r93, %r92, %r96;
	mul.wide.s32 	%rd28, %r4, 4;
	add.s64 	%rd29, %rd10, %rd28;
	st.global.u32 	[%rd29], %r93;

BB1_43:
	ret;
}

	// .globl	scan_ble_large
.entry scan_ble_large(
	.param .u64 .ptr .global .align 4 scan_ble_large_param_0,
	.param .u32 scan_ble_large_param_1,
	.param .u32 scan_ble_large_param_2,
	.param .u32 scan_ble_large_param_3,
	.param .u64 .ptr .global .align 4 scan_ble_large_param_4,
	.param .u64 .ptr .shared .align 4 scan_ble_large_param_5,
	.param .u64 .ptr .shared .align 4 scan_ble_large_param_6
)
{
	.reg .pred 	%p<29>;
	.reg .b32 	%r<87>;
	.reg .b64 	%rd<35>;


	ld.param.u64 	%rd7, [scan_ble_large_param_0];
	ld.param.u32 	%r32, [scan_ble_large_param_1];
	ld.param.u32 	%r33, [scan_ble_large_param_2];
	ld.param.u32 	%r34, [scan_ble_large_param_3];
	ld.param.u64 	%rd8, [scan_ble_large_param_4];
	ld.param.u64 	%rd9, [scan_ble_large_param_5];
	ld.param.u64 	%rd10, [scan_ble_large_param_6];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r35, %ctaid.x;
	mov.u32 	%r2, %ntid.x;
	mov.b32	%r36, %envreg3;
	add.s32 	%r37, %r36, %r1;
	mad.lo.s32 	%r3, %r35, %r2, %r37;
	mov.b32	%r38, %envreg0;
	add.s32 	%r4, %r35, %r38;
	shl.b32 	%r5, %r2, 1;
	mul.lo.s32 	%r6, %r5, %r4;
	setp.lt.s32	%p1, %r1, %r5;
	add.s32 	%r81, %r1, %r6;
	setp.lt.u32	%p2, %r81, %r32;
	and.pred  	%p3, %p1, %p2;
	mov.u32 	%r82, %r1;
	@!%p3 bra 	BB2_2;
	bra.uni 	BB2_1;

BB2_1:
	mov.u32 	%r9, %r82;
	mul.wide.s32 	%rd11, %r81, 4;
	add.s64 	%rd12, %rd7, %rd11;
	ld.global.u32 	%r39, [%rd12];
	mul.wide.s32 	%rd13, %r9, 4;
	add.s64 	%rd14, %rd9, %rd13;
	st.shared.u32 	[%rd14], %r39;
	add.s32 	%r10, %r9, %r2;
	setp.lt.s32	%p4, %r10, %r5;
	add.s32 	%r81, %r10, %r6;
	setp.lt.u32	%p5, %r81, %r32;
	and.pred  	%p6, %p4, %p5;
	mov.u32 	%r82, %r10;
	@%p6 bra 	BB2_1;

BB2_2:
	bar.sync 	0;
	add.s32 	%r41, %r4, 1;
	mul.lo.s32 	%r42, %r5, %r41;
	min.u32 	%r43, %r42, %r32;
	setp.ne.s32	%p7, %r1, 0;
	setp.eq.s32	%p8, %r34, 0;
	or.pred  	%p9, %p7, %p8;
	setp.eq.s32	%p10, %r33, 0;
	or.pred  	%p11, %p9, %p10;
	add.s32 	%r44, %r43, -1;
	mul.wide.s32 	%rd15, %r44, 4;
	add.s64 	%rd1, %rd7, %rd15;
	mov.u32 	%r83, 0;
	@%p11 bra 	BB2_4;

	ld.global.u32 	%r83, [%rd1];

BB2_4:
	bar.sync 	0;
	shl.b32 	%r14, %r1, 1;
	add.s32 	%r15, %r14, 1;
	add.s32 	%r45, %r1, 1;
	shl.b32 	%r46, %r45, 1;
	mul.wide.s32 	%rd16, %r14, 4;
	add.s64 	%rd2, %rd9, %rd16;
	setp.ge.s32	%p12, %r15, %r46;
	@%p12 bra 	BB2_6;

	ld.shared.u32 	%r47, [%rd2];
	ld.shared.u32 	%r48, [%rd2+4];
	add.s32 	%r49, %r48, %r47;
	st.shared.u32 	[%rd2+4], %r49;

BB2_6:
	ld.shared.u32 	%r50, [%rd2+4];
	mul.wide.s32 	%rd17, %r1, 4;
	add.s64 	%rd4, %rd10, %rd17;
	st.shared.u32 	[%rd4], %r50;
	bar.sync 	0;
	setp.ge.u32	%p13, %r1, %r2;
	@%p13 bra 	BB2_19;

	shr.u32 	%r84, %r2, 1;
	setp.eq.s32	%p14, %r84, 0;
	mov.u32 	%r85, 1;
	@%p14 bra 	BB2_12;

	add.s32 	%r17, %r14, 2;
	mov.u32 	%r85, 1;

BB2_9:
	setp.ge.s32	%p15, %r1, %r84;
	@%p15 bra 	BB2_11;

	mad.lo.s32 	%r53, %r85, %r15, -1;
	mad.lo.s32 	%r54, %r85, %r17, -1;
	mul.wide.s32 	%rd18, %r53, 4;
	add.s64 	%rd19, %rd10, %rd18;
	mul.wide.s32 	%rd20, %r54, 4;
	add.s64 	%rd21, %rd10, %rd20;
	ld.shared.u32 	%r55, [%rd21];
	ld.shared.u32 	%r56, [%rd19];
	add.s32 	%r57, %r55, %r56;
	st.shared.u32 	[%rd21], %r57;

BB2_11:
	shl.b32 	%r85, %r85, 1;
	bar.sync 	0;
	shr.s32 	%r84, %r84, 1;
	setp.gt.s32	%p16, %r84, 0;
	@%p16 bra 	BB2_9;

BB2_12:
	@%p7 bra 	BB2_14;

	cvt.u64.u32	%rd22, %r2;
	add.s64 	%rd23, %rd22, 4294967295;
	and.b64  	%rd24, %rd23, 4294967295;
	shl.b64 	%rd25, %rd24, 2;
	add.s64 	%rd26, %rd10, %rd25;
	mov.u32 	%r58, 0;
	st.shared.u32 	[%rd26], %r58;

BB2_14:
	bar.sync 	0;
	setp.lt.u32	%p18, %r2, 2;
	@%p18 bra 	BB2_19;

	add.s32 	%r23, %r14, 2;
	mov.u32 	%r86, 1;

BB2_16:
	shr.s32 	%r85, %r85, 1;
	setp.ge.s32	%p19, %r1, %r86;
	@%p19 bra 	BB2_18;

	mad.lo.s32 	%r60, %r85, %r15, -1;
	mad.lo.s32 	%r61, %r85, %r23, -1;
	mul.wide.s32 	%rd27, %r60, 4;
	add.s64 	%rd28, %rd10, %rd27;
	ld.shared.u32 	%r62, [%rd28];
	mul.wide.s32 	%rd29, %r61, 4;
	add.s64 	%rd30, %rd10, %rd29;
	ld.shared.u32 	%r63, [%rd30];
	st.shared.u32 	[%rd28], %r63;
	ld.shared.u32 	%r64, [%rd30];
	add.s32 	%r65, %r64, %r62;
	st.shared.u32 	[%rd30], %r65;

BB2_18:
	bar.sync 	0;
	shl.b32 	%r86, %r86, 1;
	setp.lt.u32	%p20, %r86, %r2;
	@%p20 bra 	BB2_16;

BB2_19:
	shl.b32 	%r28, %r3, 1;
	mul.wide.s32 	%rd31, %r28, 4;
	add.s64 	%rd5, %rd7, %rd31;
	add.s32 	%r29, %r28, 1;
	mul.wide.s32 	%rd32, %r29, 4;
	add.s64 	%rd6, %rd7, %rd32;
	@%p10 bra 	BB2_23;

	setp.ge.u32	%p22, %r28, %r32;
	@%p22 bra 	BB2_26;

	ld.shared.u32 	%r66, [%rd2];
	ld.shared.u32 	%r30, [%rd4];
	add.s32 	%r67, %r30, %r66;
	ld.global.u32 	%r68, [%rd5];
	sub.s32 	%r69, %r67, %r68;
	st.global.u32 	[%rd5], %r69;
	setp.ge.u32	%p23, %r29, %r32;
	@%p23 bra 	BB2_26;

	ld.shared.u32 	%r71, [%rd2+4];
	add.s32 	%r72, %r30, %r71;
	ld.global.u32 	%r73, [%rd6];
	sub.s32 	%r74, %r72, %r73;
	st.global.u32 	[%rd6], %r74;
	bra.uni 	BB2_26;

BB2_23:
	setp.ge.u32	%p24, %r28, %r32;
	@%p24 bra 	BB2_26;

	ld.shared.u32 	%r75, [%rd2];
	ld.shared.u32 	%r31, [%rd4];
	add.s32 	%r76, %r31, %r75;
	st.global.u32 	[%rd5], %r76;
	setp.ge.u32	%p25, %r29, %r32;
	@%p25 bra 	BB2_26;

	ld.shared.u32 	%r77, [%rd2+4];
	add.s32 	%r78, %r31, %r77;
	st.global.u32 	[%rd6], %r78;

BB2_26:
	bar.sync 	0;
	setp.eq.s32	%p26, %r1, 0;
	setp.ne.s32	%p27, %r34, 0;
	and.pred  	%p28, %p27, %p26;
	@!%p28 bra 	BB2_28;
	bra.uni 	BB2_27;

BB2_27:
	ld.global.u32 	%r79, [%rd1];
	add.s32 	%r80, %r79, %r83;
	mul.wide.s32 	%rd33, %r4, 4;
	add.s64 	%rd34, %rd8, %rd33;
	st.global.u32 	[%rd34], %r80;

BB2_28:
	ret;
}

	// .globl	scan_addBlock
.entry scan_addBlock(
	.param .u64 .ptr .global .align 4 scan_addBlock_param_0,
	.param .u32 scan_addBlock_param_1,
	.param .u64 .ptr .global .align 4 scan_addBlock_param_2
)
{
	.reg .pred 	%p<4>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd1, [scan_addBlock_param_0];
	ld.param.u64 	%rd2, [scan_addBlock_param_2];
	mov.u32 	%r17, %tid.x;
	mov.u32 	%r11, %ctaid.x;
	mov.b32	%r12, %envreg0;
	add.s32 	%r2, %r11, %r12;
	mov.u32 	%r3, %ntid.x;
	shl.b32 	%r4, %r3, 1;
	mov.u32 	%r16, 0;
	setp.lt.s32	%p1, %r2, 1;
	@%p1 bra 	BB3_2;

	cvt.u64.u32	%rd3, %r2;
	add.s64 	%rd4, %rd3, 4294967295;
	cvt.s64.s32 	%rd5, %rd4;
	shl.b64 	%rd6, %rd5, 2;
	add.s64 	%rd7, %rd2, %rd6;
	ld.global.u32 	%r16, [%rd7];

BB3_2:
	mul.lo.s32 	%r7, %r4, %r2;
	setp.ge.s32	%p2, %r17, %r4;
	@%p2 bra 	BB3_4;

BB3_3:
	add.s32 	%r13, %r17, %r7;
	mul.wide.s32 	%rd8, %r13, 4;
	add.s64 	%rd9, %rd1, %rd8;
	ld.global.u32 	%r14, [%rd9];
	add.s32 	%r15, %r14, %r16;
	st.global.u32 	[%rd9], %r15;
	add.s32 	%r17, %r17, %r3;
	setp.lt.s32	%p3, %r17, %r4;
	@%p3 bra 	BB3_3;

BB3_4:
	ret;
}

	// .globl	prefixScan
.entry prefixScan(
	.param .u64 .ptr .global .align 4 prefixScan_param_0,
	.param .u32 prefixScan_param_1,
	.param .u32 prefixScan_param_2,
	.param .u64 .ptr .shared .align 4 prefixScan_param_3
)
{
	.reg .pred 	%p<16>;
	.reg .b32 	%r<52>;
	.reg .b64 	%rd<18>;


	ld.param.u64 	%rd4, [prefixScan_param_0];
	ld.param.u32 	%r18, [prefixScan_param_1];
	ld.param.u32 	%r19, [prefixScan_param_2];
	ld.param.u64 	%rd5, [prefixScan_param_3];
	mov.u32 	%r1, %tid.x;
	shl.b32 	%r2, %r1, 1;
	cvt.s64.s32	%rd1, %r2;
	mul.wide.s32 	%rd6, %r2, 4;
	add.s64 	%rd2, %rd5, %rd6;
	mov.u32 	%r20, 0;
	st.shared.u32 	[%rd2], %r20;
	add.s32 	%r3, %r2, 1;
	st.shared.u32 	[%rd2+4], %r20;
	bar.sync 	0;
	mov.u32 	%r48, 1;

BB4_1:
	mov.u32 	%r4, %r48;
	shl.b32 	%r48, %r4, 1;
	setp.lt.u32	%p1, %r4, %r18;
	@%p1 bra 	BB4_1;

	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd3, %rd4, %rd7;
	setp.ge.u32	%p2, %r2, %r18;
	@%p2 bra 	BB4_4;

	ld.global.u32 	%r22, [%rd3];
	st.shared.u32 	[%rd2], %r22;

BB4_4:
	setp.ge.u32	%p3, %r3, %r18;
	@%p3 bra 	BB4_6;

	ld.global.u32 	%r23, [%rd3+4];
	st.shared.u32 	[%rd2+4], %r23;

BB4_6:
	bar.sync 	0;
	shr.s32 	%r49, %r4, 1;
	mov.u32 	%r51, 1;
	setp.lt.s32	%p4, %r49, 1;
	@%p4 bra 	BB4_11;

	add.s32 	%r7, %r2, 2;
	mov.u32 	%r51, 1;

BB4_8:
	bar.sync 	0;
	setp.ge.s32	%p5, %r1, %r49;
	@%p5 bra 	BB4_10;

	mad.lo.s32 	%r26, %r51, %r3, -1;
	mad.lo.s32 	%r27, %r51, %r7, -1;
	mul.wide.s32 	%rd8, %r26, 4;
	add.s64 	%rd9, %rd5, %rd8;
	mul.wide.s32 	%rd10, %r27, 4;
	add.s64 	%rd11, %rd5, %rd10;
	ld.shared.u32 	%r28, [%rd11];
	ld.shared.u32 	%r29, [%rd9];
	add.s32 	%r30, %r28, %r29;
	st.shared.u32 	[%rd11], %r30;

BB4_10:
	shl.b32 	%r51, %r51, 1;
	shr.s32 	%r49, %r49, 1;
	setp.gt.s32	%p6, %r49, 0;
	@%p6 bra 	BB4_8;

BB4_11:
	bar.sync 	0;
	setp.ne.s32	%p7, %r1, 0;
	@%p7 bra 	BB4_13;

	add.s32 	%r31, %r4, -1;
	mul.wide.s32 	%rd12, %r31, 4;
	add.s64 	%rd13, %rd5, %rd12;
	st.shared.u32 	[%rd13], %r20;

BB4_13:
	bar.sync 	0;
	setp.lt.s32	%p8, %r4, 2;
	@%p8 bra 	BB4_18;

	add.s32 	%r13, %r2, 2;
	mov.u32 	%r50, 1;

BB4_15:
	shr.s32 	%r51, %r51, 1;
	setp.ge.s32	%p9, %r1, %r50;
	@%p9 bra 	BB4_17;

	mad.lo.s32 	%r34, %r51, %r3, -1;
	mad.lo.s32 	%r35, %r51, %r13, -1;
	mul.wide.s32 	%rd14, %r34, 4;
	add.s64 	%rd15, %rd5, %rd14;
	ld.shared.u32 	%r36, [%rd15];
	mul.wide.s32 	%rd16, %r35, 4;
	add.s64 	%rd17, %rd5, %rd16;
	ld.shared.u32 	%r37, [%rd17];
	st.shared.u32 	[%rd15], %r37;
	ld.shared.u32 	%r38, [%rd17];
	add.s32 	%r39, %r38, %r36;
	st.shared.u32 	[%rd17], %r39;

BB4_17:
	bar.sync 	0;
	shl.b32 	%r50, %r50, 1;
	setp.lt.s32	%p10, %r50, %r4;
	@%p10 bra 	BB4_15;

BB4_18:
	setp.eq.s32	%p11, %r19, 1;
	@%p11 bra 	BB4_23;
	bra.uni 	BB4_19;

BB4_23:
	@%p2 bra 	BB4_25;

	ld.shared.u32 	%r46, [%rd2];
	st.global.u32 	[%rd3], %r46;

BB4_25:
	@%p3 bra 	BB4_27;

	ld.shared.u32 	%r47, [%rd2+4];
	st.global.u32 	[%rd3+4], %r47;
	bra.uni 	BB4_27;

BB4_19:
	@%p2 bra 	BB4_21;

	ld.shared.u32 	%r40, [%rd2];
	ld.global.u32 	%r41, [%rd3];
	add.s32 	%r42, %r41, %r40;
	st.global.u32 	[%rd3], %r42;

BB4_21:
	@%p3 bra 	BB4_27;

	ld.global.u32 	%r43, [%rd3+4];
	ld.shared.u32 	%r44, [%rd2+4];
	add.s32 	%r45, %r43, %r44;
	st.global.u32 	[%rd3+4], %r45;

BB4_27:
	ret;
}

	// .globl	scanLargeArray
.entry scanLargeArray(
	.param .u64 .ptr .global .align 4 scanLargeArray_param_0,
	.param .u32 scanLargeArray_param_1,
	.param .u32 scanLargeArray_param_2,
	.param .u64 .ptr .shared .align 4 scanLargeArray_param_3,
	.param .u32 scanLargeArray_param_4,
	.param .u64 .ptr .global .align 4 scanLargeArray_param_5
)
{
	.reg .pred 	%p<15>;
	.reg .b32 	%r<59>;
	.reg .b64 	%rd<22>;


	ld.param.u64 	%rd4, [scanLargeArray_param_0];
	ld.param.u32 	%r20, [scanLargeArray_param_1];
	ld.param.u32 	%r21, [scanLargeArray_param_2];
	ld.param.u64 	%rd5, [scanLargeArray_param_3];
	ld.param.u32 	%r22, [scanLargeArray_param_4];
	ld.param.u64 	%rd6, [scanLargeArray_param_5];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r23, %ctaid.x;
	mov.u32 	%r24, %ntid.x;
	mov.b32	%r25, %envreg3;
	add.s32 	%r26, %r25, %r1;
	mad.lo.s32 	%r2, %r23, %r24, %r26;
	mov.b32	%r27, %envreg0;
	add.s32 	%r3, %r23, %r27;
	shl.b32 	%r4, %r1, 1;
	mul.wide.s32 	%rd7, %r4, 4;
	add.s64 	%rd1, %rd5, %rd7;
	mov.u32 	%r28, 0;
	st.shared.u32 	[%rd1], %r28;
	add.s32 	%r5, %r4, 1;
	st.shared.u32 	[%rd1+4], %r28;
	bar.sync 	0;
	shl.b32 	%r6, %r2, 1;
	mul.wide.s32 	%rd8, %r6, 4;
	add.s64 	%rd2, %rd4, %rd8;
	setp.ge.u32	%p1, %r6, %r20;
	@%p1 bra 	BB5_2;

	ld.global.u32 	%r29, [%rd2];
	st.shared.u32 	[%rd1], %r29;

BB5_2:
	add.s32 	%r7, %r6, 1;
	mul.wide.s32 	%rd9, %r7, 4;
	add.s64 	%rd3, %rd4, %rd9;
	setp.ge.u32	%p2, %r7, %r20;
	@%p2 bra 	BB5_4;

	ld.global.u32 	%r30, [%rd3];
	st.shared.u32 	[%rd1+4], %r30;

BB5_4:
	shr.u32 	%r56, %r22, 1;
	setp.eq.s32	%p3, %r56, 0;
	mov.u32 	%r58, 1;
	@%p3 bra 	BB5_9;

	add.s32 	%r9, %r4, 2;
	mov.u32 	%r58, 1;

BB5_6:
	bar.sync 	0;
	setp.ge.s32	%p4, %r1, %r56;
	@%p4 bra 	BB5_8;

	mad.lo.s32 	%r33, %r58, %r5, -1;
	mad.lo.s32 	%r34, %r58, %r9, -1;
	mul.wide.s32 	%rd10, %r33, 4;
	add.s64 	%rd11, %rd5, %rd10;
	mul.wide.s32 	%rd12, %r34, 4;
	add.s64 	%rd13, %rd5, %rd12;
	ld.shared.u32 	%r35, [%rd13];
	ld.shared.u32 	%r36, [%rd11];
	add.s32 	%r37, %r35, %r36;
	st.shared.u32 	[%rd13], %r37;

BB5_8:
	shl.b32 	%r58, %r58, 1;
	shr.s32 	%r56, %r56, 1;
	setp.gt.s32	%p5, %r56, 0;
	@%p5 bra 	BB5_6;

BB5_9:
	setp.ne.s32	%p6, %r1, 0;
	@%p6 bra 	BB5_11;

	add.s32 	%r38, %r22, -1;
	mul.wide.u32 	%rd14, %r38, 4;
	add.s64 	%rd15, %rd5, %rd14;
	ld.shared.u32 	%r39, [%rd15];
	mul.wide.s32 	%rd16, %r3, 4;
	add.s64 	%rd17, %rd6, %rd16;
	st.global.u32 	[%rd17], %r39;
	st.shared.u32 	[%rd15], %r28;

BB5_11:
	bar.sync 	0;
	setp.lt.u32	%p7, %r22, 2;
	@%p7 bra 	BB5_16;

	add.s32 	%r15, %r4, 2;
	mov.u32 	%r57, 1;

BB5_13:
	shr.s32 	%r58, %r58, 1;
	bar.sync 	0;
	setp.ge.s32	%p8, %r1, %r57;
	@%p8 bra 	BB5_15;

	mad.lo.s32 	%r42, %r58, %r5, -1;
	mad.lo.s32 	%r43, %r58, %r15, -1;
	mul.wide.s32 	%rd18, %r42, 4;
	add.s64 	%rd19, %rd5, %rd18;
	ld.shared.u32 	%r44, [%rd19];
	mul.wide.s32 	%rd20, %r43, 4;
	add.s64 	%rd21, %rd5, %rd20;
	ld.shared.u32 	%r45, [%rd21];
	st.shared.u32 	[%rd19], %r45;
	ld.shared.u32 	%r46, [%rd21];
	add.s32 	%r47, %r46, %r44;
	st.shared.u32 	[%rd21], %r47;

BB5_15:
	shl.b32 	%r57, %r57, 1;
	setp.lt.u32	%p9, %r57, %r22;
	@%p9 bra 	BB5_13;

BB5_16:
	bar.sync 	0;
	setp.eq.s32	%p10, %r21, 1;
	@%p10 bra 	BB5_21;
	bra.uni 	BB5_17;

BB5_21:
	@%p1 bra 	BB5_23;

	ld.shared.u32 	%r54, [%rd1];
	st.global.u32 	[%rd2], %r54;

BB5_23:
	@%p2 bra 	BB5_25;

	ld.shared.u32 	%r55, [%rd1+4];
	st.global.u32 	[%rd3], %r55;
	bra.uni 	BB5_25;

BB5_17:
	@%p1 bra 	BB5_19;

	ld.shared.u32 	%r48, [%rd1];
	ld.global.u32 	%r49, [%rd2];
	add.s32 	%r50, %r49, %r48;
	st.global.u32 	[%rd2], %r50;

BB5_19:
	@%p2 bra 	BB5_25;

	ld.global.u32 	%r51, [%rd3];
	ld.shared.u32 	%r52, [%rd1+4];
	add.s32 	%r53, %r51, %r52;
	st.global.u32 	[%rd3], %r53;

BB5_25:
	ret;
}

	// .globl	addBlock
.entry addBlock(
	.param .u64 .ptr .global .align 4 addBlock_param_0,
	.param .u32 addBlock_param_1,
	.param .u64 .ptr .global .align 4 addBlock_param_2,
	.param .u64 .ptr .shared .align 4 addBlock_param_3
)
{
	.reg .pred 	%p<8>;
	.reg .b32 	%r<23>;
	.reg .b64 	%rd<15>;


	ld.param.u64 	%rd4, [addBlock_param_0];
	ld.param.u32 	%r6, [addBlock_param_1];
	ld.param.u64 	%rd5, [addBlock_param_2];
	ld.param.u64 	%rd6, [addBlock_param_3];
	mov.u32 	%r7, %tid.x;
	mov.u32 	%r8, %ctaid.x;
	mov.u32 	%r9, %ntid.x;
	mov.b32	%r10, %envreg3;
	add.s32 	%r11, %r10, %r7;
	mad.lo.s32 	%r1, %r8, %r9, %r11;
	mov.b32	%r12, %envreg0;
	add.s32 	%r2, %r8, %r12;
	shl.b32 	%r13, %r7, 1;
	mul.wide.s32 	%rd7, %r13, 4;
	add.s64 	%rd1, %rd6, %rd7;
	mov.u32 	%r14, 0;
	st.shared.u32 	[%rd1], %r14;
	st.shared.u32 	[%rd1+4], %r14;
	bar.sync 	0;
	shl.b32 	%r3, %r1, 1;
	mul.wide.s32 	%rd8, %r3, 4;
	add.s64 	%rd2, %rd4, %rd8;
	setp.ge.u32	%p2, %r3, %r6;
	@%p2 bra 	BB6_2;

	ld.global.u32 	%r15, [%rd2];
	st.shared.u32 	[%rd1], %r15;

BB6_2:
	add.s32 	%r4, %r3, 1;
	mul.wide.s32 	%rd9, %r4, 4;
	add.s64 	%rd3, %rd4, %rd9;
	setp.ge.u32	%p3, %r4, %r6;
	@%p3 bra 	BB6_4;

	ld.global.u32 	%r16, [%rd3];
	st.shared.u32 	[%rd1+4], %r16;

BB6_4:
	bar.sync 	0;
	setp.lt.s32	%p4, %r2, 1;
	@%p4 bra 	BB6_9;

	cvt.u64.u32	%rd10, %r2;
	add.s64 	%rd11, %rd10, 4294967295;
	cvt.s64.s32 	%rd12, %rd11;
	shl.b64 	%rd13, %rd12, 2;
	add.s64 	%rd14, %rd5, %rd13;
	ld.global.u32 	%r5, [%rd14];
	@%p2 bra 	BB6_7;

	ld.shared.u32 	%r17, [%rd1];
	add.s32 	%r18, %r17, %r5;
	st.shared.u32 	[%rd1], %r18;

BB6_7:
	@%p3 bra 	BB6_9;

	ld.shared.u32 	%r19, [%rd1+4];
	add.s32 	%r20, %r19, %r5;
	st.shared.u32 	[%rd1+4], %r20;

BB6_9:
	setp.lt.u32	%p1, %r3, %r6;
	membar.gl;
	bar.sync 	0;
	@!%p1 bra 	BB6_11;
	bra.uni 	BB6_10;

BB6_10:
	ld.shared.u32 	%r21, [%rd1];
	st.global.u32 	[%rd2], %r21;

BB6_11:
	@%p3 bra 	BB6_13;

	ld.shared.u32 	%r22, [%rd1+4];
	st.global.u32 	[%rd3], %r22;

BB6_13:
	ret;
}


 