<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu19p-fsvb3824-2-e</Part>
        <TopModelName>fill_value</TopModelName>
        <TargetClockPeriod>3.30</TargetClockPeriod>
        <ClockUncertainty>0.89</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.128</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_45_1>
                <Slack>2.41</Slack>
                <TripCount>undef</TripCount>
                <Latency>undef</Latency>
                <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                <IterationLatency>1</IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_45_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>../tutorial_example/source/hls.cpp:45</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_45_1>
                    <Name>VITIS_LOOP_45_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/hls.cpp:45</SourceLocation>
                </VITIS_LOOP_45_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <FF>80</FF>
            <LUT>83</LUT>
            <BRAM_18K>0</BRAM_18K>
            <DSP>0</DSP>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>3840</DSP>
            <FF>8171520</FF>
            <LUT>4085760</LUT>
            <URAM>320</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fill_value</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>fill_value</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>fill_value</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>fill_value</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>fill_value</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>fill_value</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ce</name>
            <Object>fill_value</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_core</name>
            <Object>ap_core</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_part</name>
            <Object>ap_part</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_parent</name>
            <Object>ap_parent</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>uint</CType>
        </RtlPorts>
        <RtlPorts>
            <name>value_r</name>
            <Object>value_r</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>fillsize</name>
            <Object>fillsize</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>big_array_address0</name>
            <Object>big_array</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>big_array_ce0</name>
            <Object>big_array</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>big_array_we0</name>
            <Object>big_array</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>big_array_d0</name>
            <Object>big_array</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>fill_value</ModuleName>
            <BindInstances>icmp_ln45_fu_87_p2 add_ln45_fu_92_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>fill_value</Name>
            <Loops>
                <VITIS_LOOP_45_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.30</TargetClockPeriod>
                    <ClockUncertainty>0.89</ClockUncertainty>
                    <EstimatedClockPeriod>2.128</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_1>
                        <Name>VITIS_LOOP_45_1</Name>
                        <Slack>2.41</Slack>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>1</IterationLatency>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_45_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>../tutorial_example/source/hls.cpp:45</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_1>
                            <Name>VITIS_LOOP_45_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>../tutorial_example/source/hls.cpp:45</SourceLocation>
                        </VITIS_LOOP_45_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>80</FF>
                    <AVAIL_FF>8171520</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>83</LUT>
                    <AVAIL_LUT>4085760</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>3840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>320</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln45_fu_87_p2" SOURCE="../tutorial_example/source/hls.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_92_p2" SOURCE="../tutorial_example/source/hls.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_interface clock_enable="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="ap_core" index="0" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_core" name="ap_core" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_part" index="1" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_part" name="ap_part" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="ap_parent" index="2" direction="in" srcType="unsigned char" srcSize="8">
            <hwRefs>
                <hwRef type="port" interface="ap_parent" name="ap_parent" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="value" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="value_r" name="value_r" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="fillsize" index="4" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="fillsize" name="fillsize" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="big_array" index="5" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="big_array_address0" name="big_array_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="big_array_ce0" name="big_array_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="big_array_we0" name="big_array_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="big_array_d0" name="big_array_d0" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
                <busParam busParamName="ASSOCIATED_CLKEN">ap_ce</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ce" type="clockenable" busTypeName="clockenable" mode="slave">
            <portMaps>
                <portMap portMapName="ap_ce">CE</portMap>
            </portMaps>
            <ports>
                <port>ap_ce</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_core" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_core">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_core</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_core"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_part" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_part">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_part</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_part"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_parent" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="8">
            <portMaps>
                <portMap portMapName="ap_parent">DATA</portMap>
            </portMaps>
            <ports>
                <port>ap_parent</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="ap_parent"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="value_r" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="value_r">DATA</portMap>
            </portMaps>
            <ports>
                <port>value_r</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="value"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="fillsize" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="fillsize">DATA</portMap>
            </portMaps>
            <ports>
                <port>fillsize</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="fillsize"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="big_array_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="big_array_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>big_array_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="big_array"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="big_array_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="big_array_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>big_array_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="big_array"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="big_array_address0">out, 14</column>
                    <column name="big_array_d0">out, 32</column>
                </table>
            </item>
            <item name="Other Ports">
                <table>
                    <keys size="4">Port, Mode, Direction, Bitwidth</keys>
                    <column name="ap_core">ap_none, in, 8</column>
                    <column name="ap_parent">ap_none, in, 8</column>
                    <column name="ap_part">ap_none, in, 8</column>
                    <column name="fillsize">ap_none, in, 32</column>
                    <column name="value_r">ap_none, in, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_ce">clockenable, ap_ce</column>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="ap_core">in, unsigned char</column>
                    <column name="ap_part">in, unsigned char</column>
                    <column name="ap_parent">in, unsigned char</column>
                    <column name="value">in, int</column>
                    <column name="fillsize">in, int</column>
                    <column name="big_array">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="ap_core">ap_core, port, </column>
                    <column name="ap_part">ap_part, port, </column>
                    <column name="ap_parent">ap_parent, port, </column>
                    <column name="value">value_r, port, </column>
                    <column name="fillsize">fillsize, port, </column>
                    <column name="big_array">big_array_address0, port, offset</column>
                    <column name="big_array">big_array_ce0, port, </column>
                    <column name="big_array">big_array_we0, port, </column>
                    <column name="big_array">big_array_d0, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="../tutorial_example/source/cnn.h:100" status="valid" parentFunction="shiftup" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../tutorial_example/source/cnn.h:114" status="valid" parentFunction="shiftleft" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="../tutorial_example/source/cnn.h:138" status="valid" parentFunction="shiftdown" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:17" status="valid" parentFunction="assign_array_complete" variable="arr_complete" isDirective="0" options="variable=arr_complete type=complete"/>
        <Pragma type="disaggregate" location="../tutorial_example/source/hls.cpp:35" status="valid" parentFunction="vector_add" variable="vec_s1" isDirective="0" options="variable=vec_s1"/>
        <Pragma type="disaggregate" location="../tutorial_example/source/hls.cpp:36" status="valid" parentFunction="vector_add" variable="vec_s2" isDirective="0" options="variable=vec_s2"/>
        <Pragma type="disaggregate" location="../tutorial_example/source/hls.cpp:37" status="valid" parentFunction="vector_add" variable="vec_d1" isDirective="0" options="variable=vec_d1"/>
        <Pragma type="pipeline" location="../tutorial_example/source/hls.cpp:46" status="valid" parentFunction="fill_value" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:66" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="tc_arr" isDirective="0" options="variable=tc_arr type=complete"/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:67" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="no_p_arr" isDirective="0" options="variable=no_p_arr type=complete"/>
        <Pragma type="array_partition" location="../tutorial_example/source/hls.cpp:68" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="no_q_arr" isDirective="0" options="variable=no_q_arr type=complete"/>
        <Pragma type="unroll" location="../tutorial_example/source/hls.cpp:78" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="" isDirective="0" options="OFF = TRUE"/>
        <Pragma type="pipeline" location="../tutorial_example/source/hls.cpp:88" status="valid" parentFunction="hevc_loop_filter_chroma_8bit_hls" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="../tutorial_example/source/hls.cpp:118" status="valid" parentFunction="cnn_hls" variable="pixel" isDirective="0" options="ap_memory port=pixel storage_type=RAM_2P"/>
    </PragmaReport>
</profile>

