
STM32F769I_DISCO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006dcc  080001f8  080001f8  000011f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000228  08006fc4  08006fc4  00007fc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080071ec  080071ec  0000900c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080071ec  080071ec  000081ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080071f4  080071f4  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080071f4  080071f4  000081f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080071f8  080071f8  000081f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080071fc  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  2000000c  08007208  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00002000  20000290  08007208  00009290  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a6da  00000000  00000000  0000903a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003491  00000000  00000000  00023714  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000016a8  00000000  00000000  00026ba8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000118f  00000000  00000000  00028250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000309f4  00000000  00000000  000293df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c0d2  00000000  00000000  00059dd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001245ed  00000000  00000000  00075ea5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019a492  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006094  00000000  00000000  0019a4d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  001a056c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001f8 <__do_global_dtors_aux>:
 80001f8:	b510      	push	{r4, lr}
 80001fa:	4c05      	ldr	r4, [pc, #20]	@ (8000210 <__do_global_dtors_aux+0x18>)
 80001fc:	7823      	ldrb	r3, [r4, #0]
 80001fe:	b933      	cbnz	r3, 800020e <__do_global_dtors_aux+0x16>
 8000200:	4b04      	ldr	r3, [pc, #16]	@ (8000214 <__do_global_dtors_aux+0x1c>)
 8000202:	b113      	cbz	r3, 800020a <__do_global_dtors_aux+0x12>
 8000204:	4804      	ldr	r0, [pc, #16]	@ (8000218 <__do_global_dtors_aux+0x20>)
 8000206:	f3af 8000 	nop.w
 800020a:	2301      	movs	r3, #1
 800020c:	7023      	strb	r3, [r4, #0]
 800020e:	bd10      	pop	{r4, pc}
 8000210:	2000000c 	.word	0x2000000c
 8000214:	00000000 	.word	0x00000000
 8000218:	08006fac 	.word	0x08006fac

0800021c <frame_dummy>:
 800021c:	b508      	push	{r3, lr}
 800021e:	4b03      	ldr	r3, [pc, #12]	@ (800022c <frame_dummy+0x10>)
 8000220:	b11b      	cbz	r3, 800022a <frame_dummy+0xe>
 8000222:	4903      	ldr	r1, [pc, #12]	@ (8000230 <frame_dummy+0x14>)
 8000224:	4803      	ldr	r0, [pc, #12]	@ (8000234 <frame_dummy+0x18>)
 8000226:	f3af 8000 	nop.w
 800022a:	bd08      	pop	{r3, pc}
 800022c:	00000000 	.word	0x00000000
 8000230:	20000010 	.word	0x20000010
 8000234:	08006fac 	.word	0x08006fac

08000238 <__aeabi_uldivmod>:
 8000238:	b953      	cbnz	r3, 8000250 <__aeabi_uldivmod+0x18>
 800023a:	b94a      	cbnz	r2, 8000250 <__aeabi_uldivmod+0x18>
 800023c:	2900      	cmp	r1, #0
 800023e:	bf08      	it	eq
 8000240:	2800      	cmpeq	r0, #0
 8000242:	bf1c      	itt	ne
 8000244:	f04f 31ff 	movne.w	r1, #4294967295
 8000248:	f04f 30ff 	movne.w	r0, #4294967295
 800024c:	f000 b988 	b.w	8000560 <__aeabi_idiv0>
 8000250:	f1ad 0c08 	sub.w	ip, sp, #8
 8000254:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000258:	f000 f806 	bl	8000268 <__udivmoddi4>
 800025c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000260:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000264:	b004      	add	sp, #16
 8000266:	4770      	bx	lr

08000268 <__udivmoddi4>:
 8000268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800026c:	9d08      	ldr	r5, [sp, #32]
 800026e:	468e      	mov	lr, r1
 8000270:	4604      	mov	r4, r0
 8000272:	4688      	mov	r8, r1
 8000274:	2b00      	cmp	r3, #0
 8000276:	d14a      	bne.n	800030e <__udivmoddi4+0xa6>
 8000278:	428a      	cmp	r2, r1
 800027a:	4617      	mov	r7, r2
 800027c:	d962      	bls.n	8000344 <__udivmoddi4+0xdc>
 800027e:	fab2 f682 	clz	r6, r2
 8000282:	b14e      	cbz	r6, 8000298 <__udivmoddi4+0x30>
 8000284:	f1c6 0320 	rsb	r3, r6, #32
 8000288:	fa01 f806 	lsl.w	r8, r1, r6
 800028c:	fa20 f303 	lsr.w	r3, r0, r3
 8000290:	40b7      	lsls	r7, r6
 8000292:	ea43 0808 	orr.w	r8, r3, r8
 8000296:	40b4      	lsls	r4, r6
 8000298:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800029c:	fa1f fc87 	uxth.w	ip, r7
 80002a0:	fbb8 f1fe 	udiv	r1, r8, lr
 80002a4:	0c23      	lsrs	r3, r4, #16
 80002a6:	fb0e 8811 	mls	r8, lr, r1, r8
 80002aa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002ae:	fb01 f20c 	mul.w	r2, r1, ip
 80002b2:	429a      	cmp	r2, r3
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0x62>
 80002b6:	18fb      	adds	r3, r7, r3
 80002b8:	f101 30ff 	add.w	r0, r1, #4294967295
 80002bc:	f080 80ea 	bcs.w	8000494 <__udivmoddi4+0x22c>
 80002c0:	429a      	cmp	r2, r3
 80002c2:	f240 80e7 	bls.w	8000494 <__udivmoddi4+0x22c>
 80002c6:	3902      	subs	r1, #2
 80002c8:	443b      	add	r3, r7
 80002ca:	1a9a      	subs	r2, r3, r2
 80002cc:	b2a3      	uxth	r3, r4
 80002ce:	fbb2 f0fe 	udiv	r0, r2, lr
 80002d2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002da:	fb00 fc0c 	mul.w	ip, r0, ip
 80002de:	459c      	cmp	ip, r3
 80002e0:	d909      	bls.n	80002f6 <__udivmoddi4+0x8e>
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e8:	f080 80d6 	bcs.w	8000498 <__udivmoddi4+0x230>
 80002ec:	459c      	cmp	ip, r3
 80002ee:	f240 80d3 	bls.w	8000498 <__udivmoddi4+0x230>
 80002f2:	443b      	add	r3, r7
 80002f4:	3802      	subs	r0, #2
 80002f6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002fa:	eba3 030c 	sub.w	r3, r3, ip
 80002fe:	2100      	movs	r1, #0
 8000300:	b11d      	cbz	r5, 800030a <__udivmoddi4+0xa2>
 8000302:	40f3      	lsrs	r3, r6
 8000304:	2200      	movs	r2, #0
 8000306:	e9c5 3200 	strd	r3, r2, [r5]
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	428b      	cmp	r3, r1
 8000310:	d905      	bls.n	800031e <__udivmoddi4+0xb6>
 8000312:	b10d      	cbz	r5, 8000318 <__udivmoddi4+0xb0>
 8000314:	e9c5 0100 	strd	r0, r1, [r5]
 8000318:	2100      	movs	r1, #0
 800031a:	4608      	mov	r0, r1
 800031c:	e7f5      	b.n	800030a <__udivmoddi4+0xa2>
 800031e:	fab3 f183 	clz	r1, r3
 8000322:	2900      	cmp	r1, #0
 8000324:	d146      	bne.n	80003b4 <__udivmoddi4+0x14c>
 8000326:	4573      	cmp	r3, lr
 8000328:	d302      	bcc.n	8000330 <__udivmoddi4+0xc8>
 800032a:	4282      	cmp	r2, r0
 800032c:	f200 8105 	bhi.w	800053a <__udivmoddi4+0x2d2>
 8000330:	1a84      	subs	r4, r0, r2
 8000332:	eb6e 0203 	sbc.w	r2, lr, r3
 8000336:	2001      	movs	r0, #1
 8000338:	4690      	mov	r8, r2
 800033a:	2d00      	cmp	r5, #0
 800033c:	d0e5      	beq.n	800030a <__udivmoddi4+0xa2>
 800033e:	e9c5 4800 	strd	r4, r8, [r5]
 8000342:	e7e2      	b.n	800030a <__udivmoddi4+0xa2>
 8000344:	2a00      	cmp	r2, #0
 8000346:	f000 8090 	beq.w	800046a <__udivmoddi4+0x202>
 800034a:	fab2 f682 	clz	r6, r2
 800034e:	2e00      	cmp	r6, #0
 8000350:	f040 80a4 	bne.w	800049c <__udivmoddi4+0x234>
 8000354:	1a8a      	subs	r2, r1, r2
 8000356:	0c03      	lsrs	r3, r0, #16
 8000358:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800035c:	b280      	uxth	r0, r0
 800035e:	b2bc      	uxth	r4, r7
 8000360:	2101      	movs	r1, #1
 8000362:	fbb2 fcfe 	udiv	ip, r2, lr
 8000366:	fb0e 221c 	mls	r2, lr, ip, r2
 800036a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800036e:	fb04 f20c 	mul.w	r2, r4, ip
 8000372:	429a      	cmp	r2, r3
 8000374:	d907      	bls.n	8000386 <__udivmoddi4+0x11e>
 8000376:	18fb      	adds	r3, r7, r3
 8000378:	f10c 38ff 	add.w	r8, ip, #4294967295
 800037c:	d202      	bcs.n	8000384 <__udivmoddi4+0x11c>
 800037e:	429a      	cmp	r2, r3
 8000380:	f200 80e0 	bhi.w	8000544 <__udivmoddi4+0x2dc>
 8000384:	46c4      	mov	ip, r8
 8000386:	1a9b      	subs	r3, r3, r2
 8000388:	fbb3 f2fe 	udiv	r2, r3, lr
 800038c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000390:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000394:	fb02 f404 	mul.w	r4, r2, r4
 8000398:	429c      	cmp	r4, r3
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x144>
 800039c:	18fb      	adds	r3, r7, r3
 800039e:	f102 30ff 	add.w	r0, r2, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x142>
 80003a4:	429c      	cmp	r4, r3
 80003a6:	f200 80ca 	bhi.w	800053e <__udivmoddi4+0x2d6>
 80003aa:	4602      	mov	r2, r0
 80003ac:	1b1b      	subs	r3, r3, r4
 80003ae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003b2:	e7a5      	b.n	8000300 <__udivmoddi4+0x98>
 80003b4:	f1c1 0620 	rsb	r6, r1, #32
 80003b8:	408b      	lsls	r3, r1
 80003ba:	fa22 f706 	lsr.w	r7, r2, r6
 80003be:	431f      	orrs	r7, r3
 80003c0:	fa0e f401 	lsl.w	r4, lr, r1
 80003c4:	fa20 f306 	lsr.w	r3, r0, r6
 80003c8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003cc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003d0:	4323      	orrs	r3, r4
 80003d2:	fa00 f801 	lsl.w	r8, r0, r1
 80003d6:	fa1f fc87 	uxth.w	ip, r7
 80003da:	fbbe f0f9 	udiv	r0, lr, r9
 80003de:	0c1c      	lsrs	r4, r3, #16
 80003e0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003e4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003e8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003ec:	45a6      	cmp	lr, r4
 80003ee:	fa02 f201 	lsl.w	r2, r2, r1
 80003f2:	d909      	bls.n	8000408 <__udivmoddi4+0x1a0>
 80003f4:	193c      	adds	r4, r7, r4
 80003f6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003fa:	f080 809c 	bcs.w	8000536 <__udivmoddi4+0x2ce>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	f240 8099 	bls.w	8000536 <__udivmoddi4+0x2ce>
 8000404:	3802      	subs	r0, #2
 8000406:	443c      	add	r4, r7
 8000408:	eba4 040e 	sub.w	r4, r4, lr
 800040c:	fa1f fe83 	uxth.w	lr, r3
 8000410:	fbb4 f3f9 	udiv	r3, r4, r9
 8000414:	fb09 4413 	mls	r4, r9, r3, r4
 8000418:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800041c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000420:	45a4      	cmp	ip, r4
 8000422:	d908      	bls.n	8000436 <__udivmoddi4+0x1ce>
 8000424:	193c      	adds	r4, r7, r4
 8000426:	f103 3eff 	add.w	lr, r3, #4294967295
 800042a:	f080 8082 	bcs.w	8000532 <__udivmoddi4+0x2ca>
 800042e:	45a4      	cmp	ip, r4
 8000430:	d97f      	bls.n	8000532 <__udivmoddi4+0x2ca>
 8000432:	3b02      	subs	r3, #2
 8000434:	443c      	add	r4, r7
 8000436:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800043a:	eba4 040c 	sub.w	r4, r4, ip
 800043e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000442:	4564      	cmp	r4, ip
 8000444:	4673      	mov	r3, lr
 8000446:	46e1      	mov	r9, ip
 8000448:	d362      	bcc.n	8000510 <__udivmoddi4+0x2a8>
 800044a:	d05f      	beq.n	800050c <__udivmoddi4+0x2a4>
 800044c:	b15d      	cbz	r5, 8000466 <__udivmoddi4+0x1fe>
 800044e:	ebb8 0203 	subs.w	r2, r8, r3
 8000452:	eb64 0409 	sbc.w	r4, r4, r9
 8000456:	fa04 f606 	lsl.w	r6, r4, r6
 800045a:	fa22 f301 	lsr.w	r3, r2, r1
 800045e:	431e      	orrs	r6, r3
 8000460:	40cc      	lsrs	r4, r1
 8000462:	e9c5 6400 	strd	r6, r4, [r5]
 8000466:	2100      	movs	r1, #0
 8000468:	e74f      	b.n	800030a <__udivmoddi4+0xa2>
 800046a:	fbb1 fcf2 	udiv	ip, r1, r2
 800046e:	0c01      	lsrs	r1, r0, #16
 8000470:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000474:	b280      	uxth	r0, r0
 8000476:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800047a:	463b      	mov	r3, r7
 800047c:	4638      	mov	r0, r7
 800047e:	463c      	mov	r4, r7
 8000480:	46b8      	mov	r8, r7
 8000482:	46be      	mov	lr, r7
 8000484:	2620      	movs	r6, #32
 8000486:	fbb1 f1f7 	udiv	r1, r1, r7
 800048a:	eba2 0208 	sub.w	r2, r2, r8
 800048e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000492:	e766      	b.n	8000362 <__udivmoddi4+0xfa>
 8000494:	4601      	mov	r1, r0
 8000496:	e718      	b.n	80002ca <__udivmoddi4+0x62>
 8000498:	4610      	mov	r0, r2
 800049a:	e72c      	b.n	80002f6 <__udivmoddi4+0x8e>
 800049c:	f1c6 0220 	rsb	r2, r6, #32
 80004a0:	fa2e f302 	lsr.w	r3, lr, r2
 80004a4:	40b7      	lsls	r7, r6
 80004a6:	40b1      	lsls	r1, r6
 80004a8:	fa20 f202 	lsr.w	r2, r0, r2
 80004ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004b0:	430a      	orrs	r2, r1
 80004b2:	fbb3 f8fe 	udiv	r8, r3, lr
 80004b6:	b2bc      	uxth	r4, r7
 80004b8:	fb0e 3318 	mls	r3, lr, r8, r3
 80004bc:	0c11      	lsrs	r1, r2, #16
 80004be:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004c2:	fb08 f904 	mul.w	r9, r8, r4
 80004c6:	40b0      	lsls	r0, r6
 80004c8:	4589      	cmp	r9, r1
 80004ca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ce:	b280      	uxth	r0, r0
 80004d0:	d93e      	bls.n	8000550 <__udivmoddi4+0x2e8>
 80004d2:	1879      	adds	r1, r7, r1
 80004d4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004d8:	d201      	bcs.n	80004de <__udivmoddi4+0x276>
 80004da:	4589      	cmp	r9, r1
 80004dc:	d81f      	bhi.n	800051e <__udivmoddi4+0x2b6>
 80004de:	eba1 0109 	sub.w	r1, r1, r9
 80004e2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004e6:	fb09 f804 	mul.w	r8, r9, r4
 80004ea:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ee:	b292      	uxth	r2, r2
 80004f0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004f4:	4542      	cmp	r2, r8
 80004f6:	d229      	bcs.n	800054c <__udivmoddi4+0x2e4>
 80004f8:	18ba      	adds	r2, r7, r2
 80004fa:	f109 31ff 	add.w	r1, r9, #4294967295
 80004fe:	d2c4      	bcs.n	800048a <__udivmoddi4+0x222>
 8000500:	4542      	cmp	r2, r8
 8000502:	d2c2      	bcs.n	800048a <__udivmoddi4+0x222>
 8000504:	f1a9 0102 	sub.w	r1, r9, #2
 8000508:	443a      	add	r2, r7
 800050a:	e7be      	b.n	800048a <__udivmoddi4+0x222>
 800050c:	45f0      	cmp	r8, lr
 800050e:	d29d      	bcs.n	800044c <__udivmoddi4+0x1e4>
 8000510:	ebbe 0302 	subs.w	r3, lr, r2
 8000514:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000518:	3801      	subs	r0, #1
 800051a:	46e1      	mov	r9, ip
 800051c:	e796      	b.n	800044c <__udivmoddi4+0x1e4>
 800051e:	eba7 0909 	sub.w	r9, r7, r9
 8000522:	4449      	add	r1, r9
 8000524:	f1a8 0c02 	sub.w	ip, r8, #2
 8000528:	fbb1 f9fe 	udiv	r9, r1, lr
 800052c:	fb09 f804 	mul.w	r8, r9, r4
 8000530:	e7db      	b.n	80004ea <__udivmoddi4+0x282>
 8000532:	4673      	mov	r3, lr
 8000534:	e77f      	b.n	8000436 <__udivmoddi4+0x1ce>
 8000536:	4650      	mov	r0, sl
 8000538:	e766      	b.n	8000408 <__udivmoddi4+0x1a0>
 800053a:	4608      	mov	r0, r1
 800053c:	e6fd      	b.n	800033a <__udivmoddi4+0xd2>
 800053e:	443b      	add	r3, r7
 8000540:	3a02      	subs	r2, #2
 8000542:	e733      	b.n	80003ac <__udivmoddi4+0x144>
 8000544:	f1ac 0c02 	sub.w	ip, ip, #2
 8000548:	443b      	add	r3, r7
 800054a:	e71c      	b.n	8000386 <__udivmoddi4+0x11e>
 800054c:	4649      	mov	r1, r9
 800054e:	e79c      	b.n	800048a <__udivmoddi4+0x222>
 8000550:	eba1 0109 	sub.w	r1, r1, r9
 8000554:	46c4      	mov	ip, r8
 8000556:	fbb1 f9fe 	udiv	r9, r1, lr
 800055a:	fb09 f804 	mul.w	r8, r9, r4
 800055e:	e7c4      	b.n	80004ea <__udivmoddi4+0x282>

08000560 <__aeabi_idiv0>:
 8000560:	4770      	bx	lr
 8000562:	bf00      	nop

08000564 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8000564:	b480      	push	{r7}
 8000566:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000568:	f3bf 8f4f 	dsb	sy
}
 800056c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800056e:	f3bf 8f6f 	isb	sy
}
 8000572:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8000574:	4b0d      	ldr	r3, [pc, #52]	@ (80005ac <SCB_EnableICache+0x48>)
 8000576:	2200      	movs	r2, #0
 8000578:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800057c:	f3bf 8f4f 	dsb	sy
}
 8000580:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000582:	f3bf 8f6f 	isb	sy
}
 8000586:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8000588:	4b08      	ldr	r3, [pc, #32]	@ (80005ac <SCB_EnableICache+0x48>)
 800058a:	695b      	ldr	r3, [r3, #20]
 800058c:	4a07      	ldr	r2, [pc, #28]	@ (80005ac <SCB_EnableICache+0x48>)
 800058e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000592:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000594:	f3bf 8f4f 	dsb	sy
}
 8000598:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800059a:	f3bf 8f6f 	isb	sy
}
 800059e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 80005a0:	bf00      	nop
 80005a2:	46bd      	mov	sp, r7
 80005a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop
 80005ac:	e000ed00 	.word	0xe000ed00

080005b0 <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 80005b0:	b480      	push	{r7}
 80005b2:	b085      	sub	sp, #20
 80005b4:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 80005b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000634 <SCB_EnableDCache+0x84>)
 80005b8:	2200      	movs	r2, #0
 80005ba:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80005be:	f3bf 8f4f 	dsb	sy
}
 80005c2:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80005c4:	4b1b      	ldr	r3, [pc, #108]	@ (8000634 <SCB_EnableDCache+0x84>)
 80005c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80005ca:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	0b5b      	lsrs	r3, r3, #13
 80005d0:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80005d4:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	08db      	lsrs	r3, r3, #3
 80005da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80005de:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	015a      	lsls	r2, r3, #5
 80005e4:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 80005e8:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80005ea:	68ba      	ldr	r2, [r7, #8]
 80005ec:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80005ee:	4911      	ldr	r1, [pc, #68]	@ (8000634 <SCB_EnableDCache+0x84>)
 80005f0:	4313      	orrs	r3, r2
 80005f2:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80005f6:	68bb      	ldr	r3, [r7, #8]
 80005f8:	1e5a      	subs	r2, r3, #1
 80005fa:	60ba      	str	r2, [r7, #8]
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d1ef      	bne.n	80005e0 <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	1e5a      	subs	r2, r3, #1
 8000604:	60fa      	str	r2, [r7, #12]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d1e5      	bne.n	80005d6 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800060a:	f3bf 8f4f 	dsb	sy
}
 800060e:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000610:	4b08      	ldr	r3, [pc, #32]	@ (8000634 <SCB_EnableDCache+0x84>)
 8000612:	695b      	ldr	r3, [r3, #20]
 8000614:	4a07      	ldr	r2, [pc, #28]	@ (8000634 <SCB_EnableDCache+0x84>)
 8000616:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800061a:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800061c:	f3bf 8f4f 	dsb	sy
}
 8000620:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000622:	f3bf 8f6f 	isb	sy
}
 8000626:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 8000628:	bf00      	nop
 800062a:	3714      	adds	r7, #20
 800062c:	46bd      	mov	sp, r7
 800062e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000632:	4770      	bx	lr
 8000634:	e000ed00 	.word	0xe000ed00

08000638 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000638:	b580      	push	{r7, lr}
 800063a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 800063c:	f001 f919 	bl	8001872 <MPU_Config>

  /* Enable the CPU Cache */

  /* Enable I-Cache---------------------------------------------------------*/
  SCB_EnableICache();
 8000640:	f7ff ff90 	bl	8000564 <SCB_EnableICache>

  /* Enable D-Cache---------------------------------------------------------*/
  SCB_EnableDCache();
 8000644:	f7ff ffb4 	bl	80005b0 <SCB_EnableDCache>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000648:	f001 ffd8 	bl	80025fc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800064c:	f000 f824 	bl	8000698 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000650:	f000 fbba 	bl	8000dc8 <MX_GPIO_Init>
  MX_DSIHOST_DSI_Init();
 8000654:	f000 f8ea 	bl	800082c <MX_DSIHOST_DSI_Init>
  MX_LTDC_Init();
 8000658:	f000 fa3e 	bl	8000ad8 <MX_LTDC_Init>
  MX_FMC_Init();
 800065c:	f000 fb58 	bl	8000d10 <MX_FMC_Init>
  MX_QUADSPI_Init();
 8000660:	f000 fafa 	bl	8000c58 <MX_QUADSPI_Init>
  MX_DMA2D_Init();
 8000664:	f000 f8aa 	bl	80007bc <MX_DMA2D_Init>
  MX_I2C4_Init();
 8000668:	f000 f9f6 	bl	8000a58 <MX_I2C4_Init>
  MX_LIBJPEG_Init();
 800066c:	f006 fc6a 	bl	8006f44 <MX_LIBJPEG_Init>
  MX_CRC_Init();
 8000670:	f000 f882 	bl	8000778 <MX_CRC_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    /* USER CODE BEGIN 3 */
	  HAL_GPIO_TogglePin(MCU_ACTIVE_GPIO_Port, MCU_ACTIVE_Pin);
 8000674:	2140      	movs	r1, #64	@ 0x40
 8000676:	4806      	ldr	r0, [pc, #24]	@ (8000690 <main+0x58>)
 8000678:	f003 fd7d 	bl	8004176 <HAL_GPIO_TogglePin>
	  HAL_GPIO_TogglePin(FRAME_RATE_GPIO_Port, FRAME_RATE_Pin);
 800067c:	2102      	movs	r1, #2
 800067e:	4805      	ldr	r0, [pc, #20]	@ (8000694 <main+0x5c>)
 8000680:	f003 fd79 	bl	8004176 <HAL_GPIO_TogglePin>
	  HAL_Delay(200);
 8000684:	20c8      	movs	r0, #200	@ 0xc8
 8000686:	f001 ffef 	bl	8002668 <HAL_Delay>
	  HAL_GPIO_TogglePin(MCU_ACTIVE_GPIO_Port, MCU_ACTIVE_Pin);
 800068a:	bf00      	nop
 800068c:	e7f2      	b.n	8000674 <main+0x3c>
 800068e:	bf00      	nop
 8000690:	40021400 	.word	0x40021400
 8000694:	40022400 	.word	0x40022400

08000698 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	b094      	sub	sp, #80	@ 0x50
 800069c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800069e:	f107 031c 	add.w	r3, r7, #28
 80006a2:	2234      	movs	r2, #52	@ 0x34
 80006a4:	2100      	movs	r1, #0
 80006a6:	4618      	mov	r0, r3
 80006a8:	f006 fc53 	bl	8006f52 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ac:	f107 0308 	add.w	r3, r7, #8
 80006b0:	2200      	movs	r2, #0
 80006b2:	601a      	str	r2, [r3, #0]
 80006b4:	605a      	str	r2, [r3, #4]
 80006b6:	609a      	str	r2, [r3, #8]
 80006b8:	60da      	str	r2, [r3, #12]
 80006ba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80006bc:	4b2c      	ldr	r3, [pc, #176]	@ (8000770 <SystemClock_Config+0xd8>)
 80006be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006c0:	4a2b      	ldr	r2, [pc, #172]	@ (8000770 <SystemClock_Config+0xd8>)
 80006c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006c6:	6413      	str	r3, [r2, #64]	@ 0x40
 80006c8:	4b29      	ldr	r3, [pc, #164]	@ (8000770 <SystemClock_Config+0xd8>)
 80006ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006d0:	607b      	str	r3, [r7, #4]
 80006d2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d4:	4b27      	ldr	r3, [pc, #156]	@ (8000774 <SystemClock_Config+0xdc>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4a26      	ldr	r2, [pc, #152]	@ (8000774 <SystemClock_Config+0xdc>)
 80006da:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80006de:	6013      	str	r3, [r2, #0]
 80006e0:	4b24      	ldr	r3, [pc, #144]	@ (8000774 <SystemClock_Config+0xdc>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80006e8:	603b      	str	r3, [r7, #0]
 80006ea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006ec:	2301      	movs	r3, #1
 80006ee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006f0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006f4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006f6:	2302      	movs	r3, #2
 80006f8:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006fa:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006fe:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 25;
 8000700:	2319      	movs	r3, #25
 8000702:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 432;
 8000704:	f44f 73d8 	mov.w	r3, #432	@ 0x1b0
 8000708:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800070a:	2302      	movs	r3, #2
 800070c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800070e:	2302      	movs	r3, #2
 8000710:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 7;
 8000712:	2307      	movs	r3, #7
 8000714:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000716:	f107 031c 	add.w	r3, r7, #28
 800071a:	4618      	mov	r0, r3
 800071c:	f004 fed8 	bl	80054d0 <HAL_RCC_OscConfig>
 8000720:	4603      	mov	r3, r0
 8000722:	2b00      	cmp	r3, #0
 8000724:	d001      	beq.n	800072a <SystemClock_Config+0x92>
  {
    Error_Handler();
 8000726:	f001 f921 	bl	800196c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 800072a:	f004 f9c3 	bl	8004ab4 <HAL_PWREx_EnableOverDrive>
 800072e:	4603      	mov	r3, r0
 8000730:	2b00      	cmp	r3, #0
 8000732:	d001      	beq.n	8000738 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8000734:	f001 f91a 	bl	800196c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000738:	230f      	movs	r3, #15
 800073a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800073c:	2302      	movs	r3, #2
 800073e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000740:	2300      	movs	r3, #0
 8000742:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000744:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000748:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800074a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800074e:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000750:	f107 0308 	add.w	r3, r7, #8
 8000754:	2107      	movs	r1, #7
 8000756:	4618      	mov	r0, r3
 8000758:	f005 f968 	bl	8005a2c <HAL_RCC_ClockConfig>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <SystemClock_Config+0xce>
  {
    Error_Handler();
 8000762:	f001 f903 	bl	800196c <Error_Handler>
  }
}
 8000766:	bf00      	nop
 8000768:	3750      	adds	r7, #80	@ 0x50
 800076a:	46bd      	mov	sp, r7
 800076c:	bd80      	pop	{r7, pc}
 800076e:	bf00      	nop
 8000770:	40023800 	.word	0x40023800
 8000774:	40007000 	.word	0x40007000

08000778 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800077c:	4b0d      	ldr	r3, [pc, #52]	@ (80007b4 <MX_CRC_Init+0x3c>)
 800077e:	4a0e      	ldr	r2, [pc, #56]	@ (80007b8 <MX_CRC_Init+0x40>)
 8000780:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8000782:	4b0c      	ldr	r3, [pc, #48]	@ (80007b4 <MX_CRC_Init+0x3c>)
 8000784:	2200      	movs	r2, #0
 8000786:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8000788:	4b0a      	ldr	r3, [pc, #40]	@ (80007b4 <MX_CRC_Init+0x3c>)
 800078a:	2200      	movs	r2, #0
 800078c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800078e:	4b09      	ldr	r3, [pc, #36]	@ (80007b4 <MX_CRC_Init+0x3c>)
 8000790:	2200      	movs	r2, #0
 8000792:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 8000794:	4b07      	ldr	r3, [pc, #28]	@ (80007b4 <MX_CRC_Init+0x3c>)
 8000796:	2200      	movs	r2, #0
 8000798:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 800079a:	4b06      	ldr	r3, [pc, #24]	@ (80007b4 <MX_CRC_Init+0x3c>)
 800079c:	2201      	movs	r2, #1
 800079e:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80007a0:	4804      	ldr	r0, [pc, #16]	@ (80007b4 <MX_CRC_Init+0x3c>)
 80007a2:	f002 f8df 	bl	8002964 <HAL_CRC_Init>
 80007a6:	4603      	mov	r3, r0
 80007a8:	2b00      	cmp	r3, #0
 80007aa:	d001      	beq.n	80007b0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80007ac:	f001 f8de 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80007b0:	bf00      	nop
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	20000028 	.word	0x20000028
 80007b8:	40023000 	.word	0x40023000

080007bc <MX_DMA2D_Init>:
  * @brief DMA2D Initialization Function
  * @param None
  * @retval None
  */
static void MX_DMA2D_Init(void)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	af00      	add	r7, sp, #0
  /* USER CODE END DMA2D_Init 0 */

  /* USER CODE BEGIN DMA2D_Init 1 */

  /* USER CODE END DMA2D_Init 1 */
  hdma2d.Instance = DMA2D;
 80007c0:	4b18      	ldr	r3, [pc, #96]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007c2:	4a19      	ldr	r2, [pc, #100]	@ (8000828 <MX_DMA2D_Init+0x6c>)
 80007c4:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 80007c6:	4b17      	ldr	r3, [pc, #92]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80007cc:	4b15      	ldr	r3, [pc, #84]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 80007d2:	4b14      	ldr	r3, [pc, #80]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 80007d8:	4b12      	ldr	r3, [pc, #72]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007da:	2200      	movs	r2, #0
 80007dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80007de:	4b11      	ldr	r3, [pc, #68]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007e0:	2200      	movs	r2, #0
 80007e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80007e4:	4b0f      	ldr	r3, [pc, #60]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma2d.LayerCfg[1].InputAlpha = 0;
 80007ea:	4b0e      	ldr	r3, [pc, #56]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma2d.LayerCfg[1].AlphaInverted = DMA2D_REGULAR_ALPHA;
 80007f0:	4b0c      	ldr	r3, [pc, #48]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma2d.LayerCfg[1].RedBlueSwap = DMA2D_RB_REGULAR;
 80007f6:	4b0b      	ldr	r3, [pc, #44]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 80007fc:	4809      	ldr	r0, [pc, #36]	@ (8000824 <MX_DMA2D_Init+0x68>)
 80007fe:	f002 f9a3 	bl	8002b48 <HAL_DMA2D_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_DMA2D_Init+0x50>
  {
    Error_Handler();
 8000808:	f001 f8b0 	bl	800196c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800080c:	2101      	movs	r1, #1
 800080e:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_DMA2D_Init+0x68>)
 8000810:	f002 fb04 	bl	8002e1c <HAL_DMA2D_ConfigLayer>
 8000814:	4603      	mov	r3, r0
 8000816:	2b00      	cmp	r3, #0
 8000818:	d001      	beq.n	800081e <MX_DMA2D_Init+0x62>
  {
    Error_Handler();
 800081a:	f001 f8a7 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN DMA2D_Init 2 */

  /* USER CODE END DMA2D_Init 2 */

}
 800081e:	bf00      	nop
 8000820:	bd80      	pop	{r7, pc}
 8000822:	bf00      	nop
 8000824:	2000004c 	.word	0x2000004c
 8000828:	4002b000 	.word	0x4002b000

0800082c <MX_DSIHOST_DSI_Init>:
  * @brief DSIHOST Initialization Function
  * @param None
  * @retval None
  */
static void MX_DSIHOST_DSI_Init(void)
{
 800082c:	b580      	push	{r7, lr}
 800082e:	b0aa      	sub	sp, #168	@ 0xa8
 8000830:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DSIHOST_Init 0 */
  /* Activate LCD reset pin (active low) */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_RESET);
 8000832:	2200      	movs	r2, #0
 8000834:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000838:	4884      	ldr	r0, [pc, #528]	@ (8000a4c <MX_DSIHOST_DSI_Init+0x220>)
 800083a:	f003 fc83 	bl	8004144 <HAL_GPIO_WritePin>

  HAL_Delay(20); /* wait 20 ms */
 800083e:	2014      	movs	r0, #20
 8000840:	f001 ff12 	bl	8002668 <HAL_Delay>

  /* Deactivate LCD reset pin */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8000844:	2201      	movs	r2, #1
 8000846:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800084a:	4880      	ldr	r0, [pc, #512]	@ (8000a4c <MX_DSIHOST_DSI_Init+0x220>)
 800084c:	f003 fc7a 	bl	8004144 <HAL_GPIO_WritePin>

  /* Wait for 10ms after releasing XRES before sending commands */
  HAL_Delay(10);
 8000850:	200a      	movs	r0, #10
 8000852:	f001 ff09 	bl	8002668 <HAL_Delay>
  /* USER CODE END DSIHOST_Init 0 */

  DSI_PLLInitTypeDef PLLInit = {0};
 8000856:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800085a:	2200      	movs	r2, #0
 800085c:	601a      	str	r2, [r3, #0]
 800085e:	605a      	str	r2, [r3, #4]
 8000860:	609a      	str	r2, [r3, #8]
  DSI_HOST_TimeoutTypeDef HostTimeouts = {0};
 8000862:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000866:	2224      	movs	r2, #36	@ 0x24
 8000868:	2100      	movs	r1, #0
 800086a:	4618      	mov	r0, r3
 800086c:	f006 fb71 	bl	8006f52 <memset>
  DSI_PHY_TimerTypeDef PhyTimings = {0};
 8000870:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000874:	2200      	movs	r2, #0
 8000876:	601a      	str	r2, [r3, #0]
 8000878:	605a      	str	r2, [r3, #4]
 800087a:	609a      	str	r2, [r3, #8]
 800087c:	60da      	str	r2, [r3, #12]
 800087e:	611a      	str	r2, [r3, #16]
 8000880:	615a      	str	r2, [r3, #20]
  DSI_LPCmdTypeDef LPCmd = {0};
 8000882:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000886:	2234      	movs	r2, #52	@ 0x34
 8000888:	2100      	movs	r1, #0
 800088a:	4618      	mov	r0, r3
 800088c:	f006 fb61 	bl	8006f52 <memset>
  DSI_CmdCfgTypeDef CmdCfg = {0};
 8000890:	463b      	mov	r3, r7
 8000892:	222c      	movs	r2, #44	@ 0x2c
 8000894:	2100      	movs	r1, #0
 8000896:	4618      	mov	r0, r3
 8000898:	f006 fb5b 	bl	8006f52 <memset>

  /* USER CODE BEGIN DSIHOST_Init 1 */

  /* USER CODE END DSIHOST_Init 1 */
  hdsi.Instance = DSI;
 800089c:	4b6c      	ldr	r3, [pc, #432]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 800089e:	4a6d      	ldr	r2, [pc, #436]	@ (8000a54 <MX_DSIHOST_DSI_Init+0x228>)
 80008a0:	601a      	str	r2, [r3, #0]
  hdsi.Init.AutomaticClockLaneControl = DSI_AUTO_CLK_LANE_CTRL_DISABLE;
 80008a2:	4b6b      	ldr	r3, [pc, #428]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	605a      	str	r2, [r3, #4]
  hdsi.Init.TXEscapeCkdiv = 4;
 80008a8:	4b69      	ldr	r3, [pc, #420]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 80008aa:	2204      	movs	r2, #4
 80008ac:	609a      	str	r2, [r3, #8]
  hdsi.Init.NumberOfLanes = DSI_TWO_DATA_LANES;
 80008ae:	4b68      	ldr	r3, [pc, #416]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 80008b0:	2201      	movs	r2, #1
 80008b2:	60da      	str	r2, [r3, #12]
  PLLInit.PLLNDIV = 100;
 80008b4:	2364      	movs	r3, #100	@ 0x64
 80008b6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  PLLInit.PLLIDF = DSI_PLL_IN_DIV5;
 80008ba:	2305      	movs	r3, #5
 80008bc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  PLLInit.PLLODF = DSI_PLL_OUT_DIV1;
 80008c0:	2300      	movs	r3, #0
 80008c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_DSI_Init(&hdsi, &PLLInit) != HAL_OK)
 80008c6:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80008ca:	4619      	mov	r1, r3
 80008cc:	4860      	ldr	r0, [pc, #384]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 80008ce:	f002 fb8b 	bl	8002fe8 <HAL_DSI_Init>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d001      	beq.n	80008dc <MX_DSIHOST_DSI_Init+0xb0>
  {
    Error_Handler();
 80008d8:	f001 f848 	bl	800196c <Error_Handler>
  }
  HostTimeouts.TimeoutCkdiv = 1;
 80008dc:	2301      	movs	r3, #1
 80008de:	67bb      	str	r3, [r7, #120]	@ 0x78
  HostTimeouts.HighSpeedTransmissionTimeout = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  HostTimeouts.LowPowerReceptionTimeout = 0;
 80008e4:	2300      	movs	r3, #0
 80008e6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  HostTimeouts.HighSpeedReadTimeout = 0;
 80008ea:	2300      	movs	r3, #0
 80008ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  HostTimeouts.LowPowerReadTimeout = 0;
 80008f0:	2300      	movs	r3, #0
 80008f2:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  HostTimeouts.HighSpeedWriteTimeout = 0;
 80008f6:	2300      	movs	r3, #0
 80008f8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  HostTimeouts.HighSpeedWritePrespMode = DSI_HS_PM_DISABLE;
 80008fc:	2300      	movs	r3, #0
 80008fe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  HostTimeouts.LowPowerWriteTimeout = 0;
 8000902:	2300      	movs	r3, #0
 8000904:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  HostTimeouts.BTATimeout = 0;
 8000908:	2300      	movs	r3, #0
 800090a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (HAL_DSI_ConfigHostTimeouts(&hdsi, &HostTimeouts) != HAL_OK)
 800090e:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8000912:	4619      	mov	r1, r3
 8000914:	484e      	ldr	r0, [pc, #312]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 8000916:	f003 f87d 	bl	8003a14 <HAL_DSI_ConfigHostTimeouts>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <MX_DSIHOST_DSI_Init+0xf8>
  {
    Error_Handler();
 8000920:	f001 f824 	bl	800196c <Error_Handler>
  }
  PhyTimings.ClockLaneHS2LPTime = 28;
 8000924:	231c      	movs	r3, #28
 8000926:	663b      	str	r3, [r7, #96]	@ 0x60
  PhyTimings.ClockLaneLP2HSTime = 33;
 8000928:	2321      	movs	r3, #33	@ 0x21
 800092a:	667b      	str	r3, [r7, #100]	@ 0x64
  PhyTimings.DataLaneHS2LPTime = 15;
 800092c:	230f      	movs	r3, #15
 800092e:	66bb      	str	r3, [r7, #104]	@ 0x68
  PhyTimings.DataLaneLP2HSTime = 25;
 8000930:	2319      	movs	r3, #25
 8000932:	66fb      	str	r3, [r7, #108]	@ 0x6c
  PhyTimings.DataLaneMaxReadTime = 0;
 8000934:	2300      	movs	r3, #0
 8000936:	673b      	str	r3, [r7, #112]	@ 0x70
  PhyTimings.StopWaitTime = 0;
 8000938:	2300      	movs	r3, #0
 800093a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_DSI_ConfigPhyTimer(&hdsi, &PhyTimings) != HAL_OK)
 800093c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8000940:	4619      	mov	r1, r3
 8000942:	4843      	ldr	r0, [pc, #268]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 8000944:	f002 fffc 	bl	8003940 <HAL_DSI_ConfigPhyTimer>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_DSIHOST_DSI_Init+0x126>
  {
    Error_Handler();
 800094e:	f001 f80d 	bl	800196c <Error_Handler>
  }
  if (HAL_DSI_ConfigFlowControl(&hdsi, DSI_FLOW_CONTROL_BTA) != HAL_OK)
 8000952:	2104      	movs	r1, #4
 8000954:	483e      	ldr	r0, [pc, #248]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 8000956:	f002 ffcb 	bl	80038f0 <HAL_DSI_ConfigFlowControl>
 800095a:	4603      	mov	r3, r0
 800095c:	2b00      	cmp	r3, #0
 800095e:	d001      	beq.n	8000964 <MX_DSIHOST_DSI_Init+0x138>
  {
    Error_Handler();
 8000960:	f001 f804 	bl	800196c <Error_Handler>
  }
  if (HAL_DSI_SetLowPowerRXFilter(&hdsi, 10000) != HAL_OK)
 8000964:	f242 7110 	movw	r1, #10000	@ 0x2710
 8000968:	4839      	ldr	r0, [pc, #228]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 800096a:	f003 fa11 	bl	8003d90 <HAL_DSI_SetLowPowerRXFilter>
 800096e:	4603      	mov	r3, r0
 8000970:	2b00      	cmp	r3, #0
 8000972:	d001      	beq.n	8000978 <MX_DSIHOST_DSI_Init+0x14c>
  {
    Error_Handler();
 8000974:	f000 fffa 	bl	800196c <Error_Handler>
  }
  if (HAL_DSI_ConfigErrorMonitor(&hdsi, HAL_DSI_ERROR_OVF) != HAL_OK)
 8000978:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800097c:	4834      	ldr	r0, [pc, #208]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 800097e:	f002 fcb3 	bl	80032e8 <HAL_DSI_ConfigErrorMonitor>
 8000982:	4603      	mov	r3, r0
 8000984:	2b00      	cmp	r3, #0
 8000986:	d001      	beq.n	800098c <MX_DSIHOST_DSI_Init+0x160>
  {
    Error_Handler();
 8000988:	f000 fff0 	bl	800196c <Error_Handler>
  }
  LPCmd.LPGenShortWriteNoP = DSI_LP_GSW0P_ENABLE;
 800098c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000990:	62fb      	str	r3, [r7, #44]	@ 0x2c
  LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_ENABLE;
 8000992:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000996:	633b      	str	r3, [r7, #48]	@ 0x30
  LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_ENABLE;
 8000998:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800099c:	637b      	str	r3, [r7, #52]	@ 0x34
  LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_ENABLE;
 800099e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80009a2:	63bb      	str	r3, [r7, #56]	@ 0x38
  LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_ENABLE;
 80009a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_ENABLE;
 80009aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009ae:	643b      	str	r3, [r7, #64]	@ 0x40
  LPCmd.LPGenLongWrite = DSI_LP_GLW_ENABLE;
 80009b0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80009b4:	647b      	str	r3, [r7, #68]	@ 0x44
  LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_ENABLE;
 80009b6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_ENABLE;
 80009bc:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80009c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_ENABLE;
 80009c2:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 80009c6:	653b      	str	r3, [r7, #80]	@ 0x50
  LPCmd.LPDcsLongWrite = DSI_LP_DLW_ENABLE;
 80009c8:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80009cc:	657b      	str	r3, [r7, #84]	@ 0x54
  LPCmd.LPMaxReadPacket = DSI_LP_MRDP_ENABLE;
 80009ce:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80009d2:	65bb      	str	r3, [r7, #88]	@ 0x58
  LPCmd.AcknowledgeRequest = DSI_ACKNOWLEDGE_ENABLE;
 80009d4:	2302      	movs	r3, #2
 80009d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DSI_ConfigCommand(&hdsi, &LPCmd) != HAL_OK)
 80009d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80009dc:	4619      	mov	r1, r3
 80009de:	481c      	ldr	r0, [pc, #112]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 80009e0:	f002 ff28 	bl	8003834 <HAL_DSI_ConfigCommand>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_DSIHOST_DSI_Init+0x1c2>
  {
    Error_Handler();
 80009ea:	f000 ffbf 	bl	800196c <Error_Handler>
  }
  CmdCfg.VirtualChannelID = 0;
 80009ee:	2300      	movs	r3, #0
 80009f0:	603b      	str	r3, [r7, #0]
  CmdCfg.ColorCoding = DSI_RGB565;
 80009f2:	2300      	movs	r3, #0
 80009f4:	607b      	str	r3, [r7, #4]
  CmdCfg.CommandSize = 480;
 80009f6:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 80009fa:	60bb      	str	r3, [r7, #8]
  CmdCfg.TearingEffectSource = DSI_TE_EXTERNAL;
 80009fc:	2310      	movs	r3, #16
 80009fe:	60fb      	str	r3, [r7, #12]
  CmdCfg.TearingEffectPolarity = DSI_TE_RISING_EDGE;
 8000a00:	2300      	movs	r3, #0
 8000a02:	613b      	str	r3, [r7, #16]
  CmdCfg.HSPolarity = DSI_HSYNC_ACTIVE_LOW;
 8000a04:	2304      	movs	r3, #4
 8000a06:	617b      	str	r3, [r7, #20]
  CmdCfg.VSPolarity = DSI_VSYNC_ACTIVE_LOW;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	61bb      	str	r3, [r7, #24]
  CmdCfg.DEPolarity = DSI_DATA_ENABLE_ACTIVE_HIGH;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	61fb      	str	r3, [r7, #28]
  CmdCfg.VSyncPol = DSI_VSYNC_FALLING;
 8000a10:	2300      	movs	r3, #0
 8000a12:	623b      	str	r3, [r7, #32]
  CmdCfg.AutomaticRefresh = DSI_AR_DISABLE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	627b      	str	r3, [r7, #36]	@ 0x24
  CmdCfg.TEAcknowledgeRequest = DSI_TE_ACKNOWLEDGE_ENABLE;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_DSI_ConfigAdaptedCommandMode(&hdsi, &CmdCfg) != HAL_OK)
 8000a1c:	463b      	mov	r3, r7
 8000a1e:	4619      	mov	r1, r3
 8000a20:	480b      	ldr	r0, [pc, #44]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 8000a22:	f002 fe2d 	bl	8003680 <HAL_DSI_ConfigAdaptedCommandMode>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <MX_DSIHOST_DSI_Init+0x204>
  {
    Error_Handler();
 8000a2c:	f000 ff9e 	bl	800196c <Error_Handler>
  }
  if (HAL_DSI_SetGenericVCID(&hdsi, 0) != HAL_OK)
 8000a30:	2100      	movs	r1, #0
 8000a32:	4807      	ldr	r0, [pc, #28]	@ (8000a50 <MX_DSIHOST_DSI_Init+0x224>)
 8000a34:	f002 fdfb 	bl	800362e <HAL_DSI_SetGenericVCID>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_DSIHOST_DSI_Init+0x216>
  {
    Error_Handler();
 8000a3e:	f000 ff95 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN DSIHOST_Init 2 */

  /* USER CODE END DSIHOST_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	37a8      	adds	r7, #168	@ 0xa8
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
 8000a4a:	bf00      	nop
 8000a4c:	40022400 	.word	0x40022400
 8000a50:	200000a4 	.word	0x200000a4
 8000a54:	40016c00 	.word	0x40016c00

08000a58 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C4_Init(void)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000a5c:	4b1b      	ldr	r3, [pc, #108]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000a5e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ad0 <MX_I2C4_Init+0x78>)
 8000a60:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x20404768;
 8000a62:	4b1a      	ldr	r3, [pc, #104]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000a64:	4a1b      	ldr	r2, [pc, #108]	@ (8000ad4 <MX_I2C4_Init+0x7c>)
 8000a66:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000a68:	4b18      	ldr	r3, [pc, #96]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000a6e:	4b17      	ldr	r3, [pc, #92]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000a70:	2201      	movs	r2, #1
 8000a72:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000a74:	4b15      	ldr	r3, [pc, #84]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000a76:	2200      	movs	r2, #0
 8000a78:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000a7a:	4b14      	ldr	r3, [pc, #80]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000a80:	4b12      	ldr	r3, [pc, #72]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000a86:	4b11      	ldr	r3, [pc, #68]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000a88:	2200      	movs	r2, #0
 8000a8a:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a8c:	4b0f      	ldr	r3, [pc, #60]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000a92:	480e      	ldr	r0, [pc, #56]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000a94:	f003 fbae 	bl	80041f4 <HAL_I2C_Init>
 8000a98:	4603      	mov	r3, r0
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d001      	beq.n	8000aa2 <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000a9e:	f000 ff65 	bl	800196c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000aa2:	2100      	movs	r1, #0
 8000aa4:	4809      	ldr	r0, [pc, #36]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000aa6:	f003 fc5b 	bl	8004360 <HAL_I2CEx_ConfigAnalogFilter>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	2b00      	cmp	r3, #0
 8000aae:	d001      	beq.n	8000ab4 <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000ab0:	f000 ff5c 	bl	800196c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000ab4:	2100      	movs	r1, #0
 8000ab6:	4805      	ldr	r0, [pc, #20]	@ (8000acc <MX_I2C4_Init+0x74>)
 8000ab8:	f003 fc9d 	bl	80043f6 <HAL_I2CEx_ConfigDigitalFilter>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000ac2:	f000 ff53 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200000c0 	.word	0x200000c0
 8000ad0:	40006000 	.word	0x40006000
 8000ad4:	20404768 	.word	0x20404768

08000ad8 <MX_LTDC_Init>:
  * @brief LTDC Initialization Function
  * @param None
  * @retval None
  */
static void MX_LTDC_Init(void)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b09c      	sub	sp, #112	@ 0x70
 8000adc:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN LTDC_Init 0 */

  /* USER CODE END LTDC_Init 0 */

  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8000ade:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000ae2:	2234      	movs	r2, #52	@ 0x34
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	f006 fa33 	bl	8006f52 <memset>

  /* USER CODE BEGIN LTDC_Init 1 */

  /* USER CODE END LTDC_Init 1 */
  hltdc.Instance = LTDC;
 8000aec:	4b57      	ldr	r3, [pc, #348]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000aee:	4a58      	ldr	r2, [pc, #352]	@ (8000c50 <MX_LTDC_Init+0x178>)
 8000af0:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8000af2:	4b56      	ldr	r3, [pc, #344]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000af4:	2200      	movs	r2, #0
 8000af6:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8000af8:	4b54      	ldr	r3, [pc, #336]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000afa:	2200      	movs	r2, #0
 8000afc:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8000afe:	4b53      	ldr	r3, [pc, #332]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b00:	2200      	movs	r2, #0
 8000b02:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8000b04:	4b51      	ldr	r3, [pc, #324]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 1;
 8000b0a:	4b50      	ldr	r3, [pc, #320]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b0c:	2201      	movs	r2, #1
 8000b0e:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 1;
 8000b10:	4b4e      	ldr	r3, [pc, #312]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b12:	2201      	movs	r2, #1
 8000b14:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 2;
 8000b16:	4b4d      	ldr	r3, [pc, #308]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b18:	2202      	movs	r2, #2
 8000b1a:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 2;
 8000b1c:	4b4b      	ldr	r3, [pc, #300]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b1e:	2202      	movs	r2, #2
 8000b20:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 482;
 8000b22:	4b4a      	ldr	r3, [pc, #296]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b24:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8000b28:	625a      	str	r2, [r3, #36]	@ 0x24
  hltdc.Init.AccumulatedActiveH = 802;
 8000b2a:	4b48      	ldr	r3, [pc, #288]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b2c:	f240 3222 	movw	r2, #802	@ 0x322
 8000b30:	629a      	str	r2, [r3, #40]	@ 0x28
  hltdc.Init.TotalWidth = 483;
 8000b32:	4b46      	ldr	r3, [pc, #280]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b34:	f240 12e3 	movw	r2, #483	@ 0x1e3
 8000b38:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc.Init.TotalHeigh = 803;
 8000b3a:	4b44      	ldr	r3, [pc, #272]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b3c:	f240 3223 	movw	r2, #803	@ 0x323
 8000b40:	631a      	str	r2, [r3, #48]	@ 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8000b42:	4b42      	ldr	r3, [pc, #264]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hltdc.Init.Backcolor.Green = 0;
 8000b4a:	4b40      	ldr	r3, [pc, #256]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b4c:	2200      	movs	r2, #0
 8000b4e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  hltdc.Init.Backcolor.Red = 0;
 8000b52:	4b3e      	ldr	r3, [pc, #248]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 8000b5a:	483c      	ldr	r0, [pc, #240]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000b5c:	f003 fc97 	bl	800448e <HAL_LTDC_Init>
 8000b60:	4603      	mov	r3, r0
 8000b62:	2b00      	cmp	r3, #0
 8000b64:	d001      	beq.n	8000b6a <MX_LTDC_Init+0x92>
  {
    Error_Handler();
 8000b66:	f000 ff01 	bl	800196c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	637b      	str	r3, [r7, #52]	@ 0x34
  pLayerCfg.WindowX1 = 480;
 8000b6e:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000b72:	63bb      	str	r3, [r7, #56]	@ 0x38
  pLayerCfg.WindowY0 = 0;
 8000b74:	2300      	movs	r3, #0
 8000b76:	63fb      	str	r3, [r7, #60]	@ 0x3c
  pLayerCfg.WindowY1 = 800;
 8000b78:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000b7c:	643b      	str	r3, [r7, #64]	@ 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_RGB565;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	647b      	str	r3, [r7, #68]	@ 0x44
  pLayerCfg.Alpha = 255;
 8000b82:	23ff      	movs	r3, #255	@ 0xff
 8000b84:	64bb      	str	r3, [r7, #72]	@ 0x48
  pLayerCfg.Alpha0 = 0;
 8000b86:	2300      	movs	r3, #0
 8000b88:	64fb      	str	r3, [r7, #76]	@ 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8000b8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000b8e:	653b      	str	r3, [r7, #80]	@ 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 8000b90:	2305      	movs	r3, #5
 8000b92:	657b      	str	r3, [r7, #84]	@ 0x54
  pLayerCfg.FBStartAdress = 0;
 8000b94:	2300      	movs	r3, #0
 8000b96:	65bb      	str	r3, [r7, #88]	@ 0x58
  pLayerCfg.ImageWidth = 480;
 8000b98:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8000b9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  pLayerCfg.ImageHeight = 800;
 8000b9e:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8000ba2:	663b      	str	r3, [r7, #96]	@ 0x60
  pLayerCfg.Backcolor.Blue = 0;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  pLayerCfg.Backcolor.Green = 0;
 8000baa:	2300      	movs	r3, #0
 8000bac:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
  pLayerCfg.Backcolor.Red = 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 8000bb6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8000bba:	2200      	movs	r2, #0
 8000bbc:	4619      	mov	r1, r3
 8000bbe:	4823      	ldr	r0, [pc, #140]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000bc0:	f003 fdc4 	bl	800474c <HAL_LTDC_ConfigLayer>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <MX_LTDC_Init+0xf6>
  {
    Error_Handler();
 8000bca:	f000 fecf 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN LTDC_Init 2 */
  __HAL_LTDC_DISABLE(&hltdc);
 8000bce:	4b1f      	ldr	r3, [pc, #124]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	699a      	ldr	r2, [r3, #24]
 8000bd4:	4b1d      	ldr	r3, [pc, #116]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f022 0201 	bic.w	r2, r2, #1
 8000bdc:	619a      	str	r2, [r3, #24]
  DSI_LPCmdTypeDef LPCmd;

  HAL_DSI_Start(&hdsi);
 8000bde:	481d      	ldr	r0, [pc, #116]	@ (8000c54 <MX_LTDC_Init+0x17c>)
 8000be0:	f002 ffe0 	bl	8003ba4 <HAL_DSI_Start>
  OTM8009A_Init(OTM8009A_FORMAT_RBG565, OTM8009A_ORIENTATION_PORTRAIT);
 8000be4:	2100      	movs	r1, #0
 8000be6:	2002      	movs	r0, #2
 8000be8:	f001 faba 	bl	8002160 <OTM8009A_Init>

  HAL_DSI_ShortWrite(&hdsi, 0, DSI_DCS_SHORT_PKT_WRITE_P1, OTM8009A_CMD_DISPOFF, 0x00);
 8000bec:	2300      	movs	r3, #0
 8000bee:	9300      	str	r3, [sp, #0]
 8000bf0:	2328      	movs	r3, #40	@ 0x28
 8000bf2:	2215      	movs	r2, #21
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	4817      	ldr	r0, [pc, #92]	@ (8000c54 <MX_LTDC_Init+0x17c>)
 8000bf8:	f003 f810 	bl	8003c1c <HAL_DSI_ShortWrite>

  LPCmd.LPGenShortWriteNoP = DSI_LP_GSW0P_DISABLE;
 8000bfc:	2300      	movs	r3, #0
 8000bfe:	603b      	str	r3, [r7, #0]
  LPCmd.LPGenShortWriteOneP = DSI_LP_GSW1P_DISABLE;
 8000c00:	2300      	movs	r3, #0
 8000c02:	607b      	str	r3, [r7, #4]
  LPCmd.LPGenShortWriteTwoP = DSI_LP_GSW2P_DISABLE;
 8000c04:	2300      	movs	r3, #0
 8000c06:	60bb      	str	r3, [r7, #8]
  LPCmd.LPGenShortReadNoP = DSI_LP_GSR0P_DISABLE;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	60fb      	str	r3, [r7, #12]
  LPCmd.LPGenShortReadOneP = DSI_LP_GSR1P_DISABLE;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	613b      	str	r3, [r7, #16]
  LPCmd.LPGenShortReadTwoP = DSI_LP_GSR2P_DISABLE;
 8000c10:	2300      	movs	r3, #0
 8000c12:	617b      	str	r3, [r7, #20]
  LPCmd.LPGenLongWrite = DSI_LP_GLW_DISABLE;
 8000c14:	2300      	movs	r3, #0
 8000c16:	61bb      	str	r3, [r7, #24]
  LPCmd.LPDcsShortWriteNoP = DSI_LP_DSW0P_DISABLE;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	61fb      	str	r3, [r7, #28]
  LPCmd.LPDcsShortWriteOneP = DSI_LP_DSW1P_DISABLE;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	623b      	str	r3, [r7, #32]
  LPCmd.LPDcsShortReadNoP = DSI_LP_DSR0P_DISABLE;
 8000c20:	2300      	movs	r3, #0
 8000c22:	627b      	str	r3, [r7, #36]	@ 0x24
  LPCmd.LPDcsLongWrite = DSI_LP_DLW_DISABLE;
 8000c24:	2300      	movs	r3, #0
 8000c26:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_DSI_ConfigCommand(&hdsi, &LPCmd);
 8000c28:	463b      	mov	r3, r7
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	4809      	ldr	r0, [pc, #36]	@ (8000c54 <MX_LTDC_Init+0x17c>)
 8000c2e:	f002 fe01 	bl	8003834 <HAL_DSI_ConfigCommand>

  __HAL_LTDC_ENABLE(&hltdc);
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000c34:	681b      	ldr	r3, [r3, #0]
 8000c36:	699a      	ldr	r2, [r3, #24]
 8000c38:	4b04      	ldr	r3, [pc, #16]	@ (8000c4c <MX_LTDC_Init+0x174>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f042 0201 	orr.w	r2, r2, #1
 8000c40:	619a      	str	r2, [r3, #24]
  
  /* USER CODE END LTDC_Init 2 */

}
 8000c42:	bf00      	nop
 8000c44:	3768      	adds	r7, #104	@ 0x68
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	bf00      	nop
 8000c4c:	20000114 	.word	0x20000114
 8000c50:	40016800 	.word	0x40016800
 8000c54:	200000a4 	.word	0x200000a4

08000c58 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000c5c:	4b2a      	ldr	r3, [pc, #168]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000c5e:	4a2b      	ldr	r2, [pc, #172]	@ (8000d0c <MX_QUADSPI_Init+0xb4>)
 8000c60:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 1;
 8000c62:	4b29      	ldr	r3, [pc, #164]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000c64:	2201      	movs	r2, #1
 8000c66:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 16;
 8000c68:	4b27      	ldr	r3, [pc, #156]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000c6a:	2210      	movs	r2, #16
 8000c6c:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 8000c6e:	4b26      	ldr	r3, [pc, #152]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000c70:	2210      	movs	r2, #16
 8000c72:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 25;
 8000c74:	4b24      	ldr	r3, [pc, #144]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000c76:	2219      	movs	r2, #25
 8000c78:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_4_CYCLE;
 8000c7a:	4b23      	ldr	r3, [pc, #140]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000c7c:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000c80:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 8000c82:	4b21      	ldr	r3, [pc, #132]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 8000c88:	4b1f      	ldr	r3, [pc, #124]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 8000c8e:	4b1e      	ldr	r3, [pc, #120]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000c90:	2200      	movs	r2, #0
 8000c92:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 8000c94:	481c      	ldr	r0, [pc, #112]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000c96:	f003 ff5d 	bl	8004b54 <HAL_QSPI_Init>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d001      	beq.n	8000ca4 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 8000ca0:	f000 fe64 	bl	800196c <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */
  /* QSPI memory reset */
  if (QSPI_ResetMemory(&hqspi) != QSPI_OK)
 8000ca4:	4818      	ldr	r0, [pc, #96]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000ca6:	f000 fa0d 	bl	80010c4 <QSPI_ResetMemory>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <MX_QUADSPI_Init+0x5c>
  {
    Error_Handler();
 8000cb0:	f000 fe5c 	bl	800196c <Error_Handler>
  }

  /* Put QSPI memory in QPI mode */
  if( QSPI_EnterMemory_QPI( &hqspi )!=QSPI_OK )
 8000cb4:	4814      	ldr	r0, [pc, #80]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000cb6:	f000 fb2d 	bl	8001314 <QSPI_EnterMemory_QPI>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	2b00      	cmp	r3, #0
 8000cbe:	d001      	beq.n	8000cc4 <MX_QUADSPI_Init+0x6c>
  {
    Error_Handler();
 8000cc0:	f000 fe54 	bl	800196c <Error_Handler>
  }

  /* Set the QSPI memory in 4-bytes address mode */
  if (QSPI_EnterFourBytesAddress(&hqspi) != QSPI_OK)
 8000cc4:	4810      	ldr	r0, [pc, #64]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000cc6:	f000 fb71 	bl	80013ac <QSPI_EnterFourBytesAddress>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d001      	beq.n	8000cd4 <MX_QUADSPI_Init+0x7c>
  {
    Error_Handler();
 8000cd0:	f000 fe4c 	bl	800196c <Error_Handler>
  }

  /* Configuration of the dummy cycles on QSPI memory side */
  if (QSPI_DummyCyclesCfg(&hqspi) != QSPI_OK)
 8000cd4:	480c      	ldr	r0, [pc, #48]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000cd6:	f000 fba4 	bl	8001422 <QSPI_DummyCyclesCfg>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_QUADSPI_Init+0x8c>
  {
    Error_Handler();
 8000ce0:	f000 fe44 	bl	800196c <Error_Handler>
  }

  /* Configuration of the Output driver strength on memory side */
  if( QSPI_OutDrvStrengthCfg( &hqspi ) != QSPI_OK )
 8000ce4:	4808      	ldr	r0, [pc, #32]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000ce6:	f000 fc58 	bl	800159a <QSPI_OutDrvStrengthCfg>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	d001      	beq.n	8000cf4 <MX_QUADSPI_Init+0x9c>
  {
    Error_Handler();
 8000cf0:	f000 fe3c 	bl	800196c <Error_Handler>
  }

  if( BSP_QSPI_EnableMemoryMappedMode(&hqspi) != QSPI_OK )
 8000cf4:	4804      	ldr	r0, [pc, #16]	@ (8000d08 <MX_QUADSPI_Init+0xb0>)
 8000cf6:	f000 fd8a 	bl	800180e <BSP_QSPI_EnableMemoryMappedMode>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <MX_QUADSPI_Init+0xac>
  {
    Error_Handler();
 8000d00:	f000 fe34 	bl	800196c <Error_Handler>
  }

  /* USER CODE END QUADSPI_Init 2 */

}
 8000d04:	bf00      	nop
 8000d06:	bd80      	pop	{r7, pc}
 8000d08:	200001bc 	.word	0x200001bc
 8000d0c:	a0001000 	.word	0xa0001000

08000d10 <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b08c      	sub	sp, #48	@ 0x30
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FMC_Init 0 */

  /* USER CODE END FMC_Init 0 */

  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 8000d16:	f107 0314 	add.w	r3, r7, #20
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	601a      	str	r2, [r3, #0]
 8000d1e:	605a      	str	r2, [r3, #4]
 8000d20:	609a      	str	r2, [r3, #8]
 8000d22:	60da      	str	r2, [r3, #12]
 8000d24:	611a      	str	r2, [r3, #16]
 8000d26:	615a      	str	r2, [r3, #20]
 8000d28:	619a      	str	r2, [r3, #24]

  /* USER CODE END FMC_Init 1 */

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 8000d2a:	4b25      	ldr	r3, [pc, #148]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d2c:	4a25      	ldr	r2, [pc, #148]	@ (8000dc4 <MX_FMC_Init+0xb4>)
 8000d2e:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK1;
 8000d30:	4b23      	ldr	r3, [pc, #140]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8000d36:	4b22      	ldr	r3, [pc, #136]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d38:	2200      	movs	r2, #0
 8000d3a:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8000d3c:	4b20      	ldr	r3, [pc, #128]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d3e:	2204      	movs	r2, #4
 8000d40:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_32;
 8000d42:	4b1f      	ldr	r3, [pc, #124]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d44:	2220      	movs	r2, #32
 8000d46:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8000d48:	4b1d      	ldr	r3, [pc, #116]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d4a:	2240      	movs	r2, #64	@ 0x40
 8000d4c:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_3;
 8000d4e:	4b1c      	ldr	r3, [pc, #112]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d50:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 8000d54:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8000d56:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_PERIOD_2;
 8000d5c:	4b18      	ldr	r3, [pc, #96]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d5e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000d62:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_ENABLE;
 8000d64:	4b16      	ldr	r3, [pc, #88]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d66:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d6a:	625a      	str	r2, [r3, #36]	@ 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8000d6c:	4b14      	ldr	r3, [pc, #80]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d6e:	2200      	movs	r2, #0
 8000d70:	629a      	str	r2, [r3, #40]	@ 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 2;
 8000d72:	2302      	movs	r3, #2
 8000d74:	617b      	str	r3, [r7, #20]
  SdramTiming.ExitSelfRefreshDelay = 7;
 8000d76:	2307      	movs	r3, #7
 8000d78:	61bb      	str	r3, [r7, #24]
  SdramTiming.SelfRefreshTime = 4;
 8000d7a:	2304      	movs	r3, #4
 8000d7c:	61fb      	str	r3, [r7, #28]
  SdramTiming.RowCycleDelay = 7;
 8000d7e:	2307      	movs	r3, #7
 8000d80:	623b      	str	r3, [r7, #32]
  SdramTiming.WriteRecoveryTime = 2;
 8000d82:	2302      	movs	r3, #2
 8000d84:	627b      	str	r3, [r7, #36]	@ 0x24
  SdramTiming.RPDelay = 2;
 8000d86:	2302      	movs	r3, #2
 8000d88:	62bb      	str	r3, [r7, #40]	@ 0x28
  SdramTiming.RCDDelay = 3;
 8000d8a:	2303      	movs	r3, #3
 8000d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	480a      	ldr	r0, [pc, #40]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000d96:	f005 fc75 	bl	8006684 <HAL_SDRAM_Init>
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	2b00      	cmp	r3, #0
 8000d9e:	d001      	beq.n	8000da4 <MX_FMC_Init+0x94>
  {
    Error_Handler( );
 8000da0:	f000 fde4 	bl	800196c <Error_Handler>
  /* USER CODE BEGIN FMC_Init 2 */

  FMC_SDRAM_CommandTypeDef command;

  /* Program the SDRAM external device */
  BSP_SDRAM_Initialization_Sequence(&hsdram1, &command);
 8000da4:	1d3b      	adds	r3, r7, #4
 8000da6:	4619      	mov	r1, r3
 8000da8:	4805      	ldr	r0, [pc, #20]	@ (8000dc0 <MX_FMC_Init+0xb0>)
 8000daa:	f000 f92d 	bl	8001008 <BSP_SDRAM_Initialization_Sequence>

  //Deactivate speculative/cache access to first FMC Bank to save FMC bandwidth
  FMC_Bank1->BTCR[0] = 0x000030D2;
 8000dae:	f04f 4320 	mov.w	r3, #2684354560	@ 0xa0000000
 8000db2:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000db6:	601a      	str	r2, [r3, #0]
  /* USER CODE END FMC_Init 2 */
}
 8000db8:	bf00      	nop
 8000dba:	3730      	adds	r7, #48	@ 0x30
 8000dbc:	46bd      	mov	sp, r7
 8000dbe:	bd80      	pop	{r7, pc}
 8000dc0:	20000208 	.word	0x20000208
 8000dc4:	a0000140 	.word	0xa0000140

08000dc8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b08e      	sub	sp, #56	@ 0x38
 8000dcc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	601a      	str	r2, [r3, #0]
 8000dd6:	605a      	str	r2, [r3, #4]
 8000dd8:	609a      	str	r2, [r3, #8]
 8000dda:	60da      	str	r2, [r3, #12]
 8000ddc:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000dde:	4b6a      	ldr	r3, [pc, #424]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	4a69      	ldr	r2, [pc, #420]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000de4:	f043 0310 	orr.w	r3, r3, #16
 8000de8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dea:	4b67      	ldr	r3, [pc, #412]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dee:	f003 0310 	and.w	r3, r3, #16
 8000df2:	623b      	str	r3, [r7, #32]
 8000df4:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df6:	4b64      	ldr	r3, [pc, #400]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfa:	4a63      	ldr	r2, [pc, #396]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000dfc:	f043 0302 	orr.w	r3, r3, #2
 8000e00:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e02:	4b61      	ldr	r3, [pc, #388]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	61fb      	str	r3, [r7, #28]
 8000e0c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e0e:	4b5e      	ldr	r3, [pc, #376]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	4a5d      	ldr	r2, [pc, #372]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e14:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e18:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e1a:	4b5b      	ldr	r3, [pc, #364]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e22:	61bb      	str	r3, [r7, #24]
 8000e24:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000e26:	4b58      	ldr	r3, [pc, #352]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e2a:	4a57      	ldr	r2, [pc, #348]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e2c:	f043 0308 	orr.w	r3, r3, #8
 8000e30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e32:	4b55      	ldr	r3, [pc, #340]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	f003 0308 	and.w	r3, r3, #8
 8000e3a:	617b      	str	r3, [r7, #20]
 8000e3c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e3e:	4b52      	ldr	r3, [pc, #328]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	4a51      	ldr	r2, [pc, #324]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e44:	f043 0304 	orr.w	r3, r3, #4
 8000e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e4a:	4b4f      	ldr	r3, [pc, #316]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4e:	f003 0304 	and.w	r3, r3, #4
 8000e52:	613b      	str	r3, [r7, #16]
 8000e54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000e56:	4b4c      	ldr	r3, [pc, #304]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	4a4b      	ldr	r2, [pc, #300]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e62:	4b49      	ldr	r3, [pc, #292]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e6e:	4b46      	ldr	r3, [pc, #280]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e72:	4a45      	ldr	r2, [pc, #276]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e74:	f043 0320 	orr.w	r3, r3, #32
 8000e78:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7a:	4b43      	ldr	r3, [pc, #268]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e7e:	f003 0320 	and.w	r3, r3, #32
 8000e82:	60bb      	str	r3, [r7, #8]
 8000e84:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOJ_CLK_ENABLE();
 8000e86:	4b40      	ldr	r3, [pc, #256]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e8a:	4a3f      	ldr	r2, [pc, #252]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e90:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e92:	4b3d      	ldr	r3, [pc, #244]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000e9a:	607b      	str	r3, [r7, #4]
 8000e9c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e9e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ea2:	4a39      	ldr	r2, [pc, #228]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000ea4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ea8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000eaa:	4b37      	ldr	r3, [pc, #220]	@ (8000f88 <MX_GPIO_Init+0x1c0>)
 8000eac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eb2:	603b      	str	r3, [r7, #0]
 8000eb4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_RESET_GPIO_Port, LCD_RESET_Pin, GPIO_PIN_SET);
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000ebc:	4833      	ldr	r0, [pc, #204]	@ (8000f8c <MX_GPIO_Init+0x1c4>)
 8000ebe:	f003 f941 	bl	8004144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RENDER_TIME_Pin|VSYNC_FREQ_Pin, GPIO_PIN_RESET);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	21c0      	movs	r1, #192	@ 0xc0
 8000ec6:	4832      	ldr	r0, [pc, #200]	@ (8000f90 <MX_GPIO_Init+0x1c8>)
 8000ec8:	f003 f93c 	bl	8004144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_ACTIVE_GPIO_Port, MCU_ACTIVE_Pin, GPIO_PIN_RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	2140      	movs	r1, #64	@ 0x40
 8000ed0:	4830      	ldr	r0, [pc, #192]	@ (8000f94 <MX_GPIO_Init+0x1cc>)
 8000ed2:	f003 f937 	bl	8004144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FRAME_RATE_GPIO_Port, FRAME_RATE_Pin, GPIO_PIN_RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2102      	movs	r1, #2
 8000eda:	482c      	ldr	r0, [pc, #176]	@ (8000f8c <MX_GPIO_Init+0x1c4>)
 8000edc:	f003 f932 	bl	8004144 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_RESET_Pin */
  GPIO_InitStruct.Pin = LCD_RESET_Pin;
 8000ee0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ee4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ee6:	2301      	movs	r3, #1
 8000ee8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eea:	2301      	movs	r3, #1
 8000eec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8000eee:	2301      	movs	r3, #1
 8000ef0:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(LCD_RESET_GPIO_Port, &GPIO_InitStruct);
 8000ef2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4824      	ldr	r0, [pc, #144]	@ (8000f8c <MX_GPIO_Init+0x1c4>)
 8000efa:	f002 ff77 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : TP_IRQ_Pin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
 8000efe:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f02:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f04:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000f08:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f0a:	2300      	movs	r3, #0
 8000f0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000f0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f12:	4619      	mov	r1, r3
 8000f14:	4820      	ldr	r0, [pc, #128]	@ (8000f98 <MX_GPIO_Init+0x1d0>)
 8000f16:	f002 ff69 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pins : RENDER_TIME_Pin VSYNC_FREQ_Pin */
  GPIO_InitStruct.Pin = RENDER_TIME_Pin|VSYNC_FREQ_Pin;
 8000f1a:	23c0      	movs	r3, #192	@ 0xc0
 8000f1c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f1e:	2301      	movs	r3, #1
 8000f20:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f26:	2303      	movs	r3, #3
 8000f28:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f2a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f2e:	4619      	mov	r1, r3
 8000f30:	4817      	ldr	r0, [pc, #92]	@ (8000f90 <MX_GPIO_Init+0x1c8>)
 8000f32:	f002 ff5b 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_ACTIVE_Pin */
  GPIO_InitStruct.Pin = MCU_ACTIVE_Pin;
 8000f36:	2340      	movs	r3, #64	@ 0x40
 8000f38:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f3a:	2301      	movs	r3, #1
 8000f3c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f42:	2303      	movs	r3, #3
 8000f44:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(MCU_ACTIVE_GPIO_Port, &GPIO_InitStruct);
 8000f46:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f4a:	4619      	mov	r1, r3
 8000f4c:	4811      	ldr	r0, [pc, #68]	@ (8000f94 <MX_GPIO_Init+0x1cc>)
 8000f4e:	f002 ff4d 	bl	8003dec <HAL_GPIO_Init>

  /*Configure GPIO pin : FRAME_RATE_Pin */
  GPIO_InitStruct.Pin = FRAME_RATE_Pin;
 8000f52:	2302      	movs	r3, #2
 8000f54:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f56:	2301      	movs	r3, #1
 8000f58:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5e:	2303      	movs	r3, #3
 8000f60:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(FRAME_RATE_GPIO_Port, &GPIO_InitStruct);
 8000f62:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f66:	4619      	mov	r1, r3
 8000f68:	4808      	ldr	r0, [pc, #32]	@ (8000f8c <MX_GPIO_Init+0x1c4>)
 8000f6a:	f002 ff3f 	bl	8003dec <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f6e:	2200      	movs	r2, #0
 8000f70:	2100      	movs	r1, #0
 8000f72:	2028      	movs	r0, #40	@ 0x28
 8000f74:	f001 fc54 	bl	8002820 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f78:	2028      	movs	r0, #40	@ 0x28
 8000f7a:	f001 fc6d 	bl	8002858 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f7e:	bf00      	nop
 8000f80:	3738      	adds	r7, #56	@ 0x38
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40022400 	.word	0x40022400
 8000f90:	40020800 	.word	0x40020800
 8000f94:	40021400 	.word	0x40021400
 8000f98:	40022000 	.word	0x40022000

08000f9c <OTM8009A_IO_Delay>:
    /**
     * @brief  OTM8009A delay
     * @param  Delay: Delay in ms
     */
    __weak void OTM8009A_IO_Delay(uint32_t Delay)
    {
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b082      	sub	sp, #8
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
        HAL_Delay(Delay);
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	f001 fb5f 	bl	8002668 <HAL_Delay>
    }
 8000faa:	bf00      	nop
 8000fac:	3708      	adds	r7, #8
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <DSI_IO_WriteCmd>:
     *                 If inferior to 2, a long write command is performed else short.
     * @param  pParams: Pointer to parameter values table.
     * @retval HAL status
     */
    void DSI_IO_WriteCmd(uint32_t NbrParams, uint8_t *pParams)
    {
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b084      	sub	sp, #16
 8000fb8:	af02      	add	r7, sp, #8
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
        if (NbrParams <= 1)
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	2b01      	cmp	r3, #1
 8000fc2:	d80d      	bhi.n	8000fe0 <DSI_IO_WriteCmd+0x2c>
        {
            HAL_DSI_ShortWrite(&hdsi, LCD_OTM8009A_ID, DSI_DCS_SHORT_PKT_WRITE_P1, pParams[0], pParams[1]);
 8000fc4:	683b      	ldr	r3, [r7, #0]
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	461a      	mov	r2, r3
 8000fca:	683b      	ldr	r3, [r7, #0]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	9300      	str	r3, [sp, #0]
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	2215      	movs	r2, #21
 8000fd6:	2100      	movs	r1, #0
 8000fd8:	480a      	ldr	r0, [pc, #40]	@ (8001004 <DSI_IO_WriteCmd+0x50>)
 8000fda:	f002 fe1f 	bl	8003c1c <HAL_DSI_ShortWrite>
        }
        else
        {
            HAL_DSI_LongWrite(&hdsi, LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams);
        }
    }
 8000fde:	e00d      	b.n	8000ffc <DSI_IO_WriteCmd+0x48>
            HAL_DSI_LongWrite(&hdsi, LCD_OTM8009A_ID, DSI_DCS_LONG_PKT_WRITE, NbrParams, pParams[NbrParams], pParams);
 8000fe0:	683a      	ldr	r2, [r7, #0]
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	4413      	add	r3, r2
 8000fe6:	781b      	ldrb	r3, [r3, #0]
 8000fe8:	461a      	mov	r2, r3
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	9301      	str	r3, [sp, #4]
 8000fee:	9200      	str	r2, [sp, #0]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2239      	movs	r2, #57	@ 0x39
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	4803      	ldr	r0, [pc, #12]	@ (8001004 <DSI_IO_WriteCmd+0x50>)
 8000ff8:	f002 fe32 	bl	8003c60 <HAL_DSI_LongWrite>
    }
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	200000a4 	.word	0x200000a4

08001008 <BSP_SDRAM_Initialization_Sequence>:
  * @param  hsdram: SDRAM handle
  * @param  Command: Pointer to SDRAM command structure
  * @retval None
  */
static void BSP_SDRAM_Initialization_Sequence(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
 __IO uint32_t tmpmrd = 0;
 8001012:	2300      	movs	r3, #0
 8001014:	60fb      	str	r3, [r7, #12]

    /* Step 1: Configure a clock configuration enable command */
    Command->CommandMode            = FMC_SDRAM_CMD_CLK_ENABLE;
 8001016:	683b      	ldr	r3, [r7, #0]
 8001018:	2201      	movs	r2, #1
 800101a:	601a      	str	r2, [r3, #0]
    Command->CommandTarget          =  FMC_SDRAM_CMD_TARGET_BANK1;
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	2210      	movs	r2, #16
 8001020:	605a      	str	r2, [r3, #4]
    Command->AutoRefreshNumber      = 1;
 8001022:	683b      	ldr	r3, [r7, #0]
 8001024:	2201      	movs	r2, #1
 8001026:	609a      	str	r2, [r3, #8]
    Command->ModeRegisterDefinition = 0;
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	2200      	movs	r2, #0
 800102c:	60da      	str	r2, [r3, #12]

    /* Send the command */
    HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 800102e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001032:	6839      	ldr	r1, [r7, #0]
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f005 fb59 	bl	80066ec <HAL_SDRAM_SendCommand>

    /* Step 2: Insert 100 us minimum delay */
    /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
    HAL_Delay(1);
 800103a:	2001      	movs	r0, #1
 800103c:	f001 fb14 	bl	8002668 <HAL_Delay>

    /* Step 3: Configure a PALL (precharge all) command */
    Command->CommandMode            = FMC_SDRAM_CMD_PALL;
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	2202      	movs	r2, #2
 8001044:	601a      	str	r2, [r3, #0]
    Command->CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	2210      	movs	r2, #16
 800104a:	605a      	str	r2, [r3, #4]
    Command->AutoRefreshNumber      = 1;
 800104c:	683b      	ldr	r3, [r7, #0]
 800104e:	2201      	movs	r2, #1
 8001050:	609a      	str	r2, [r3, #8]
    Command->ModeRegisterDefinition = 0;
 8001052:	683b      	ldr	r3, [r7, #0]
 8001054:	2200      	movs	r2, #0
 8001056:	60da      	str	r2, [r3, #12]

    /* Send the command */
    HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 8001058:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800105c:	6839      	ldr	r1, [r7, #0]
 800105e:	6878      	ldr	r0, [r7, #4]
 8001060:	f005 fb44 	bl	80066ec <HAL_SDRAM_SendCommand>

    /* Step 4: Configure an Auto Refresh command */
    Command->CommandMode            = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	2203      	movs	r2, #3
 8001068:	601a      	str	r2, [r3, #0]
    Command->CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	2210      	movs	r2, #16
 800106e:	605a      	str	r2, [r3, #4]
    Command->AutoRefreshNumber      = 8;
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	2208      	movs	r2, #8
 8001074:	609a      	str	r2, [r3, #8]
    Command->ModeRegisterDefinition = 0;
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	2200      	movs	r2, #0
 800107a:	60da      	str	r2, [r3, #12]

    /* Send the command */
    HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 800107c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001080:	6839      	ldr	r1, [r7, #0]
 8001082:	6878      	ldr	r0, [r7, #4]
 8001084:	f005 fb32 	bl	80066ec <HAL_SDRAM_SendCommand>

    /* Step 5: Program the external memory mode register */
    tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          | \
 8001088:	f44f 730c 	mov.w	r3, #560	@ 0x230
 800108c:	60fb      	str	r3, [r7, #12]
             SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   | \
             SDRAM_MODEREG_CAS_LATENCY_3           | \
             SDRAM_MODEREG_OPERATING_MODE_STANDARD | \
             SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;

    Command->CommandMode            = FMC_SDRAM_CMD_LOAD_MODE;
 800108e:	683b      	ldr	r3, [r7, #0]
 8001090:	2204      	movs	r2, #4
 8001092:	601a      	str	r2, [r3, #0]
    Command->CommandTarget          = FMC_SDRAM_CMD_TARGET_BANK1;
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	2210      	movs	r2, #16
 8001098:	605a      	str	r2, [r3, #4]
    Command->AutoRefreshNumber      = 1;
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	2201      	movs	r2, #1
 800109e:	609a      	str	r2, [r3, #8]
    Command->ModeRegisterDefinition = tmpmrd;
 80010a0:	68fa      	ldr	r2, [r7, #12]
 80010a2:	683b      	ldr	r3, [r7, #0]
 80010a4:	60da      	str	r2, [r3, #12]

    /* Send the command */
    HAL_SDRAM_SendCommand(hsdram, Command, SDRAM_TIMEOUT);
 80010a6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010aa:	6839      	ldr	r1, [r7, #0]
 80010ac:	6878      	ldr	r0, [r7, #4]
 80010ae:	f005 fb1d 	bl	80066ec <HAL_SDRAM_SendCommand>

    /* Step 6: Set the refresh rate counter */
    /* Set the device refresh rate */
    HAL_SDRAM_ProgramRefreshRate(hsdram, REFRESH_COUNT);
 80010b2:	f240 712a 	movw	r1, #1834	@ 0x72a
 80010b6:	6878      	ldr	r0, [r7, #4]
 80010b8:	f005 fb4d 	bl	8006756 <HAL_SDRAM_ProgramRefreshRate>

}
 80010bc:	bf00      	nop
 80010be:	3710      	adds	r7, #16
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bd80      	pop	{r7, pc}

080010c4 <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(QSPI_HandleTypeDef *hqspi)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b098      	sub	sp, #96	@ 0x60
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  QSPI_AutoPollingTypeDef  s_config;
  uint8_t                  reg;

  /* Send command RESET command in QPI mode (QUAD I/Os) */
  /* Initialize the reset enable command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80010cc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010d0:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Instruction       = RESET_ENABLE_CMD;
 80010d2:	2366      	movs	r3, #102	@ 0x66
 80010d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80010d6:	2300      	movs	r3, #0
 80010d8:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80010da:	2300      	movs	r3, #0
 80010dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode          = QSPI_DATA_NONE;
 80010de:	2300      	movs	r3, #0
 80010e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles       = 0;
 80010e2:	2300      	movs	r3, #0
 80010e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80010e6:	2300      	movs	r3, #0
 80010e8:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80010ea:	2300      	movs	r3, #0
 80010ec:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80010ee:	2300      	movs	r3, #0
 80010f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80010f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80010fa:	4619      	mov	r1, r3
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f003 fda5 	bl	8004c4c <HAL_QSPI_Command>
 8001102:	4603      	mov	r3, r0
 8001104:	2b00      	cmp	r3, #0
 8001106:	d001      	beq.n	800110c <QSPI_ResetMemory+0x48>
  {
    return QSPI_ERROR;
 8001108:	2301      	movs	r3, #1
 800110a:	e0ff      	b.n	800130c <QSPI_ResetMemory+0x248>
  }
  /* Send the reset memory command */
  s_command.Instruction = RESET_MEMORY_CMD;
 800110c:	2399      	movs	r3, #153	@ 0x99
 800110e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001110:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001114:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001118:	4619      	mov	r1, r3
 800111a:	6878      	ldr	r0, [r7, #4]
 800111c:	f003 fd96 	bl	8004c4c <HAL_QSPI_Command>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <QSPI_ResetMemory+0x66>
  {
    return QSPI_ERROR;
 8001126:	2301      	movs	r3, #1
 8001128:	e0f0      	b.n	800130c <QSPI_ResetMemory+0x248>
  }

  /* Send command RESET command in SPI mode */
  /* Initialize the reset enable command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800112a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800112e:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Instruction       = RESET_ENABLE_CMD;
 8001130:	2366      	movs	r3, #102	@ 0x66
 8001132:	62bb      	str	r3, [r7, #40]	@ 0x28
  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001134:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001138:	f241 3288 	movw	r2, #5000	@ 0x1388
 800113c:	4619      	mov	r1, r3
 800113e:	6878      	ldr	r0, [r7, #4]
 8001140:	f003 fd84 	bl	8004c4c <HAL_QSPI_Command>
 8001144:	4603      	mov	r3, r0
 8001146:	2b00      	cmp	r3, #0
 8001148:	d001      	beq.n	800114e <QSPI_ResetMemory+0x8a>
  {
    return QSPI_ERROR;
 800114a:	2301      	movs	r3, #1
 800114c:	e0de      	b.n	800130c <QSPI_ResetMemory+0x248>
  }
  /* Send the reset memory command */
  s_command.Instruction = RESET_MEMORY_CMD;
 800114e:	2399      	movs	r3, #153	@ 0x99
 8001150:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001152:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001156:	f241 3288 	movw	r2, #5000	@ 0x1388
 800115a:	4619      	mov	r1, r3
 800115c:	6878      	ldr	r0, [r7, #4]
 800115e:	f003 fd75 	bl	8004c4c <HAL_QSPI_Command>
 8001162:	4603      	mov	r3, r0
 8001164:	2b00      	cmp	r3, #0
 8001166:	d001      	beq.n	800116c <QSPI_ResetMemory+0xa8>
  {
    return QSPI_ERROR;
 8001168:	2301      	movs	r3, #1
 800116a:	e0cf      	b.n	800130c <QSPI_ResetMemory+0x248>
  }

  /* After reset CMD, 1000ms requested if QSPI memory SWReset occured during full chip erase operation */
  HAL_Delay( 1000 );
 800116c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001170:	f001 fa7a 	bl	8002668 <HAL_Delay>

  /* Configure automatic polling mode to wait the WIP bit=0 */
  s_config.Match           = 0;
 8001174:	2300      	movs	r3, #0
 8001176:	613b      	str	r3, [r7, #16]
  s_config.Mask            = MX25L512_SR_WIP;
 8001178:	2301      	movs	r3, #1
 800117a:	617b      	str	r3, [r7, #20]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 800117c:	2300      	movs	r3, #0
 800117e:	623b      	str	r3, [r7, #32]
  s_config.StatusBytesSize = 1;
 8001180:	2301      	movs	r3, #1
 8001182:	61fb      	str	r3, [r7, #28]
  s_config.Interval        = 0x10;
 8001184:	2310      	movs	r3, #16
 8001186:	61bb      	str	r3, [r7, #24]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001188:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800118c:	627b      	str	r3, [r7, #36]	@ 0x24

  s_command.InstructionMode = QSPI_INSTRUCTION_1_LINE;
 800118e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001192:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Instruction     = READ_STATUS_REG_CMD;
 8001194:	2305      	movs	r3, #5
 8001196:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataMode        = QSPI_DATA_1_LINE;
 8001198:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800119c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800119e:	f107 0210 	add.w	r2, r7, #16
 80011a2:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80011a6:	f241 3388 	movw	r3, #5000	@ 0x1388
 80011aa:	6878      	ldr	r0, [r7, #4]
 80011ac:	f003 fedb 	bl	8004f66 <HAL_QSPI_AutoPolling>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <QSPI_ResetMemory+0xf6>
  {
    return QSPI_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e0a8      	b.n	800130c <QSPI_ResetMemory+0x248>
  }

  /* Initialize the reading of status register */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 80011ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80011be:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Instruction       = READ_STATUS_REG_CMD;
 80011c0:	2305      	movs	r3, #5
 80011c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80011c4:	2300      	movs	r3, #0
 80011c6:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80011c8:	2300      	movs	r3, #0
 80011ca:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode          = QSPI_DATA_1_LINE;
 80011cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80011d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles       = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.NbData            = 1;
 80011d6:	2301      	movs	r3, #1
 80011d8:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80011da:	2300      	movs	r3, #0
 80011dc:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80011de:	2300      	movs	r3, #0
 80011e0:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80011e2:	2300      	movs	r3, #0
 80011e4:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80011e6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80011ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011ee:	4619      	mov	r1, r3
 80011f0:	6878      	ldr	r0, [r7, #4]
 80011f2:	f003 fd2b 	bl	8004c4c <HAL_QSPI_Command>
 80011f6:	4603      	mov	r3, r0
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d001      	beq.n	8001200 <QSPI_ResetMemory+0x13c>
  {
    return QSPI_ERROR;
 80011fc:	2301      	movs	r3, #1
 80011fe:	e085      	b.n	800130c <QSPI_ResetMemory+0x248>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001200:	f107 030f 	add.w	r3, r7, #15
 8001204:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001208:	4619      	mov	r1, r3
 800120a:	6878      	ldr	r0, [r7, #4]
 800120c:	f003 fe0e 	bl	8004e2c <HAL_QSPI_Receive>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d001      	beq.n	800121a <QSPI_ResetMemory+0x156>
  {
    return QSPI_ERROR;
 8001216:	2301      	movs	r3, #1
 8001218:	e078      	b.n	800130c <QSPI_ResetMemory+0x248>
  }

  /* Enable write operations, command in 1 bit */
  /* Enable write operations */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800121a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800121e:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Instruction       = WRITE_ENABLE_CMD;
 8001220:	2306      	movs	r3, #6
 8001222:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8001224:	2300      	movs	r3, #0
 8001226:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001228:	2300      	movs	r3, #0
 800122a:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode          = QSPI_DATA_NONE;
 800122c:	2300      	movs	r3, #0
 800122e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles       = 0;
 8001230:	2300      	movs	r3, #0
 8001232:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001234:	2300      	movs	r3, #0
 8001236:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001238:	2300      	movs	r3, #0
 800123a:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800123c:	2300      	movs	r3, #0
 800123e:	65fb      	str	r3, [r7, #92]	@ 0x5c

  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001240:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001244:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001248:	4619      	mov	r1, r3
 800124a:	6878      	ldr	r0, [r7, #4]
 800124c:	f003 fcfe 	bl	8004c4c <HAL_QSPI_Command>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <QSPI_ResetMemory+0x196>
  {
    return QSPI_ERROR;
 8001256:	2301      	movs	r3, #1
 8001258:	e058      	b.n	800130c <QSPI_ResetMemory+0x248>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match           = MX25L512_SR_WREN;
 800125a:	2302      	movs	r3, #2
 800125c:	613b      	str	r3, [r7, #16]
  s_config.Mask            = MX25L512_SR_WREN;
 800125e:	2302      	movs	r3, #2
 8001260:	617b      	str	r3, [r7, #20]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8001262:	2300      	movs	r3, #0
 8001264:	623b      	str	r3, [r7, #32]
  s_config.StatusBytesSize = 1;
 8001266:	2301      	movs	r3, #1
 8001268:	61fb      	str	r3, [r7, #28]
  s_config.Interval        = 0x10;
 800126a:	2310      	movs	r3, #16
 800126c:	61bb      	str	r3, [r7, #24]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 800126e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001272:	627b      	str	r3, [r7, #36]	@ 0x24

  s_command.Instruction    = READ_STATUS_REG_CMD;
 8001274:	2305      	movs	r3, #5
 8001276:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataMode       = QSPI_DATA_1_LINE;
 8001278:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800127c:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800127e:	f107 0210 	add.w	r2, r7, #16
 8001282:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8001286:	f241 3388 	movw	r3, #5000	@ 0x1388
 800128a:	6878      	ldr	r0, [r7, #4]
 800128c:	f003 fe6b 	bl	8004f66 <HAL_QSPI_AutoPolling>
 8001290:	4603      	mov	r3, r0
 8001292:	2b00      	cmp	r3, #0
 8001294:	d001      	beq.n	800129a <QSPI_ResetMemory+0x1d6>
  {
    return QSPI_ERROR;
 8001296:	2301      	movs	r3, #1
 8001298:	e038      	b.n	800130c <QSPI_ResetMemory+0x248>
  }

  /* Update the configuration register with new dummy cycles */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800129a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800129e:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.Instruction       = WRITE_STATUS_CFG_REG_CMD;
 80012a0:	2301      	movs	r3, #1
 80012a2:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80012a4:	2300      	movs	r3, #0
 80012a6:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80012a8:	2300      	movs	r3, #0
 80012aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  s_command.DataMode          = QSPI_DATA_1_LINE;
 80012ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80012b0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DummyCycles       = 0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.NbData            = 1;
 80012b6:	2301      	movs	r3, #1
 80012b8:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80012ba:	2300      	movs	r3, #0
 80012bc:	657b      	str	r3, [r7, #84]	@ 0x54
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80012be:	2300      	movs	r3, #0
 80012c0:	65bb      	str	r3, [r7, #88]	@ 0x58
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80012c2:	2300      	movs	r3, #0
 80012c4:	65fb      	str	r3, [r7, #92]	@ 0x5c

  /* Enable the Quad IO on the QSPI memory (Non-volatile bit) */
  reg |= MX25L512_SR_QUADEN;
 80012c6:	7bfb      	ldrb	r3, [r7, #15]
 80012c8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80012cc:	b2db      	uxtb	r3, r3
 80012ce:	73fb      	strb	r3, [r7, #15]

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80012d0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80012d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012d8:	4619      	mov	r1, r3
 80012da:	6878      	ldr	r0, [r7, #4]
 80012dc:	f003 fcb6 	bl	8004c4c <HAL_QSPI_Command>
 80012e0:	4603      	mov	r3, r0
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d001      	beq.n	80012ea <QSPI_ResetMemory+0x226>
  {
    return QSPI_ERROR;
 80012e6:	2301      	movs	r3, #1
 80012e8:	e010      	b.n	800130c <QSPI_ResetMemory+0x248>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, &reg, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80012ea:	f107 030f 	add.w	r3, r7, #15
 80012ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80012f2:	4619      	mov	r1, r3
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f003 fd07 	bl	8004d08 <HAL_QSPI_Transmit>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <QSPI_ResetMemory+0x240>
  {
    return QSPI_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	e003      	b.n	800130c <QSPI_ResetMemory+0x248>
  }

  /* 40ms  Write Status/Configuration Register Cycle Time */
  HAL_Delay( 40 );
 8001304:	2028      	movs	r0, #40	@ 0x28
 8001306:	f001 f9af 	bl	8002668 <HAL_Delay>

  return QSPI_OK;
 800130a:	2300      	movs	r3, #0
}
 800130c:	4618      	mov	r0, r3
 800130e:	3760      	adds	r7, #96	@ 0x60
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}

08001314 <QSPI_EnterMemory_QPI>:
  * @brief  This function put QSPI memory in QPI mode (quad I/O).
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_EnterMemory_QPI( QSPI_HandleTypeDef *hqspi )
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b096      	sub	sp, #88	@ 0x58
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef      s_command;
  QSPI_AutoPollingTypeDef  s_config;

  /* Initialize the QPI enable command */
  /* QSPI memory is supported to be in SPI mode, so CMD on 1 LINE */
  s_command.InstructionMode   = QSPI_INSTRUCTION_1_LINE;
 800131c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001320:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.Instruction       = ENTER_QUAD_CMD;
 8001322:	2335      	movs	r3, #53	@ 0x35
 8001324:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8001326:	2300      	movs	r3, #0
 8001328:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800132a:	2300      	movs	r3, #0
 800132c:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DataMode          = QSPI_DATA_NONE;
 800132e:	2300      	movs	r3, #0
 8001330:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.DummyCycles       = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001336:	2300      	movs	r3, #0
 8001338:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800133a:	2300      	movs	r3, #0
 800133c:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800133e:	2300      	movs	r3, #0
 8001340:	657b      	str	r3, [r7, #84]	@ 0x54

  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001342:	f107 0320 	add.w	r3, r7, #32
 8001346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800134a:	4619      	mov	r1, r3
 800134c:	6878      	ldr	r0, [r7, #4]
 800134e:	f003 fc7d 	bl	8004c4c <HAL_QSPI_Command>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d001      	beq.n	800135c <QSPI_EnterMemory_QPI+0x48>
  {
    return QSPI_ERROR;
 8001358:	2301      	movs	r3, #1
 800135a:	e023      	b.n	80013a4 <QSPI_EnterMemory_QPI+0x90>
  }

  /* Configure automatic polling mode to wait the QUADEN bit=1 and WIP bit=0 */
  s_config.Match           = MX25L512_SR_QUADEN;
 800135c:	2340      	movs	r3, #64	@ 0x40
 800135e:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = MX25L512_SR_QUADEN|MX25L512_SR_WIP;
 8001360:	2341      	movs	r3, #65	@ 0x41
 8001362:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 8001364:	2300      	movs	r3, #0
 8001366:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 8001368:	2301      	movs	r3, #1
 800136a:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 800136c:	2310      	movs	r3, #16
 800136e:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001370:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001374:	61fb      	str	r3, [r7, #28]

  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8001376:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800137a:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.Instruction       = READ_STATUS_REG_CMD;
 800137c:	2305      	movs	r3, #5
 800137e:	623b      	str	r3, [r7, #32]
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8001380:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001384:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001386:	f107 0208 	add.w	r2, r7, #8
 800138a:	f107 0120 	add.w	r1, r7, #32
 800138e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001392:	6878      	ldr	r0, [r7, #4]
 8001394:	f003 fde7 	bl	8004f66 <HAL_QSPI_AutoPolling>
 8001398:	4603      	mov	r3, r0
 800139a:	2b00      	cmp	r3, #0
 800139c:	d001      	beq.n	80013a2 <QSPI_EnterMemory_QPI+0x8e>
  {
    return QSPI_ERROR;
 800139e:	2301      	movs	r3, #1
 80013a0:	e000      	b.n	80013a4 <QSPI_EnterMemory_QPI+0x90>
  }

  return QSPI_OK;
 80013a2:	2300      	movs	r3, #0
}
 80013a4:	4618      	mov	r0, r3
 80013a6:	3758      	adds	r7, #88	@ 0x58
 80013a8:	46bd      	mov	sp, r7
 80013aa:	bd80      	pop	{r7, pc}

080013ac <QSPI_EnterFourBytesAddress>:
  * @brief  This function set the QSPI memory in 4-byte address mode
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_EnterFourBytesAddress(QSPI_HandleTypeDef *hqspi)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b090      	sub	sp, #64	@ 0x40
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;

  /* Initialize the command */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80013b4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013b8:	623b      	str	r3, [r7, #32]
  s_command.Instruction       = ENTER_4_BYTE_ADDR_MODE_CMD;
 80013ba:	23b7      	movs	r3, #183	@ 0xb7
 80013bc:	60bb      	str	r3, [r7, #8]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80013be:	2300      	movs	r3, #0
 80013c0:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80013c2:	2300      	movs	r3, #0
 80013c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.DataMode          = QSPI_DATA_NONE;
 80013c6:	2300      	movs	r3, #0
 80013c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.DummyCycles       = 0;
 80013ca:	2300      	movs	r3, #0
 80013cc:	61fb      	str	r3, [r7, #28]
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80013ce:	2300      	movs	r3, #0
 80013d0:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80013d2:	2300      	movs	r3, #0
 80013d4:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80013d6:	2300      	movs	r3, #0
 80013d8:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Enable write operations */
  if (QSPI_WriteEnable(hqspi) != QSPI_OK)
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f000 f996 	bl	800170c <QSPI_WriteEnable>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <QSPI_EnterFourBytesAddress+0x3e>
  {
    return QSPI_ERROR;
 80013e6:	2301      	movs	r3, #1
 80013e8:	e017      	b.n	800141a <QSPI_EnterFourBytesAddress+0x6e>
  }

  /* Send the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80013ea:	f107 0308 	add.w	r3, r7, #8
 80013ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80013f2:	4619      	mov	r1, r3
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f003 fc29 	bl	8004c4c <HAL_QSPI_Command>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <QSPI_EnterFourBytesAddress+0x58>
  {
    return QSPI_ERROR;
 8001400:	2301      	movs	r3, #1
 8001402:	e00a      	b.n	800141a <QSPI_EnterFourBytesAddress+0x6e>
  }

  /* Configure automatic polling mode to wait the memory is ready */
  if (QSPI_AutoPollingMemReady(hqspi, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001404:	f241 3188 	movw	r1, #5000	@ 0x1388
 8001408:	6878      	ldr	r0, [r7, #4]
 800140a:	f000 f9c8 	bl	800179e <QSPI_AutoPollingMemReady>
 800140e:	4603      	mov	r3, r0
 8001410:	2b00      	cmp	r3, #0
 8001412:	d001      	beq.n	8001418 <QSPI_EnterFourBytesAddress+0x6c>
  {
    return QSPI_ERROR;
 8001414:	2301      	movs	r3, #1
 8001416:	e000      	b.n	800141a <QSPI_EnterFourBytesAddress+0x6e>
  }

  return QSPI_OK;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3740      	adds	r7, #64	@ 0x40
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}

08001422 <QSPI_DummyCyclesCfg>:
  * @brief  This function configure the dummy cycles on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_DummyCyclesCfg(QSPI_HandleTypeDef *hqspi)
{
 8001422:	b580      	push	{r7, lr}
 8001424:	b094      	sub	sp, #80	@ 0x50
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;
  uint8_t reg[2];

  /* Initialize the reading of status register */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 800142a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800142e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.Instruction       = READ_STATUS_REG_CMD;
 8001430:	2305      	movs	r3, #5
 8001432:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8001434:	2300      	movs	r3, #0
 8001436:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001438:	2300      	movs	r3, #0
 800143a:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 800143c:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001440:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DummyCycles       = 0;
 8001442:	2300      	movs	r3, #0
 8001444:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.NbData            = 1;
 8001446:	2301      	movs	r3, #1
 8001448:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800144a:	2300      	movs	r3, #0
 800144c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800144e:	2300      	movs	r3, #0
 8001450:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001452:	2300      	movs	r3, #0
 8001454:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001456:	f107 0310 	add.w	r3, r7, #16
 800145a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800145e:	4619      	mov	r1, r3
 8001460:	6878      	ldr	r0, [r7, #4]
 8001462:	f003 fbf3 	bl	8004c4c <HAL_QSPI_Command>
 8001466:	4603      	mov	r3, r0
 8001468:	2b00      	cmp	r3, #0
 800146a:	d001      	beq.n	8001470 <QSPI_DummyCyclesCfg+0x4e>
  {
    return QSPI_ERROR;
 800146c:	2301      	movs	r3, #1
 800146e:	e090      	b.n	8001592 <QSPI_DummyCyclesCfg+0x170>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001470:	f107 030c 	add.w	r3, r7, #12
 8001474:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001478:	4619      	mov	r1, r3
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f003 fcd6 	bl	8004e2c <HAL_QSPI_Receive>
 8001480:	4603      	mov	r3, r0
 8001482:	2b00      	cmp	r3, #0
 8001484:	d001      	beq.n	800148a <QSPI_DummyCyclesCfg+0x68>
  {
    return QSPI_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e083      	b.n	8001592 <QSPI_DummyCyclesCfg+0x170>
  }

  /* Initialize the reading of configuration register */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 800148a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800148e:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.Instruction       = READ_CFG_REG_CMD;
 8001490:	2315      	movs	r3, #21
 8001492:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8001494:	2300      	movs	r3, #0
 8001496:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001498:	2300      	movs	r3, #0
 800149a:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 800149c:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80014a0:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DummyCycles       = 0;
 80014a2:	2300      	movs	r3, #0
 80014a4:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.NbData            = 1;
 80014a6:	2301      	movs	r3, #1
 80014a8:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80014aa:	2300      	movs	r3, #0
 80014ac:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80014ae:	2300      	movs	r3, #0
 80014b0:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80014b2:	2300      	movs	r3, #0
 80014b4:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80014b6:	f107 0310 	add.w	r3, r7, #16
 80014ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014be:	4619      	mov	r1, r3
 80014c0:	6878      	ldr	r0, [r7, #4]
 80014c2:	f003 fbc3 	bl	8004c4c <HAL_QSPI_Command>
 80014c6:	4603      	mov	r3, r0
 80014c8:	2b00      	cmp	r3, #0
 80014ca:	d001      	beq.n	80014d0 <QSPI_DummyCyclesCfg+0xae>
  {
    return QSPI_ERROR;
 80014cc:	2301      	movs	r3, #1
 80014ce:	e060      	b.n	8001592 <QSPI_DummyCyclesCfg+0x170>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80014d0:	f107 030c 	add.w	r3, r7, #12
 80014d4:	3301      	adds	r3, #1
 80014d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014da:	4619      	mov	r1, r3
 80014dc:	6878      	ldr	r0, [r7, #4]
 80014de:	f003 fca5 	bl	8004e2c <HAL_QSPI_Receive>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <QSPI_DummyCyclesCfg+0xca>
  {
    return QSPI_ERROR;
 80014e8:	2301      	movs	r3, #1
 80014ea:	e052      	b.n	8001592 <QSPI_DummyCyclesCfg+0x170>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hqspi) != QSPI_OK)
 80014ec:	6878      	ldr	r0, [r7, #4]
 80014ee:	f000 f90d 	bl	800170c <QSPI_WriteEnable>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <QSPI_DummyCyclesCfg+0xda>
  {
    return QSPI_ERROR;
 80014f8:	2301      	movs	r3, #1
 80014fa:	e04a      	b.n	8001592 <QSPI_DummyCyclesCfg+0x170>
  }

  /* Update the configuration register with new dummy cycles */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80014fc:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001500:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.Instruction       = WRITE_STATUS_CFG_REG_CMD;
 8001502:	2301      	movs	r3, #1
 8001504:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 8001506:	2300      	movs	r3, #0
 8001508:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800150a:	2300      	movs	r3, #0
 800150c:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 800150e:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001512:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DummyCycles       = 0;
 8001514:	2300      	movs	r3, #0
 8001516:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.NbData            = 2;
 8001518:	2302      	movs	r3, #2
 800151a:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800151c:	2300      	movs	r3, #0
 800151e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001520:	2300      	movs	r3, #0
 8001522:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001524:	2300      	movs	r3, #0
 8001526:	647b      	str	r3, [r7, #68]	@ 0x44

  /* MX25L512_DUMMY_CYCLES_READ_QUAD = 3 for 10 cycles in QPI mode */
  MODIFY_REG( reg[1], MX25L512_CR_NB_DUMMY, (MX25L512_DUMMY_CYCLES_READ_QUAD << POSITION_VAL(MX25L512_CR_NB_DUMMY)));
 8001528:	7b7b      	ldrb	r3, [r7, #13]
 800152a:	b25b      	sxtb	r3, r3
 800152c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001530:	b25a      	sxtb	r2, r3
 8001532:	23c0      	movs	r3, #192	@ 0xc0
 8001534:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001536:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001538:	fa93 f3a3 	rbit	r3, r3
 800153c:	64bb      	str	r3, [r7, #72]	@ 0x48
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800153e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001540:	fab3 f383 	clz	r3, r3
 8001544:	b2db      	uxtb	r3, r3
 8001546:	4619      	mov	r1, r3
 8001548:	2303      	movs	r3, #3
 800154a:	408b      	lsls	r3, r1
 800154c:	b25b      	sxtb	r3, r3
 800154e:	4313      	orrs	r3, r2
 8001550:	b25b      	sxtb	r3, r3
 8001552:	b2db      	uxtb	r3, r3
 8001554:	737b      	strb	r3, [r7, #13]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001556:	f107 0310 	add.w	r3, r7, #16
 800155a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800155e:	4619      	mov	r1, r3
 8001560:	6878      	ldr	r0, [r7, #4]
 8001562:	f003 fb73 	bl	8004c4c <HAL_QSPI_Command>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d001      	beq.n	8001570 <QSPI_DummyCyclesCfg+0x14e>
  {
    return QSPI_ERROR;
 800156c:	2301      	movs	r3, #1
 800156e:	e010      	b.n	8001592 <QSPI_DummyCyclesCfg+0x170>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001570:	f107 030c 	add.w	r3, r7, #12
 8001574:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001578:	4619      	mov	r1, r3
 800157a:	6878      	ldr	r0, [r7, #4]
 800157c:	f003 fbc4 	bl	8004d08 <HAL_QSPI_Transmit>
 8001580:	4603      	mov	r3, r0
 8001582:	2b00      	cmp	r3, #0
 8001584:	d001      	beq.n	800158a <QSPI_DummyCyclesCfg+0x168>
  {
    return QSPI_ERROR;
 8001586:	2301      	movs	r3, #1
 8001588:	e003      	b.n	8001592 <QSPI_DummyCyclesCfg+0x170>
  }

  /* 40ms  Write Status/Configuration Register Cycle Time */
  HAL_Delay( 40 );
 800158a:	2028      	movs	r0, #40	@ 0x28
 800158c:	f001 f86c 	bl	8002668 <HAL_Delay>

  return QSPI_OK;
 8001590:	2300      	movs	r3, #0
}
 8001592:	4618      	mov	r0, r3
 8001594:	3750      	adds	r7, #80	@ 0x50
 8001596:	46bd      	mov	sp, r7
 8001598:	bd80      	pop	{r7, pc}

0800159a <QSPI_OutDrvStrengthCfg>:
  * @brief  This function configure the Output driver strength on memory side.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_OutDrvStrengthCfg( QSPI_HandleTypeDef *hqspi )
{
 800159a:	b580      	push	{r7, lr}
 800159c:	b094      	sub	sp, #80	@ 0x50
 800159e:	af00      	add	r7, sp, #0
 80015a0:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef s_command;
  uint8_t reg[2];

  /* Initialize the reading of status register */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80015a2:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80015a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.Instruction       = READ_STATUS_REG_CMD;
 80015a8:	2305      	movs	r3, #5
 80015aa:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80015ac:	2300      	movs	r3, #0
 80015ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80015b0:	2300      	movs	r3, #0
 80015b2:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 80015b4:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80015b8:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DummyCycles       = 0;
 80015ba:	2300      	movs	r3, #0
 80015bc:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.NbData            = 1;
 80015be:	2301      	movs	r3, #1
 80015c0:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80015c2:	2300      	movs	r3, #0
 80015c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80015c6:	2300      	movs	r3, #0
 80015c8:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80015ca:	2300      	movs	r3, #0
 80015cc:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80015ce:	f107 0310 	add.w	r3, r7, #16
 80015d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015d6:	4619      	mov	r1, r3
 80015d8:	6878      	ldr	r0, [r7, #4]
 80015da:	f003 fb37 	bl	8004c4c <HAL_QSPI_Command>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <QSPI_OutDrvStrengthCfg+0x4e>
  {
    return QSPI_ERROR;
 80015e4:	2301      	movs	r3, #1
 80015e6:	e08d      	b.n	8001704 <QSPI_OutDrvStrengthCfg+0x16a>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80015e8:	f107 030c 	add.w	r3, r7, #12
 80015ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015f0:	4619      	mov	r1, r3
 80015f2:	6878      	ldr	r0, [r7, #4]
 80015f4:	f003 fc1a 	bl	8004e2c <HAL_QSPI_Receive>
 80015f8:	4603      	mov	r3, r0
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <QSPI_OutDrvStrengthCfg+0x68>
  {
    return QSPI_ERROR;
 80015fe:	2301      	movs	r3, #1
 8001600:	e080      	b.n	8001704 <QSPI_OutDrvStrengthCfg+0x16a>
  }

  /* Initialize the reading of configuration register */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8001602:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001606:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.Instruction       = READ_CFG_REG_CMD;
 8001608:	2315      	movs	r3, #21
 800160a:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 800160c:	2300      	movs	r3, #0
 800160e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001610:	2300      	movs	r3, #0
 8001612:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8001614:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001618:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DummyCycles       = 0;
 800161a:	2300      	movs	r3, #0
 800161c:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.NbData            = 1;
 800161e:	2301      	movs	r3, #1
 8001620:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001622:	2300      	movs	r3, #0
 8001624:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001626:	2300      	movs	r3, #0
 8001628:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800162a:	2300      	movs	r3, #0
 800162c:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Configure the command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800162e:	f107 0310 	add.w	r3, r7, #16
 8001632:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001636:	4619      	mov	r1, r3
 8001638:	6878      	ldr	r0, [r7, #4]
 800163a:	f003 fb07 	bl	8004c4c <HAL_QSPI_Command>
 800163e:	4603      	mov	r3, r0
 8001640:	2b00      	cmp	r3, #0
 8001642:	d001      	beq.n	8001648 <QSPI_OutDrvStrengthCfg+0xae>
  {
    return QSPI_ERROR;
 8001644:	2301      	movs	r3, #1
 8001646:	e05d      	b.n	8001704 <QSPI_OutDrvStrengthCfg+0x16a>
  }

  /* Reception of the data */
  if (HAL_QSPI_Receive(hqspi, &(reg[1]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001648:	f107 030c 	add.w	r3, r7, #12
 800164c:	3301      	adds	r3, #1
 800164e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001652:	4619      	mov	r1, r3
 8001654:	6878      	ldr	r0, [r7, #4]
 8001656:	f003 fbe9 	bl	8004e2c <HAL_QSPI_Receive>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <QSPI_OutDrvStrengthCfg+0xca>
  {
    return QSPI_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e04f      	b.n	8001704 <QSPI_OutDrvStrengthCfg+0x16a>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hqspi) != QSPI_OK)
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f000 f851 	bl	800170c <QSPI_WriteEnable>
 800166a:	4603      	mov	r3, r0
 800166c:	2b00      	cmp	r3, #0
 800166e:	d001      	beq.n	8001674 <QSPI_OutDrvStrengthCfg+0xda>
  {
    return QSPI_ERROR;
 8001670:	2301      	movs	r3, #1
 8001672:	e047      	b.n	8001704 <QSPI_OutDrvStrengthCfg+0x16a>
  }

  /* Update the configuration register with new output driver strength */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8001674:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001678:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.Instruction       = WRITE_STATUS_CFG_REG_CMD;
 800167a:	2301      	movs	r3, #1
 800167c:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 800167e:	2300      	movs	r3, #0
 8001680:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001682:	2300      	movs	r3, #0
 8001684:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8001686:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 800168a:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DummyCycles       = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.NbData            = 2;
 8001690:	2302      	movs	r3, #2
 8001692:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 8001694:	2300      	movs	r3, #0
 8001696:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001698:	2300      	movs	r3, #0
 800169a:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 800169c:	2300      	movs	r3, #0
 800169e:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Set Output Strength of the QSPI memory 15 ohms */
  MODIFY_REG( reg[1], MX25L512_CR_ODS, (MX25L512_CR_ODS_15 << POSITION_VAL(MX25L512_CR_ODS)));
 80016a0:	7b7b      	ldrb	r3, [r7, #13]
 80016a2:	b25b      	sxtb	r3, r3
 80016a4:	f023 0307 	bic.w	r3, r3, #7
 80016a8:	b25a      	sxtb	r2, r3
 80016aa:	2307      	movs	r3, #7
 80016ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80016b0:	fa93 f3a3 	rbit	r3, r3
 80016b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80016b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80016b8:	fab3 f383 	clz	r3, r3
 80016bc:	b2db      	uxtb	r3, r3
 80016be:	4619      	mov	r1, r3
 80016c0:	2306      	movs	r3, #6
 80016c2:	408b      	lsls	r3, r1
 80016c4:	b25b      	sxtb	r3, r3
 80016c6:	4313      	orrs	r3, r2
 80016c8:	b25b      	sxtb	r3, r3
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	737b      	strb	r3, [r7, #13]

  /* Configure the write volatile configuration register command */
  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80016ce:	f107 0310 	add.w	r3, r7, #16
 80016d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016d6:	4619      	mov	r1, r3
 80016d8:	6878      	ldr	r0, [r7, #4]
 80016da:	f003 fab7 	bl	8004c4c <HAL_QSPI_Command>
 80016de:	4603      	mov	r3, r0
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d001      	beq.n	80016e8 <QSPI_OutDrvStrengthCfg+0x14e>
  {
    return QSPI_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e00d      	b.n	8001704 <QSPI_OutDrvStrengthCfg+0x16a>
  }

  /* Transmission of the data */
  if (HAL_QSPI_Transmit(hqspi, &(reg[0]), HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80016e8:	f107 030c 	add.w	r3, r7, #12
 80016ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016f0:	4619      	mov	r1, r3
 80016f2:	6878      	ldr	r0, [r7, #4]
 80016f4:	f003 fb08 	bl	8004d08 <HAL_QSPI_Transmit>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <QSPI_OutDrvStrengthCfg+0x168>
  {
    return QSPI_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e000      	b.n	8001704 <QSPI_OutDrvStrengthCfg+0x16a>
  }

  return QSPI_OK;
 8001702:	2300      	movs	r3, #0
}
 8001704:	4618      	mov	r0, r3
 8001706:	3750      	adds	r7, #80	@ 0x50
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}

0800170c <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hqspi: QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(QSPI_HandleTypeDef *hqspi)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b096      	sub	sp, #88	@ 0x58
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Enable write operations */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8001714:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001718:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.Instruction       = WRITE_ENABLE_CMD;
 800171a:	2306      	movs	r3, #6
 800171c:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 800171e:	2300      	movs	r3, #0
 8001720:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 8001722:	2300      	movs	r3, #0
 8001724:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DataMode          = QSPI_DATA_NONE;
 8001726:	2300      	movs	r3, #0
 8001728:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.DummyCycles       = 0;
 800172a:	2300      	movs	r3, #0
 800172c:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800172e:	2300      	movs	r3, #0
 8001730:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 8001732:	2300      	movs	r3, #0
 8001734:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001736:	2300      	movs	r3, #0
 8001738:	657b      	str	r3, [r7, #84]	@ 0x54

  if (HAL_QSPI_Command(hqspi, &s_command, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800173a:	f107 0320 	add.w	r3, r7, #32
 800173e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001742:	4619      	mov	r1, r3
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f003 fa81 	bl	8004c4c <HAL_QSPI_Command>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <QSPI_WriteEnable+0x48>
  {
    return QSPI_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e020      	b.n	8001796 <QSPI_WriteEnable+0x8a>
  }

  /* Configure automatic polling mode to wait for write enabling */
  s_config.Match           = MX25L512_SR_WREN;
 8001754:	2302      	movs	r3, #2
 8001756:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = MX25L512_SR_WREN;
 8001758:	2302      	movs	r3, #2
 800175a:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 800175c:	2300      	movs	r3, #0
 800175e:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 8001760:	2301      	movs	r3, #1
 8001762:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 8001764:	2310      	movs	r3, #16
 8001766:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 8001768:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800176c:	61fb      	str	r3, [r7, #28]

  s_command.Instruction    = READ_STATUS_REG_CMD;
 800176e:	2305      	movs	r3, #5
 8001770:	623b      	str	r3, [r7, #32]
  s_command.DataMode       = QSPI_DATA_4_LINES;
 8001772:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001776:	647b      	str	r3, [r7, #68]	@ 0x44

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, HAL_QPSI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001778:	f107 0208 	add.w	r2, r7, #8
 800177c:	f107 0120 	add.w	r1, r7, #32
 8001780:	f241 3388 	movw	r3, #5000	@ 0x1388
 8001784:	6878      	ldr	r0, [r7, #4]
 8001786:	f003 fbee 	bl	8004f66 <HAL_QSPI_AutoPolling>
 800178a:	4603      	mov	r3, r0
 800178c:	2b00      	cmp	r3, #0
 800178e:	d001      	beq.n	8001794 <QSPI_WriteEnable+0x88>
  {
    return QSPI_ERROR;
 8001790:	2301      	movs	r3, #1
 8001792:	e000      	b.n	8001796 <QSPI_WriteEnable+0x8a>
  }

  return QSPI_OK;
 8001794:	2300      	movs	r3, #0
}
 8001796:	4618      	mov	r0, r3
 8001798:	3758      	adds	r7, #88	@ 0x58
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <QSPI_AutoPollingMemReady>:
  * @param  hqspi: QSPI handle
  * @param  Timeout
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b096      	sub	sp, #88	@ 0x58
 80017a2:	af00      	add	r7, sp, #0
 80017a4:	6078      	str	r0, [r7, #4]
 80017a6:	6039      	str	r1, [r7, #0]
  QSPI_CommandTypeDef     s_command;
  QSPI_AutoPollingTypeDef s_config;

  /* Configure automatic polling mode to wait for memory ready */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 80017a8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80017ac:	63bb      	str	r3, [r7, #56]	@ 0x38
  s_command.Instruction       = READ_STATUS_REG_CMD;
 80017ae:	2305      	movs	r3, #5
 80017b0:	623b      	str	r3, [r7, #32]
  s_command.AddressMode       = QSPI_ADDRESS_NONE;
 80017b2:	2300      	movs	r3, #0
 80017b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 80017b6:	2300      	movs	r3, #0
 80017b8:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DataMode          = QSPI_DATA_4_LINES;
 80017ba:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 80017be:	647b      	str	r3, [r7, #68]	@ 0x44
  s_command.DummyCycles       = 0;
 80017c0:	2300      	movs	r3, #0
 80017c2:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 80017c4:	2300      	movs	r3, #0
 80017c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 80017c8:	2300      	movs	r3, #0
 80017ca:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 80017cc:	2300      	movs	r3, #0
 80017ce:	657b      	str	r3, [r7, #84]	@ 0x54

  s_config.Match           = 0;
 80017d0:	2300      	movs	r3, #0
 80017d2:	60bb      	str	r3, [r7, #8]
  s_config.Mask            = MX25L512_SR_WIP;
 80017d4:	2301      	movs	r3, #1
 80017d6:	60fb      	str	r3, [r7, #12]
  s_config.MatchMode       = QSPI_MATCH_MODE_AND;
 80017d8:	2300      	movs	r3, #0
 80017da:	61bb      	str	r3, [r7, #24]
  s_config.StatusBytesSize = 1;
 80017dc:	2301      	movs	r3, #1
 80017de:	617b      	str	r3, [r7, #20]
  s_config.Interval        = 0x10;
 80017e0:	2310      	movs	r3, #16
 80017e2:	613b      	str	r3, [r7, #16]
  s_config.AutomaticStop   = QSPI_AUTOMATIC_STOP_ENABLE;
 80017e4:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80017e8:	61fb      	str	r3, [r7, #28]

  if (HAL_QSPI_AutoPolling(hqspi, &s_command, &s_config, Timeout) != HAL_OK)
 80017ea:	f107 0208 	add.w	r2, r7, #8
 80017ee:	f107 0120 	add.w	r1, r7, #32
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	6878      	ldr	r0, [r7, #4]
 80017f6:	f003 fbb6 	bl	8004f66 <HAL_QSPI_AutoPolling>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d001      	beq.n	8001804 <QSPI_AutoPollingMemReady+0x66>
  {
    return QSPI_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e000      	b.n	8001806 <QSPI_AutoPollingMemReady+0x68>
  }

  return QSPI_OK;
 8001804:	2300      	movs	r3, #0
}
 8001806:	4618      	mov	r0, r3
 8001808:	3758      	adds	r7, #88	@ 0x58
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}

0800180e <BSP_QSPI_EnableMemoryMappedMode>:
/**
  * @brief  Configure the QSPI in memory-mapped mode
  * @retval QSPI memory status
  */
static uint8_t BSP_QSPI_EnableMemoryMappedMode(QSPI_HandleTypeDef *hqspi)
{
 800180e:	b580      	push	{r7, lr}
 8001810:	b092      	sub	sp, #72	@ 0x48
 8001812:	af00      	add	r7, sp, #0
 8001814:	6078      	str	r0, [r7, #4]
  QSPI_CommandTypeDef      s_command;
  QSPI_MemoryMappedTypeDef s_mem_mapped_cfg;

  /* Configure the command for the read instruction */
  s_command.InstructionMode   = QSPI_INSTRUCTION_4_LINES;
 8001816:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800181a:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.Instruction       = QPI_READ_4_BYTE_ADDR_CMD;
 800181c:	23ec      	movs	r3, #236	@ 0xec
 800181e:	613b      	str	r3, [r7, #16]
  s_command.AddressMode       = QSPI_ADDRESS_4_LINES;
 8001820:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001824:	62fb      	str	r3, [r7, #44]	@ 0x2c
  s_command.AddressSize       = QSPI_ADDRESS_32_BITS;
 8001826:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800182a:	61fb      	str	r3, [r7, #28]
  s_command.AlternateByteMode = QSPI_ALTERNATE_BYTES_NONE;
 800182c:	2300      	movs	r3, #0
 800182e:	633b      	str	r3, [r7, #48]	@ 0x30
  s_command.DataMode          = QSPI_DATA_4_LINES;
 8001830:	f04f 7340 	mov.w	r3, #50331648	@ 0x3000000
 8001834:	637b      	str	r3, [r7, #52]	@ 0x34
  s_command.DummyCycles       = MX25L512_DUMMY_CYCLES_READ_QUAD_IO;
 8001836:	230a      	movs	r3, #10
 8001838:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.DdrMode           = QSPI_DDR_MODE_DISABLE;
 800183a:	2300      	movs	r3, #0
 800183c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  s_command.DdrHoldHalfCycle  = QSPI_DDR_HHC_ANALOG_DELAY;
 800183e:	2300      	movs	r3, #0
 8001840:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.SIOOMode          = QSPI_SIOO_INST_EVERY_CMD;
 8001842:	2300      	movs	r3, #0
 8001844:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Configure the memory mapped mode */
  s_mem_mapped_cfg.TimeOutActivation = QSPI_TIMEOUT_COUNTER_DISABLE;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
  s_mem_mapped_cfg.TimeOutPeriod     = 0;
 800184a:	2300      	movs	r3, #0
 800184c:	60bb      	str	r3, [r7, #8]

  if (HAL_QSPI_MemoryMapped(hqspi, &s_command, &s_mem_mapped_cfg) != HAL_OK)
 800184e:	f107 0208 	add.w	r2, r7, #8
 8001852:	f107 0310 	add.w	r3, r7, #16
 8001856:	4619      	mov	r1, r3
 8001858:	6878      	ldr	r0, [r7, #4]
 800185a:	f003 fbfb 	bl	8005054 <HAL_QSPI_MemoryMapped>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d001      	beq.n	8001868 <BSP_QSPI_EnableMemoryMappedMode+0x5a>
  {
    return QSPI_ERROR;
 8001864:	2301      	movs	r3, #1
 8001866:	e000      	b.n	800186a <BSP_QSPI_EnableMemoryMappedMode+0x5c>
  }

  return QSPI_OK;
 8001868:	2300      	movs	r3, #0
}
 800186a:	4618      	mov	r0, r3
 800186c:	3748      	adds	r7, #72	@ 0x48
 800186e:	46bd      	mov	sp, r7
 8001870:	bd80      	pop	{r7, pc}

08001872 <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8001872:	b580      	push	{r7, lr}
 8001874:	b084      	sub	sp, #16
 8001876:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8001878:	463b      	mov	r3, r7
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
 800187e:	605a      	str	r2, [r3, #4]
 8001880:	609a      	str	r2, [r3, #8]
 8001882:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8001884:	f000 fff6 	bl	8002874 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8001888:	2301      	movs	r3, #1
 800188a:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 800188c:	2300      	movs	r3, #0
 800188e:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x20000000;
 8001890:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001894:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 8001896:	2312      	movs	r3, #18
 8001898:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 800189a:	2300      	movs	r3, #0
 800189c:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 800189e:	2300      	movs	r3, #0
 80018a0:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80018a2:	2303      	movs	r3, #3
 80018a4:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 80018a6:	2301      	movs	r3, #1
 80018a8:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 80018aa:	2300      	movs	r3, #0
 80018ac:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80018ae:	2301      	movs	r3, #1
 80018b0:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80018b2:	2301      	movs	r3, #1
 80018b4:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80018b6:	463b      	mov	r3, r7
 80018b8:	4618      	mov	r0, r3
 80018ba:	f001 f813 	bl	80028e4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 80018be:	2301      	movs	r3, #1
 80018c0:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x90000000;
 80018c2:	f04f 4310 	mov.w	r3, #2415919104	@ 0x90000000
 80018c6:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512MB;
 80018c8:	231c      	movs	r3, #28
 80018ca:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 80018cc:	2300      	movs	r3, #0
 80018ce:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 80018d0:	2300      	movs	r3, #0
 80018d2:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80018d4:	2300      	movs	r3, #0
 80018d6:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80018d8:	463b      	mov	r3, r7
 80018da:	4618      	mov	r0, r3
 80018dc:	f001 f802 	bl	80028e4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 80018e0:	2302      	movs	r3, #2
 80018e2:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.Size = MPU_REGION_SIZE_64MB;
 80018e4:	2319      	movs	r3, #25
 80018e6:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80018e8:	2303      	movs	r3, #3
 80018ea:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80018ec:	2301      	movs	r3, #1
 80018ee:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 80018f0:	2301      	movs	r3, #1
 80018f2:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80018f4:	463b      	mov	r3, r7
 80018f6:	4618      	mov	r0, r3
 80018f8:	f000 fff4 	bl	80028e4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 80018fc:	2303      	movs	r3, #3
 80018fe:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0xC0000000;
 8001900:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8001904:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512MB;
 8001906:	231c      	movs	r3, #28
 8001908:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800190a:	2300      	movs	r3, #0
 800190c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 800190e:	2300      	movs	r3, #0
 8001910:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8001912:	2300      	movs	r3, #0
 8001914:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001916:	463b      	mov	r3, r7
 8001918:	4618      	mov	r0, r3
 800191a:	f000 ffe3 	bl	80028e4 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER4;
 800191e:	2304      	movs	r3, #4
 8001920:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.Size = MPU_REGION_SIZE_16MB;
 8001922:	2317      	movs	r3, #23
 8001924:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8001926:	2303      	movs	r3, #3
 8001928:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 800192a:	2301      	movs	r3, #1
 800192c:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800192e:	2301      	movs	r3, #1
 8001930:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8001932:	463b      	mov	r3, r7
 8001934:	4618      	mov	r0, r3
 8001936:	f000 ffd5 	bl	80028e4 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 800193a:	2004      	movs	r0, #4
 800193c:	f000 ffb2 	bl	80028a4 <HAL_MPU_Enable>

}
 8001940:	bf00      	nop
 8001942:	3710      	adds	r7, #16
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}

08001948 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a04      	ldr	r2, [pc, #16]	@ (8001968 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d101      	bne.n	800195e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800195a:	f000 fe65 	bl	8002628 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800195e:	bf00      	nop
 8001960:	3708      	adds	r7, #8
 8001962:	46bd      	mov	sp, r7
 8001964:	bd80      	pop	{r7, pc}
 8001966:	bf00      	nop
 8001968:	40001000 	.word	0x40001000

0800196c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800196c:	b480      	push	{r7}
 800196e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001970:	b672      	cpsid	i
}
 8001972:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001974:	bf00      	nop
 8001976:	e7fd      	b.n	8001974 <Error_Handler+0x8>

08001978 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001978:	b480      	push	{r7}
 800197a:	b083      	sub	sp, #12
 800197c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800197e:	4b0f      	ldr	r3, [pc, #60]	@ (80019bc <HAL_MspInit+0x44>)
 8001980:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001982:	4a0e      	ldr	r2, [pc, #56]	@ (80019bc <HAL_MspInit+0x44>)
 8001984:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001988:	6413      	str	r3, [r2, #64]	@ 0x40
 800198a:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <HAL_MspInit+0x44>)
 800198c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800198e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001992:	607b      	str	r3, [r7, #4]
 8001994:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001996:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <HAL_MspInit+0x44>)
 8001998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800199a:	4a08      	ldr	r2, [pc, #32]	@ (80019bc <HAL_MspInit+0x44>)
 800199c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80019a2:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <HAL_MspInit+0x44>)
 80019a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80019a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019aa:	603b      	str	r3, [r7, #0]
 80019ac:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ae:	bf00      	nop
 80019b0:	370c      	adds	r7, #12
 80019b2:	46bd      	mov	sp, r7
 80019b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b8:	4770      	bx	lr
 80019ba:	bf00      	nop
 80019bc:	40023800 	.word	0x40023800

080019c0 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	4a0a      	ldr	r2, [pc, #40]	@ (80019f8 <HAL_CRC_MspInit+0x38>)
 80019ce:	4293      	cmp	r3, r2
 80019d0:	d10b      	bne.n	80019ea <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 80019d2:	4b0a      	ldr	r3, [pc, #40]	@ (80019fc <HAL_CRC_MspInit+0x3c>)
 80019d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019d6:	4a09      	ldr	r2, [pc, #36]	@ (80019fc <HAL_CRC_MspInit+0x3c>)
 80019d8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80019dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80019de:	4b07      	ldr	r3, [pc, #28]	@ (80019fc <HAL_CRC_MspInit+0x3c>)
 80019e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019e2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 80019ea:	bf00      	nop
 80019ec:	3714      	adds	r7, #20
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	40023000 	.word	0x40023000
 80019fc:	40023800 	.word	0x40023800

08001a00 <HAL_DMA2D_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdma2d: DMA2D handle pointer
  * @retval None
  */
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b084      	sub	sp, #16
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001a44 <HAL_DMA2D_MspInit+0x44>)
 8001a0e:	4293      	cmp	r3, r2
 8001a10:	d113      	bne.n	8001a3a <HAL_DMA2D_MspInit+0x3a>
  {
    /* USER CODE BEGIN DMA2D_MspInit 0 */

    /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8001a12:	4b0d      	ldr	r3, [pc, #52]	@ (8001a48 <HAL_DMA2D_MspInit+0x48>)
 8001a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a16:	4a0c      	ldr	r2, [pc, #48]	@ (8001a48 <HAL_DMA2D_MspInit+0x48>)
 8001a18:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001a1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a1e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a48 <HAL_DMA2D_MspInit+0x48>)
 8001a20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a22:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 0, 0);
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	205a      	movs	r0, #90	@ 0x5a
 8001a30:	f000 fef6 	bl	8002820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 8001a34:	205a      	movs	r0, #90	@ 0x5a
 8001a36:	f000 ff0f 	bl	8002858 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DMA2D_MspInit 1 */

  }

}
 8001a3a:	bf00      	nop
 8001a3c:	3710      	adds	r7, #16
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}
 8001a42:	bf00      	nop
 8001a44:	4002b000 	.word	0x4002b000
 8001a48:	40023800 	.word	0x40023800

08001a4c <HAL_DSI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdsi: DSI handle pointer
  * @retval None
  */
void HAL_DSI_MspInit(DSI_HandleTypeDef* hdsi)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b08a      	sub	sp, #40	@ 0x28
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a54:	f107 0314 	add.w	r3, r7, #20
 8001a58:	2200      	movs	r2, #0
 8001a5a:	601a      	str	r2, [r3, #0]
 8001a5c:	605a      	str	r2, [r3, #4]
 8001a5e:	609a      	str	r2, [r3, #8]
 8001a60:	60da      	str	r2, [r3, #12]
 8001a62:	611a      	str	r2, [r3, #16]
  if(hdsi->Instance==DSI)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4a1b      	ldr	r2, [pc, #108]	@ (8001ad8 <HAL_DSI_MspInit+0x8c>)
 8001a6a:	4293      	cmp	r3, r2
 8001a6c:	d12f      	bne.n	8001ace <HAL_DSI_MspInit+0x82>
  {
    /* USER CODE BEGIN DSI_MspInit 0 */

    /* USER CODE END DSI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DSI_CLK_ENABLE();
 8001a6e:	4b1b      	ldr	r3, [pc, #108]	@ (8001adc <HAL_DSI_MspInit+0x90>)
 8001a70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a72:	4a1a      	ldr	r2, [pc, #104]	@ (8001adc <HAL_DSI_MspInit+0x90>)
 8001a74:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001a78:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a7a:	4b18      	ldr	r3, [pc, #96]	@ (8001adc <HAL_DSI_MspInit+0x90>)
 8001a7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001a82:	613b      	str	r3, [r7, #16]
 8001a84:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOJ_CLK_ENABLE();
 8001a86:	4b15      	ldr	r3, [pc, #84]	@ (8001adc <HAL_DSI_MspInit+0x90>)
 8001a88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a8a:	4a14      	ldr	r2, [pc, #80]	@ (8001adc <HAL_DSI_MspInit+0x90>)
 8001a8c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a90:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a92:	4b12      	ldr	r3, [pc, #72]	@ (8001adc <HAL_DSI_MspInit+0x90>)
 8001a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a96:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001a9a:	60fb      	str	r3, [r7, #12]
 8001a9c:	68fb      	ldr	r3, [r7, #12]
    /**DSIHOST GPIO Configuration
    PJ2     ------> DSIHOST_TE
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a9e:	2304      	movs	r3, #4
 8001aa0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa2:	2302      	movs	r3, #2
 8001aa4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF13_DSI;
 8001aae:	230d      	movs	r3, #13
 8001ab0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOJ, &GPIO_InitStruct);
 8001ab2:	f107 0314 	add.w	r3, r7, #20
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4809      	ldr	r0, [pc, #36]	@ (8001ae0 <HAL_DSI_MspInit+0x94>)
 8001aba:	f002 f997 	bl	8003dec <HAL_GPIO_Init>

    /* DSI interrupt Init */
    HAL_NVIC_SetPriority(DSI_IRQn, 0, 0);
 8001abe:	2200      	movs	r2, #0
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	2062      	movs	r0, #98	@ 0x62
 8001ac4:	f000 feac 	bl	8002820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DSI_IRQn);
 8001ac8:	2062      	movs	r0, #98	@ 0x62
 8001aca:	f000 fec5 	bl	8002858 <HAL_NVIC_EnableIRQ>

    /* USER CODE END DSI_MspInit 1 */

  }

}
 8001ace:	bf00      	nop
 8001ad0:	3728      	adds	r7, #40	@ 0x28
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}
 8001ad6:	bf00      	nop
 8001ad8:	40016c00 	.word	0x40016c00
 8001adc:	40023800 	.word	0x40023800
 8001ae0:	40022400 	.word	0x40022400

08001ae4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b0ae      	sub	sp, #184	@ 0xb8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aec:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]
 8001af4:	605a      	str	r2, [r3, #4]
 8001af6:	609a      	str	r2, [r3, #8]
 8001af8:	60da      	str	r2, [r3, #12]
 8001afa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001afc:	f107 0314 	add.w	r3, r7, #20
 8001b00:	2290      	movs	r2, #144	@ 0x90
 8001b02:	2100      	movs	r1, #0
 8001b04:	4618      	mov	r0, r3
 8001b06:	f005 fa24 	bl	8006f52 <memset>
  if(hi2c->Instance==I2C4)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	681b      	ldr	r3, [r3, #0]
 8001b0e:	4a37      	ldr	r2, [pc, #220]	@ (8001bec <HAL_I2C_MspInit+0x108>)
 8001b10:	4293      	cmp	r3, r2
 8001b12:	d166      	bne.n	8001be2 <HAL_I2C_MspInit+0xfe>

    /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001b14:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b18:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_PCLK1;
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b20:	f107 0314 	add.w	r3, r7, #20
 8001b24:	4618      	mov	r0, r3
 8001b26:	f004 f985 	bl	8005e34 <HAL_RCCEx_PeriphCLKConfig>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d001      	beq.n	8001b34 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 8001b30:	f7ff ff1c 	bl	800196c <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b34:	4b2e      	ldr	r3, [pc, #184]	@ (8001bf0 <HAL_I2C_MspInit+0x10c>)
 8001b36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b38:	4a2d      	ldr	r2, [pc, #180]	@ (8001bf0 <HAL_I2C_MspInit+0x10c>)
 8001b3a:	f043 0302 	orr.w	r3, r3, #2
 8001b3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b40:	4b2b      	ldr	r3, [pc, #172]	@ (8001bf0 <HAL_I2C_MspInit+0x10c>)
 8001b42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b44:	f003 0302 	and.w	r3, r3, #2
 8001b48:	613b      	str	r3, [r7, #16]
 8001b4a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b4c:	4b28      	ldr	r3, [pc, #160]	@ (8001bf0 <HAL_I2C_MspInit+0x10c>)
 8001b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b50:	4a27      	ldr	r2, [pc, #156]	@ (8001bf0 <HAL_I2C_MspInit+0x10c>)
 8001b52:	f043 0308 	orr.w	r3, r3, #8
 8001b56:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b58:	4b25      	ldr	r3, [pc, #148]	@ (8001bf0 <HAL_I2C_MspInit+0x10c>)
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b5c:	f003 0308 	and.w	r3, r3, #8
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PB7     ------> I2C4_SDA
    PD12     ------> I2C4_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001b64:	2380      	movs	r3, #128	@ 0x80
 8001b66:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b6a:	2312      	movs	r3, #18
 8001b6c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b70:	2301      	movs	r3, #1
 8001b72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b76:	2303      	movs	r3, #3
 8001b78:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF11_I2C4;
 8001b7c:	230b      	movs	r3, #11
 8001b7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b82:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001b86:	4619      	mov	r1, r3
 8001b88:	481a      	ldr	r0, [pc, #104]	@ (8001bf4 <HAL_I2C_MspInit+0x110>)
 8001b8a:	f002 f92f 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8001b8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b92:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b96:	2312      	movs	r3, #18
 8001b98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001ba8:	2304      	movs	r3, #4
 8001baa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001bae:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001bb2:	4619      	mov	r1, r3
 8001bb4:	4810      	ldr	r0, [pc, #64]	@ (8001bf8 <HAL_I2C_MspInit+0x114>)
 8001bb6:	f002 f919 	bl	8003dec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 8001bba:	4b0d      	ldr	r3, [pc, #52]	@ (8001bf0 <HAL_I2C_MspInit+0x10c>)
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bbe:	4a0c      	ldr	r2, [pc, #48]	@ (8001bf0 <HAL_I2C_MspInit+0x10c>)
 8001bc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001bc4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bc6:	4b0a      	ldr	r3, [pc, #40]	@ (8001bf0 <HAL_I2C_MspInit+0x10c>)
 8001bc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bca:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001bce:	60bb      	str	r3, [r7, #8]
 8001bd0:	68bb      	ldr	r3, [r7, #8]
    /* I2C4 interrupt Init */
    HAL_NVIC_SetPriority(I2C4_EV_IRQn, 0, 0);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	205f      	movs	r0, #95	@ 0x5f
 8001bd8:	f000 fe22 	bl	8002820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C4_EV_IRQn);
 8001bdc:	205f      	movs	r0, #95	@ 0x5f
 8001bde:	f000 fe3b 	bl	8002858 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C4_MspInit 1 */

  }

}
 8001be2:	bf00      	nop
 8001be4:	37b8      	adds	r7, #184	@ 0xb8
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd80      	pop	{r7, pc}
 8001bea:	bf00      	nop
 8001bec:	40006000 	.word	0x40006000
 8001bf0:	40023800 	.word	0x40023800
 8001bf4:	40020400 	.word	0x40020400
 8001bf8:	40020c00 	.word	0x40020c00

08001bfc <HAL_LTDC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hltdc: LTDC handle pointer
  * @retval None
  */
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b0a8      	sub	sp, #160	@ 0xa0
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c04:	f107 0310 	add.w	r3, r7, #16
 8001c08:	2290      	movs	r2, #144	@ 0x90
 8001c0a:	2100      	movs	r1, #0
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	f005 f9a0 	bl	8006f52 <memset>
  if(hltdc->Instance==LTDC)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	4a1a      	ldr	r2, [pc, #104]	@ (8001c80 <HAL_LTDC_MspInit+0x84>)
 8001c18:	4293      	cmp	r3, r2
 8001c1a:	d12c      	bne.n	8001c76 <HAL_LTDC_MspInit+0x7a>

    /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8001c1c:	2308      	movs	r3, #8
 8001c1e:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 384;
 8001c20:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8001c24:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8001c26:	2304      	movs	r3, #4
 8001c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInitStruct.PLLSAI.PLLSAIQ = 2;
 8001c2a:	2302      	movs	r3, #2
 8001c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.PLLSAI.PLLSAIP = RCC_PLLSAIP_DIV2;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInitStruct.PLLSAIDivQ = 1;
 8001c32:	2301      	movs	r3, #1
 8001c34:	63bb      	str	r3, [r7, #56]	@ 0x38
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8001c36:	2300      	movs	r3, #0
 8001c38:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c3a:	f107 0310 	add.w	r3, r7, #16
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f004 f8f8 	bl	8005e34 <HAL_RCCEx_PeriphCLKConfig>
 8001c44:	4603      	mov	r3, r0
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d001      	beq.n	8001c4e <HAL_LTDC_MspInit+0x52>
    {
      Error_Handler();
 8001c4a:	f7ff fe8f 	bl	800196c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8001c4e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c84 <HAL_LTDC_MspInit+0x88>)
 8001c50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c52:	4a0c      	ldr	r2, [pc, #48]	@ (8001c84 <HAL_LTDC_MspInit+0x88>)
 8001c54:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001c58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c5a:	4b0a      	ldr	r3, [pc, #40]	@ (8001c84 <HAL_LTDC_MspInit+0x88>)
 8001c5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c5e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001c62:	60fb      	str	r3, [r7, #12]
 8001c64:	68fb      	ldr	r3, [r7, #12]
    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 3, 0);
 8001c66:	2200      	movs	r2, #0
 8001c68:	2103      	movs	r1, #3
 8001c6a:	2058      	movs	r0, #88	@ 0x58
 8001c6c:	f000 fdd8 	bl	8002820 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8001c70:	2058      	movs	r0, #88	@ 0x58
 8001c72:	f000 fdf1 	bl	8002858 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LTDC_MspInit 1 */

  }

}
 8001c76:	bf00      	nop
 8001c78:	37a0      	adds	r7, #160	@ 0xa0
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40016800 	.word	0x40016800
 8001c84:	40023800 	.word	0x40023800

08001c88 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08c      	sub	sp, #48	@ 0x30
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c90:	f107 031c 	add.w	r3, r7, #28
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
 8001c9e:	611a      	str	r2, [r3, #16]
  if(hqspi->Instance==QUADSPI)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a4a      	ldr	r2, [pc, #296]	@ (8001dd0 <HAL_QSPI_MspInit+0x148>)
 8001ca6:	4293      	cmp	r3, r2
 8001ca8:	f040 808e 	bne.w	8001dc8 <HAL_QSPI_MspInit+0x140>
  {
    /* USER CODE BEGIN QUADSPI_MspInit 0 */

    /* USER CODE END QUADSPI_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8001cac:	4b49      	ldr	r3, [pc, #292]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001cae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cb0:	4a48      	ldr	r2, [pc, #288]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001cb2:	f043 0302 	orr.w	r3, r3, #2
 8001cb6:	6393      	str	r3, [r2, #56]	@ 0x38
 8001cb8:	4b46      	ldr	r3, [pc, #280]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001cbc:	f003 0302 	and.w	r3, r3, #2
 8001cc0:	61bb      	str	r3, [r7, #24]
 8001cc2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001cc4:	4b43      	ldr	r3, [pc, #268]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cc8:	4a42      	ldr	r2, [pc, #264]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001cca:	f043 0310 	orr.w	r3, r3, #16
 8001cce:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cd0:	4b40      	ldr	r3, [pc, #256]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd4:	f003 0310 	and.w	r3, r3, #16
 8001cd8:	617b      	str	r3, [r7, #20]
 8001cda:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cdc:	4b3d      	ldr	r3, [pc, #244]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001cde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ce0:	4a3c      	ldr	r2, [pc, #240]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001ce2:	f043 0302 	orr.w	r3, r3, #2
 8001ce6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ce8:	4b3a      	ldr	r3, [pc, #232]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001cea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cec:	f003 0302 	and.w	r3, r3, #2
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cf4:	4b37      	ldr	r3, [pc, #220]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cf8:	4a36      	ldr	r2, [pc, #216]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001cfa:	f043 0304 	orr.w	r3, r3, #4
 8001cfe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d00:	4b34      	ldr	r3, [pc, #208]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001d02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	60fb      	str	r3, [r7, #12]
 8001d0a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d0c:	4b31      	ldr	r3, [pc, #196]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001d0e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d10:	4a30      	ldr	r2, [pc, #192]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001d12:	f043 0308 	orr.w	r3, r3, #8
 8001d16:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d18:	4b2e      	ldr	r3, [pc, #184]	@ (8001dd4 <HAL_QSPI_MspInit+0x14c>)
 8001d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d1c:	f003 0308 	and.w	r3, r3, #8
 8001d20:	60bb      	str	r3, [r7, #8]
 8001d22:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> QUADSPI_BK1_IO1
    PC9     ------> QUADSPI_BK1_IO0
    PB2     ------> QUADSPI_CLK
    PD13     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d24:	2304      	movs	r3, #4
 8001d26:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d30:	2303      	movs	r3, #3
 8001d32:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001d34:	2309      	movs	r3, #9
 8001d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d38:	f107 031c 	add.w	r3, r7, #28
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4826      	ldr	r0, [pc, #152]	@ (8001dd8 <HAL_QSPI_MspInit+0x150>)
 8001d40:	f002 f854 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001d44:	2340      	movs	r3, #64	@ 0x40
 8001d46:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d4c:	2301      	movs	r3, #1
 8001d4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d50:	2303      	movs	r3, #3
 8001d52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 8001d54:	230a      	movs	r3, #10
 8001d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d58:	f107 031c 	add.w	r3, r7, #28
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	481f      	ldr	r0, [pc, #124]	@ (8001ddc <HAL_QSPI_MspInit+0x154>)
 8001d60:	f002 f844 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_9;
 8001d64:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001d68:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d72:	2303      	movs	r3, #3
 8001d74:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001d76:	2309      	movs	r3, #9
 8001d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d7a:	f107 031c 	add.w	r3, r7, #28
 8001d7e:	4619      	mov	r1, r3
 8001d80:	4817      	ldr	r0, [pc, #92]	@ (8001de0 <HAL_QSPI_MspInit+0x158>)
 8001d82:	f002 f833 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d86:	2304      	movs	r3, #4
 8001d88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d8a:	2302      	movs	r3, #2
 8001d8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d92:	2303      	movs	r3, #3
 8001d94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001d96:	2309      	movs	r3, #9
 8001d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d9a:	f107 031c 	add.w	r3, r7, #28
 8001d9e:	4619      	mov	r1, r3
 8001da0:	480e      	ldr	r0, [pc, #56]	@ (8001ddc <HAL_QSPI_MspInit+0x154>)
 8001da2:	f002 f823 	bl	8003dec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001da6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001daa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dac:	2302      	movs	r3, #2
 8001dae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db0:	2300      	movs	r3, #0
 8001db2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001db4:	2303      	movs	r3, #3
 8001db6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8001db8:	2309      	movs	r3, #9
 8001dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dbc:	f107 031c 	add.w	r3, r7, #28
 8001dc0:	4619      	mov	r1, r3
 8001dc2:	4808      	ldr	r0, [pc, #32]	@ (8001de4 <HAL_QSPI_MspInit+0x15c>)
 8001dc4:	f002 f812 	bl	8003dec <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8001dc8:	bf00      	nop
 8001dca:	3730      	adds	r7, #48	@ 0x30
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	a0001000 	.word	0xa0001000
 8001dd4:	40023800 	.word	0x40023800
 8001dd8:	40021000 	.word	0x40021000
 8001ddc:	40020400 	.word	0x40020400
 8001de0:	40020800 	.word	0x40020800
 8001de4:	40020c00 	.word	0x40020c00

08001de8 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8001de8:	b580      	push	{r7, lr}
 8001dea:	b086      	sub	sp, #24
 8001dec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001dee:	1d3b      	adds	r3, r7, #4
 8001df0:	2200      	movs	r2, #0
 8001df2:	601a      	str	r2, [r3, #0]
 8001df4:	605a      	str	r2, [r3, #4]
 8001df6:	609a      	str	r2, [r3, #8]
 8001df8:	60da      	str	r2, [r3, #12]
 8001dfa:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 8001dfc:	4b3b      	ldr	r3, [pc, #236]	@ (8001eec <HAL_FMC_MspInit+0x104>)
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d16f      	bne.n	8001ee4 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8001e04:	4b39      	ldr	r3, [pc, #228]	@ (8001eec <HAL_FMC_MspInit+0x104>)
 8001e06:	2201      	movs	r2, #1
 8001e08:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8001e0a:	4b39      	ldr	r3, [pc, #228]	@ (8001ef0 <HAL_FMC_MspInit+0x108>)
 8001e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e0e:	4a38      	ldr	r2, [pc, #224]	@ (8001ef0 <HAL_FMC_MspInit+0x108>)
 8001e10:	f043 0301 	orr.w	r3, r3, #1
 8001e14:	6393      	str	r3, [r2, #56]	@ 0x38
 8001e16:	4b36      	ldr	r3, [pc, #216]	@ (8001ef0 <HAL_FMC_MspInit+0x108>)
 8001e18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001e1a:	f003 0301 	and.w	r3, r3, #1
 8001e1e:	603b      	str	r3, [r7, #0]
 8001e20:	683b      	ldr	r3, [r7, #0]
  PE10   ------> FMC_D7
  PE12   ------> FMC_D9
  PE15   ------> FMC_D12
  PE13   ------> FMC_D10
  */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_8|GPIO_PIN_9
 8001e22:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8001e26:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_14|GPIO_PIN_7|GPIO_PIN_10
                          |GPIO_PIN_12|GPIO_PIN_15|GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e28:	2302      	movs	r3, #2
 8001e2a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e30:	2303      	movs	r3, #3
 8001e32:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e34:	230c      	movs	r3, #12
 8001e36:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e38:	1d3b      	adds	r3, r7, #4
 8001e3a:	4619      	mov	r1, r3
 8001e3c:	482d      	ldr	r0, [pc, #180]	@ (8001ef4 <HAL_FMC_MspInit+0x10c>)
 8001e3e:	f001 ffd5 	bl	8003dec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_8|GPIO_PIN_1|GPIO_PIN_0
 8001e42:	f248 1333 	movw	r3, #33075	@ 0x8133
 8001e46:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_5|GPIO_PIN_4;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e48:	2302      	movs	r3, #2
 8001e4a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4c:	2300      	movs	r3, #0
 8001e4e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e50:	2303      	movs	r3, #3
 8001e52:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e54:	230c      	movs	r3, #12
 8001e56:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e58:	1d3b      	adds	r3, r7, #4
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	4826      	ldr	r0, [pc, #152]	@ (8001ef8 <HAL_FMC_MspInit+0x110>)
 8001e5e:	f001 ffc5 	bl	8003dec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_15|GPIO_PIN_10
 8001e62:	f24c 7303 	movw	r3, #50947	@ 0xc703
 8001e66:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_14|GPIO_PIN_9|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e68:	2302      	movs	r3, #2
 8001e6a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6c:	2300      	movs	r3, #0
 8001e6e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e70:	2303      	movs	r3, #3
 8001e72:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e74:	230c      	movs	r3, #12
 8001e76:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e78:	1d3b      	adds	r3, r7, #4
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	481f      	ldr	r0, [pc, #124]	@ (8001efc <HAL_FMC_MspInit+0x114>)
 8001e7e:	f001 ffb5 	bl	8003dec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_5
 8001e82:	f240 63ff 	movw	r3, #1791	@ 0x6ff
 8001e86:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_7|GPIO_PIN_10|GPIO_PIN_6|GPIO_PIN_1
                          |GPIO_PIN_9|GPIO_PIN_0;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e88:	2302      	movs	r3, #2
 8001e8a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e90:	2303      	movs	r3, #3
 8001e92:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001e94:	230c      	movs	r3, #12
 8001e96:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8001e98:	1d3b      	adds	r3, r7, #4
 8001e9a:	4619      	mov	r1, r3
 8001e9c:	4818      	ldr	r0, [pc, #96]	@ (8001f00 <HAL_FMC_MspInit+0x118>)
 8001e9e:	f001 ffa5 	bl	8003dec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8001ea2:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8001ea6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_12|GPIO_PIN_15
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001eb0:	2303      	movs	r3, #3
 8001eb2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001eb4:	230c      	movs	r3, #12
 8001eb6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001eb8:	1d3b      	adds	r3, r7, #4
 8001eba:	4619      	mov	r1, r3
 8001ebc:	4811      	ldr	r0, [pc, #68]	@ (8001f04 <HAL_FMC_MspInit+0x11c>)
 8001ebe:	f001 ff95 	bl	8003dec <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_5
 8001ec2:	f64f 732c 	movw	r3, #65324	@ 0xff2c
 8001ec6:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_9
                          |GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_10;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ec8:	2302      	movs	r3, #2
 8001eca:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ecc:	2300      	movs	r3, #0
 8001ece:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed0:	2303      	movs	r3, #3
 8001ed2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8001ed4:	230c      	movs	r3, #12
 8001ed6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001ed8:	1d3b      	adds	r3, r7, #4
 8001eda:	4619      	mov	r1, r3
 8001edc:	480a      	ldr	r0, [pc, #40]	@ (8001f08 <HAL_FMC_MspInit+0x120>)
 8001ede:	f001 ff85 	bl	8003dec <HAL_GPIO_Init>
 8001ee2:	e000      	b.n	8001ee6 <HAL_FMC_MspInit+0xfe>
    return;
 8001ee4:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8001ee6:	3718      	adds	r7, #24
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	bd80      	pop	{r7, pc}
 8001eec:	2000023c 	.word	0x2000023c
 8001ef0:	40023800 	.word	0x40023800
 8001ef4:	40021000 	.word	0x40021000
 8001ef8:	40021800 	.word	0x40021800
 8001efc:	40020c00 	.word	0x40020c00
 8001f00:	40022000 	.word	0x40022000
 8001f04:	40021400 	.word	0x40021400
 8001f08:	40021c00 	.word	0x40021c00

08001f0c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b082      	sub	sp, #8
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8001f14:	f7ff ff68 	bl	8001de8 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	3708      	adds	r7, #8
 8001f1c:	46bd      	mov	sp, r7
 8001f1e:	bd80      	pop	{r7, pc}

08001f20 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b08e      	sub	sp, #56	@ 0x38
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001f30:	4b33      	ldr	r3, [pc, #204]	@ (8002000 <HAL_InitTick+0xe0>)
 8001f32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f34:	4a32      	ldr	r2, [pc, #200]	@ (8002000 <HAL_InitTick+0xe0>)
 8001f36:	f043 0310 	orr.w	r3, r3, #16
 8001f3a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f3c:	4b30      	ldr	r3, [pc, #192]	@ (8002000 <HAL_InitTick+0xe0>)
 8001f3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f40:	f003 0310 	and.w	r3, r3, #16
 8001f44:	60fb      	str	r3, [r7, #12]
 8001f46:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f48:	f107 0210 	add.w	r2, r7, #16
 8001f4c:	f107 0314 	add.w	r3, r7, #20
 8001f50:	4611      	mov	r1, r2
 8001f52:	4618      	mov	r0, r3
 8001f54:	f003 ff3c 	bl	8005dd0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001f58:	6a3b      	ldr	r3, [r7, #32]
 8001f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001f5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d103      	bne.n	8001f6a <HAL_InitTick+0x4a>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001f62:	f003 ff21 	bl	8005da8 <HAL_RCC_GetPCLK1Freq>
 8001f66:	6378      	str	r0, [r7, #52]	@ 0x34
 8001f68:	e004      	b.n	8001f74 <HAL_InitTick+0x54>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001f6a:	f003 ff1d 	bl	8005da8 <HAL_RCC_GetPCLK1Freq>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001f76:	4a23      	ldr	r2, [pc, #140]	@ (8002004 <HAL_InitTick+0xe4>)
 8001f78:	fba2 2303 	umull	r2, r3, r2, r3
 8001f7c:	0c9b      	lsrs	r3, r3, #18
 8001f7e:	3b01      	subs	r3, #1
 8001f80:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001f82:	4b21      	ldr	r3, [pc, #132]	@ (8002008 <HAL_InitTick+0xe8>)
 8001f84:	4a21      	ldr	r2, [pc, #132]	@ (800200c <HAL_InitTick+0xec>)
 8001f86:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001f88:	4b1f      	ldr	r3, [pc, #124]	@ (8002008 <HAL_InitTick+0xe8>)
 8001f8a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001f8e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001f90:	4a1d      	ldr	r2, [pc, #116]	@ (8002008 <HAL_InitTick+0xe8>)
 8001f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001f94:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001f96:	4b1c      	ldr	r3, [pc, #112]	@ (8002008 <HAL_InitTick+0xe8>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9c:	4b1a      	ldr	r3, [pc, #104]	@ (8002008 <HAL_InitTick+0xe8>)
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa2:	4b19      	ldr	r3, [pc, #100]	@ (8002008 <HAL_InitTick+0xe8>)
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001fa8:	4817      	ldr	r0, [pc, #92]	@ (8002008 <HAL_InitTick+0xe8>)
 8001faa:	f004 fbfc 	bl	80067a6 <HAL_TIM_Base_Init>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001fb4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d11b      	bne.n	8001ff4 <HAL_InitTick+0xd4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001fbc:	4812      	ldr	r0, [pc, #72]	@ (8002008 <HAL_InitTick+0xe8>)
 8001fbe:	f004 fc53 	bl	8006868 <HAL_TIM_Base_Start_IT>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001fc8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d111      	bne.n	8001ff4 <HAL_InitTick+0xd4>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001fd0:	2036      	movs	r0, #54	@ 0x36
 8001fd2:	f000 fc41 	bl	8002858 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b0f      	cmp	r3, #15
 8001fda:	d808      	bhi.n	8001fee <HAL_InitTick+0xce>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001fdc:	2200      	movs	r2, #0
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	2036      	movs	r0, #54	@ 0x36
 8001fe2:	f000 fc1d 	bl	8002820 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001fe6:	4a0a      	ldr	r2, [pc, #40]	@ (8002010 <HAL_InitTick+0xf0>)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6013      	str	r3, [r2, #0]
 8001fec:	e002      	b.n	8001ff4 <HAL_InitTick+0xd4>
      }
      else
      {
        status = HAL_ERROR;
 8001fee:	2301      	movs	r3, #1
 8001ff0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ff4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	3738      	adds	r7, #56	@ 0x38
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40023800 	.word	0x40023800
 8002004:	431bde83 	.word	0x431bde83
 8002008:	20000240 	.word	0x20000240
 800200c:	40001000 	.word	0x40001000
 8002010:	20000004 	.word	0x20000004

08002014 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002014:	b480      	push	{r7}
 8002016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002018:	bf00      	nop
 800201a:	e7fd      	b.n	8002018 <NMI_Handler+0x4>

0800201c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800201c:	b480      	push	{r7}
 800201e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002020:	bf00      	nop
 8002022:	e7fd      	b.n	8002020 <HardFault_Handler+0x4>

08002024 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002024:	b480      	push	{r7}
 8002026:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002028:	bf00      	nop
 800202a:	e7fd      	b.n	8002028 <MemManage_Handler+0x4>

0800202c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800202c:	b480      	push	{r7}
 800202e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002030:	bf00      	nop
 8002032:	e7fd      	b.n	8002030 <BusFault_Handler+0x4>

08002034 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002034:	b480      	push	{r7}
 8002036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002038:	bf00      	nop
 800203a:	e7fd      	b.n	8002038 <UsageFault_Handler+0x4>

0800203c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002040:	bf00      	nop
 8002042:	46bd      	mov	sp, r7
 8002044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002048:	4770      	bx	lr

0800204a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800204a:	b480      	push	{r7}
 800204c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800204e:	bf00      	nop
 8002050:	46bd      	mov	sp, r7
 8002052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002056:	4770      	bx	lr

08002058 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800205c:	bf00      	nop
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr

08002066 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TP_IRQ_Pin);
 8002078:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800207c:	f002 f896 	bl	80041ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002080:	bf00      	nop
 8002082:	bd80      	pop	{r7, pc}

08002084 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002088:	4802      	ldr	r0, [pc, #8]	@ (8002094 <TIM6_DAC_IRQHandler+0x10>)
 800208a:	f004 fc65 	bl	8006958 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800208e:	bf00      	nop
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000240 	.word	0x20000240

08002098 <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 800209c:	4802      	ldr	r0, [pc, #8]	@ (80020a8 <LTDC_IRQHandler+0x10>)
 800209e:	f002 fa93 	bl	80045c8 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 80020a2:	bf00      	nop
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	20000114 	.word	0x20000114

080020ac <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 80020b0:	4802      	ldr	r0, [pc, #8]	@ (80020bc <DMA2D_IRQHandler+0x10>)
 80020b2:	f000 fda3 	bl	8002bfc <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 80020b6:	bf00      	nop
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	2000004c 	.word	0x2000004c

080020c0 <I2C4_EV_IRQHandler>:

/**
  * @brief This function handles I2C4 event interrupt.
  */
void I2C4_EV_IRQHandler(void)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C4_EV_IRQn 0 */

  /* USER CODE END I2C4_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c4);
 80020c4:	4802      	ldr	r0, [pc, #8]	@ (80020d0 <I2C4_EV_IRQHandler+0x10>)
 80020c6:	f002 f931 	bl	800432c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C4_EV_IRQn 1 */

  /* USER CODE END I2C4_EV_IRQn 1 */
}
 80020ca:	bf00      	nop
 80020cc:	bd80      	pop	{r7, pc}
 80020ce:	bf00      	nop
 80020d0:	200000c0 	.word	0x200000c0

080020d4 <DSI_IRQHandler>:

/**
  * @brief This function handles DSI global interrupt.
  */
void DSI_IRQHandler(void)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DSI_IRQn 0 */

  /* USER CODE END DSI_IRQn 0 */
  HAL_DSI_IRQHandler(&hdsi);
 80020d8:	4802      	ldr	r0, [pc, #8]	@ (80020e4 <DSI_IRQHandler+0x10>)
 80020da:	f001 f9c1 	bl	8003460 <HAL_DSI_IRQHandler>
  /* USER CODE BEGIN DSI_IRQn 1 */

  /* USER CODE END DSI_IRQn 1 */
}
 80020de:	bf00      	nop
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	200000a4 	.word	0x200000a4

080020e8 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020ec:	4b06      	ldr	r3, [pc, #24]	@ (8002108 <SystemInit+0x20>)
 80020ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020f2:	4a05      	ldr	r2, [pc, #20]	@ (8002108 <SystemInit+0x20>)
 80020f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020fc:	bf00      	nop
 80020fe:	46bd      	mov	sp, r7
 8002100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002104:	4770      	bx	lr
 8002106:	bf00      	nop
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800210c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002144 <LoopFillZerobss+0xe>
 
/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002110:	f7ff ffea 	bl	80020e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002114:	480c      	ldr	r0, [pc, #48]	@ (8002148 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002116:	490d      	ldr	r1, [pc, #52]	@ (800214c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002118:	4a0d      	ldr	r2, [pc, #52]	@ (8002150 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800211a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800211c:	e002      	b.n	8002124 <LoopCopyDataInit>

0800211e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800211e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002120:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002122:	3304      	adds	r3, #4

08002124 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002124:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002126:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002128:	d3f9      	bcc.n	800211e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800212a:	4a0a      	ldr	r2, [pc, #40]	@ (8002154 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800212c:	4c0a      	ldr	r4, [pc, #40]	@ (8002158 <LoopFillZerobss+0x22>)
  movs r3, #0
 800212e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002130:	e001      	b.n	8002136 <LoopFillZerobss>

08002132 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002132:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002134:	3204      	adds	r2, #4

08002136 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002136:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002138:	d3fb      	bcc.n	8002132 <FillZerobss>
   
/* Call static constructors */
    bl __libc_init_array
 800213a:	f004 ff13 	bl	8006f64 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800213e:	f7fe fa7b 	bl	8000638 <main>
  bx  lr    
 8002142:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002144:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8002148:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800214c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8002150:	080071fc 	.word	0x080071fc
  ldr r2, =_sbss
 8002154:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8002158:	20000290 	.word	0x20000290

0800215c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800215c:	e7fe      	b.n	800215c <ADC_IRQHandler>
	...

08002160 <OTM8009A_Init>:
  * @param  hdsi_eval : pointer on DSI configuration structure
  * @param  hdsivideo_handle : pointer on DSI video mode configuration structure
  * @retval Status
  */
uint8_t OTM8009A_Init(uint32_t ColorCoding, uint32_t orientation)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b082      	sub	sp, #8
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
 8002168:	6039      	str	r1, [r7, #0]
  /* Enable CMD2 to access vendor specific commands                               */
  /* Enter in command 2 mode and set EXTC to enable address shift function (0x00) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800216a:	49bd      	ldr	r1, [pc, #756]	@ (8002460 <OTM8009A_Init+0x300>)
 800216c:	2000      	movs	r0, #0
 800216e:	f7fe ff21 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData1);
 8002172:	49bc      	ldr	r1, [pc, #752]	@ (8002464 <OTM8009A_Init+0x304>)
 8002174:	2003      	movs	r0, #3
 8002176:	f7fe ff1d 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* Enter ORISE Command 2 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2); /* Shift address to 0x80 */
 800217a:	49bb      	ldr	r1, [pc, #748]	@ (8002468 <OTM8009A_Init+0x308>)
 800217c:	2000      	movs	r0, #0
 800217e:	f7fe ff19 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData2);
 8002182:	49ba      	ldr	r1, [pc, #744]	@ (800246c <OTM8009A_Init+0x30c>)
 8002184:	2002      	movs	r0, #2
 8002186:	f7fe ff15 	bl	8000fb4 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////
  /* SD_PCH_CTRL - 0xC480h - 129th parameter - Default 0x00          */
  /* Set SD_PT                                                       */
  /* -> Source output level during porch and non-display area to GND */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 800218a:	49b7      	ldr	r1, [pc, #732]	@ (8002468 <OTM8009A_Init+0x308>)
 800218c:	2000      	movs	r0, #0
 800218e:	f7fe ff11 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData3);
 8002192:	49b7      	ldr	r1, [pc, #732]	@ (8002470 <OTM8009A_Init+0x310>)
 8002194:	2000      	movs	r0, #0
 8002196:	f7fe ff0d 	bl	8000fb4 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 800219a:	200a      	movs	r0, #10
 800219c:	f7fe fefe 	bl	8000f9c <OTM8009A_IO_Delay>
  /* Not documented */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData4);
 80021a0:	49b4      	ldr	r1, [pc, #720]	@ (8002474 <OTM8009A_Init+0x314>)
 80021a2:	2000      	movs	r0, #0
 80021a4:	f7fe ff06 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData5);
 80021a8:	49b3      	ldr	r1, [pc, #716]	@ (8002478 <OTM8009A_Init+0x318>)
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7fe ff02 	bl	8000fb4 <DSI_IO_WriteCmd>
  OTM8009A_IO_Delay(10);
 80021b0:	200a      	movs	r0, #10
 80021b2:	f7fe fef3 	bl	8000f9c <OTM8009A_IO_Delay>
  /////////////////////////////////////////////////////////////////////

  /* PWR_CTRL4 - 0xC4B0h - 178th parameter - Default 0xA8 */
  /* Set gvdd_en_test                                     */
  /* -> enable GVDD test mode !!!                         */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData6);
 80021b6:	49b1      	ldr	r1, [pc, #708]	@ (800247c <OTM8009A_Init+0x31c>)
 80021b8:	2000      	movs	r0, #0
 80021ba:	f7fe fefb 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData7);
 80021be:	49b0      	ldr	r1, [pc, #704]	@ (8002480 <OTM8009A_Init+0x320>)
 80021c0:	2000      	movs	r0, #0
 80021c2:	f7fe fef7 	bl	8000fb4 <DSI_IO_WriteCmd>
  /* PWR_CTRL2 - 0xC590h - 146th parameter - Default 0x79      */
  /* Set pump 4 vgh voltage                                    */
  /* -> from 15.0v down to 13.0v                               */
  /* Set pump 5 vgh voltage                                    */
  /* -> from -12.0v downto -9.0v                               */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData8);
 80021c6:	49af      	ldr	r1, [pc, #700]	@ (8002484 <OTM8009A_Init+0x324>)
 80021c8:	2000      	movs	r0, #0
 80021ca:	f7fe fef3 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 80021ce:	49ae      	ldr	r1, [pc, #696]	@ (8002488 <OTM8009A_Init+0x328>)
 80021d0:	2000      	movs	r0, #0
 80021d2:	f7fe feef 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* P_DRV_M - 0xC0B4h - 181th parameter - Default 0x00 */
  /* -> Column inversion                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData10);
 80021d6:	49ad      	ldr	r1, [pc, #692]	@ (800248c <OTM8009A_Init+0x32c>)
 80021d8:	2000      	movs	r0, #0
 80021da:	f7fe feeb 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData11);
 80021de:	49ac      	ldr	r1, [pc, #688]	@ (8002490 <OTM8009A_Init+0x330>)
 80021e0:	2000      	movs	r0, #0
 80021e2:	f7fe fee7 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* VCOMDC - 0xD900h - 1st parameter - Default 0x39h */
  /* VCOM Voltage settings                            */
  /* -> from -1.0000v downto -1.2625v                 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80021e6:	499e      	ldr	r1, [pc, #632]	@ (8002460 <OTM8009A_Init+0x300>)
 80021e8:	2000      	movs	r0, #0
 80021ea:	f7fe fee3 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData12);
 80021ee:	49a9      	ldr	r1, [pc, #676]	@ (8002494 <OTM8009A_Init+0x334>)
 80021f0:	2000      	movs	r0, #0
 80021f2:	f7fe fedf 	bl	8000fb4 <DSI_IO_WriteCmd>
  /* Oscillator adjustment for Idle/Normal mode (LPDT only) set to 65Hz (default is 60Hz) */
  //DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
  //DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData14);

  /* Video mode internal */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 80021f6:	49a8      	ldr	r1, [pc, #672]	@ (8002498 <OTM8009A_Init+0x338>)
 80021f8:	2000      	movs	r0, #0
 80021fa:	f7fe fedb 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData16);
 80021fe:	49a7      	ldr	r1, [pc, #668]	@ (800249c <OTM8009A_Init+0x33c>)
 8002200:	2000      	movs	r0, #0
 8002202:	f7fe fed7 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 147h parameter - Default 0x00 */
  /* Set pump 4&5 x6                                     */
  /* -> ONLY VALID when PUMP4_EN_ASDM_HV = "0"           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData17);
 8002206:	49a6      	ldr	r1, [pc, #664]	@ (80024a0 <OTM8009A_Init+0x340>)
 8002208:	2000      	movs	r0, #0
 800220a:	f7fe fed3 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData18);
 800220e:	49a5      	ldr	r1, [pc, #660]	@ (80024a4 <OTM8009A_Init+0x344>)
 8002210:	2000      	movs	r0, #0
 8002212:	f7fe fecf 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 150th parameter - Default 0x33h */
  /* Change pump4 clock ratio                              */
  /* -> from 1 line to 1/2 line                            */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData19);
 8002216:	49a4      	ldr	r1, [pc, #656]	@ (80024a8 <OTM8009A_Init+0x348>)
 8002218:	2000      	movs	r0, #0
 800221a:	f7fe fecb 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData9);
 800221e:	499a      	ldr	r1, [pc, #616]	@ (8002488 <OTM8009A_Init+0x328>)
 8002220:	2000      	movs	r0, #0
 8002222:	f7fe fec7 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* GVDD/NGVDD settings */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002226:	498e      	ldr	r1, [pc, #568]	@ (8002460 <OTM8009A_Init+0x300>)
 8002228:	2000      	movs	r0, #0
 800222a:	f7fe fec3 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData5);
 800222e:	499f      	ldr	r1, [pc, #636]	@ (80024ac <OTM8009A_Init+0x34c>)
 8002230:	2002      	movs	r0, #2
 8002232:	f7fe febf 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* PWR_CTRL2 - 0xC590h - 149th parameter - Default 0x33h */
  /* Rewrite the default value !                           */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData20);
 8002236:	499e      	ldr	r1, [pc, #632]	@ (80024b0 <OTM8009A_Init+0x350>)
 8002238:	2000      	movs	r0, #0
 800223a:	f7fe febb 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData21);
 800223e:	499d      	ldr	r1, [pc, #628]	@ (80024b4 <OTM8009A_Init+0x354>)
 8002240:	2000      	movs	r0, #0
 8002242:	f7fe feb7 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* Panel display timing Setting 3 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData22);
 8002246:	499c      	ldr	r1, [pc, #624]	@ (80024b8 <OTM8009A_Init+0x358>)
 8002248:	2000      	movs	r0, #0
 800224a:	f7fe feb3 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData23);
 800224e:	499b      	ldr	r1, [pc, #620]	@ (80024bc <OTM8009A_Init+0x35c>)
 8002250:	2000      	movs	r0, #0
 8002252:	f7fe feaf 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* Power control 1 */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData24);
 8002256:	499a      	ldr	r1, [pc, #616]	@ (80024c0 <OTM8009A_Init+0x360>)
 8002258:	2000      	movs	r0, #0
 800225a:	f7fe feab 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData25);
 800225e:	4999      	ldr	r1, [pc, #612]	@ (80024c4 <OTM8009A_Init+0x364>)
 8002260:	2000      	movs	r0, #0
 8002262:	f7fe fea7 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* Source driver precharge */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 8002266:	4998      	ldr	r1, [pc, #608]	@ (80024c8 <OTM8009A_Init+0x368>)
 8002268:	2000      	movs	r0, #0
 800226a:	f7fe fea3 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData26);
 800226e:	4997      	ldr	r1, [pc, #604]	@ (80024cc <OTM8009A_Init+0x36c>)
 8002270:	2000      	movs	r0, #0
 8002272:	f7fe fe9f 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData15);
 8002276:	4988      	ldr	r1, [pc, #544]	@ (8002498 <OTM8009A_Init+0x338>)
 8002278:	2000      	movs	r0, #0
 800227a:	f7fe fe9b 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData27);
 800227e:	4994      	ldr	r1, [pc, #592]	@ (80024d0 <OTM8009A_Init+0x370>)
 8002280:	2000      	movs	r0, #0
 8002282:	f7fe fe97 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData28);
 8002286:	4993      	ldr	r1, [pc, #588]	@ (80024d4 <OTM8009A_Init+0x374>)
 8002288:	2000      	movs	r0, #0
 800228a:	f7fe fe93 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 2, (uint8_t *)lcdRegData6);
 800228e:	4992      	ldr	r1, [pc, #584]	@ (80024d8 <OTM8009A_Init+0x378>)
 8002290:	2002      	movs	r0, #2
 8002292:	f7fe fe8f 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* GOAVST */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8002296:	4974      	ldr	r1, [pc, #464]	@ (8002468 <OTM8009A_Init+0x308>)
 8002298:	2000      	movs	r0, #0
 800229a:	f7fe fe8b 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 6, (uint8_t *)lcdRegData7);
 800229e:	498f      	ldr	r1, [pc, #572]	@ (80024dc <OTM8009A_Init+0x37c>)
 80022a0:	2006      	movs	r0, #6
 80022a2:	f7fe fe87 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 80022a6:	498e      	ldr	r1, [pc, #568]	@ (80024e0 <OTM8009A_Init+0x380>)
 80022a8:	2000      	movs	r0, #0
 80022aa:	f7fe fe83 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData8);
 80022ae:	498d      	ldr	r1, [pc, #564]	@ (80024e4 <OTM8009A_Init+0x384>)
 80022b0:	200e      	movs	r0, #14
 80022b2:	f7fe fe7f 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 80022b6:	498c      	ldr	r1, [pc, #560]	@ (80024e8 <OTM8009A_Init+0x388>)
 80022b8:	2000      	movs	r0, #0
 80022ba:	f7fe fe7b 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 14, (uint8_t *)lcdRegData9);
 80022be:	498b      	ldr	r1, [pc, #556]	@ (80024ec <OTM8009A_Init+0x38c>)
 80022c0:	200e      	movs	r0, #14
 80022c2:	f7fe fe77 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80022c6:	498a      	ldr	r1, [pc, #552]	@ (80024f0 <OTM8009A_Init+0x390>)
 80022c8:	2000      	movs	r0, #0
 80022ca:	f7fe fe73 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData10);
 80022ce:	4989      	ldr	r1, [pc, #548]	@ (80024f4 <OTM8009A_Init+0x394>)
 80022d0:	200a      	movs	r0, #10
 80022d2:	f7fe fe6f 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80022d6:	4988      	ldr	r1, [pc, #544]	@ (80024f8 <OTM8009A_Init+0x398>)
 80022d8:	2000      	movs	r0, #0
 80022da:	f7fe fe6b 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData46);
 80022de:	4987      	ldr	r1, [pc, #540]	@ (80024fc <OTM8009A_Init+0x39c>)
 80022e0:	2000      	movs	r0, #0
 80022e2:	f7fe fe67 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 80022e6:	4960      	ldr	r1, [pc, #384]	@ (8002468 <OTM8009A_Init+0x308>)
 80022e8:	2000      	movs	r0, #0
 80022ea:	f7fe fe63 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData11);
 80022ee:	4984      	ldr	r1, [pc, #528]	@ (8002500 <OTM8009A_Init+0x3a0>)
 80022f0:	200a      	movs	r0, #10
 80022f2:	f7fe fe5f 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 80022f6:	4983      	ldr	r1, [pc, #524]	@ (8002504 <OTM8009A_Init+0x3a4>)
 80022f8:	2000      	movs	r0, #0
 80022fa:	f7fe fe5b 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData12);
 80022fe:	4982      	ldr	r1, [pc, #520]	@ (8002508 <OTM8009A_Init+0x3a8>)
 8002300:	200f      	movs	r0, #15
 8002302:	f7fe fe57 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8002306:	4976      	ldr	r1, [pc, #472]	@ (80024e0 <OTM8009A_Init+0x380>)
 8002308:	2000      	movs	r0, #0
 800230a:	f7fe fe53 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData13);
 800230e:	497f      	ldr	r1, [pc, #508]	@ (800250c <OTM8009A_Init+0x3ac>)
 8002310:	200f      	movs	r0, #15
 8002312:	f7fe fe4f 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8002316:	4974      	ldr	r1, [pc, #464]	@ (80024e8 <OTM8009A_Init+0x388>)
 8002318:	2000      	movs	r0, #0
 800231a:	f7fe fe4b 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData14);
 800231e:	497c      	ldr	r1, [pc, #496]	@ (8002510 <OTM8009A_Init+0x3b0>)
 8002320:	200a      	movs	r0, #10
 8002322:	f7fe fe47 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 8002326:	4972      	ldr	r1, [pc, #456]	@ (80024f0 <OTM8009A_Init+0x390>)
 8002328:	2000      	movs	r0, #0
 800232a:	f7fe fe43 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData15);
 800232e:	4979      	ldr	r1, [pc, #484]	@ (8002514 <OTM8009A_Init+0x3b4>)
 8002330:	200f      	movs	r0, #15
 8002332:	f7fe fe3f 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 8002336:	4970      	ldr	r1, [pc, #448]	@ (80024f8 <OTM8009A_Init+0x398>)
 8002338:	2000      	movs	r0, #0
 800233a:	f7fe fe3b 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData16);
 800233e:	4976      	ldr	r1, [pc, #472]	@ (8002518 <OTM8009A_Init+0x3b8>)
 8002340:	200f      	movs	r0, #15
 8002342:	f7fe fe37 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData34);
 8002346:	4975      	ldr	r1, [pc, #468]	@ (800251c <OTM8009A_Init+0x3bc>)
 8002348:	2000      	movs	r0, #0
 800234a:	f7fe fe33 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData17);
 800234e:	4974      	ldr	r1, [pc, #464]	@ (8002520 <OTM8009A_Init+0x3c0>)
 8002350:	200a      	movs	r0, #10
 8002352:	f7fe fe2f 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData35);
 8002356:	4973      	ldr	r1, [pc, #460]	@ (8002524 <OTM8009A_Init+0x3c4>)
 8002358:	2000      	movs	r0, #0
 800235a:	f7fe fe2b 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData18);
 800235e:	4972      	ldr	r1, [pc, #456]	@ (8002528 <OTM8009A_Init+0x3c8>)
 8002360:	200a      	movs	r0, #10
 8002362:	f7fe fe27 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData2);
 8002366:	4940      	ldr	r1, [pc, #256]	@ (8002468 <OTM8009A_Init+0x308>)
 8002368:	2000      	movs	r0, #0
 800236a:	f7fe fe23 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData19);
 800236e:	496f      	ldr	r1, [pc, #444]	@ (800252c <OTM8009A_Init+0x3cc>)
 8002370:	200a      	movs	r0, #10
 8002372:	f7fe fe1f 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData33);
 8002376:	4963      	ldr	r1, [pc, #396]	@ (8002504 <OTM8009A_Init+0x3a4>)
 8002378:	2000      	movs	r0, #0
 800237a:	f7fe fe1b 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData20);
 800237e:	496c      	ldr	r1, [pc, #432]	@ (8002530 <OTM8009A_Init+0x3d0>)
 8002380:	200f      	movs	r0, #15
 8002382:	f7fe fe17 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData29);
 8002386:	4956      	ldr	r1, [pc, #344]	@ (80024e0 <OTM8009A_Init+0x380>)
 8002388:	2000      	movs	r0, #0
 800238a:	f7fe fe13 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData21);
 800238e:	4969      	ldr	r1, [pc, #420]	@ (8002534 <OTM8009A_Init+0x3d4>)
 8002390:	200f      	movs	r0, #15
 8002392:	f7fe fe0f 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData30);
 8002396:	4954      	ldr	r1, [pc, #336]	@ (80024e8 <OTM8009A_Init+0x388>)
 8002398:	2000      	movs	r0, #0
 800239a:	f7fe fe0b 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 10, (uint8_t *)lcdRegData22);
 800239e:	4966      	ldr	r1, [pc, #408]	@ (8002538 <OTM8009A_Init+0x3d8>)
 80023a0:	200a      	movs	r0, #10
 80023a2:	f7fe fe07 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData31);
 80023a6:	4952      	ldr	r1, [pc, #328]	@ (80024f0 <OTM8009A_Init+0x390>)
 80023a8:	2000      	movs	r0, #0
 80023aa:	f7fe fe03 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData23);
 80023ae:	4963      	ldr	r1, [pc, #396]	@ (800253c <OTM8009A_Init+0x3dc>)
 80023b0:	200f      	movs	r0, #15
 80023b2:	f7fe fdff 	bl	8000fb4 <DSI_IO_WriteCmd>

  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData32);
 80023b6:	4950      	ldr	r1, [pc, #320]	@ (80024f8 <OTM8009A_Init+0x398>)
 80023b8:	2000      	movs	r0, #0
 80023ba:	f7fe fdfb 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 15, (uint8_t *)lcdRegData24);
 80023be:	4960      	ldr	r1, [pc, #384]	@ (8002540 <OTM8009A_Init+0x3e0>)
 80023c0:	200f      	movs	r0, #15
 80023c2:	f7fe fdf7 	bl	8000fb4 <DSI_IO_WriteCmd>

  /////////////////////////////////////////////////////////////////////////////
  /* PWR_CTRL1 - 0xc580h - 130th parameter - default 0x00 */
  /* Pump 1 min and max DM                                */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData13);
 80023c6:	4940      	ldr	r1, [pc, #256]	@ (80024c8 <OTM8009A_Init+0x368>)
 80023c8:	2000      	movs	r0, #0
 80023ca:	f7fe fdf3 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData47);
 80023ce:	495d      	ldr	r1, [pc, #372]	@ (8002544 <OTM8009A_Init+0x3e4>)
 80023d0:	2000      	movs	r0, #0
 80023d2:	f7fe fdef 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData48);
 80023d6:	495c      	ldr	r1, [pc, #368]	@ (8002548 <OTM8009A_Init+0x3e8>)
 80023d8:	2000      	movs	r0, #0
 80023da:	f7fe fdeb 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData49);
 80023de:	495b      	ldr	r1, [pc, #364]	@ (800254c <OTM8009A_Init+0x3ec>)
 80023e0:	2000      	movs	r0, #0
 80023e2:	f7fe fde7 	bl	8000fb4 <DSI_IO_WriteCmd>
  /////////////////////////////////////////////////////////////////////////////

  /* CABC LEDPWM frequency adjusted to 22,7kHz */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData50);
 80023e6:	495a      	ldr	r1, [pc, #360]	@ (8002550 <OTM8009A_Init+0x3f0>)
 80023e8:	2000      	movs	r0, #0
 80023ea:	f7fe fde3 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData51);
 80023ee:	4959      	ldr	r1, [pc, #356]	@ (8002554 <OTM8009A_Init+0x3f4>)
 80023f0:	2000      	movs	r0, #0
 80023f2:	f7fe fddf 	bl	8000fb4 <DSI_IO_WriteCmd>
  
  /* Exit CMD2 mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80023f6:	491a      	ldr	r1, [pc, #104]	@ (8002460 <OTM8009A_Init+0x300>)
 80023f8:	2000      	movs	r0, #0
 80023fa:	f7fe fddb 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 3, (uint8_t *)lcdRegData25);
 80023fe:	4956      	ldr	r1, [pc, #344]	@ (8002558 <OTM8009A_Init+0x3f8>)
 8002400:	2003      	movs	r0, #3
 8002402:	f7fe fdd7 	bl	8000fb4 <DSI_IO_WriteCmd>
  /*************************************************************************** */
  /* Standard DCS Initialization TO KEEP CAN BE DONE IN HSDT                   */
  /*************************************************************************** */

  /* NOP - goes back to DCS std command ? */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 8002406:	4916      	ldr	r1, [pc, #88]	@ (8002460 <OTM8009A_Init+0x300>)
 8002408:	2000      	movs	r0, #0
 800240a:	f7fe fdd3 	bl	8000fb4 <DSI_IO_WriteCmd>
          
  /* Gamma correction 2.2+ table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800240e:	4914      	ldr	r1, [pc, #80]	@ (8002460 <OTM8009A_Init+0x300>)
 8002410:	2000      	movs	r0, #0
 8002412:	f7fe fdcf 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData3);
 8002416:	4951      	ldr	r1, [pc, #324]	@ (800255c <OTM8009A_Init+0x3fc>)
 8002418:	2010      	movs	r0, #16
 800241a:	f7fe fdcb 	bl	8000fb4 <DSI_IO_WriteCmd>
  
  /* Gamma correction 2.2- table (HSDT possible) */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 800241e:	4910      	ldr	r1, [pc, #64]	@ (8002460 <OTM8009A_Init+0x300>)
 8002420:	2000      	movs	r0, #0
 8002422:	f7fe fdc7 	bl	8000fb4 <DSI_IO_WriteCmd>
  DSI_IO_WriteCmd( 16, (uint8_t *)lcdRegData4);
 8002426:	494e      	ldr	r1, [pc, #312]	@ (8002560 <OTM8009A_Init+0x400>)
 8002428:	2010      	movs	r0, #16
 800242a:	f7fe fdc3 	bl	8000fb4 <DSI_IO_WriteCmd>
          
  /* Send Sleep Out command to display : no parameter */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData36);
 800242e:	494d      	ldr	r1, [pc, #308]	@ (8002564 <OTM8009A_Init+0x404>)
 8002430:	2000      	movs	r0, #0
 8002432:	f7fe fdbf 	bl	8000fb4 <DSI_IO_WriteCmd>
  
  /* Wait for sleep out exit */
  OTM8009A_IO_Delay(120);
 8002436:	2078      	movs	r0, #120	@ 0x78
 8002438:	f7fe fdb0 	bl	8000f9c <OTM8009A_IO_Delay>

  switch(ColorCoding)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d008      	beq.n	8002454 <OTM8009A_Init+0x2f4>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	2b02      	cmp	r3, #2
 8002446:	f040 8093 	bne.w	8002570 <OTM8009A_Init+0x410>
  {
  case OTM8009A_FORMAT_RBG565 :
    /* Set Pixel color format to RGB565 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData37);
 800244a:	4947      	ldr	r1, [pc, #284]	@ (8002568 <OTM8009A_Init+0x408>)
 800244c:	2000      	movs	r0, #0
 800244e:	f7fe fdb1 	bl	8000fb4 <DSI_IO_WriteCmd>
    break;
 8002452:	e08e      	b.n	8002572 <OTM8009A_Init+0x412>
  case OTM8009A_FORMAT_RGB888 :
    /* Set Pixel color format to RGB888 */
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData38);
 8002454:	4945      	ldr	r1, [pc, #276]	@ (800256c <OTM8009A_Init+0x40c>)
 8002456:	2000      	movs	r0, #0
 8002458:	f7fe fdac 	bl	8000fb4 <DSI_IO_WriteCmd>
    break;
 800245c:	e089      	b.n	8002572 <OTM8009A_Init+0x412>
 800245e:	bf00      	nop
 8002460:	08007124 	.word	0x08007124
 8002464:	08006fdc 	.word	0x08006fdc
 8002468:	08007128 	.word	0x08007128
 800246c:	08006fe0 	.word	0x08006fe0
 8002470:	0800712c 	.word	0x0800712c
 8002474:	08007130 	.word	0x08007130
 8002478:	08007134 	.word	0x08007134
 800247c:	08007138 	.word	0x08007138
 8002480:	0800713c 	.word	0x0800713c
 8002484:	08007140 	.word	0x08007140
 8002488:	08007144 	.word	0x08007144
 800248c:	08007148 	.word	0x08007148
 8002490:	0800714c 	.word	0x0800714c
 8002494:	08007150 	.word	0x08007150
 8002498:	08007158 	.word	0x08007158
 800249c:	0800715c 	.word	0x0800715c
 80024a0:	08007160 	.word	0x08007160
 80024a4:	08007164 	.word	0x08007164
 80024a8:	08007168 	.word	0x08007168
 80024ac:	0800700c 	.word	0x0800700c
 80024b0:	0800716c 	.word	0x0800716c
 80024b4:	08007170 	.word	0x08007170
 80024b8:	08007174 	.word	0x08007174
 80024bc:	08007178 	.word	0x08007178
 80024c0:	0800717c 	.word	0x0800717c
 80024c4:	08007180 	.word	0x08007180
 80024c8:	08007154 	.word	0x08007154
 80024cc:	08007184 	.word	0x08007184
 80024d0:	08007188 	.word	0x08007188
 80024d4:	0800718c 	.word	0x0800718c
 80024d8:	08007010 	.word	0x08007010
 80024dc:	08007014 	.word	0x08007014
 80024e0:	08007190 	.word	0x08007190
 80024e4:	0800701c 	.word	0x0800701c
 80024e8:	08007194 	.word	0x08007194
 80024ec:	0800702c 	.word	0x0800702c
 80024f0:	08007198 	.word	0x08007198
 80024f4:	0800703c 	.word	0x0800703c
 80024f8:	0800719c 	.word	0x0800719c
 80024fc:	080071d4 	.word	0x080071d4
 8002500:	08007048 	.word	0x08007048
 8002504:	080071a0 	.word	0x080071a0
 8002508:	08007054 	.word	0x08007054
 800250c:	08007064 	.word	0x08007064
 8002510:	08007074 	.word	0x08007074
 8002514:	08007080 	.word	0x08007080
 8002518:	08007090 	.word	0x08007090
 800251c:	080071a4 	.word	0x080071a4
 8002520:	080070a0 	.word	0x080070a0
 8002524:	080071a8 	.word	0x080071a8
 8002528:	080070ac 	.word	0x080070ac
 800252c:	080070b8 	.word	0x080070b8
 8002530:	080070c4 	.word	0x080070c4
 8002534:	080070d4 	.word	0x080070d4
 8002538:	080070e4 	.word	0x080070e4
 800253c:	080070f0 	.word	0x080070f0
 8002540:	08007100 	.word	0x08007100
 8002544:	080071d8 	.word	0x080071d8
 8002548:	080071dc 	.word	0x080071dc
 800254c:	080071e0 	.word	0x080071e0
 8002550:	080071e4 	.word	0x080071e4
 8002554:	080071e8 	.word	0x080071e8
 8002558:	08007110 	.word	0x08007110
 800255c:	08006fe4 	.word	0x08006fe4
 8002560:	08006ff8 	.word	0x08006ff8
 8002564:	080071ac 	.word	0x080071ac
 8002568:	080071b0 	.word	0x080071b0
 800256c:	080071b4 	.word	0x080071b4
  default :
    break;
 8002570:	bf00      	nop
  }

  /* Send command to configure display in landscape orientation mode. By default
      the orientation mode is portrait  */
  if(orientation == OTM8009A_ORIENTATION_LANDSCAPE)
 8002572:	683b      	ldr	r3, [r7, #0]
 8002574:	2b01      	cmp	r3, #1
 8002576:	d10b      	bne.n	8002590 <OTM8009A_Init+0x430>
  {
    DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData39);
 8002578:	4916      	ldr	r1, [pc, #88]	@ (80025d4 <OTM8009A_Init+0x474>)
 800257a:	2000      	movs	r0, #0
 800257c:	f7fe fd1a 	bl	8000fb4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData27);
 8002580:	4915      	ldr	r1, [pc, #84]	@ (80025d8 <OTM8009A_Init+0x478>)
 8002582:	2004      	movs	r0, #4
 8002584:	f7fe fd16 	bl	8000fb4 <DSI_IO_WriteCmd>
    DSI_IO_WriteCmd( 4, (uint8_t *)lcdRegData28);
 8002588:	4914      	ldr	r1, [pc, #80]	@ (80025dc <OTM8009A_Init+0x47c>)
 800258a:	2004      	movs	r0, #4
 800258c:	f7fe fd12 	bl	8000fb4 <DSI_IO_WriteCmd>
  }

  /** CABC : Content Adaptive Backlight Control section start >> */
  /* Note : defaut is 0 (lowest Brightness), 0xFF is highest Brightness, try 0x7F : intermediate value */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData40);
 8002590:	4913      	ldr	r1, [pc, #76]	@ (80025e0 <OTM8009A_Init+0x480>)
 8002592:	2000      	movs	r0, #0
 8002594:	f7fe fd0e 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x2C - Brightness Control Block, Display Dimming & BackLight on */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData41);
 8002598:	4912      	ldr	r1, [pc, #72]	@ (80025e4 <OTM8009A_Init+0x484>)
 800259a:	2000      	movs	r0, #0
 800259c:	f7fe fd0a 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* defaut is 0, try 0x02 - image Content based Adaptive Brightness [Still Picture] */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData42);
 80025a0:	4911      	ldr	r1, [pc, #68]	@ (80025e8 <OTM8009A_Init+0x488>)
 80025a2:	2000      	movs	r0, #0
 80025a4:	f7fe fd06 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* defaut is 0 (lowest Brightness), 0xFF is highest Brightness */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData43);
 80025a8:	4910      	ldr	r1, [pc, #64]	@ (80025ec <OTM8009A_Init+0x48c>)
 80025aa:	2000      	movs	r0, #0
 80025ac:	f7fe fd02 	bl	8000fb4 <DSI_IO_WriteCmd>

  /** CABC : Content Adaptive Backlight Control section end << */

  /* Send Command Display On */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData44);
 80025b0:	490f      	ldr	r1, [pc, #60]	@ (80025f0 <OTM8009A_Init+0x490>)
 80025b2:	2000      	movs	r0, #0
 80025b4:	f7fe fcfe 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* NOP command */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData1);
 80025b8:	490e      	ldr	r1, [pc, #56]	@ (80025f4 <OTM8009A_Init+0x494>)
 80025ba:	2000      	movs	r0, #0
 80025bc:	f7fe fcfa 	bl	8000fb4 <DSI_IO_WriteCmd>

  /* Send Command GRAM memory write (no parameters) : this initiates frame write via other DSI commands sent by */
  /* DSI host from LTDC incoming pixels in video mode */
  DSI_IO_WriteCmd(0, (uint8_t *)ShortRegData45);
 80025c0:	490d      	ldr	r1, [pc, #52]	@ (80025f8 <OTM8009A_Init+0x498>)
 80025c2:	2000      	movs	r0, #0
 80025c4:	f7fe fcf6 	bl	8000fb4 <DSI_IO_WriteCmd>

  return 0;
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3708      	adds	r7, #8
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	080071b8 	.word	0x080071b8
 80025d8:	08007114 	.word	0x08007114
 80025dc:	0800711c 	.word	0x0800711c
 80025e0:	080071bc 	.word	0x080071bc
 80025e4:	080071c0 	.word	0x080071c0
 80025e8:	080071c4 	.word	0x080071c4
 80025ec:	080071c8 	.word	0x080071c8
 80025f0:	080071cc 	.word	0x080071cc
 80025f4:	08007124 	.word	0x08007124
 80025f8:	080071d0 	.word	0x080071d0

080025fc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	af00      	add	r7, sp, #0
  __HAL_FLASH_ART_ENABLE();
#endif /* ART_ACCELERATOR_ENABLE */

  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002600:	4b08      	ldr	r3, [pc, #32]	@ (8002624 <HAL_Init+0x28>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	4a07      	ldr	r2, [pc, #28]	@ (8002624 <HAL_Init+0x28>)
 8002606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800260a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800260c:	2003      	movs	r0, #3
 800260e:	f000 f8fc 	bl	800280a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002612:	200f      	movs	r0, #15
 8002614:	f7ff fc84 	bl	8001f20 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002618:	f7ff f9ae 	bl	8001978 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800261c:	2300      	movs	r3, #0
}
 800261e:	4618      	mov	r0, r3
 8002620:	bd80      	pop	{r7, pc}
 8002622:	bf00      	nop
 8002624:	40023c00 	.word	0x40023c00

08002628 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002628:	b480      	push	{r7}
 800262a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800262c:	4b06      	ldr	r3, [pc, #24]	@ (8002648 <HAL_IncTick+0x20>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	461a      	mov	r2, r3
 8002632:	4b06      	ldr	r3, [pc, #24]	@ (800264c <HAL_IncTick+0x24>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4413      	add	r3, r2
 8002638:	4a04      	ldr	r2, [pc, #16]	@ (800264c <HAL_IncTick+0x24>)
 800263a:	6013      	str	r3, [r2, #0]
}
 800263c:	bf00      	nop
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	20000008 	.word	0x20000008
 800264c:	2000028c 	.word	0x2000028c

08002650 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002650:	b480      	push	{r7}
 8002652:	af00      	add	r7, sp, #0
  return uwTick;
 8002654:	4b03      	ldr	r3, [pc, #12]	@ (8002664 <HAL_GetTick+0x14>)
 8002656:	681b      	ldr	r3, [r3, #0]
}
 8002658:	4618      	mov	r0, r3
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
 8002662:	bf00      	nop
 8002664:	2000028c 	.word	0x2000028c

08002668 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002668:	b580      	push	{r7, lr}
 800266a:	b084      	sub	sp, #16
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002670:	f7ff ffee 	bl	8002650 <HAL_GetTick>
 8002674:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002680:	d005      	beq.n	800268e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002682:	4b0a      	ldr	r3, [pc, #40]	@ (80026ac <HAL_Delay+0x44>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	461a      	mov	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4413      	add	r3, r2
 800268c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800268e:	bf00      	nop
 8002690:	f7ff ffde 	bl	8002650 <HAL_GetTick>
 8002694:	4602      	mov	r2, r0
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	1ad3      	subs	r3, r2, r3
 800269a:	68fa      	ldr	r2, [r7, #12]
 800269c:	429a      	cmp	r2, r3
 800269e:	d8f7      	bhi.n	8002690 <HAL_Delay+0x28>
  {
  }
}
 80026a0:	bf00      	nop
 80026a2:	bf00      	nop
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20000008 	.word	0x20000008

080026b0 <__NVIC_SetPriorityGrouping>:
{
 80026b0:	b480      	push	{r7}
 80026b2:	b085      	sub	sp, #20
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	f003 0307 	and.w	r3, r3, #7
 80026be:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026c0:	4b0b      	ldr	r3, [pc, #44]	@ (80026f0 <__NVIC_SetPriorityGrouping+0x40>)
 80026c2:	68db      	ldr	r3, [r3, #12]
 80026c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026c6:	68ba      	ldr	r2, [r7, #8]
 80026c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026cc:	4013      	ands	r3, r2
 80026ce:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80026d8:	4b06      	ldr	r3, [pc, #24]	@ (80026f4 <__NVIC_SetPriorityGrouping+0x44>)
 80026da:	4313      	orrs	r3, r2
 80026dc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026de:	4a04      	ldr	r2, [pc, #16]	@ (80026f0 <__NVIC_SetPriorityGrouping+0x40>)
 80026e0:	68bb      	ldr	r3, [r7, #8]
 80026e2:	60d3      	str	r3, [r2, #12]
}
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	e000ed00 	.word	0xe000ed00
 80026f4:	05fa0000 	.word	0x05fa0000

080026f8 <__NVIC_GetPriorityGrouping>:
{
 80026f8:	b480      	push	{r7}
 80026fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026fc:	4b04      	ldr	r3, [pc, #16]	@ (8002710 <__NVIC_GetPriorityGrouping+0x18>)
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	0a1b      	lsrs	r3, r3, #8
 8002702:	f003 0307 	and.w	r3, r3, #7
}
 8002706:	4618      	mov	r0, r3
 8002708:	46bd      	mov	sp, r7
 800270a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270e:	4770      	bx	lr
 8002710:	e000ed00 	.word	0xe000ed00

08002714 <__NVIC_EnableIRQ>:
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	4603      	mov	r3, r0
 800271c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800271e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002722:	2b00      	cmp	r3, #0
 8002724:	db0b      	blt.n	800273e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002726:	79fb      	ldrb	r3, [r7, #7]
 8002728:	f003 021f 	and.w	r2, r3, #31
 800272c:	4907      	ldr	r1, [pc, #28]	@ (800274c <__NVIC_EnableIRQ+0x38>)
 800272e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002732:	095b      	lsrs	r3, r3, #5
 8002734:	2001      	movs	r0, #1
 8002736:	fa00 f202 	lsl.w	r2, r0, r2
 800273a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800273e:	bf00      	nop
 8002740:	370c      	adds	r7, #12
 8002742:	46bd      	mov	sp, r7
 8002744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002748:	4770      	bx	lr
 800274a:	bf00      	nop
 800274c:	e000e100 	.word	0xe000e100

08002750 <__NVIC_SetPriority>:
{
 8002750:	b480      	push	{r7}
 8002752:	b083      	sub	sp, #12
 8002754:	af00      	add	r7, sp, #0
 8002756:	4603      	mov	r3, r0
 8002758:	6039      	str	r1, [r7, #0]
 800275a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800275c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002760:	2b00      	cmp	r3, #0
 8002762:	db0a      	blt.n	800277a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	b2da      	uxtb	r2, r3
 8002768:	490c      	ldr	r1, [pc, #48]	@ (800279c <__NVIC_SetPriority+0x4c>)
 800276a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800276e:	0112      	lsls	r2, r2, #4
 8002770:	b2d2      	uxtb	r2, r2
 8002772:	440b      	add	r3, r1
 8002774:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002778:	e00a      	b.n	8002790 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	b2da      	uxtb	r2, r3
 800277e:	4908      	ldr	r1, [pc, #32]	@ (80027a0 <__NVIC_SetPriority+0x50>)
 8002780:	79fb      	ldrb	r3, [r7, #7]
 8002782:	f003 030f 	and.w	r3, r3, #15
 8002786:	3b04      	subs	r3, #4
 8002788:	0112      	lsls	r2, r2, #4
 800278a:	b2d2      	uxtb	r2, r2
 800278c:	440b      	add	r3, r1
 800278e:	761a      	strb	r2, [r3, #24]
}
 8002790:	bf00      	nop
 8002792:	370c      	adds	r7, #12
 8002794:	46bd      	mov	sp, r7
 8002796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279a:	4770      	bx	lr
 800279c:	e000e100 	.word	0xe000e100
 80027a0:	e000ed00 	.word	0xe000ed00

080027a4 <NVIC_EncodePriority>:
{
 80027a4:	b480      	push	{r7}
 80027a6:	b089      	sub	sp, #36	@ 0x24
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	60f8      	str	r0, [r7, #12]
 80027ac:	60b9      	str	r1, [r7, #8]
 80027ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	f003 0307 	and.w	r3, r3, #7
 80027b6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	f1c3 0307 	rsb	r3, r3, #7
 80027be:	2b04      	cmp	r3, #4
 80027c0:	bf28      	it	cs
 80027c2:	2304      	movcs	r3, #4
 80027c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	3304      	adds	r3, #4
 80027ca:	2b06      	cmp	r3, #6
 80027cc:	d902      	bls.n	80027d4 <NVIC_EncodePriority+0x30>
 80027ce:	69fb      	ldr	r3, [r7, #28]
 80027d0:	3b03      	subs	r3, #3
 80027d2:	e000      	b.n	80027d6 <NVIC_EncodePriority+0x32>
 80027d4:	2300      	movs	r3, #0
 80027d6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d8:	f04f 32ff 	mov.w	r2, #4294967295
 80027dc:	69bb      	ldr	r3, [r7, #24]
 80027de:	fa02 f303 	lsl.w	r3, r2, r3
 80027e2:	43da      	mvns	r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	401a      	ands	r2, r3
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027ec:	f04f 31ff 	mov.w	r1, #4294967295
 80027f0:	697b      	ldr	r3, [r7, #20]
 80027f2:	fa01 f303 	lsl.w	r3, r1, r3
 80027f6:	43d9      	mvns	r1, r3
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027fc:	4313      	orrs	r3, r2
}
 80027fe:	4618      	mov	r0, r3
 8002800:	3724      	adds	r7, #36	@ 0x24
 8002802:	46bd      	mov	sp, r7
 8002804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002808:	4770      	bx	lr

0800280a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800280a:	b580      	push	{r7, lr}
 800280c:	b082      	sub	sp, #8
 800280e:	af00      	add	r7, sp, #0
 8002810:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7ff ff4c 	bl	80026b0 <__NVIC_SetPriorityGrouping>
}
 8002818:	bf00      	nop
 800281a:	3708      	adds	r7, #8
 800281c:	46bd      	mov	sp, r7
 800281e:	bd80      	pop	{r7, pc}

08002820 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002820:	b580      	push	{r7, lr}
 8002822:	b086      	sub	sp, #24
 8002824:	af00      	add	r7, sp, #0
 8002826:	4603      	mov	r3, r0
 8002828:	60b9      	str	r1, [r7, #8]
 800282a:	607a      	str	r2, [r7, #4]
 800282c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800282e:	2300      	movs	r3, #0
 8002830:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002832:	f7ff ff61 	bl	80026f8 <__NVIC_GetPriorityGrouping>
 8002836:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	68b9      	ldr	r1, [r7, #8]
 800283c:	6978      	ldr	r0, [r7, #20]
 800283e:	f7ff ffb1 	bl	80027a4 <NVIC_EncodePriority>
 8002842:	4602      	mov	r2, r0
 8002844:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002848:	4611      	mov	r1, r2
 800284a:	4618      	mov	r0, r3
 800284c:	f7ff ff80 	bl	8002750 <__NVIC_SetPriority>
}
 8002850:	bf00      	nop
 8002852:	3718      	adds	r7, #24
 8002854:	46bd      	mov	sp, r7
 8002856:	bd80      	pop	{r7, pc}

08002858 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b082      	sub	sp, #8
 800285c:	af00      	add	r7, sp, #0
 800285e:	4603      	mov	r3, r0
 8002860:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff ff54 	bl	8002714 <__NVIC_EnableIRQ>
}
 800286c:	bf00      	nop
 800286e:	3708      	adds	r7, #8
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8002874:	b480      	push	{r7}
 8002876:	af00      	add	r7, sp, #0
  __ASM volatile ("dmb 0xF":::"memory");
 8002878:	f3bf 8f5f 	dmb	sy
}
 800287c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800287e:	4b07      	ldr	r3, [pc, #28]	@ (800289c <HAL_MPU_Disable+0x28>)
 8002880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002882:	4a06      	ldr	r2, [pc, #24]	@ (800289c <HAL_MPU_Disable+0x28>)
 8002884:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002888:	6253      	str	r3, [r2, #36]	@ 0x24
  
  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800288a:	4b05      	ldr	r3, [pc, #20]	@ (80028a0 <HAL_MPU_Disable+0x2c>)
 800288c:	2200      	movs	r2, #0
 800288e:	605a      	str	r2, [r3, #4]
}
 8002890:	bf00      	nop
 8002892:	46bd      	mov	sp, r7
 8002894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002898:	4770      	bx	lr
 800289a:	bf00      	nop
 800289c:	e000ed00 	.word	0xe000ed00
 80028a0:	e000ed90 	.word	0xe000ed90

080028a4 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80028a4:	b480      	push	{r7}
 80028a6:	b083      	sub	sp, #12
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80028ac:	4a0b      	ldr	r2, [pc, #44]	@ (80028dc <HAL_MPU_Enable+0x38>)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	f043 0301 	orr.w	r3, r3, #1
 80028b4:	6053      	str	r3, [r2, #4]
  
  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80028b6:	4b0a      	ldr	r3, [pc, #40]	@ (80028e0 <HAL_MPU_Enable+0x3c>)
 80028b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ba:	4a09      	ldr	r2, [pc, #36]	@ (80028e0 <HAL_MPU_Enable+0x3c>)
 80028bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80028c0:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80028c2:	f3bf 8f4f 	dsb	sy
}
 80028c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80028c8:	f3bf 8f6f 	isb	sy
}
 80028cc:	bf00      	nop
  
  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80028ce:	bf00      	nop
 80028d0:	370c      	adds	r7, #12
 80028d2:	46bd      	mov	sp, r7
 80028d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d8:	4770      	bx	lr
 80028da:	bf00      	nop
 80028dc:	e000ed90 	.word	0xe000ed90
 80028e0:	e000ed00 	.word	0xe000ed00

080028e4 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	785a      	ldrb	r2, [r3, #1]
 80028f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002960 <HAL_MPU_ConfigRegion+0x7c>)
 80028f2:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80028f4:	4b1a      	ldr	r3, [pc, #104]	@ (8002960 <HAL_MPU_ConfigRegion+0x7c>)
 80028f6:	691b      	ldr	r3, [r3, #16]
 80028f8:	4a19      	ldr	r2, [pc, #100]	@ (8002960 <HAL_MPU_ConfigRegion+0x7c>)
 80028fa:	f023 0301 	bic.w	r3, r3, #1
 80028fe:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8002900:	4a17      	ldr	r2, [pc, #92]	@ (8002960 <HAL_MPU_ConfigRegion+0x7c>)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	685b      	ldr	r3, [r3, #4]
 8002906:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	7b1b      	ldrb	r3, [r3, #12]
 800290c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	7adb      	ldrb	r3, [r3, #11]
 8002912:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002914:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	7a9b      	ldrb	r3, [r3, #10]
 800291a:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800291c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	7b5b      	ldrb	r3, [r3, #13]
 8002922:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8002924:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	7b9b      	ldrb	r3, [r3, #14]
 800292a:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 800292c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	7bdb      	ldrb	r3, [r3, #15]
 8002932:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8002934:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	7a5b      	ldrb	r3, [r3, #9]
 800293a:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 800293c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	7a1b      	ldrb	r3, [r3, #8]
 8002942:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8002944:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8002946:	687a      	ldr	r2, [r7, #4]
 8002948:	7812      	ldrb	r2, [r2, #0]
 800294a:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800294c:	4a04      	ldr	r2, [pc, #16]	@ (8002960 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 800294e:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8002950:	6113      	str	r3, [r2, #16]
}
 8002952:	bf00      	nop
 8002954:	370c      	adds	r7, #12
 8002956:	46bd      	mov	sp, r7
 8002958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295c:	4770      	bx	lr
 800295e:	bf00      	nop
 8002960:	e000ed90 	.word	0xe000ed90

08002964 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b082      	sub	sp, #8
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002972:	2301      	movs	r3, #1
 8002974:	e054      	b.n	8002a20 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	7f5b      	ldrb	r3, [r3, #29]
 800297a:	b2db      	uxtb	r3, r3
 800297c:	2b00      	cmp	r3, #0
 800297e:	d105      	bne.n	800298c <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	2200      	movs	r2, #0
 8002984:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7ff f81a 	bl	80019c0 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	2202      	movs	r2, #2
 8002990:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	791b      	ldrb	r3, [r3, #4]
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10c      	bne.n	80029b4 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a22      	ldr	r2, [pc, #136]	@ (8002a28 <HAL_CRC_Init+0xc4>)
 80029a0:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	689a      	ldr	r2, [r3, #8]
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f022 0218 	bic.w	r2, r2, #24
 80029b0:	609a      	str	r2, [r3, #8]
 80029b2:	e00c      	b.n	80029ce <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6899      	ldr	r1, [r3, #8]
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	68db      	ldr	r3, [r3, #12]
 80029bc:	461a      	mov	r2, r3
 80029be:	6878      	ldr	r0, [r7, #4]
 80029c0:	f000 f834 	bl	8002a2c <HAL_CRCEx_Polynomial_Set>
 80029c4:	4603      	mov	r3, r0
 80029c6:	2b00      	cmp	r3, #0
 80029c8:	d001      	beq.n	80029ce <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 80029ca:	2301      	movs	r3, #1
 80029cc:	e028      	b.n	8002a20 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	795b      	ldrb	r3, [r3, #5]
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d105      	bne.n	80029e2 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f04f 32ff 	mov.w	r2, #4294967295
 80029de:	611a      	str	r2, [r3, #16]
 80029e0:	e004      	b.n	80029ec <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	687a      	ldr	r2, [r7, #4]
 80029e8:	6912      	ldr	r2, [r2, #16]
 80029ea:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	689b      	ldr	r3, [r3, #8]
 80029f2:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	695a      	ldr	r2, [r3, #20]
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	430a      	orrs	r2, r1
 8002a00:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	689b      	ldr	r3, [r3, #8]
 8002a08:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	699a      	ldr	r2, [r3, #24]
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	430a      	orrs	r2, r1
 8002a16:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 8002a1e:	2300      	movs	r3, #0
}
 8002a20:	4618      	mov	r0, r3
 8002a22:	3708      	adds	r7, #8
 8002a24:	46bd      	mov	sp, r7
 8002a26:	bd80      	pop	{r7, pc}
 8002a28:	04c11db7 	.word	0x04c11db7

08002a2c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	b087      	sub	sp, #28
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	60f8      	str	r0, [r7, #12]
 8002a34:	60b9      	str	r1, [r7, #8]
 8002a36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8002a3c:	231f      	movs	r3, #31
 8002a3e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	f003 0301 	and.w	r3, r3, #1
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d102      	bne.n	8002a50 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	75fb      	strb	r3, [r7, #23]
 8002a4e:	e063      	b.n	8002b18 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002a50:	bf00      	nop
 8002a52:	693b      	ldr	r3, [r7, #16]
 8002a54:	1e5a      	subs	r2, r3, #1
 8002a56:	613a      	str	r2, [r7, #16]
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d009      	beq.n	8002a70 <HAL_CRCEx_Polynomial_Set+0x44>
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	f003 031f 	and.w	r3, r3, #31
 8002a62:	68ba      	ldr	r2, [r7, #8]
 8002a64:	fa22 f303 	lsr.w	r3, r2, r3
 8002a68:	f003 0301 	and.w	r3, r3, #1
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d0f0      	beq.n	8002a52 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	2b18      	cmp	r3, #24
 8002a74:	d846      	bhi.n	8002b04 <HAL_CRCEx_Polynomial_Set+0xd8>
 8002a76:	a201      	add	r2, pc, #4	@ (adr r2, 8002a7c <HAL_CRCEx_Polynomial_Set+0x50>)
 8002a78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a7c:	08002b0b 	.word	0x08002b0b
 8002a80:	08002b05 	.word	0x08002b05
 8002a84:	08002b05 	.word	0x08002b05
 8002a88:	08002b05 	.word	0x08002b05
 8002a8c:	08002b05 	.word	0x08002b05
 8002a90:	08002b05 	.word	0x08002b05
 8002a94:	08002b05 	.word	0x08002b05
 8002a98:	08002b05 	.word	0x08002b05
 8002a9c:	08002af9 	.word	0x08002af9
 8002aa0:	08002b05 	.word	0x08002b05
 8002aa4:	08002b05 	.word	0x08002b05
 8002aa8:	08002b05 	.word	0x08002b05
 8002aac:	08002b05 	.word	0x08002b05
 8002ab0:	08002b05 	.word	0x08002b05
 8002ab4:	08002b05 	.word	0x08002b05
 8002ab8:	08002b05 	.word	0x08002b05
 8002abc:	08002aed 	.word	0x08002aed
 8002ac0:	08002b05 	.word	0x08002b05
 8002ac4:	08002b05 	.word	0x08002b05
 8002ac8:	08002b05 	.word	0x08002b05
 8002acc:	08002b05 	.word	0x08002b05
 8002ad0:	08002b05 	.word	0x08002b05
 8002ad4:	08002b05 	.word	0x08002b05
 8002ad8:	08002b05 	.word	0x08002b05
 8002adc:	08002ae1 	.word	0x08002ae1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 8002ae0:	693b      	ldr	r3, [r7, #16]
 8002ae2:	2b06      	cmp	r3, #6
 8002ae4:	d913      	bls.n	8002b0e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 8002ae6:	2301      	movs	r3, #1
 8002ae8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002aea:	e010      	b.n	8002b0e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 8002aec:	693b      	ldr	r3, [r7, #16]
 8002aee:	2b07      	cmp	r3, #7
 8002af0:	d90f      	bls.n	8002b12 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 8002af2:	2301      	movs	r3, #1
 8002af4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002af6:	e00c      	b.n	8002b12 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 8002af8:	693b      	ldr	r3, [r7, #16]
 8002afa:	2b0f      	cmp	r3, #15
 8002afc:	d90b      	bls.n	8002b16 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 8002afe:	2301      	movs	r3, #1
 8002b00:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002b02:	e008      	b.n	8002b16 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	75fb      	strb	r3, [r7, #23]
        break;
 8002b08:	e006      	b.n	8002b18 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002b0a:	bf00      	nop
 8002b0c:	e004      	b.n	8002b18 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002b0e:	bf00      	nop
 8002b10:	e002      	b.n	8002b18 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002b12:	bf00      	nop
 8002b14:	e000      	b.n	8002b18 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002b16:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002b18:	7dfb      	ldrb	r3, [r7, #23]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d10d      	bne.n	8002b3a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f023 0118 	bic.w	r1, r3, #24
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	687a      	ldr	r2, [r7, #4]
 8002b36:	430a      	orrs	r2, r1
 8002b38:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 8002b3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	371c      	adds	r7, #28
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr

08002b48 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d101      	bne.n	8002b5a <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 8002b56:	2301      	movs	r3, #1
 8002b58:	e049      	b.n	8002bee <HAL_DMA2D_Init+0xa6>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d106      	bne.n	8002b74 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2200      	movs	r2, #0
 8002b6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 8002b6e:	6878      	ldr	r0, [r7, #4]
 8002b70:	f7fe ff46 	bl	8001a00 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2202      	movs	r2, #2
 8002b78:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685a      	ldr	r2, [r3, #4]
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	430a      	orrs	r2, r1
 8002b90:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002b98:	f023 0107 	bic.w	r1, r3, #7
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	689a      	ldr	r2, [r3, #8]
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	430a      	orrs	r2, r1
 8002ba6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002bae:	4b12      	ldr	r3, [pc, #72]	@ (8002bf8 <HAL_DMA2D_Init+0xb0>)
 8002bb0:	4013      	ands	r3, r2
 8002bb2:	687a      	ldr	r2, [r7, #4]
 8002bb4:	68d1      	ldr	r1, [r2, #12]
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	430b      	orrs	r3, r1
 8002bbc:	6413      	str	r3, [r2, #64]	@ 0x40
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  /* DMA2D OPFCCR AI and RBS fields setting (Output Alpha Inversion)*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, (DMA2D_OPFCCR_AI | DMA2D_OPFCCR_RBS),
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002bc4:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	691b      	ldr	r3, [r3, #16]
 8002bcc:	051a      	lsls	r2, r3, #20
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	695b      	ldr	r3, [r3, #20]
 8002bd2:	055b      	lsls	r3, r3, #21
 8002bd4:	431a      	orrs	r2, r3
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	430a      	orrs	r2, r1
 8002bdc:	635a      	str	r2, [r3, #52]	@ 0x34
              (hdma2d->Init.RedBlueSwap << DMA2D_OPFCCR_RBS_Pos)));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	2200      	movs	r2, #0
 8002be2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	2201      	movs	r2, #1
 8002be8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3708      	adds	r7, #8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	ffffc000 	.word	0xffffc000

08002bfc <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	685b      	ldr	r3, [r3, #4]
 8002c0a:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	f003 0301 	and.w	r3, r3, #1
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d026      	beq.n	8002c6c <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 8002c1e:	68bb      	ldr	r3, [r7, #8]
 8002c20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d021      	beq.n	8002c6c <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c36:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c3c:	f043 0201 	orr.w	r2, r3, #1
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	2201      	movs	r2, #1
 8002c4a:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2204      	movs	r2, #4
 8002c50:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	69db      	ldr	r3, [r3, #28]
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d003      	beq.n	8002c6c <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	69db      	ldr	r3, [r3, #28]
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	f003 0320 	and.w	r3, r3, #32
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d026      	beq.n	8002cc4 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 8002c76:	68bb      	ldr	r3, [r7, #8]
 8002c78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d021      	beq.n	8002cc4 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002c8e:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2220      	movs	r2, #32
 8002c96:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c9c:	f043 0202 	orr.w	r2, r3, #2
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2204      	movs	r2, #4
 8002ca8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	2200      	movs	r2, #0
 8002cb0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	69db      	ldr	r3, [r3, #28]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d003      	beq.n	8002cc4 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	69db      	ldr	r3, [r3, #28]
 8002cc0:	6878      	ldr	r0, [r7, #4]
 8002cc2:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	f003 0308 	and.w	r3, r3, #8
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d026      	beq.n	8002d1c <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 8002cce:	68bb      	ldr	r3, [r7, #8]
 8002cd0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d021      	beq.n	8002d1c <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	681a      	ldr	r2, [r3, #0]
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ce6:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	2208      	movs	r2, #8
 8002cee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf4:	f043 0204 	orr.w	r2, r3, #4
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2204      	movs	r2, #4
 8002d00:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2200      	movs	r2, #0
 8002d08:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      if (hdma2d->XferErrorCallback != NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	69db      	ldr	r3, [r3, #28]
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d003      	beq.n	8002d1c <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	69db      	ldr	r3, [r3, #28]
 8002d18:	6878      	ldr	r0, [r7, #4]
 8002d1a:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	f003 0304 	and.w	r3, r3, #4
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d013      	beq.n	8002d4e <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 8002d26:	68bb      	ldr	r3, [r7, #8]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00e      	beq.n	8002d4e <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	681a      	ldr	r2, [r3, #0]
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002d3e:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	2204      	movs	r2, #4
 8002d46:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 8002d48:	6878      	ldr	r0, [r7, #4]
 8002d4a:	f000 f853 	bl	8002df4 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	f003 0302 	and.w	r3, r3, #2
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d024      	beq.n	8002da2 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 8002d58:	68bb      	ldr	r3, [r7, #8]
 8002d5a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d01f      	beq.n	8002da2 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	681a      	ldr	r2, [r3, #0]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002d70:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	2202      	movs	r2, #2
 8002d78:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	2201      	movs	r2, #1
 8002d86:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      if (hdma2d->XferCpltCallback != NULL)
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d003      	beq.n	8002da2 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	699b      	ldr	r3, [r3, #24]
 8002d9e:	6878      	ldr	r0, [r7, #4]
 8002da0:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	f003 0310 	and.w	r3, r3, #16
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d01f      	beq.n	8002dec <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d01a      	beq.n	8002dec <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002dc4:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	2210      	movs	r2, #16
 8002dcc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2201      	movs	r2, #1
 8002dda:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 8002de6:	6878      	ldr	r0, [r7, #4]
 8002de8:	f000 f80e 	bl	8002e08 <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 8002dec:	bf00      	nop
 8002dee:	3710      	adds	r7, #16
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}

08002df4 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b083      	sub	sp, #12
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 8002dfc:	bf00      	nop
 8002dfe:	370c      	adds	r7, #12
 8002e00:	46bd      	mov	sp, r7
 8002e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e06:	4770      	bx	lr

08002e08 <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 8002e10:	bf00      	nop
 8002e12:	370c      	adds	r7, #12
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b087      	sub	sp, #28
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	685b      	ldr	r3, [r3, #4]
 8002e2a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
  assert_param(IS_DMA2D_ALPHA_INVERTED(hdma2d->LayerCfg[LayerIdx].AlphaInverted));
  assert_param(IS_DMA2D_RB_SWAP(hdma2d->LayerCfg[LayerIdx].RedBlueSwap));
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d101      	bne.n	8002e3c <HAL_DMA2D_ConfigLayer+0x20>
 8002e38:	2302      	movs	r3, #2
 8002e3a:	e084      	b.n	8002f46 <HAL_DMA2D_ConfigLayer+0x12a>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	2202      	movs	r2, #2
 8002e48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8002e4c:	683a      	ldr	r2, [r7, #0]
 8002e4e:	4613      	mov	r3, r2
 8002e50:	005b      	lsls	r3, r3, #1
 8002e52:	4413      	add	r3, r2
 8002e54:	00db      	lsls	r3, r3, #3
 8002e56:	3320      	adds	r3, #32
 8002e58:	687a      	ldr	r2, [r7, #4]
 8002e5a:	4413      	add	r3, r2
 8002e5c:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
#if defined (DMA2D_ALPHA_INV_RB_SWAP_SUPPORT)
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	685a      	ldr	r2, [r3, #4]
 8002e62:	693b      	ldr	r3, [r7, #16]
 8002e64:	689b      	ldr	r3, [r3, #8]
 8002e66:	041b      	lsls	r3, r3, #16
 8002e68:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	691b      	ldr	r3, [r3, #16]
 8002e6e:	051b      	lsls	r3, r3, #20
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8002e70:	431a      	orrs	r2, r3
             (pLayerCfg->AlphaInverted << DMA2D_BGPFCCR_AI_Pos) | (pLayerCfg->RedBlueSwap << DMA2D_BGPFCCR_RBS_Pos);
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	695b      	ldr	r3, [r3, #20]
 8002e76:	055b      	lsls	r3, r3, #21
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos) | \
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	617b      	str	r3, [r7, #20]
  regMask  = (DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA | DMA2D_BGPFCCR_AI | DMA2D_BGPFCCR_RBS);
 8002e7c:	4b35      	ldr	r3, [pc, #212]	@ (8002f54 <HAL_DMA2D_ConfigLayer+0x138>)
 8002e7e:	60fb      	str	r3, [r7, #12]
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
#endif /* DMA2D_ALPHA_INV_RB_SWAP_SUPPORT */


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	2b0a      	cmp	r3, #10
 8002e86:	d003      	beq.n	8002e90 <HAL_DMA2D_ConfigLayer+0x74>
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	2b09      	cmp	r3, #9
 8002e8e:	d107      	bne.n	8002ea0 <HAL_DMA2D_ConfigLayer+0x84>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	68db      	ldr	r3, [r3, #12]
 8002e94:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8002e98:	697a      	ldr	r2, [r7, #20]
 8002e9a:	4313      	orrs	r3, r2
 8002e9c:	617b      	str	r3, [r7, #20]
 8002e9e:	e005      	b.n	8002eac <HAL_DMA2D_ConfigLayer+0x90>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8002ea0:	693b      	ldr	r3, [r7, #16]
 8002ea2:	68db      	ldr	r3, [r3, #12]
 8002ea4:	061b      	lsls	r3, r3, #24
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d120      	bne.n	8002ef4 <HAL_DMA2D_ConfigLayer+0xd8>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	43db      	mvns	r3, r3
 8002ebc:	ea02 0103 	and.w	r1, r2, r3
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	430a      	orrs	r2, r1
 8002ec8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	6812      	ldr	r2, [r2, #0]
 8002ed2:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002ed4:	693b      	ldr	r3, [r7, #16]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	2b0a      	cmp	r3, #10
 8002eda:	d003      	beq.n	8002ee4 <HAL_DMA2D_ConfigLayer+0xc8>
 8002edc:	693b      	ldr	r3, [r7, #16]
 8002ede:	685b      	ldr	r3, [r3, #4]
 8002ee0:	2b09      	cmp	r3, #9
 8002ee2:	d127      	bne.n	8002f34 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	68da      	ldr	r2, [r3, #12]
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8002ef0:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ef2:	e01f      	b.n	8002f34 <HAL_DMA2D_ConfigLayer+0x118>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	69da      	ldr	r2, [r3, #28]
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	43db      	mvns	r3, r3
 8002efe:	ea02 0103 	and.w	r1, r2, r3
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	430a      	orrs	r2, r1
 8002f0a:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	6812      	ldr	r2, [r2, #0]
 8002f14:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	2b0a      	cmp	r3, #10
 8002f1c:	d003      	beq.n	8002f26 <HAL_DMA2D_ConfigLayer+0x10a>
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	685b      	ldr	r3, [r3, #4]
 8002f22:	2b09      	cmp	r3, #9
 8002f24:	d106      	bne.n	8002f34 <HAL_DMA2D_ConfigLayer+0x118>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	68da      	ldr	r2, [r3, #12]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8002f32:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2201      	movs	r2, #1
 8002f38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	371c      	adds	r7, #28
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f50:	4770      	bx	lr
 8002f52:	bf00      	nop
 8002f54:	ff33000f 	.word	0xff33000f

08002f58 <DSI_ConfigPacketHeader>:
static void DSI_ConfigPacketHeader(DSI_TypeDef *DSIx,
                                   uint32_t ChannelID,
                                   uint32_t DataType,
                                   uint32_t Data0,
                                   uint32_t Data1)
{
 8002f58:	b480      	push	{r7}
 8002f5a:	b085      	sub	sp, #20
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	60f8      	str	r0, [r7, #12]
 8002f60:	60b9      	str	r1, [r7, #8]
 8002f62:	607a      	str	r2, [r7, #4]
 8002f64:	603b      	str	r3, [r7, #0]
  /* Update the DSI packet header with new information */
  DSIx->GHCR = (DataType | (ChannelID << 6U) | (Data0 << 8U) | (Data1 << 16U));
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	019a      	lsls	r2, r3, #6
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	431a      	orrs	r2, r3
 8002f6e:	683b      	ldr	r3, [r7, #0]
 8002f70:	021b      	lsls	r3, r3, #8
 8002f72:	431a      	orrs	r2, r3
 8002f74:	69bb      	ldr	r3, [r7, #24]
 8002f76:	041b      	lsls	r3, r3, #16
 8002f78:	431a      	orrs	r2, r3
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	66da      	str	r2, [r3, #108]	@ 0x6c
}
 8002f7e:	bf00      	nop
 8002f80:	3714      	adds	r7, #20
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr

08002f8a <DSI_ShortWrite>:
static HAL_StatusTypeDef DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                        uint32_t ChannelID,
                                        uint32_t Mode,
                                        uint32_t Param1,
                                        uint32_t Param2)
{
 8002f8a:	b580      	push	{r7, lr}
 8002f8c:	b086      	sub	sp, #24
 8002f8e:	af00      	add	r7, sp, #0
 8002f90:	60f8      	str	r0, [r7, #12]
 8002f92:	60b9      	str	r1, [r7, #8]
 8002f94:	607a      	str	r2, [r7, #4]
 8002f96:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;

  /* Get tick */
  tickstart = HAL_GetTick();
 8002f98:	f7ff fb5a 	bl	8002650 <HAL_GetTick>
 8002f9c:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002f9e:	e009      	b.n	8002fb4 <DSI_ShortWrite+0x2a>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8002fa0:	f7ff fb56 	bl	8002650 <HAL_GetTick>
 8002fa4:	4602      	mov	r2, r0
 8002fa6:	697b      	ldr	r3, [r7, #20]
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002fae:	d901      	bls.n	8002fb4 <DSI_ShortWrite+0x2a>
    {
      return HAL_TIMEOUT;
 8002fb0:	2303      	movs	r3, #3
 8002fb2:	e015      	b.n	8002fe0 <DSI_ShortWrite+0x56>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002fba:	f003 0301 	and.w	r3, r3, #1
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d0ee      	beq.n	8002fa0 <DSI_ShortWrite+0x16>
    }
  }

  /* Configure the packet to send a short DCS command with 0 or 1 parameter */
  /* Update the DSI packet header with new information */
  hdsi->Instance->GHCR = (Mode | (ChannelID << 6U) | (Param1 << 8U) | (Param2 << 16U));
 8002fc2:	68bb      	ldr	r3, [r7, #8]
 8002fc4:	019a      	lsls	r2, r3, #6
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	431a      	orrs	r2, r3
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	021b      	lsls	r3, r3, #8
 8002fce:	ea42 0103 	orr.w	r1, r2, r3
 8002fd2:	6a3b      	ldr	r3, [r7, #32]
 8002fd4:	041a      	lsls	r2, r3, #16
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	430a      	orrs	r2, r1
 8002fdc:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 8002fde:	2300      	movs	r3, #0
}
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	3718      	adds	r7, #24
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <HAL_DSI_Init>:
  * @param  PLLInit  pointer to a DSI_PLLInitTypeDef structure that contains
  *                  the PLL Clock structure definition for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Init(DSI_HandleTypeDef *hdsi, DSI_PLLInitTypeDef *PLLInit)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b08a      	sub	sp, #40	@ 0x28
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	6078      	str	r0, [r7, #4]
 8002ff0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t unitIntervalx4;
  uint32_t tempIDF;

  /* Check the DSI handle allocation */
  if (hdsi == NULL)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d101      	bne.n	8002ffc <HAL_DSI_Init+0x14>
  {
    return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e16c      	b.n	80032d6 <HAL_DSI_Init+0x2ee>
    }
    /* Initialize the low level hardware */
    hdsi->MspInitCallback(hdsi);
  }
#else
  if (hdsi->State == HAL_DSI_STATE_RESET)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	7c5b      	ldrb	r3, [r3, #17]
 8003000:	b2db      	uxtb	r3, r3
 8003002:	2b00      	cmp	r3, #0
 8003004:	d102      	bne.n	800300c <HAL_DSI_Init+0x24>
  {
    /* Initialize the low level hardware */
    HAL_DSI_MspInit(hdsi);
 8003006:	6878      	ldr	r0, [r7, #4]
 8003008:	f7fe fd20 	bl	8001a4c <HAL_DSI_MspInit>
  }
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */

  /* Change DSI peripheral state */
  hdsi->State = HAL_DSI_STATE_BUSY;
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	2203      	movs	r2, #3
 8003010:	745a      	strb	r2, [r3, #17]

  /**************** Turn on the regulator and enable the DSI PLL ****************/

  /* Enable the regulator */
  __HAL_DSI_REG_ENABLE(hdsi);
 8003012:	2300      	movs	r3, #0
 8003014:	61bb      	str	r3, [r7, #24]
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f8d3 2430 	ldr.w	r2, [r3, #1072]	@ 0x430
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	f042 7280 	orr.w	r2, r2, #16777216	@ 0x1000000
 8003026:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 8003032:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003036:	61bb      	str	r3, [r7, #24]
 8003038:	69bb      	ldr	r3, [r7, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800303a:	f7ff fb09 	bl	8002650 <HAL_GetTick>
 800303e:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Wait until the regulator is ready */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8003040:	e009      	b.n	8003056 <HAL_DSI_Init+0x6e>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003042:	f7ff fb05 	bl	8002650 <HAL_GetTick>
 8003046:	4602      	mov	r2, r0
 8003048:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003050:	d901      	bls.n	8003056 <HAL_DSI_Init+0x6e>
    {
      return HAL_TIMEOUT;
 8003052:	2303      	movs	r3, #3
 8003054:	e13f      	b.n	80032d6 <HAL_DSI_Init+0x2ee>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_RRS) == 0U)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 800305e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d0ed      	beq.n	8003042 <HAL_DSI_Init+0x5a>
    }
  }

  /* Set the PLL division factors */
  hdsi->Instance->WRPCR &= ~(DSI_WRPCR_PLL_NDIV | DSI_WRPCR_PLL_IDF | DSI_WRPCR_PLL_ODF);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f8d3 1430 	ldr.w	r1, [r3, #1072]	@ 0x430
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	4b9b      	ldr	r3, [pc, #620]	@ (80032e0 <HAL_DSI_Init+0x2f8>)
 8003074:	400b      	ands	r3, r1
 8003076:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f8d3 1430 	ldr.w	r1, [r3, #1072]	@ 0x430
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	009a      	lsls	r2, r3, #2
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	685b      	ldr	r3, [r3, #4]
 800308c:	02db      	lsls	r3, r3, #11
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 800308e:	431a      	orrs	r2, r3
                            ((PLLInit->PLLODF) << DSI_WRPCR_PLL_ODF_Pos));
 8003090:	683b      	ldr	r3, [r7, #0]
 8003092:	689b      	ldr	r3, [r3, #8]
 8003094:	041b      	lsls	r3, r3, #16
                            ((PLLInit->PLLIDF) << DSI_WRPCR_PLL_IDF_Pos) | \
 8003096:	431a      	orrs	r2, r3
  hdsi->Instance->WRPCR |= (((PLLInit->PLLNDIV) << DSI_WRPCR_PLL_NDIV_Pos) | \
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	430a      	orrs	r2, r1
 800309e:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430

  /* Enable the DSI PLL */
  __HAL_DSI_PLL_ENABLE(hdsi);
 80030a2:	2300      	movs	r3, #0
 80030a4:	617b      	str	r3, [r7, #20]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f8d3 2430 	ldr.w	r2, [r3, #1072]	@ 0x430
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f042 0201 	orr.w	r2, r2, #1
 80030b6:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f8d3 3430 	ldr.w	r3, [r3, #1072]	@ 0x430
 80030c2:	f003 0301 	and.w	r3, r3, #1
 80030c6:	617b      	str	r3, [r7, #20]
 80030c8:	697b      	ldr	r3, [r7, #20]

  /* Requires min of 400us delay before reading the PLLLS flag */
  /* 1ms delay is inserted that is the minimum HAL delay granularity */
  HAL_Delay(1);
 80030ca:	2001      	movs	r0, #1
 80030cc:	f7ff facc 	bl	8002668 <HAL_Delay>

  /* Get tick */
  tickstart = HAL_GetTick();
 80030d0:	f7ff fabe 	bl	8002650 <HAL_GetTick>
 80030d4:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Wait for the lock of the PLL */
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 80030d6:	e009      	b.n	80030ec <HAL_DSI_Init+0x104>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80030d8:	f7ff faba 	bl	8002650 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80030e6:	d901      	bls.n	80030ec <HAL_DSI_Init+0x104>
    {
      return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e0f4      	b.n	80032d6 <HAL_DSI_Init+0x2ee>
  while (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_PLLLS) == 0U)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 80030f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0ed      	beq.n	80030d8 <HAL_DSI_Init+0xf0>
    }
  }

  __HAL_DSI_ENABLE(hdsi);
 80030fc:	2300      	movs	r3, #0
 80030fe:	613b      	str	r3, [r7, #16]
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	685a      	ldr	r2, [r3, #4]
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0201 	orr.w	r2, r2, #1
 800310e:	605a      	str	r2, [r3, #4]
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	613b      	str	r3, [r7, #16]
 800311c:	693b      	ldr	r3, [r7, #16]

  /************************ Set the DSI clock parameters ************************/
  /* Set the TX escape clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TXECKDIV;
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	689a      	ldr	r2, [r3, #8]
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800312c:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= hdsi->Init.TXEscapeCkdiv;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	6899      	ldr	r1, [r3, #8]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	689a      	ldr	r2, [r3, #8]
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	430a      	orrs	r2, r1
 800313e:	609a      	str	r2, [r3, #8]

  /*************************** Set the PHY parameters ***************************/
  /* D-PHY clock and digital enable*/
  hdsi->Instance->PCTLR |= DSI_PCTLR_DEN;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f042 0202 	orr.w	r2, r2, #2
 8003150:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  hdsi->Instance->PCTLR |= DSI_PCTLR_CKE;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f042 0204 	orr.w	r2, r2, #4
 8003164:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0


  /* Configure the number of active data lanes */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_NL;
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f022 0203 	bic.w	r2, r2, #3
 8003178:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  hdsi->Instance->PCONFR |= hdsi->Init.NumberOfLanes;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	68da      	ldr	r2, [r3, #12]
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	430a      	orrs	r2, r1
 800318e:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Get tick */
  tickstart = HAL_GetTick();
 8003192:	f7ff fa5d 	bl	8002650 <HAL_GetTick>
 8003196:	6278      	str	r0, [r7, #36]	@ 0x24
  if ((hdsi->Instance->PCONFR & DSI_PCONFR_NL) == DSI_ONE_DATA_LANE)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80031a0:	f003 0303 	and.w	r3, r3, #3
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d123      	bne.n	80031f0 <HAL_DSI_Init+0x208>
  {
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | DSI_PSR_PSSC))
 80031a8:	e00c      	b.n	80031c4 <HAL_DSI_Init+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80031aa:	f7ff fa51 	bl	8002650 <HAL_GetTick>
 80031ae:	4602      	mov	r2, r0
 80031b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b2:	1ad3      	subs	r3, r2, r3
 80031b4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80031b8:	d904      	bls.n	80031c4 <HAL_DSI_Init+0x1dc>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hdsi);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2200      	movs	r2, #0
 80031be:	741a      	strb	r2, [r3, #16]

        return HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	e088      	b.n	80032d6 <HAL_DSI_Init+0x2ee>
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | DSI_PSR_PSSC))
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80031cc:	f003 0314 	and.w	r3, r3, #20
 80031d0:	2b14      	cmp	r3, #20
 80031d2:	d1ea      	bne.n	80031aa <HAL_DSI_Init+0x1c2>
 80031d4:	e014      	b.n	8003200 <HAL_DSI_Init+0x218>
  else
  {
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSS1 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | \
                                                                                    DSI_PSR_PSS1 | DSI_PSR_PSSC))
    {
      if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 80031d6:	f7ff fa3b 	bl	8002650 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80031e4:	d904      	bls.n	80031f0 <HAL_DSI_Init+0x208>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hdsi);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2200      	movs	r2, #0
 80031ea:	741a      	strb	r2, [r3, #16]

        return HAL_TIMEOUT;
 80031ec:	2303      	movs	r3, #3
 80031ee:	e072      	b.n	80032d6 <HAL_DSI_Init+0x2ee>
    while ((hdsi->Instance->PSR & (DSI_PSR_PSS0 | DSI_PSR_PSS1 | DSI_PSR_PSSC)) != (DSI_PSR_PSS0 | \
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80031f8:	f003 0394 	and.w	r3, r3, #148	@ 0x94
 80031fc:	2b94      	cmp	r3, #148	@ 0x94
 80031fe:	d1ea      	bne.n	80031d6 <HAL_DSI_Init+0x1ee>
  }

  /* Calculate the bit period in high-speed mode in unit of 0.25 ns (UIX4) */
  /* The equation is : UIX4 = IntegerPart( (1000/F_PHY_Mhz) * 4 )          */
  /* Where : F_PHY_Mhz = (NDIV * HSE_Mhz) / (IDF * ODF)                    */
  tempIDF = (PLLInit->PLLIDF > 0U) ? PLLInit->PLLIDF : 1U;
 8003200:	683b      	ldr	r3, [r7, #0]
 8003202:	685b      	ldr	r3, [r3, #4]
 8003204:	2b00      	cmp	r3, #0
 8003206:	d002      	beq.n	800320e <HAL_DSI_Init+0x226>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	e000      	b.n	8003210 <HAL_DSI_Init+0x228>
 800320e:	2301      	movs	r3, #1
 8003210:	623b      	str	r3, [r7, #32]
  unitIntervalx4 = (4000000U * tempIDF * ((1UL << (0x3U & PLLInit->PLLODF)))) / ((HSE_VALUE / 1000U) * PLLInit->PLLNDIV);
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	4a33      	ldr	r2, [pc, #204]	@ (80032e4 <HAL_DSI_Init+0x2fc>)
 8003216:	fb03 f202 	mul.w	r2, r3, r2
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 0303 	and.w	r3, r3, #3
 8003222:	409a      	lsls	r2, r3
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f246 11a8 	movw	r1, #25000	@ 0x61a8
 800322c:	fb01 f303 	mul.w	r3, r1, r3
 8003230:	fbb2 f3f3 	udiv	r3, r2, r3
 8003234:	61fb      	str	r3, [r7, #28]

  /* Set the bit period in high-speed mode */
  hdsi->Instance->WPCR[0U] &= ~DSI_WPCR0_UIX4;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f8d3 2418 	ldr.w	r2, [r3, #1048]	@ 0x418
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f022 023f 	bic.w	r2, r2, #63	@ 0x3f
 8003246:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418
  hdsi->Instance->WPCR[0U] |= unitIntervalx4;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f8d3 1418 	ldr.w	r1, [r3, #1048]	@ 0x418
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	69fa      	ldr	r2, [r7, #28]
 8003258:	430a      	orrs	r2, r1
 800325a:	f8c3 2418 	str.w	r2, [r3, #1048]	@ 0x418

  /****************************** Error management *****************************/

  /* Disable all error interrupts and reset the Error Mask */
  hdsi->Instance->IER[0U] = 0U;
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	2200      	movs	r2, #0
 8003264:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hdsi->Instance->IER[1U] = 0U;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	2200      	movs	r2, #0
 800326e:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  hdsi->ErrorMsk = 0U;
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	2200      	movs	r2, #0
 8003276:	619a      	str	r2, [r3, #24]

  __HAL_DSI_DISABLE(hdsi);
 8003278:	2300      	movs	r3, #0
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f022 0201 	bic.w	r2, r2, #1
 800328a:	605a      	str	r2, [r3, #4]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f003 0301 	and.w	r3, r3, #1
 8003296:	60fb      	str	r3, [r7, #12]
 8003298:	68fb      	ldr	r3, [r7, #12]

  /* Clock lane configuration */
  hdsi->Instance->CLCR &= ~(DSI_CLCR_DPCC | DSI_CLCR_ACR);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f022 0203 	bic.w	r2, r2, #3
 80032aa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  hdsi->Instance->CLCR |= (DSI_CLCR_DPCC | hdsi->Init.AutomaticClockLaneControl);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f8d3 2094 	ldr.w	r2, [r3, #148]	@ 0x94
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	685b      	ldr	r3, [r3, #4]
 80032ba:	431a      	orrs	r2, r3
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f042 0201 	orr.w	r2, r2, #1
 80032c4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hdsi->ErrorCode = HAL_DSI_ERROR_NONE;
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2200      	movs	r2, #0
 80032cc:	615a      	str	r2, [r3, #20]

  /* Initialize the DSI state*/
  hdsi->State = HAL_DSI_STATE_READY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2201      	movs	r2, #1
 80032d2:	745a      	strb	r2, [r3, #17]

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3728      	adds	r7, #40	@ 0x28
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	fffc8603 	.word	0xfffc8603
 80032e4:	003d0900 	.word	0x003d0900

080032e8 <HAL_DSI_ConfigErrorMonitor>:
  * @param  ActiveErrors  indicates which error interrupts will be enabled.
  *                      This parameter can be any combination of @arg DSI_Error_Data_Type.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigErrorMonitor(DSI_HandleTypeDef *hdsi, uint32_t ActiveErrors)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	7c1b      	ldrb	r3, [r3, #16]
 80032f6:	2b01      	cmp	r3, #1
 80032f8:	d101      	bne.n	80032fe <HAL_DSI_ConfigErrorMonitor+0x16>
 80032fa:	2302      	movs	r3, #2
 80032fc:	e0aa      	b.n	8003454 <HAL_DSI_ConfigErrorMonitor+0x16c>
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	741a      	strb	r2, [r3, #16]

  hdsi->Instance->IER[0U] = 0U;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	2200      	movs	r2, #0
 800330a:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  hdsi->Instance->IER[1U] = 0U;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2200      	movs	r2, #0
 8003314:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8

  /* Store active errors to the handle */
  hdsi->ErrorMsk = ActiveErrors;
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	683a      	ldr	r2, [r7, #0]
 800331c:	619a      	str	r2, [r3, #24]

  if ((ActiveErrors & HAL_DSI_ERROR_ACK) != 0U)
 800331e:	683b      	ldr	r3, [r7, #0]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b00      	cmp	r3, #0
 8003326:	d00a      	beq.n	800333e <HAL_DSI_ConfigErrorMonitor+0x56>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_ACK_MASK;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	f8d3 10c4 	ldr.w	r1, [r3, #196]	@ 0xc4
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681a      	ldr	r2, [r3, #0]
 8003334:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003338:	430b      	orrs	r3, r1
 800333a:	f8c2 30c4 	str.w	r3, [r2, #196]	@ 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PHY) != 0U)
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	f003 0302 	and.w	r3, r3, #2
 8003344:	2b00      	cmp	r3, #0
 8003346:	d009      	beq.n	800335c <HAL_DSI_ConfigErrorMonitor+0x74>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[0U] |= DSI_ERROR_PHY_MASK;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f8d3 20c4 	ldr.w	r2, [r3, #196]	@ 0xc4
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f442 12f8 	orr.w	r2, r2, #2031616	@ 0x1f0000
 8003358:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
  }

  if ((ActiveErrors & HAL_DSI_ERROR_TX) != 0U)
 800335c:	683b      	ldr	r3, [r7, #0]
 800335e:	f003 0304 	and.w	r3, r3, #4
 8003362:	2b00      	cmp	r3, #0
 8003364:	d009      	beq.n	800337a <HAL_DSI_ConfigErrorMonitor+0x92>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_TX_MASK;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f042 0201 	orr.w	r2, r2, #1
 8003376:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_RX) != 0U)
 800337a:	683b      	ldr	r3, [r7, #0]
 800337c:	f003 0308 	and.w	r3, r3, #8
 8003380:	2b00      	cmp	r3, #0
 8003382:	d009      	beq.n	8003398 <HAL_DSI_ConfigErrorMonitor+0xb0>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_RX_MASK;
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f042 0202 	orr.w	r2, r2, #2
 8003394:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_ECC) != 0U)
 8003398:	683b      	ldr	r3, [r7, #0]
 800339a:	f003 0310 	and.w	r3, r3, #16
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d009      	beq.n	80033b6 <HAL_DSI_ConfigErrorMonitor+0xce>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_ECC_MASK;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f042 020c 	orr.w	r2, r2, #12
 80033b2:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_CRC) != 0U)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	f003 0320 	and.w	r3, r3, #32
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d009      	beq.n	80033d4 <HAL_DSI_ConfigErrorMonitor+0xec>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_CRC_MASK;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f042 0210 	orr.w	r2, r2, #16
 80033d0:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_PSE) != 0U)
 80033d4:	683b      	ldr	r3, [r7, #0]
 80033d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d009      	beq.n	80033f2 <HAL_DSI_ConfigErrorMonitor+0x10a>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_PSE_MASK;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f042 0220 	orr.w	r2, r2, #32
 80033ee:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_EOT) != 0U)
 80033f2:	683b      	ldr	r3, [r7, #0]
 80033f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d009      	beq.n	8003410 <HAL_DSI_ConfigErrorMonitor+0x128>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_EOT_MASK;
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800340c:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_OVF) != 0U)
 8003410:	683b      	ldr	r3, [r7, #0]
 8003412:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003416:	2b00      	cmp	r3, #0
 8003418:	d009      	beq.n	800342e <HAL_DSI_ConfigErrorMonitor+0x146>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_OVF_MASK;
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800342a:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  if ((ActiveErrors & HAL_DSI_ERROR_GEN) != 0U)
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003434:	2b00      	cmp	r3, #0
 8003436:	d009      	beq.n	800344c <HAL_DSI_ConfigErrorMonitor+0x164>
  {
    /* Enable the interrupt generation on selected errors */
    hdsi->Instance->IER[1U] |= DSI_ERROR_GEN_MASK;
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f442 52f8 	orr.w	r2, r2, #7936	@ 0x1f00
 8003448:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdsi);
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	2200      	movs	r2, #0
 8003450:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003452:	2300      	movs	r3, #0
}
 8003454:	4618      	mov	r0, r3
 8003456:	370c      	adds	r7, #12
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr

08003460 <HAL_DSI_IRQHandler>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
void HAL_DSI_IRQHandler(DSI_HandleTypeDef *hdsi)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  uint32_t ErrorStatus0;
  uint32_t ErrorStatus1;

  /* Tearing Effect Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_TE) != 0U)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 8003470:	f003 0301 	and.w	r3, r3, #1
 8003474:	2b00      	cmp	r3, #0
 8003476:	d00f      	beq.n	8003498 <HAL_DSI_IRQHandler+0x38>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_TE) != 0U)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 8003480:	f003 0301 	and.w	r3, r3, #1
 8003484:	2b00      	cmp	r3, #0
 8003486:	d007      	beq.n	8003498 <HAL_DSI_IRQHandler+0x38>
    {
      /* Clear the Tearing Effect Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_TE);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2201      	movs	r2, #1
 800348e:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Tearing Effect callback */
      hdsi->TearingEffectCallback(hdsi);
#else
      /*Call legacy Tearing Effect callback*/
      HAL_DSI_TearingEffectCallback(hdsi);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 f8ad 	bl	80035f2 <HAL_DSI_TearingEffectCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* End of Refresh Interrupt management ***************************************/
  if (__HAL_DSI_GET_FLAG(hdsi, DSI_FLAG_ER) != 0U)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f8d3 340c 	ldr.w	r3, [r3, #1036]	@ 0x40c
 80034a0:	f003 0302 	and.w	r3, r3, #2
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00f      	beq.n	80034c8 <HAL_DSI_IRQHandler+0x68>
  {
    if (__HAL_DSI_GET_IT_SOURCE(hdsi, DSI_IT_ER) != 0U)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f8d3 3408 	ldr.w	r3, [r3, #1032]	@ 0x408
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d007      	beq.n	80034c8 <HAL_DSI_IRQHandler+0x68>
    {
      /* Clear the End of Refresh Interrupt Flag */
      __HAL_DSI_CLEAR_FLAG(hdsi, DSI_FLAG_ER);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	2202      	movs	r2, #2
 80034be:	f8c3 2410 	str.w	r2, [r3, #1040]	@ 0x410
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered End of refresh callback */
      hdsi->EndOfRefreshCallback(hdsi);
#else
      /*Call Legacy End of refresh callback */
      HAL_DSI_EndOfRefreshCallback(hdsi);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f89f 	bl	8003606 <HAL_DSI_EndOfRefreshCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }

  /* Error Interrupts management ***********************************************/
  if (hdsi->ErrorMsk != 0U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f000 808c 	beq.w	80035ea <HAL_DSI_IRQHandler+0x18a>
  {
    ErrorStatus0 = hdsi->Instance->ISR[0U];
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80034da:	60fb      	str	r3, [r7, #12]
    ErrorStatus0 &= hdsi->Instance->IER[0U];
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80034e4:	68fa      	ldr	r2, [r7, #12]
 80034e6:	4013      	ands	r3, r2
 80034e8:	60fb      	str	r3, [r7, #12]
    ErrorStatus1 = hdsi->Instance->ISR[1U];
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80034f2:	60bb      	str	r3, [r7, #8]
    ErrorStatus1 &= hdsi->Instance->IER[1U];
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80034fc:	68ba      	ldr	r2, [r7, #8]
 80034fe:	4013      	ands	r3, r2
 8003500:	60bb      	str	r3, [r7, #8]

    if ((ErrorStatus0 & DSI_ERROR_ACK_MASK) != 0U)
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	b29b      	uxth	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	d005      	beq.n	8003516 <HAL_DSI_IRQHandler+0xb6>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ACK;
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	695b      	ldr	r3, [r3, #20]
 800350e:	f043 0201 	orr.w	r2, r3, #1
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus0 & DSI_ERROR_PHY_MASK) != 0U)
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_DSI_IRQHandler+0xcc>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PHY;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	695b      	ldr	r3, [r3, #20]
 8003524:	f043 0202 	orr.w	r2, r3, #2
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_TX_MASK) != 0U)
 800352c:	68bb      	ldr	r3, [r7, #8]
 800352e:	f003 0301 	and.w	r3, r3, #1
 8003532:	2b00      	cmp	r3, #0
 8003534:	d005      	beq.n	8003542 <HAL_DSI_IRQHandler+0xe2>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_TX;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	695b      	ldr	r3, [r3, #20]
 800353a:	f043 0204 	orr.w	r2, r3, #4
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_RX_MASK) != 0U)
 8003542:	68bb      	ldr	r3, [r7, #8]
 8003544:	f003 0302 	and.w	r3, r3, #2
 8003548:	2b00      	cmp	r3, #0
 800354a:	d005      	beq.n	8003558 <HAL_DSI_IRQHandler+0xf8>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_RX;
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	695b      	ldr	r3, [r3, #20]
 8003550:	f043 0208 	orr.w	r2, r3, #8
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_ECC_MASK) != 0U)
 8003558:	68bb      	ldr	r3, [r7, #8]
 800355a:	f003 030c 	and.w	r3, r3, #12
 800355e:	2b00      	cmp	r3, #0
 8003560:	d005      	beq.n	800356e <HAL_DSI_IRQHandler+0x10e>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_ECC;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	695b      	ldr	r3, [r3, #20]
 8003566:	f043 0210 	orr.w	r2, r3, #16
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_CRC_MASK) != 0U)
 800356e:	68bb      	ldr	r3, [r7, #8]
 8003570:	f003 0310 	and.w	r3, r3, #16
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <HAL_DSI_IRQHandler+0x124>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_CRC;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	695b      	ldr	r3, [r3, #20]
 800357c:	f043 0220 	orr.w	r2, r3, #32
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_PSE_MASK) != 0U)
 8003584:	68bb      	ldr	r3, [r7, #8]
 8003586:	f003 0320 	and.w	r3, r3, #32
 800358a:	2b00      	cmp	r3, #0
 800358c:	d005      	beq.n	800359a <HAL_DSI_IRQHandler+0x13a>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_PSE;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	695b      	ldr	r3, [r3, #20]
 8003592:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_EOT_MASK) != 0U)
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d005      	beq.n	80035b0 <HAL_DSI_IRQHandler+0x150>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_EOT;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	695b      	ldr	r3, [r3, #20]
 80035a8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_OVF_MASK) != 0U)
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d005      	beq.n	80035c6 <HAL_DSI_IRQHandler+0x166>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_OVF;
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	695b      	ldr	r3, [r3, #20]
 80035be:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	615a      	str	r2, [r3, #20]
    }

    if ((ErrorStatus1 & DSI_ERROR_GEN_MASK) != 0U)
 80035c6:	68bb      	ldr	r3, [r7, #8]
 80035c8:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d005      	beq.n	80035dc <HAL_DSI_IRQHandler+0x17c>
    {
      hdsi->ErrorCode |= HAL_DSI_ERROR_GEN;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	695b      	ldr	r3, [r3, #20]
 80035d4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	615a      	str	r2, [r3, #20]
    }

    /* Check only selected errors */
    if (hdsi->ErrorCode != HAL_DSI_ERROR_NONE)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	695b      	ldr	r3, [r3, #20]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d002      	beq.n	80035ea <HAL_DSI_IRQHandler+0x18a>
#if (USE_HAL_DSI_REGISTER_CALLBACKS == 1)
      /*Call registered Error callback */
      hdsi->ErrorCallback(hdsi);
#else
      /*Call Legacy Error callback */
      HAL_DSI_ErrorCallback(hdsi);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f000 f818 	bl	800361a <HAL_DSI_ErrorCallback>
#endif /* USE_HAL_DSI_REGISTER_CALLBACKS */
    }
  }
}
 80035ea:	bf00      	nop
 80035ec:	3710      	adds	r7, #16
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <HAL_DSI_TearingEffectCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_TearingEffectCallback(DSI_HandleTypeDef *hdsi)
{
 80035f2:	b480      	push	{r7}
 80035f4:	b083      	sub	sp, #12
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_TearingEffectCallback could be implemented in the user file
   */
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr

08003606 <HAL_DSI_EndOfRefreshCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_EndOfRefreshCallback(DSI_HandleTypeDef *hdsi)
{
 8003606:	b480      	push	{r7}
 8003608:	b083      	sub	sp, #12
 800360a:	af00      	add	r7, sp, #0
 800360c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_EndOfRefreshCallback could be implemented in the user file
   */
}
 800360e:	bf00      	nop
 8003610:	370c      	adds	r7, #12
 8003612:	46bd      	mov	sp, r7
 8003614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003618:	4770      	bx	lr

0800361a <HAL_DSI_ErrorCallback>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval None
  */
__weak void HAL_DSI_ErrorCallback(DSI_HandleTypeDef *hdsi)
{
 800361a:	b480      	push	{r7}
 800361c:	b083      	sub	sp, #12
 800361e:	af00      	add	r7, sp, #0
 8003620:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hdsi);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DSI_ErrorCallback could be implemented in the user file
   */
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr

0800362e <HAL_DSI_SetGenericVCID>:
  *               the configuration information for the DSI.
  * @param  VirtualChannelID  Virtual channel ID
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetGenericVCID(DSI_HandleTypeDef *hdsi, uint32_t VirtualChannelID)
{
 800362e:	b480      	push	{r7}
 8003630:	b083      	sub	sp, #12
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
 8003636:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	7c1b      	ldrb	r3, [r3, #16]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d101      	bne.n	8003644 <HAL_DSI_SetGenericVCID+0x16>
 8003640:	2302      	movs	r3, #2
 8003642:	e016      	b.n	8003672 <HAL_DSI_SetGenericVCID+0x44>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	741a      	strb	r2, [r3, #16]

  /* Update the GVCID register */
  hdsi->Instance->GVCIDR &= ~DSI_GVCIDR_VCID;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f022 0203 	bic.w	r2, r2, #3
 8003658:	631a      	str	r2, [r3, #48]	@ 0x30
  hdsi->Instance->GVCIDR |= VirtualChannelID;
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	683a      	ldr	r2, [r7, #0]
 8003666:	430a      	orrs	r2, r1
 8003668:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003670:	2300      	movs	r3, #0
}
 8003672:	4618      	mov	r0, r3
 8003674:	370c      	adds	r7, #12
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr
	...

08003680 <HAL_DSI_ConfigAdaptedCommandMode>:
  * @param  CmdCfg  pointer to a DSI_CmdCfgTypeDef structure that contains
  *                 the DSI command mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigAdaptedCommandMode(DSI_HandleTypeDef *hdsi, DSI_CmdCfgTypeDef *CmdCfg)
{
 8003680:	b480      	push	{r7}
 8003682:	b083      	sub	sp, #12
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	7c1b      	ldrb	r3, [r3, #16]
 800368e:	2b01      	cmp	r3, #1
 8003690:	d101      	bne.n	8003696 <HAL_DSI_ConfigAdaptedCommandMode+0x16>
 8003692:	2302      	movs	r3, #2
 8003694:	e0c5      	b.n	8003822 <HAL_DSI_ConfigAdaptedCommandMode+0x1a2>
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2201      	movs	r2, #1
 800369a:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_DE_POLARITY(CmdCfg->DEPolarity));
  assert_param(IS_DSI_VSYNC_POLARITY(CmdCfg->VSPolarity));
  assert_param(IS_DSI_HSYNC_POLARITY(CmdCfg->HSPolarity));

  /* Select command mode by setting CMDM and DSIM bits */
  hdsi->Instance->MCR |= DSI_MCR_CMDM;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f042 0201 	orr.w	r2, r2, #1
 80036aa:	635a      	str	r2, [r3, #52]	@ 0x34
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_DSIM;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f022 0201 	bic.w	r2, r2, #1
 80036bc:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdsi->Instance->WCFGR |= DSI_WCFGR_DSIM;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f042 0201 	orr.w	r2, r2, #1
 80036d0:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

  /* Select the virtual channel for the LTDC interface traffic */
  hdsi->Instance->LVCIDR &= ~DSI_LVCIDR_VCID;
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	68da      	ldr	r2, [r3, #12]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f022 0203 	bic.w	r2, r2, #3
 80036e2:	60da      	str	r2, [r3, #12]
  hdsi->Instance->LVCIDR |= CmdCfg->VirtualChannelID;
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68d9      	ldr	r1, [r3, #12]
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	681a      	ldr	r2, [r3, #0]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	430a      	orrs	r2, r1
 80036f4:	60da      	str	r2, [r3, #12]

  /* Configure the polarity of control signals */
  hdsi->Instance->LPCR &= ~(DSI_LPCR_DEP | DSI_LPCR_VSP | DSI_LPCR_HSP);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	695a      	ldr	r2, [r3, #20]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f022 0207 	bic.w	r2, r2, #7
 8003704:	615a      	str	r2, [r3, #20]
  hdsi->Instance->LPCR |= (CmdCfg->DEPolarity | CmdCfg->VSPolarity | CmdCfg->HSPolarity);
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	6959      	ldr	r1, [r3, #20]
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	69da      	ldr	r2, [r3, #28]
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	699b      	ldr	r3, [r3, #24]
 8003714:	431a      	orrs	r2, r3
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	695b      	ldr	r3, [r3, #20]
 800371a:	431a      	orrs	r2, r3
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	430a      	orrs	r2, r1
 8003722:	615a      	str	r2, [r3, #20]

  /* Select the color coding for the host */
  hdsi->Instance->LCOLCR &= ~DSI_LCOLCR_COLC;
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	691a      	ldr	r2, [r3, #16]
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f022 020f 	bic.w	r2, r2, #15
 8003732:	611a      	str	r2, [r3, #16]
  hdsi->Instance->LCOLCR |= CmdCfg->ColorCoding;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	6919      	ldr	r1, [r3, #16]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	685a      	ldr	r2, [r3, #4]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	430a      	orrs	r2, r1
 8003744:	611a      	str	r2, [r3, #16]

  /* Select the color coding for the wrapper */
  hdsi->Instance->WCFGR &= ~DSI_WCFGR_COLMUX;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 020e 	bic.w	r2, r2, #14
 8003756:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdsi->Instance->WCFGR |= ((CmdCfg->ColorCoding) << 1U);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f8d3 1400 	ldr.w	r1, [r3, #1024]	@ 0x400
 8003762:	683b      	ldr	r3, [r7, #0]
 8003764:	685b      	ldr	r3, [r3, #4]
 8003766:	005a      	lsls	r2, r3, #1
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	430a      	orrs	r2, r1
 800376e:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

  /* Configure the maximum allowed size for write memory command */
  hdsi->Instance->LCCR &= ~DSI_LCCR_CMDSIZE;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	4b2c      	ldr	r3, [pc, #176]	@ (8003830 <HAL_DSI_ConfigAdaptedCommandMode+0x1b0>)
 800377e:	400b      	ands	r3, r1
 8003780:	6653      	str	r3, [r2, #100]	@ 0x64
  hdsi->Instance->LCCR |= CmdCfg->CommandSize;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	6e59      	ldr	r1, [r3, #100]	@ 0x64
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	689a      	ldr	r2, [r3, #8]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	430a      	orrs	r2, r1
 8003792:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Configure the tearing effect source and polarity and select the refresh mode */
  hdsi->Instance->WCFGR &= ~(DSI_WCFGR_TESRC | DSI_WCFGR_TEPOL | DSI_WCFGR_AR | DSI_WCFGR_VSPOL);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f8d3 2400 	ldr.w	r2, [r3, #1024]	@ 0x400
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	f022 02f0 	bic.w	r2, r2, #240	@ 0xf0
 80037a4:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f8d3 1400 	ldr.w	r1, [r3, #1024]	@ 0x400
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	68da      	ldr	r2, [r3, #12]
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	691b      	ldr	r3, [r3, #16]
 80037b8:	431a      	orrs	r2, r3
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037be:	431a      	orrs	r2, r3
                            CmdCfg->VSyncPol);
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	6a1b      	ldr	r3, [r3, #32]
  hdsi->Instance->WCFGR |= (CmdCfg->TearingEffectSource | CmdCfg->TearingEffectPolarity | CmdCfg->AutomaticRefresh |
 80037c4:	431a      	orrs	r2, r3
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	430a      	orrs	r2, r1
 80037cc:	f8c3 2400 	str.w	r2, [r3, #1024]	@ 0x400

  /* Configure the tearing effect acknowledge request */
  hdsi->Instance->CMCR &= ~DSI_CMCR_TEARE;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f022 0201 	bic.w	r2, r2, #1
 80037de:	669a      	str	r2, [r3, #104]	@ 0x68
  hdsi->Instance->CMCR |= CmdCfg->TEAcknowledgeRequest;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	430a      	orrs	r2, r1
 80037f0:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Enable the Tearing Effect interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_TE);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f042 0201 	orr.w	r2, r2, #1
 8003802:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408

  /* Enable the End of Refresh interrupt */
  __HAL_DSI_ENABLE_IT(hdsi, DSI_IT_ER);
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	f8d3 2408 	ldr.w	r2, [r3, #1032]	@ 0x408
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f042 0202 	orr.w	r2, r2, #2
 8003816:	f8c3 2408 	str.w	r2, [r3, #1032]	@ 0x408

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003820:	2300      	movs	r3, #0
}
 8003822:	4618      	mov	r0, r3
 8003824:	370c      	adds	r7, #12
 8003826:	46bd      	mov	sp, r7
 8003828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382c:	4770      	bx	lr
 800382e:	bf00      	nop
 8003830:	ffff0000 	.word	0xffff0000

08003834 <HAL_DSI_ConfigCommand>:
  * @param  LPCmd  pointer to a DSI_LPCmdTypeDef structure that contains
  *                the DSI command transmission mode configuration parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigCommand(DSI_HandleTypeDef *hdsi, DSI_LPCmdTypeDef *LPCmd)
{
 8003834:	b480      	push	{r7}
 8003836:	b083      	sub	sp, #12
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	7c1b      	ldrb	r3, [r3, #16]
 8003842:	2b01      	cmp	r3, #1
 8003844:	d101      	bne.n	800384a <HAL_DSI_ConfigCommand+0x16>
 8003846:	2302      	movs	r3, #2
 8003848:	e049      	b.n	80038de <HAL_DSI_ConfigCommand+0xaa>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2201      	movs	r2, #1
 800384e:	741a      	strb	r2, [r3, #16]
  assert_param(IS_DSI_LP_DLW(LPCmd->LPDcsLongWrite));
  assert_param(IS_DSI_LP_MRDP(LPCmd->LPMaxReadPacket));
  assert_param(IS_DSI_ACK_REQUEST(LPCmd->AcknowledgeRequest));

  /* Select High-speed or Low-power for command transmission */
  hdsi->Instance->CMCR &= ~(DSI_CMCR_GSW0TX | \
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681a      	ldr	r2, [r3, #0]
 800385a:	4b24      	ldr	r3, [pc, #144]	@ (80038ec <HAL_DSI_ConfigCommand+0xb8>)
 800385c:	400b      	ands	r3, r1
 800385e:	6693      	str	r3, [r2, #104]	@ 0x68
                            DSI_CMCR_DSW0TX | \
                            DSI_CMCR_DSW1TX | \
                            DSI_CMCR_DSR0TX | \
                            DSI_CMCR_DLWTX  | \
                            DSI_CMCR_MRDPS);
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 8003866:	683b      	ldr	r3, [r7, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
                           LPCmd->LPGenShortWriteOneP | \
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	685b      	ldr	r3, [r3, #4]
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 800386e:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortWriteTwoP | \
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	689b      	ldr	r3, [r3, #8]
                           LPCmd->LPGenShortWriteOneP | \
 8003874:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadNoP   | \
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	68db      	ldr	r3, [r3, #12]
                           LPCmd->LPGenShortWriteTwoP | \
 800387a:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadOneP  | \
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	691b      	ldr	r3, [r3, #16]
                           LPCmd->LPGenShortReadNoP   | \
 8003880:	431a      	orrs	r2, r3
                           LPCmd->LPGenShortReadTwoP  | \
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	695b      	ldr	r3, [r3, #20]
                           LPCmd->LPGenShortReadOneP  | \
 8003886:	431a      	orrs	r2, r3
                           LPCmd->LPGenLongWrite      | \
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	699b      	ldr	r3, [r3, #24]
                           LPCmd->LPGenShortReadTwoP  | \
 800388c:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteNoP  | \
 800388e:	683b      	ldr	r3, [r7, #0]
 8003890:	69db      	ldr	r3, [r3, #28]
                           LPCmd->LPGenLongWrite      | \
 8003892:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortWriteOneP | \
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	6a1b      	ldr	r3, [r3, #32]
                           LPCmd->LPDcsShortWriteNoP  | \
 8003898:	431a      	orrs	r2, r3
                           LPCmd->LPDcsShortReadNoP   | \
 800389a:	683b      	ldr	r3, [r7, #0]
 800389c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                           LPCmd->LPDcsShortWriteOneP | \
 800389e:	431a      	orrs	r2, r3
                           LPCmd->LPDcsLongWrite      | \
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                           LPCmd->LPDcsShortReadNoP   | \
 80038a4:	431a      	orrs	r2, r3
                           LPCmd->LPMaxReadPacket);
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                           LPCmd->LPDcsLongWrite      | \
 80038aa:	431a      	orrs	r2, r3
  hdsi->Instance->CMCR |= (LPCmd->LPGenShortWriteNoP  | \
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	430a      	orrs	r2, r1
 80038b2:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Configure the acknowledge request after each packet transmission */
  hdsi->Instance->CMCR &= ~DSI_CMCR_ARE;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	f022 0202 	bic.w	r2, r2, #2
 80038c2:	669a      	str	r2, [r3, #104]	@ 0x68
  hdsi->Instance->CMCR |= LPCmd->AcknowledgeRequest;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	6e99      	ldr	r1, [r3, #104]	@ 0x68
 80038ca:	683b      	ldr	r3, [r7, #0]
 80038cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	430a      	orrs	r2, r1
 80038d4:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	370c      	adds	r7, #12
 80038e2:	46bd      	mov	sp, r7
 80038e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038e8:	4770      	bx	lr
 80038ea:	bf00      	nop
 80038ec:	fef080ff 	.word	0xfef080ff

080038f0 <HAL_DSI_ConfigFlowControl>:
  * @param  FlowControl  flow control feature(s) to be enabled.
  *                      This parameter can be any combination of @arg DSI_FlowControl.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigFlowControl(DSI_HandleTypeDef *hdsi, uint32_t FlowControl)
{
 80038f0:	b480      	push	{r7}
 80038f2:	b083      	sub	sp, #12
 80038f4:	af00      	add	r7, sp, #0
 80038f6:	6078      	str	r0, [r7, #4]
 80038f8:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	7c1b      	ldrb	r3, [r3, #16]
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d101      	bne.n	8003906 <HAL_DSI_ConfigFlowControl+0x16>
 8003902:	2302      	movs	r3, #2
 8003904:	e016      	b.n	8003934 <HAL_DSI_ConfigFlowControl+0x44>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	2201      	movs	r2, #1
 800390a:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_FLOW_CONTROL(FlowControl));

  /* Set the DSI Host Protocol Configuration Register */
  hdsi->Instance->PCR &= ~DSI_FLOW_CONTROL_ALL;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f022 021f 	bic.w	r2, r2, #31
 800391a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdsi->Instance->PCR |= FlowControl;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	430a      	orrs	r2, r1
 800392a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	2200      	movs	r2, #0
 8003930:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003932:	2300      	movs	r3, #0
}
 8003934:	4618      	mov	r0, r3
 8003936:	370c      	adds	r7, #12
 8003938:	46bd      	mov	sp, r7
 800393a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393e:	4770      	bx	lr

08003940 <HAL_DSI_ConfigPhyTimer>:
  * @param  PhyTimers  DSI_PHY_TimerTypeDef structure that contains
  *                    the DSI PHY timing parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigPhyTimer(DSI_HandleTypeDef *hdsi, DSI_PHY_TimerTypeDef *PhyTimers)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t maxTime;
  /* Process locked */
  __HAL_LOCK(hdsi);
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	7c1b      	ldrb	r3, [r3, #16]
 800394e:	2b01      	cmp	r3, #1
 8003950:	d101      	bne.n	8003956 <HAL_DSI_ConfigPhyTimer+0x16>
 8003952:	2302      	movs	r3, #2
 8003954:	e058      	b.n	8003a08 <HAL_DSI_ConfigPhyTimer+0xc8>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	2201      	movs	r2, #1
 800395a:	741a      	strb	r2, [r3, #16]

  maxTime = (PhyTimers->ClockLaneLP2HSTime > PhyTimers->ClockLaneHS2LPTime) ? PhyTimers->ClockLaneLP2HSTime :
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	685b      	ldr	r3, [r3, #4]
 8003964:	4293      	cmp	r3, r2
 8003966:	bf38      	it	cc
 8003968:	4613      	movcc	r3, r2
 800396a:	60fb      	str	r3, [r7, #12]
     Register (DSI_CLTCR).
     But the DSI Host is not calculating LP2HS_TIME + HS2LP_TIME but 2 x HS2LP_TIME.

     Workaround : Configure HS2LP_TIME and LP2HS_TIME with the same value being the max of HS2LP_TIME or LP2HS_TIME.
    */
  hdsi->Instance->CLTCR &= ~(DSI_CLTCR_LP2HS_TIME | DSI_CLTCR_HS2LP_TIME);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f8d3 2098 	ldr.w	r2, [r3, #152]	@ 0x98
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f002 22fc 	and.w	r2, r2, #4227922944	@ 0xfc00fc00
 800397c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  hdsi->Instance->CLTCR |= (maxTime | ((maxTime) << 16U));
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	f8d3 1098 	ldr.w	r1, [r3, #152]	@ 0x98
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	041a      	lsls	r2, r3, #16
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	431a      	orrs	r2, r3
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	430a      	orrs	r2, r1
 8003996:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98

  /* Data lane timer configuration */
  hdsi->Instance->DLTCR &= ~(DSI_DLTCR_MRD_TIME | DSI_DLTCR_LP2HS_TIME | DSI_DLTCR_HS2LP_TIME);
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f402 4200 	and.w	r2, r2, #32768	@ 0x8000
 80039aa:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f8d3 109c 	ldr.w	r1, [r3, #156]	@ 0x9c
 80039b6:	683b      	ldr	r3, [r7, #0]
 80039b8:	691a      	ldr	r2, [r3, #16]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	041b      	lsls	r3, r3, #16
 80039c0:	431a      	orrs	r2, r3
                              PhyTimers->DataLaneHS2LPTime) << 24U));
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	061b      	lsls	r3, r3, #24
  hdsi->Instance->DLTCR |= (PhyTimers->DataLaneMaxReadTime | ((PhyTimers->DataLaneLP2HSTime) << 16U) | ((
 80039c8:	431a      	orrs	r2, r3
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	430a      	orrs	r2, r1
 80039d0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Configure the wait period to request HS transmission after a stop state */
  hdsi->Instance->PCONFR &= ~DSI_PCONFR_SW_TIME;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f8d3 20a4 	ldr.w	r2, [r3, #164]	@ 0xa4
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 80039e4:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  hdsi->Instance->PCONFR |= ((PhyTimers->StopWaitTime) << 8U);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f8d3 10a4 	ldr.w	r1, [r3, #164]	@ 0xa4
 80039f0:	683b      	ldr	r3, [r7, #0]
 80039f2:	695b      	ldr	r3, [r3, #20]
 80039f4:	021a      	lsls	r2, r3, #8
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	430a      	orrs	r2, r1
 80039fc:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	2200      	movs	r2, #0
 8003a04:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003a06:	2300      	movs	r3, #0
}
 8003a08:	4618      	mov	r0, r3
 8003a0a:	3714      	adds	r7, #20
 8003a0c:	46bd      	mov	sp, r7
 8003a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a12:	4770      	bx	lr

08003a14 <HAL_DSI_ConfigHostTimeouts>:
  * @param  HostTimeouts  DSI_HOST_TimeoutTypeDef structure that contains
  *                       the DSI host timeout parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_ConfigHostTimeouts(DSI_HandleTypeDef *hdsi, DSI_HOST_TimeoutTypeDef *HostTimeouts)
{
 8003a14:	b480      	push	{r7}
 8003a16:	b083      	sub	sp, #12
 8003a18:	af00      	add	r7, sp, #0
 8003a1a:	6078      	str	r0, [r7, #4]
 8003a1c:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	7c1b      	ldrb	r3, [r3, #16]
 8003a22:	2b01      	cmp	r3, #1
 8003a24:	d101      	bne.n	8003a2a <HAL_DSI_ConfigHostTimeouts+0x16>
 8003a26:	2302      	movs	r3, #2
 8003a28:	e0b4      	b.n	8003b94 <HAL_DSI_ConfigHostTimeouts+0x180>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	741a      	strb	r2, [r3, #16]

  /* Set the timeout clock division factor */
  hdsi->Instance->CCR &= ~DSI_CCR_TOCKDIV;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f422 427f 	bic.w	r2, r2, #65280	@ 0xff00
 8003a3e:	609a      	str	r2, [r3, #8]
  hdsi->Instance->CCR |= ((HostTimeouts->TimeoutCkdiv) << 8U);
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	6899      	ldr	r1, [r3, #8]
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	021a      	lsls	r2, r3, #8
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	430a      	orrs	r2, r1
 8003a52:	609a      	str	r2, [r3, #8]

  /* High-speed transmission timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_HSTX_TOCNT;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	b292      	uxth	r2, r2
 8003a60:	679a      	str	r2, [r3, #120]	@ 0x78
  hdsi->Instance->TCCR[0U] |= ((HostTimeouts->HighSpeedTransmissionTimeout) << 16U);
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	685b      	ldr	r3, [r3, #4]
 8003a6c:	041a      	lsls	r2, r3, #16
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	430a      	orrs	r2, r1
 8003a74:	679a      	str	r2, [r3, #120]	@ 0x78

  /* Low-power reception timeout */
  hdsi->Instance->TCCR[0U] &= ~DSI_TCCR0_LPRX_TOCNT;
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	4b47      	ldr	r3, [pc, #284]	@ (8003ba0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003a82:	400b      	ands	r3, r1
 8003a84:	6793      	str	r3, [r2, #120]	@ 0x78
  hdsi->Instance->TCCR[0U] |= HostTimeouts->LowPowerReceptionTimeout;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	681b      	ldr	r3, [r3, #0]
 8003a8a:	6f99      	ldr	r1, [r3, #120]	@ 0x78
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	689a      	ldr	r2, [r3, #8]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	679a      	str	r2, [r3, #120]	@ 0x78

  /* High-speed read timeout */
  hdsi->Instance->TCCR[1U] &= ~DSI_TCCR1_HSRD_TOCNT;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681a      	ldr	r2, [r3, #0]
 8003aa2:	4b3f      	ldr	r3, [pc, #252]	@ (8003ba0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003aa4:	400b      	ands	r3, r1
 8003aa6:	67d3      	str	r3, [r2, #124]	@ 0x7c
  hdsi->Instance->TCCR[1U] |= HostTimeouts->HighSpeedReadTimeout;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	6fd9      	ldr	r1, [r3, #124]	@ 0x7c
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	68da      	ldr	r2, [r3, #12]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	430a      	orrs	r2, r1
 8003ab8:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Low-power read timeout */
  hdsi->Instance->TCCR[2U] &= ~DSI_TCCR2_LPRD_TOCNT;
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681a      	ldr	r2, [r3, #0]
 8003ac6:	4b36      	ldr	r3, [pc, #216]	@ (8003ba0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003ac8:	400b      	ands	r3, r1
 8003aca:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
  hdsi->Instance->TCCR[2U] |= HostTimeouts->LowPowerReadTimeout;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	f8d3 1080 	ldr.w	r1, [r3, #128]	@ 0x80
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	691a      	ldr	r2, [r3, #16]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* High-speed write timeout */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_HSWR_TOCNT;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	4b2b      	ldr	r3, [pc, #172]	@ (8003ba0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003af2:	400b      	ands	r3, r1
 8003af4:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWriteTimeout;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8003b00:	683b      	ldr	r3, [r7, #0]
 8003b02:	695a      	ldr	r2, [r3, #20]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* High-speed write presp mode */
  hdsi->Instance->TCCR[3U] &= ~DSI_TCCR3_PM;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	f022 7280 	bic.w	r2, r2, #16777216	@ 0x1000000
 8003b1e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hdsi->Instance->TCCR[3U] |= HostTimeouts->HighSpeedWritePrespMode;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f8d3 1084 	ldr.w	r1, [r3, #132]	@ 0x84
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	699a      	ldr	r2, [r3, #24]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	430a      	orrs	r2, r1
 8003b34:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Low-speed write timeout */
  hdsi->Instance->TCCR[4U] &= ~DSI_TCCR4_LPWR_TOCNT;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	4b16      	ldr	r3, [pc, #88]	@ (8003ba0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003b46:	400b      	ands	r3, r1
 8003b48:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  hdsi->Instance->TCCR[4U] |= HostTimeouts->LowPowerWriteTimeout;
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	f8d3 1088 	ldr.w	r1, [r3, #136]	@ 0x88
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	69da      	ldr	r2, [r3, #28]
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	430a      	orrs	r2, r1
 8003b5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* BTA timeout */
  hdsi->Instance->TCCR[5U] &= ~DSI_TCCR5_BTA_TOCNT;
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681a      	ldr	r2, [r3, #0]
 8003b6e:	4b0c      	ldr	r3, [pc, #48]	@ (8003ba0 <HAL_DSI_ConfigHostTimeouts+0x18c>)
 8003b70:	400b      	ands	r3, r1
 8003b72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
  hdsi->Instance->TCCR[5U] |= HostTimeouts->BTATimeout;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f8d3 108c 	ldr.w	r1, [r3, #140]	@ 0x8c
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	6a1a      	ldr	r2, [r3, #32]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	430a      	orrs	r2, r1
 8003b88:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	ffff0000 	.word	0xffff0000

08003ba4 <HAL_DSI_Start>:
  * @param  hdsi  pointer to a DSI_HandleTypeDef structure that contains
  *               the configuration information for the DSI.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_Start(DSI_HandleTypeDef *hdsi)
{
 8003ba4:	b480      	push	{r7}
 8003ba6:	b085      	sub	sp, #20
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	7c1b      	ldrb	r3, [r3, #16]
 8003bb0:	2b01      	cmp	r3, #1
 8003bb2:	d101      	bne.n	8003bb8 <HAL_DSI_Start+0x14>
 8003bb4:	2302      	movs	r3, #2
 8003bb6:	e02b      	b.n	8003c10 <HAL_DSI_Start+0x6c>
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	2201      	movs	r2, #1
 8003bbc:	741a      	strb	r2, [r3, #16]

  /* Enable the DSI host */
  __HAL_DSI_ENABLE(hdsi);
 8003bbe:	2300      	movs	r3, #0
 8003bc0:	60fb      	str	r3, [r7, #12]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	685a      	ldr	r2, [r3, #4]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f042 0201 	orr.w	r2, r2, #1
 8003bd0:	605a      	str	r2, [r3, #4]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f003 0301 	and.w	r3, r3, #1
 8003bdc:	60fb      	str	r3, [r7, #12]
 8003bde:	68fb      	ldr	r3, [r7, #12]

  /* Enable the DSI wrapper */
  __HAL_DSI_WRAPPER_ENABLE(hdsi);
 8003be0:	2300      	movs	r3, #0
 8003be2:	60bb      	str	r3, [r7, #8]
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f8d3 2404 	ldr.w	r2, [r3, #1028]	@ 0x404
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	f042 0208 	orr.w	r2, r2, #8
 8003bf4:	f8c3 2404 	str.w	r2, [r3, #1028]	@ 0x404
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	@ 0x404
 8003c00:	f003 0308 	and.w	r3, r3, #8
 8003c04:	60bb      	str	r3, [r7, #8]
 8003c06:	68bb      	ldr	r3, [r7, #8]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003c0e:	2300      	movs	r3, #0
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr

08003c1c <HAL_DSI_ShortWrite>:
HAL_StatusTypeDef HAL_DSI_ShortWrite(DSI_HandleTypeDef *hdsi,
                                     uint32_t ChannelID,
                                     uint32_t Mode,
                                     uint32_t Param1,
                                     uint32_t Param2)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b088      	sub	sp, #32
 8003c20:	af02      	add	r7, sp, #8
 8003c22:	60f8      	str	r0, [r7, #12]
 8003c24:	60b9      	str	r1, [r7, #8]
 8003c26:	607a      	str	r2, [r7, #4]
 8003c28:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  /* Check the parameters */
  assert_param(IS_DSI_SHORT_WRITE_PACKET_TYPE(Mode));

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	7c1b      	ldrb	r3, [r3, #16]
 8003c2e:	2b01      	cmp	r3, #1
 8003c30:	d101      	bne.n	8003c36 <HAL_DSI_ShortWrite+0x1a>
 8003c32:	2302      	movs	r3, #2
 8003c34:	e010      	b.n	8003c58 <HAL_DSI_ShortWrite+0x3c>
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	2201      	movs	r2, #1
 8003c3a:	741a      	strb	r2, [r3, #16]

  status = DSI_ShortWrite(hdsi, ChannelID, Mode, Param1, Param2);
 8003c3c:	6a3b      	ldr	r3, [r7, #32]
 8003c3e:	9300      	str	r3, [sp, #0]
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	687a      	ldr	r2, [r7, #4]
 8003c44:	68b9      	ldr	r1, [r7, #8]
 8003c46:	68f8      	ldr	r0, [r7, #12]
 8003c48:	f7ff f99f 	bl	8002f8a <DSI_ShortWrite>
 8003c4c:	4603      	mov	r3, r0
 8003c4e:	75fb      	strb	r3, [r7, #23]

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	2200      	movs	r2, #0
 8003c54:	741a      	strb	r2, [r3, #16]

  return status;
 8003c56:	7dfb      	ldrb	r3, [r7, #23]
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}

08003c60 <HAL_DSI_LongWrite>:
                                    uint32_t ChannelID,
                                    uint32_t Mode,
                                    uint32_t NbParams,
                                    uint32_t Param1,
                                    const uint8_t *ParametersTable)
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08c      	sub	sp, #48	@ 0x30
 8003c64:	af02      	add	r7, sp, #8
 8003c66:	60f8      	str	r0, [r7, #12]
 8003c68:	60b9      	str	r1, [r7, #8]
 8003c6a:	607a      	str	r2, [r7, #4]
 8003c6c:	603b      	str	r3, [r7, #0]
  uint32_t uicounter;
  uint32_t nbBytes;
  uint32_t count;
  uint32_t tickstart;
  uint32_t fifoword;
  const uint8_t *pparams = ParametersTable;
 8003c6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c70:	61bb      	str	r3, [r7, #24]

  /* Process locked */
  __HAL_LOCK(hdsi);
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	7c1b      	ldrb	r3, [r3, #16]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d101      	bne.n	8003c7e <HAL_DSI_LongWrite+0x1e>
 8003c7a:	2302      	movs	r3, #2
 8003c7c:	e084      	b.n	8003d88 <HAL_DSI_LongWrite+0x128>
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2201      	movs	r2, #1
 8003c82:	741a      	strb	r2, [r3, #16]

  /* Check the parameters */
  assert_param(IS_DSI_LONG_WRITE_PACKET_TYPE(Mode));

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c84:	f7fe fce4 	bl	8002650 <HAL_GetTick>
 8003c88:	6178      	str	r0, [r7, #20]

  /* Wait for Command FIFO Empty */
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003c8a:	e00c      	b.n	8003ca6 <HAL_DSI_LongWrite+0x46>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > DSI_TIMEOUT_VALUE)
 8003c8c:	f7fe fce0 	bl	8002650 <HAL_GetTick>
 8003c90:	4602      	mov	r2, r0
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	1ad3      	subs	r3, r2, r3
 8003c96:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003c9a:	d904      	bls.n	8003ca6 <HAL_DSI_LongWrite+0x46>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hdsi);
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	741a      	strb	r2, [r3, #16]

      return HAL_TIMEOUT;
 8003ca2:	2303      	movs	r3, #3
 8003ca4:	e070      	b.n	8003d88 <HAL_DSI_LongWrite+0x128>
  while ((hdsi->Instance->GPSR & DSI_GPSR_CMDFE) == 0U)
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d0eb      	beq.n	8003c8c <HAL_DSI_LongWrite+0x2c>
    }
  }

  /* Set the DCS code on payload byte 1, and the other parameters on the write FIFO command*/
  fifoword = Param1;
 8003cb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cb6:	61fb      	str	r3, [r7, #28]
  nbBytes = (NbParams < 3U) ? NbParams : 3U;
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	2b03      	cmp	r3, #3
 8003cbc:	bf28      	it	cs
 8003cbe:	2303      	movcs	r3, #3
 8003cc0:	613b      	str	r3, [r7, #16]

  for (count = 0U; count < nbBytes; count++)
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	623b      	str	r3, [r7, #32]
 8003cc6:	e00f      	b.n	8003ce8 <HAL_DSI_LongWrite+0x88>
  {
    fifoword |= (((uint32_t)(*(pparams + count))) << (8U + (8U * count)));
 8003cc8:	69ba      	ldr	r2, [r7, #24]
 8003cca:	6a3b      	ldr	r3, [r7, #32]
 8003ccc:	4413      	add	r3, r2
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	461a      	mov	r2, r3
 8003cd2:	6a3b      	ldr	r3, [r7, #32]
 8003cd4:	3301      	adds	r3, #1
 8003cd6:	00db      	lsls	r3, r3, #3
 8003cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cdc:	69fa      	ldr	r2, [r7, #28]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	61fb      	str	r3, [r7, #28]
  for (count = 0U; count < nbBytes; count++)
 8003ce2:	6a3b      	ldr	r3, [r7, #32]
 8003ce4:	3301      	adds	r3, #1
 8003ce6:	623b      	str	r3, [r7, #32]
 8003ce8:	6a3a      	ldr	r2, [r7, #32]
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d3eb      	bcc.n	8003cc8 <HAL_DSI_LongWrite+0x68>
  }
  hdsi->Instance->GPDR = fifoword;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	69fa      	ldr	r2, [r7, #28]
 8003cf6:	671a      	str	r2, [r3, #112]	@ 0x70

  uicounter = NbParams - nbBytes;
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	693b      	ldr	r3, [r7, #16]
 8003cfc:	1ad3      	subs	r3, r2, r3
 8003cfe:	627b      	str	r3, [r7, #36]	@ 0x24
  pparams += nbBytes;
 8003d00:	69ba      	ldr	r2, [r7, #24]
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	4413      	add	r3, r2
 8003d06:	61bb      	str	r3, [r7, #24]
  /* Set the Next parameters on the write FIFO command*/
  while (uicounter != 0U)
 8003d08:	e028      	b.n	8003d5c <HAL_DSI_LongWrite+0xfc>
  {
    nbBytes = (uicounter < 4U) ? uicounter : 4U;
 8003d0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d0c:	2b04      	cmp	r3, #4
 8003d0e:	bf28      	it	cs
 8003d10:	2304      	movcs	r3, #4
 8003d12:	613b      	str	r3, [r7, #16]
    fifoword = 0U;
 8003d14:	2300      	movs	r3, #0
 8003d16:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8003d18:	2300      	movs	r3, #0
 8003d1a:	623b      	str	r3, [r7, #32]
 8003d1c:	e00e      	b.n	8003d3c <HAL_DSI_LongWrite+0xdc>
    {
      fifoword |= (((uint32_t)(*(pparams + count))) << (8U * count));
 8003d1e:	69ba      	ldr	r2, [r7, #24]
 8003d20:	6a3b      	ldr	r3, [r7, #32]
 8003d22:	4413      	add	r3, r2
 8003d24:	781b      	ldrb	r3, [r3, #0]
 8003d26:	461a      	mov	r2, r3
 8003d28:	6a3b      	ldr	r3, [r7, #32]
 8003d2a:	00db      	lsls	r3, r3, #3
 8003d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d30:	69fa      	ldr	r2, [r7, #28]
 8003d32:	4313      	orrs	r3, r2
 8003d34:	61fb      	str	r3, [r7, #28]
    for (count = 0U; count < nbBytes; count++)
 8003d36:	6a3b      	ldr	r3, [r7, #32]
 8003d38:	3301      	adds	r3, #1
 8003d3a:	623b      	str	r3, [r7, #32]
 8003d3c:	6a3a      	ldr	r2, [r7, #32]
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	429a      	cmp	r2, r3
 8003d42:	d3ec      	bcc.n	8003d1e <HAL_DSI_LongWrite+0xbe>
    }
    hdsi->Instance->GPDR = fifoword;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	69fa      	ldr	r2, [r7, #28]
 8003d4a:	671a      	str	r2, [r3, #112]	@ 0x70

    uicounter -= nbBytes;
 8003d4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003d4e:	693b      	ldr	r3, [r7, #16]
 8003d50:	1ad3      	subs	r3, r2, r3
 8003d52:	627b      	str	r3, [r7, #36]	@ 0x24
    pparams += nbBytes;
 8003d54:	69ba      	ldr	r2, [r7, #24]
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	4413      	add	r3, r2
 8003d5a:	61bb      	str	r3, [r7, #24]
  while (uicounter != 0U)
 8003d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d1d3      	bne.n	8003d0a <HAL_DSI_LongWrite+0xaa>
  }

  /* Configure the packet to send a long DCS command */
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	6818      	ldr	r0, [r3, #0]
                         ChannelID,
                         Mode,
                         ((NbParams + 1U) & 0x00FFU),
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	3301      	adds	r3, #1
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003d6a:	b2da      	uxtb	r2, r3
                         (((NbParams + 1U) & 0xFF00U) >> 8U));
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	3301      	adds	r3, #1
 8003d70:	0a1b      	lsrs	r3, r3, #8
  DSI_ConfigPacketHeader(hdsi->Instance,
 8003d72:	b2db      	uxtb	r3, r3
 8003d74:	9300      	str	r3, [sp, #0]
 8003d76:	4613      	mov	r3, r2
 8003d78:	687a      	ldr	r2, [r7, #4]
 8003d7a:	68b9      	ldr	r1, [r7, #8]
 8003d7c:	f7ff f8ec 	bl	8002f58 <DSI_ConfigPacketHeader>

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	2200      	movs	r2, #0
 8003d84:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003d86:	2300      	movs	r3, #0
}
 8003d88:	4618      	mov	r0, r3
 8003d8a:	3728      	adds	r7, #40	@ 0x28
 8003d8c:	46bd      	mov	sp, r7
 8003d8e:	bd80      	pop	{r7, pc}

08003d90 <HAL_DSI_SetLowPowerRXFilter>:
  *               the configuration information for the DSI.
  * @param  Frequency  cutoff frequency of low-pass filter at the input of LPRX
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DSI_SetLowPowerRXFilter(DSI_HandleTypeDef *hdsi, uint32_t Frequency)
{
 8003d90:	b480      	push	{r7}
 8003d92:	b083      	sub	sp, #12
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	6078      	str	r0, [r7, #4]
 8003d98:	6039      	str	r1, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdsi);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	7c1b      	ldrb	r3, [r3, #16]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	d101      	bne.n	8003da6 <HAL_DSI_SetLowPowerRXFilter+0x16>
 8003da2:	2302      	movs	r3, #2
 8003da4:	e01b      	b.n	8003dde <HAL_DSI_SetLowPowerRXFilter+0x4e>
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	741a      	strb	r2, [r3, #16]

  /* Low-Power RX low-pass Filtering Tuning */
  hdsi->Instance->WPCR[1U] &= ~DSI_WPCR1_LPRXFT;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	f8d3 241c 	ldr.w	r2, [r3, #1052]	@ 0x41c
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f022 62c0 	bic.w	r2, r2, #100663296	@ 0x6000000
 8003dbc:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c
  hdsi->Instance->WPCR[1U] |= Frequency << 25U;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f8d3 141c 	ldr.w	r1, [r3, #1052]	@ 0x41c
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	065a      	lsls	r2, r3, #25
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	430a      	orrs	r2, r1
 8003dd2:	f8c3 241c 	str.w	r2, [r3, #1052]	@ 0x41c

  /* Process unlocked */
  __HAL_UNLOCK(hdsi);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	741a      	strb	r2, [r3, #16]

  return HAL_OK;
 8003ddc:	2300      	movs	r3, #0
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	370c      	adds	r7, #12
 8003de2:	46bd      	mov	sp, r7
 8003de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de8:	4770      	bx	lr
	...

08003dec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b089      	sub	sp, #36	@ 0x24
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
 8003df4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003df6:	2300      	movs	r3, #0
 8003df8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8003dfa:	2300      	movs	r3, #0
 8003dfc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8003dfe:	2300      	movs	r3, #0
 8003e00:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003e02:	2300      	movs	r3, #0
 8003e04:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003e06:	2300      	movs	r3, #0
 8003e08:	61fb      	str	r3, [r7, #28]
 8003e0a:	e175      	b.n	80040f8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	69fb      	ldr	r3, [r7, #28]
 8003e10:	fa02 f303 	lsl.w	r3, r2, r3
 8003e14:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e16:	683b      	ldr	r3, [r7, #0]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	697a      	ldr	r2, [r7, #20]
 8003e1c:	4013      	ands	r3, r2
 8003e1e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003e20:	693a      	ldr	r2, [r7, #16]
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	429a      	cmp	r2, r3
 8003e26:	f040 8164 	bne.w	80040f2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003e2a:	683b      	ldr	r3, [r7, #0]
 8003e2c:	685b      	ldr	r3, [r3, #4]
 8003e2e:	f003 0303 	and.w	r3, r3, #3
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d005      	beq.n	8003e42 <HAL_GPIO_Init+0x56>
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	685b      	ldr	r3, [r3, #4]
 8003e3a:	f003 0303 	and.w	r3, r3, #3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d130      	bne.n	8003ea4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	689b      	ldr	r3, [r3, #8]
 8003e46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003e48:	69fb      	ldr	r3, [r7, #28]
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	2203      	movs	r2, #3
 8003e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e52:	43db      	mvns	r3, r3
 8003e54:	69ba      	ldr	r2, [r7, #24]
 8003e56:	4013      	ands	r3, r2
 8003e58:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8003e5a:	683b      	ldr	r3, [r7, #0]
 8003e5c:	68da      	ldr	r2, [r3, #12]
 8003e5e:	69fb      	ldr	r3, [r7, #28]
 8003e60:	005b      	lsls	r3, r3, #1
 8003e62:	fa02 f303 	lsl.w	r3, r2, r3
 8003e66:	69ba      	ldr	r2, [r7, #24]
 8003e68:	4313      	orrs	r3, r2
 8003e6a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	69ba      	ldr	r2, [r7, #24]
 8003e70:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e78:	2201      	movs	r2, #1
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e80:	43db      	mvns	r3, r3
 8003e82:	69ba      	ldr	r2, [r7, #24]
 8003e84:	4013      	ands	r3, r2
 8003e86:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	685b      	ldr	r3, [r3, #4]
 8003e8c:	091b      	lsrs	r3, r3, #4
 8003e8e:	f003 0201 	and.w	r2, r3, #1
 8003e92:	69fb      	ldr	r3, [r7, #28]
 8003e94:	fa02 f303 	lsl.w	r3, r2, r3
 8003e98:	69ba      	ldr	r2, [r7, #24]
 8003e9a:	4313      	orrs	r3, r2
 8003e9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	69ba      	ldr	r2, [r7, #24]
 8003ea2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	685b      	ldr	r3, [r3, #4]
 8003ea8:	f003 0303 	and.w	r3, r3, #3
 8003eac:	2b03      	cmp	r3, #3
 8003eae:	d017      	beq.n	8003ee0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	68db      	ldr	r3, [r3, #12]
 8003eb4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8003eb6:	69fb      	ldr	r3, [r7, #28]
 8003eb8:	005b      	lsls	r3, r3, #1
 8003eba:	2203      	movs	r2, #3
 8003ebc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	69ba      	ldr	r2, [r7, #24]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	689a      	ldr	r2, [r3, #8]
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	005b      	lsls	r3, r3, #1
 8003ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed4:	69ba      	ldr	r2, [r7, #24]
 8003ed6:	4313      	orrs	r3, r2
 8003ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	69ba      	ldr	r2, [r7, #24]
 8003ede:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	f003 0303 	and.w	r3, r3, #3
 8003ee8:	2b02      	cmp	r3, #2
 8003eea:	d123      	bne.n	8003f34 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8003eec:	69fb      	ldr	r3, [r7, #28]
 8003eee:	08da      	lsrs	r2, r3, #3
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	3208      	adds	r2, #8
 8003ef4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003ef8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8003efa:	69fb      	ldr	r3, [r7, #28]
 8003efc:	f003 0307 	and.w	r3, r3, #7
 8003f00:	009b      	lsls	r3, r3, #2
 8003f02:	220f      	movs	r2, #15
 8003f04:	fa02 f303 	lsl.w	r3, r2, r3
 8003f08:	43db      	mvns	r3, r3
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	691a      	ldr	r2, [r3, #16]
 8003f14:	69fb      	ldr	r3, [r7, #28]
 8003f16:	f003 0307 	and.w	r3, r3, #7
 8003f1a:	009b      	lsls	r3, r3, #2
 8003f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f20:	69ba      	ldr	r2, [r7, #24]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003f26:	69fb      	ldr	r3, [r7, #28]
 8003f28:	08da      	lsrs	r2, r3, #3
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	3208      	adds	r2, #8
 8003f2e:	69b9      	ldr	r1, [r7, #24]
 8003f30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	005b      	lsls	r3, r3, #1
 8003f3e:	2203      	movs	r2, #3
 8003f40:	fa02 f303 	lsl.w	r3, r2, r3
 8003f44:	43db      	mvns	r3, r3
 8003f46:	69ba      	ldr	r2, [r7, #24]
 8003f48:	4013      	ands	r3, r2
 8003f4a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8003f4c:	683b      	ldr	r3, [r7, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f003 0203 	and.w	r2, r3, #3
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	005b      	lsls	r3, r3, #1
 8003f58:	fa02 f303 	lsl.w	r3, r2, r3
 8003f5c:	69ba      	ldr	r2, [r7, #24]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003f68:	683b      	ldr	r3, [r7, #0]
 8003f6a:	685b      	ldr	r3, [r3, #4]
 8003f6c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	f000 80be 	beq.w	80040f2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f76:	4b66      	ldr	r3, [pc, #408]	@ (8004110 <HAL_GPIO_Init+0x324>)
 8003f78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f7a:	4a65      	ldr	r2, [pc, #404]	@ (8004110 <HAL_GPIO_Init+0x324>)
 8003f7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f80:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f82:	4b63      	ldr	r3, [pc, #396]	@ (8004110 <HAL_GPIO_Init+0x324>)
 8003f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f8a:	60fb      	str	r3, [r7, #12]
 8003f8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8003f8e:	4a61      	ldr	r2, [pc, #388]	@ (8004114 <HAL_GPIO_Init+0x328>)
 8003f90:	69fb      	ldr	r3, [r7, #28]
 8003f92:	089b      	lsrs	r3, r3, #2
 8003f94:	3302      	adds	r3, #2
 8003f96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8003f9c:	69fb      	ldr	r3, [r7, #28]
 8003f9e:	f003 0303 	and.w	r3, r3, #3
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	220f      	movs	r2, #15
 8003fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8003faa:	43db      	mvns	r3, r3
 8003fac:	69ba      	ldr	r2, [r7, #24]
 8003fae:	4013      	ands	r3, r2
 8003fb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	4a58      	ldr	r2, [pc, #352]	@ (8004118 <HAL_GPIO_Init+0x32c>)
 8003fb6:	4293      	cmp	r3, r2
 8003fb8:	d037      	beq.n	800402a <HAL_GPIO_Init+0x23e>
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	4a57      	ldr	r2, [pc, #348]	@ (800411c <HAL_GPIO_Init+0x330>)
 8003fbe:	4293      	cmp	r3, r2
 8003fc0:	d031      	beq.n	8004026 <HAL_GPIO_Init+0x23a>
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	4a56      	ldr	r2, [pc, #344]	@ (8004120 <HAL_GPIO_Init+0x334>)
 8003fc6:	4293      	cmp	r3, r2
 8003fc8:	d02b      	beq.n	8004022 <HAL_GPIO_Init+0x236>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	4a55      	ldr	r2, [pc, #340]	@ (8004124 <HAL_GPIO_Init+0x338>)
 8003fce:	4293      	cmp	r3, r2
 8003fd0:	d025      	beq.n	800401e <HAL_GPIO_Init+0x232>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	4a54      	ldr	r2, [pc, #336]	@ (8004128 <HAL_GPIO_Init+0x33c>)
 8003fd6:	4293      	cmp	r3, r2
 8003fd8:	d01f      	beq.n	800401a <HAL_GPIO_Init+0x22e>
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	4a53      	ldr	r2, [pc, #332]	@ (800412c <HAL_GPIO_Init+0x340>)
 8003fde:	4293      	cmp	r3, r2
 8003fe0:	d019      	beq.n	8004016 <HAL_GPIO_Init+0x22a>
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	4a52      	ldr	r2, [pc, #328]	@ (8004130 <HAL_GPIO_Init+0x344>)
 8003fe6:	4293      	cmp	r3, r2
 8003fe8:	d013      	beq.n	8004012 <HAL_GPIO_Init+0x226>
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	4a51      	ldr	r2, [pc, #324]	@ (8004134 <HAL_GPIO_Init+0x348>)
 8003fee:	4293      	cmp	r3, r2
 8003ff0:	d00d      	beq.n	800400e <HAL_GPIO_Init+0x222>
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a50      	ldr	r2, [pc, #320]	@ (8004138 <HAL_GPIO_Init+0x34c>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d007      	beq.n	800400a <HAL_GPIO_Init+0x21e>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	4a4f      	ldr	r2, [pc, #316]	@ (800413c <HAL_GPIO_Init+0x350>)
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d101      	bne.n	8004006 <HAL_GPIO_Init+0x21a>
 8004002:	2309      	movs	r3, #9
 8004004:	e012      	b.n	800402c <HAL_GPIO_Init+0x240>
 8004006:	230a      	movs	r3, #10
 8004008:	e010      	b.n	800402c <HAL_GPIO_Init+0x240>
 800400a:	2308      	movs	r3, #8
 800400c:	e00e      	b.n	800402c <HAL_GPIO_Init+0x240>
 800400e:	2307      	movs	r3, #7
 8004010:	e00c      	b.n	800402c <HAL_GPIO_Init+0x240>
 8004012:	2306      	movs	r3, #6
 8004014:	e00a      	b.n	800402c <HAL_GPIO_Init+0x240>
 8004016:	2305      	movs	r3, #5
 8004018:	e008      	b.n	800402c <HAL_GPIO_Init+0x240>
 800401a:	2304      	movs	r3, #4
 800401c:	e006      	b.n	800402c <HAL_GPIO_Init+0x240>
 800401e:	2303      	movs	r3, #3
 8004020:	e004      	b.n	800402c <HAL_GPIO_Init+0x240>
 8004022:	2302      	movs	r3, #2
 8004024:	e002      	b.n	800402c <HAL_GPIO_Init+0x240>
 8004026:	2301      	movs	r3, #1
 8004028:	e000      	b.n	800402c <HAL_GPIO_Init+0x240>
 800402a:	2300      	movs	r3, #0
 800402c:	69fa      	ldr	r2, [r7, #28]
 800402e:	f002 0203 	and.w	r2, r2, #3
 8004032:	0092      	lsls	r2, r2, #2
 8004034:	4093      	lsls	r3, r2
 8004036:	69ba      	ldr	r2, [r7, #24]
 8004038:	4313      	orrs	r3, r2
 800403a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800403c:	4935      	ldr	r1, [pc, #212]	@ (8004114 <HAL_GPIO_Init+0x328>)
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	089b      	lsrs	r3, r3, #2
 8004042:	3302      	adds	r3, #2
 8004044:	69ba      	ldr	r2, [r7, #24]
 8004046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800404a:	4b3d      	ldr	r3, [pc, #244]	@ (8004140 <HAL_GPIO_Init+0x354>)
 800404c:	689b      	ldr	r3, [r3, #8]
 800404e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	43db      	mvns	r3, r3
 8004054:	69ba      	ldr	r2, [r7, #24]
 8004056:	4013      	ands	r3, r2
 8004058:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	685b      	ldr	r3, [r3, #4]
 800405e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004062:	2b00      	cmp	r3, #0
 8004064:	d003      	beq.n	800406e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004066:	69ba      	ldr	r2, [r7, #24]
 8004068:	693b      	ldr	r3, [r7, #16]
 800406a:	4313      	orrs	r3, r2
 800406c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800406e:	4a34      	ldr	r2, [pc, #208]	@ (8004140 <HAL_GPIO_Init+0x354>)
 8004070:	69bb      	ldr	r3, [r7, #24]
 8004072:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004074:	4b32      	ldr	r3, [pc, #200]	@ (8004140 <HAL_GPIO_Init+0x354>)
 8004076:	68db      	ldr	r3, [r3, #12]
 8004078:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	43db      	mvns	r3, r3
 800407e:	69ba      	ldr	r2, [r7, #24]
 8004080:	4013      	ands	r3, r2
 8004082:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004084:	683b      	ldr	r3, [r7, #0]
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800408c:	2b00      	cmp	r3, #0
 800408e:	d003      	beq.n	8004098 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004090:	69ba      	ldr	r2, [r7, #24]
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	4313      	orrs	r3, r2
 8004096:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004098:	4a29      	ldr	r2, [pc, #164]	@ (8004140 <HAL_GPIO_Init+0x354>)
 800409a:	69bb      	ldr	r3, [r7, #24]
 800409c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800409e:	4b28      	ldr	r3, [pc, #160]	@ (8004140 <HAL_GPIO_Init+0x354>)
 80040a0:	685b      	ldr	r3, [r3, #4]
 80040a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040a4:	693b      	ldr	r3, [r7, #16]
 80040a6:	43db      	mvns	r3, r3
 80040a8:	69ba      	ldr	r2, [r7, #24]
 80040aa:	4013      	ands	r3, r2
 80040ac:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d003      	beq.n	80040c2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80040ba:	69ba      	ldr	r2, [r7, #24]
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	4313      	orrs	r3, r2
 80040c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040c2:	4a1f      	ldr	r2, [pc, #124]	@ (8004140 <HAL_GPIO_Init+0x354>)
 80040c4:	69bb      	ldr	r3, [r7, #24]
 80040c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80040c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004140 <HAL_GPIO_Init+0x354>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	43db      	mvns	r3, r3
 80040d2:	69ba      	ldr	r2, [r7, #24]
 80040d4:	4013      	ands	r3, r2
 80040d6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80040d8:	683b      	ldr	r3, [r7, #0]
 80040da:	685b      	ldr	r3, [r3, #4]
 80040dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d003      	beq.n	80040ec <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80040e4:	69ba      	ldr	r2, [r7, #24]
 80040e6:	693b      	ldr	r3, [r7, #16]
 80040e8:	4313      	orrs	r3, r2
 80040ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80040ec:	4a14      	ldr	r2, [pc, #80]	@ (8004140 <HAL_GPIO_Init+0x354>)
 80040ee:	69bb      	ldr	r3, [r7, #24]
 80040f0:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 80040f2:	69fb      	ldr	r3, [r7, #28]
 80040f4:	3301      	adds	r3, #1
 80040f6:	61fb      	str	r3, [r7, #28]
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	2b0f      	cmp	r3, #15
 80040fc:	f67f ae86 	bls.w	8003e0c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8004100:	bf00      	nop
 8004102:	bf00      	nop
 8004104:	3724      	adds	r7, #36	@ 0x24
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	40023800 	.word	0x40023800
 8004114:	40013800 	.word	0x40013800
 8004118:	40020000 	.word	0x40020000
 800411c:	40020400 	.word	0x40020400
 8004120:	40020800 	.word	0x40020800
 8004124:	40020c00 	.word	0x40020c00
 8004128:	40021000 	.word	0x40021000
 800412c:	40021400 	.word	0x40021400
 8004130:	40021800 	.word	0x40021800
 8004134:	40021c00 	.word	0x40021c00
 8004138:	40022000 	.word	0x40022000
 800413c:	40022400 	.word	0x40022400
 8004140:	40013c00 	.word	0x40013c00

08004144 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004144:	b480      	push	{r7}
 8004146:	b083      	sub	sp, #12
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
 800414c:	460b      	mov	r3, r1
 800414e:	807b      	strh	r3, [r7, #2]
 8004150:	4613      	mov	r3, r2
 8004152:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004154:	787b      	ldrb	r3, [r7, #1]
 8004156:	2b00      	cmp	r3, #0
 8004158:	d003      	beq.n	8004162 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800415a:	887a      	ldrh	r2, [r7, #2]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8004160:	e003      	b.n	800416a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8004162:	887b      	ldrh	r3, [r7, #2]
 8004164:	041a      	lsls	r2, r3, #16
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	619a      	str	r2, [r3, #24]
}
 800416a:	bf00      	nop
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr

08004176 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004176:	b480      	push	{r7}
 8004178:	b085      	sub	sp, #20
 800417a:	af00      	add	r7, sp, #0
 800417c:	6078      	str	r0, [r7, #4]
 800417e:	460b      	mov	r3, r1
 8004180:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	695b      	ldr	r3, [r3, #20]
 8004186:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004188:	887a      	ldrh	r2, [r7, #2]
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	4013      	ands	r3, r2
 800418e:	041a      	lsls	r2, r3, #16
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	43d9      	mvns	r1, r3
 8004194:	887b      	ldrh	r3, [r7, #2]
 8004196:	400b      	ands	r3, r1
 8004198:	431a      	orrs	r2, r3
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	619a      	str	r2, [r3, #24]
}
 800419e:	bf00      	nop
 80041a0:	3714      	adds	r7, #20
 80041a2:	46bd      	mov	sp, r7
 80041a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a8:	4770      	bx	lr
	...

080041ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	4603      	mov	r3, r0
 80041b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80041b6:	4b08      	ldr	r3, [pc, #32]	@ (80041d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041b8:	695a      	ldr	r2, [r3, #20]
 80041ba:	88fb      	ldrh	r3, [r7, #6]
 80041bc:	4013      	ands	r3, r2
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d006      	beq.n	80041d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80041c2:	4a05      	ldr	r2, [pc, #20]	@ (80041d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80041c4:	88fb      	ldrh	r3, [r7, #6]
 80041c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80041c8:	88fb      	ldrh	r3, [r7, #6]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f000 f806 	bl	80041dc <HAL_GPIO_EXTI_Callback>
  }
}
 80041d0:	bf00      	nop
 80041d2:	3708      	adds	r7, #8
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}
 80041d8:	40013c00 	.word	0x40013c00

080041dc <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80041dc:	b480      	push	{r7}
 80041de:	b083      	sub	sp, #12
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	4603      	mov	r3, r0
 80041e4:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80041e6:	bf00      	nop
 80041e8:	370c      	adds	r7, #12
 80041ea:	46bd      	mov	sp, r7
 80041ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f0:	4770      	bx	lr
	...

080041f4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80041f4:	b580      	push	{r7, lr}
 80041f6:	b082      	sub	sp, #8
 80041f8:	af00      	add	r7, sp, #0
 80041fa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d101      	bne.n	8004206 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004202:	2301      	movs	r3, #1
 8004204:	e08b      	b.n	800431e <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b00      	cmp	r3, #0
 8004210:	d106      	bne.n	8004220 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800421a:	6878      	ldr	r0, [r7, #4]
 800421c:	f7fd fc62 	bl	8001ae4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	2224      	movs	r2, #36	@ 0x24
 8004224:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f022 0201 	bic.w	r2, r2, #1
 8004236:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	685a      	ldr	r2, [r3, #4]
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004244:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	689a      	ldr	r2, [r3, #8]
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004254:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	2b01      	cmp	r3, #1
 800425c:	d107      	bne.n	800426e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689a      	ldr	r2, [r3, #8]
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800426a:	609a      	str	r2, [r3, #8]
 800426c:	e006      	b.n	800427c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	689a      	ldr	r2, [r3, #8]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800427a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	68db      	ldr	r3, [r3, #12]
 8004280:	2b02      	cmp	r3, #2
 8004282:	d108      	bne.n	8004296 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	685a      	ldr	r2, [r3, #4]
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004292:	605a      	str	r2, [r3, #4]
 8004294:	e007      	b.n	80042a6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	685a      	ldr	r2, [r3, #4]
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80042a4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	6859      	ldr	r1, [r3, #4]
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681a      	ldr	r2, [r3, #0]
 80042b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004328 <HAL_I2C_Init+0x134>)
 80042b2:	430b      	orrs	r3, r1
 80042b4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	68da      	ldr	r2, [r3, #12]
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042c4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	691a      	ldr	r2, [r3, #16]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	695b      	ldr	r3, [r3, #20]
 80042ce:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	699b      	ldr	r3, [r3, #24]
 80042d6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	430a      	orrs	r2, r1
 80042de:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	69d9      	ldr	r1, [r3, #28]
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6a1a      	ldr	r2, [r3, #32]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	430a      	orrs	r2, r1
 80042ee:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f042 0201 	orr.w	r2, r2, #1
 80042fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2220      	movs	r2, #32
 800430a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2200      	movs	r2, #0
 8004312:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3708      	adds	r7, #8
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	02008000 	.word	0x02008000

0800432c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800432c:	b580      	push	{r7, lr}
 800432e:	b084      	sub	sp, #16
 8004330:	af00      	add	r7, sp, #0
 8004332:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	699b      	ldr	r3, [r3, #24]
 800433a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004348:	2b00      	cmp	r3, #0
 800434a:	d005      	beq.n	8004358 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004350:	68ba      	ldr	r2, [r7, #8]
 8004352:	68f9      	ldr	r1, [r7, #12]
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	4798      	blx	r3
  }
}
 8004358:	bf00      	nop
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004370:	b2db      	uxtb	r3, r3
 8004372:	2b20      	cmp	r3, #32
 8004374:	d138      	bne.n	80043e8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800437c:	2b01      	cmp	r3, #1
 800437e:	d101      	bne.n	8004384 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004380:	2302      	movs	r3, #2
 8004382:	e032      	b.n	80043ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2201      	movs	r2, #1
 8004388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2224      	movs	r2, #36	@ 0x24
 8004390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681a      	ldr	r2, [r3, #0]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f022 0201 	bic.w	r2, r2, #1
 80043a2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681a      	ldr	r2, [r3, #0]
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80043b2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	6819      	ldr	r1, [r3, #0]
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	430a      	orrs	r2, r1
 80043c2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	681a      	ldr	r2, [r3, #0]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f042 0201 	orr.w	r2, r2, #1
 80043d2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2220      	movs	r2, #32
 80043d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80043e4:	2300      	movs	r3, #0
 80043e6:	e000      	b.n	80043ea <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80043e8:	2302      	movs	r3, #2
  }
}
 80043ea:	4618      	mov	r0, r3
 80043ec:	370c      	adds	r7, #12
 80043ee:	46bd      	mov	sp, r7
 80043f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f4:	4770      	bx	lr

080043f6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80043f6:	b480      	push	{r7}
 80043f8:	b085      	sub	sp, #20
 80043fa:	af00      	add	r7, sp, #0
 80043fc:	6078      	str	r0, [r7, #4]
 80043fe:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004406:	b2db      	uxtb	r3, r3
 8004408:	2b20      	cmp	r3, #32
 800440a:	d139      	bne.n	8004480 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004412:	2b01      	cmp	r3, #1
 8004414:	d101      	bne.n	800441a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004416:	2302      	movs	r3, #2
 8004418:	e033      	b.n	8004482 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	2201      	movs	r2, #1
 800441e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	2224      	movs	r2, #36	@ 0x24
 8004426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f022 0201 	bic.w	r2, r2, #1
 8004438:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004448:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800444a:	683b      	ldr	r3, [r7, #0]
 800444c:	021b      	lsls	r3, r3, #8
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	4313      	orrs	r3, r2
 8004452:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68fa      	ldr	r2, [r7, #12]
 800445a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	681a      	ldr	r2, [r3, #0]
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f042 0201 	orr.w	r2, r2, #1
 800446a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2220      	movs	r2, #32
 8004470:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2200      	movs	r2, #0
 8004478:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800447c:	2300      	movs	r3, #0
 800447e:	e000      	b.n	8004482 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004480:	2302      	movs	r3, #2
  }
}
 8004482:	4618      	mov	r0, r3
 8004484:	3714      	adds	r7, #20
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800448e:	b580      	push	{r7, lr}
 8004490:	b084      	sub	sp, #16
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d101      	bne.n	80044a0 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e08f      	b.n	80045c0 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 80044a6:	b2db      	uxtb	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d106      	bne.n	80044ba <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	2200      	movs	r2, #0
 80044b0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f7fd fba1 	bl	8001bfc <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2202      	movs	r2, #2
 80044be:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	699a      	ldr	r2, [r3, #24]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 80044d0:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	6999      	ldr	r1, [r3, #24]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	685a      	ldr	r2, [r3, #4]
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	689b      	ldr	r3, [r3, #8]
 80044e0:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80044e6:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	691b      	ldr	r3, [r3, #16]
 80044ec:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	430a      	orrs	r2, r1
 80044f4:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	695b      	ldr	r3, [r3, #20]
 80044fa:	041b      	lsls	r3, r3, #16
 80044fc:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	6999      	ldr	r1, [r3, #24]
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	430a      	orrs	r2, r1
 800450a:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	69db      	ldr	r3, [r3, #28]
 8004510:	041b      	lsls	r3, r3, #16
 8004512:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6a19      	ldr	r1, [r3, #32]
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	430a      	orrs	r2, r1
 8004520:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004526:	041b      	lsls	r3, r3, #16
 8004528:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	68fa      	ldr	r2, [r7, #12]
 8004534:	430a      	orrs	r2, r1
 8004536:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800453c:	041b      	lsls	r3, r3, #16
 800453e:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	68fa      	ldr	r2, [r7, #12]
 800454a:	430a      	orrs	r2, r1
 800454c:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004554:	021b      	lsls	r3, r3, #8
 8004556:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800455e:	041b      	lsls	r3, r3, #16
 8004560:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8004570:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8004578:	68ba      	ldr	r2, [r7, #8]
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	4313      	orrs	r3, r2
 800457e:	687a      	ldr	r2, [r7, #4]
 8004580:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 8004584:	431a      	orrs	r2, r3
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	430a      	orrs	r2, r1
 800458c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f042 0206 	orr.w	r2, r2, #6
 800459c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	699a      	ldr	r2, [r3, #24]
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f042 0201 	orr.w	r2, r2, #1
 80045ac:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	2200      	movs	r2, #0
 80045b2:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2201      	movs	r2, #1
 80045ba:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 80045be:	2300      	movs	r3, #0
}
 80045c0:	4618      	mov	r0, r3
 80045c2:	3710      	adds	r7, #16
 80045c4:	46bd      	mov	sp, r7
 80045c6:	bd80      	pop	{r7, pc}

080045c8 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b084      	sub	sp, #16
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045d6:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80045de:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f003 0304 	and.w	r3, r3, #4
 80045e6:	2b00      	cmp	r3, #0
 80045e8:	d023      	beq.n	8004632 <HAL_LTDC_IRQHandler+0x6a>
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	f003 0304 	and.w	r3, r3, #4
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	d01e      	beq.n	8004632 <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f022 0204 	bic.w	r2, r2, #4
 8004602:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	2204      	movs	r2, #4
 800460a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004612:	f043 0201 	orr.w	r2, r3, #1
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	2204      	movs	r2, #4
 8004620:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 f86f 	bl	8004710 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d023      	beq.n	8004684 <HAL_LTDC_IRQHandler+0xbc>
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d01e      	beq.n	8004684 <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	f022 0202 	bic.w	r2, r2, #2
 8004654:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	2202      	movs	r2, #2
 800465c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004664:	f043 0202 	orr.w	r2, r3, #2
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2204      	movs	r2, #4
 8004672:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2200      	movs	r2, #0
 800467a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 800467e:	6878      	ldr	r0, [r7, #4]
 8004680:	f000 f846 	bl	8004710 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f003 0301 	and.w	r3, r3, #1
 800468a:	2b00      	cmp	r3, #0
 800468c:	d01b      	beq.n	80046c6 <HAL_LTDC_IRQHandler+0xfe>
 800468e:	68bb      	ldr	r3, [r7, #8]
 8004690:	f003 0301 	and.w	r3, r3, #1
 8004694:	2b00      	cmp	r3, #0
 8004696:	d016      	beq.n	80046c6 <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f022 0201 	bic.w	r2, r2, #1
 80046a6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	2201      	movs	r2, #1
 80046ae:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2200      	movs	r2, #0
 80046bc:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f000 f82f 	bl	8004724 <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f003 0308 	and.w	r3, r3, #8
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d01b      	beq.n	8004708 <HAL_LTDC_IRQHandler+0x140>
 80046d0:	68bb      	ldr	r3, [r7, #8]
 80046d2:	f003 0308 	and.w	r3, r3, #8
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d016      	beq.n	8004708 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f022 0208 	bic.w	r2, r2, #8
 80046e8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	2208      	movs	r2, #8
 80046f0:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	2201      	movs	r2, #1
 80046f6:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2200      	movs	r2, #0
 80046fe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8004702:	6878      	ldr	r0, [r7, #4]
 8004704:	f000 f818 	bl	8004738 <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8004708:	bf00      	nop
 800470a:	3710      	adds	r7, #16
 800470c:	46bd      	mov	sp, r7
 800470e:	bd80      	pop	{r7, pc}

08004710 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8004710:	b480      	push	{r7}
 8004712:	b083      	sub	sp, #12
 8004714:	af00      	add	r7, sp, #0
 8004716:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8004718:	bf00      	nop
 800471a:	370c      	adds	r7, #12
 800471c:	46bd      	mov	sp, r7
 800471e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004722:	4770      	bx	lr

08004724 <HAL_LTDC_LineEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004724:	b480      	push	{r7}
 8004726:	b083      	sub	sp, #12
 8004728:	af00      	add	r7, sp, #0
 800472a:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_LineEventCallback could be implemented in the user file
   */
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004736:	4770      	bx	lr

08004738 <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8004738:	b480      	push	{r7}
 800473a:	b083      	sub	sp, #12
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8004740:	bf00      	nop
 8004742:	370c      	adds	r7, #12
 8004744:	46bd      	mov	sp, r7
 8004746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474a:	4770      	bx	lr

0800474c <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800474c:	b5b0      	push	{r4, r5, r7, lr}
 800474e:	b084      	sub	sp, #16
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 800475e:	2b01      	cmp	r3, #1
 8004760:	d101      	bne.n	8004766 <HAL_LTDC_ConfigLayer+0x1a>
 8004762:	2302      	movs	r3, #2
 8004764:	e02c      	b.n	80047c0 <HAL_LTDC_ConfigLayer+0x74>
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	2202      	movs	r2, #2
 8004772:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8004776:	68fa      	ldr	r2, [r7, #12]
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2134      	movs	r1, #52	@ 0x34
 800477c:	fb01 f303 	mul.w	r3, r1, r3
 8004780:	4413      	add	r3, r2
 8004782:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	4614      	mov	r4, r2
 800478a:	461d      	mov	r5, r3
 800478c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800478e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004790:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004792:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004794:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8004796:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004798:	682b      	ldr	r3, [r5, #0]
 800479a:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800479c:	687a      	ldr	r2, [r7, #4]
 800479e:	68b9      	ldr	r1, [r7, #8]
 80047a0:	68f8      	ldr	r0, [r7, #12]
 80047a2:	f000 f811 	bl	80047c8 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	2201      	movs	r2, #1
 80047ac:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2201      	movs	r2, #1
 80047b2:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2200      	movs	r2, #0
 80047ba:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bdb0      	pop	{r4, r5, r7, pc}

080047c8 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 80047c8:	b480      	push	{r7}
 80047ca:	b089      	sub	sp, #36	@ 0x24
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 80047d4:	68bb      	ldr	r3, [r7, #8]
 80047d6:	685a      	ldr	r2, [r3, #4]
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68db      	ldr	r3, [r3, #12]
 80047de:	0c1b      	lsrs	r3, r3, #16
 80047e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80047e4:	4413      	add	r3, r2
 80047e6:	041b      	lsls	r3, r3, #16
 80047e8:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	461a      	mov	r2, r3
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	01db      	lsls	r3, r3, #7
 80047f4:	4413      	add	r3, r2
 80047f6:	3384      	adds	r3, #132	@ 0x84
 80047f8:	685b      	ldr	r3, [r3, #4]
 80047fa:	68fa      	ldr	r2, [r7, #12]
 80047fc:	6812      	ldr	r2, [r2, #0]
 80047fe:	4611      	mov	r1, r2
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	01d2      	lsls	r2, r2, #7
 8004804:	440a      	add	r2, r1
 8004806:	3284      	adds	r2, #132	@ 0x84
 8004808:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800480c:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800480e:	68bb      	ldr	r3, [r7, #8]
 8004810:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	0c1b      	lsrs	r3, r3, #16
 800481a:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 800481e:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004820:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	4619      	mov	r1, r3
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	01db      	lsls	r3, r3, #7
 800482c:	440b      	add	r3, r1
 800482e:	3384      	adds	r3, #132	@ 0x84
 8004830:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8004836:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	68da      	ldr	r2, [r3, #12]
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68db      	ldr	r3, [r3, #12]
 8004842:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004846:	4413      	add	r3, r2
 8004848:	041b      	lsls	r3, r3, #16
 800484a:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	461a      	mov	r2, r3
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	01db      	lsls	r3, r3, #7
 8004856:	4413      	add	r3, r2
 8004858:	3384      	adds	r3, #132	@ 0x84
 800485a:	689b      	ldr	r3, [r3, #8]
 800485c:	68fa      	ldr	r2, [r7, #12]
 800485e:	6812      	ldr	r2, [r2, #0]
 8004860:	4611      	mov	r1, r2
 8004862:	687a      	ldr	r2, [r7, #4]
 8004864:	01d2      	lsls	r2, r2, #7
 8004866:	440a      	add	r2, r1
 8004868:	3284      	adds	r2, #132	@ 0x84
 800486a:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 800486e:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	689a      	ldr	r2, [r3, #8]
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800487e:	4413      	add	r3, r2
 8004880:	1c5a      	adds	r2, r3, #1
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	4619      	mov	r1, r3
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	01db      	lsls	r3, r3, #7
 800488c:	440b      	add	r3, r1
 800488e:	3384      	adds	r3, #132	@ 0x84
 8004890:	4619      	mov	r1, r3
 8004892:	69fb      	ldr	r3, [r7, #28]
 8004894:	4313      	orrs	r3, r2
 8004896:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	461a      	mov	r2, r3
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	01db      	lsls	r3, r3, #7
 80048a2:	4413      	add	r3, r2
 80048a4:	3384      	adds	r3, #132	@ 0x84
 80048a6:	691b      	ldr	r3, [r3, #16]
 80048a8:	68fa      	ldr	r2, [r7, #12]
 80048aa:	6812      	ldr	r2, [r2, #0]
 80048ac:	4611      	mov	r1, r2
 80048ae:	687a      	ldr	r2, [r7, #4]
 80048b0:	01d2      	lsls	r2, r2, #7
 80048b2:	440a      	add	r2, r1
 80048b4:	3284      	adds	r2, #132	@ 0x84
 80048b6:	f023 0307 	bic.w	r3, r3, #7
 80048ba:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	461a      	mov	r2, r3
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	01db      	lsls	r3, r3, #7
 80048c6:	4413      	add	r3, r2
 80048c8:	3384      	adds	r3, #132	@ 0x84
 80048ca:	461a      	mov	r2, r3
 80048cc:	68bb      	ldr	r3, [r7, #8]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 80048d2:	68bb      	ldr	r3, [r7, #8]
 80048d4:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80048d8:	021b      	lsls	r3, r3, #8
 80048da:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 80048dc:	68bb      	ldr	r3, [r7, #8]
 80048de:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80048e2:	041b      	lsls	r3, r3, #16
 80048e4:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	699b      	ldr	r3, [r3, #24]
 80048ea:	061b      	lsls	r3, r3, #24
 80048ec:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 80048ee:	68bb      	ldr	r3, [r7, #8]
 80048f0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80048f4:	461a      	mov	r2, r3
 80048f6:	69fb      	ldr	r3, [r7, #28]
 80048f8:	431a      	orrs	r2, r3
 80048fa:	69bb      	ldr	r3, [r7, #24]
 80048fc:	431a      	orrs	r2, r3
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	4619      	mov	r1, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	01db      	lsls	r3, r3, #7
 8004908:	440b      	add	r3, r1
 800490a:	3384      	adds	r3, #132	@ 0x84
 800490c:	4619      	mov	r1, r3
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	4313      	orrs	r3, r2
 8004912:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	461a      	mov	r2, r3
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	01db      	lsls	r3, r3, #7
 800491e:	4413      	add	r3, r2
 8004920:	3384      	adds	r3, #132	@ 0x84
 8004922:	695b      	ldr	r3, [r3, #20]
 8004924:	68fa      	ldr	r2, [r7, #12]
 8004926:	6812      	ldr	r2, [r2, #0]
 8004928:	4611      	mov	r1, r2
 800492a:	687a      	ldr	r2, [r7, #4]
 800492c:	01d2      	lsls	r2, r2, #7
 800492e:	440a      	add	r2, r1
 8004930:	3284      	adds	r2, #132	@ 0x84
 8004932:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8004936:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	461a      	mov	r2, r3
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	01db      	lsls	r3, r3, #7
 8004942:	4413      	add	r3, r2
 8004944:	3384      	adds	r3, #132	@ 0x84
 8004946:	461a      	mov	r2, r3
 8004948:	68bb      	ldr	r3, [r7, #8]
 800494a:	695b      	ldr	r3, [r3, #20]
 800494c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	461a      	mov	r2, r3
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	01db      	lsls	r3, r3, #7
 8004958:	4413      	add	r3, r2
 800495a:	3384      	adds	r3, #132	@ 0x84
 800495c:	69da      	ldr	r2, [r3, #28]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4619      	mov	r1, r3
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	01db      	lsls	r3, r3, #7
 8004968:	440b      	add	r3, r1
 800496a:	3384      	adds	r3, #132	@ 0x84
 800496c:	4619      	mov	r1, r3
 800496e:	4b4f      	ldr	r3, [pc, #316]	@ (8004aac <LTDC_SetConfig+0x2e4>)
 8004970:	4013      	ands	r3, r2
 8004972:	61cb      	str	r3, [r1, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8004974:	68bb      	ldr	r3, [r7, #8]
 8004976:	69da      	ldr	r2, [r3, #28]
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	6a1b      	ldr	r3, [r3, #32]
 800497c:	68f9      	ldr	r1, [r7, #12]
 800497e:	6809      	ldr	r1, [r1, #0]
 8004980:	4608      	mov	r0, r1
 8004982:	6879      	ldr	r1, [r7, #4]
 8004984:	01c9      	lsls	r1, r1, #7
 8004986:	4401      	add	r1, r0
 8004988:	3184      	adds	r1, #132	@ 0x84
 800498a:	4313      	orrs	r3, r2
 800498c:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	461a      	mov	r2, r3
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	01db      	lsls	r3, r3, #7
 8004998:	4413      	add	r3, r2
 800499a:	3384      	adds	r3, #132	@ 0x84
 800499c:	461a      	mov	r2, r3
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049a2:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	691b      	ldr	r3, [r3, #16]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d102      	bne.n	80049b2 <LTDC_SetConfig+0x1ea>
  {
    tmp = 4U;
 80049ac:	2304      	movs	r3, #4
 80049ae:	61fb      	str	r3, [r7, #28]
 80049b0:	e01b      	b.n	80049ea <LTDC_SetConfig+0x222>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 80049b2:	68bb      	ldr	r3, [r7, #8]
 80049b4:	691b      	ldr	r3, [r3, #16]
 80049b6:	2b01      	cmp	r3, #1
 80049b8:	d102      	bne.n	80049c0 <LTDC_SetConfig+0x1f8>
  {
    tmp = 3U;
 80049ba:	2303      	movs	r3, #3
 80049bc:	61fb      	str	r3, [r7, #28]
 80049be:	e014      	b.n	80049ea <LTDC_SetConfig+0x222>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	691b      	ldr	r3, [r3, #16]
 80049c4:	2b04      	cmp	r3, #4
 80049c6:	d00b      	beq.n	80049e0 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 80049cc:	2b02      	cmp	r3, #2
 80049ce:	d007      	beq.n	80049e0 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 80049d4:	2b03      	cmp	r3, #3
 80049d6:	d003      	beq.n	80049e0 <LTDC_SetConfig+0x218>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 80049dc:	2b07      	cmp	r3, #7
 80049de:	d102      	bne.n	80049e6 <LTDC_SetConfig+0x21e>
  {
    tmp = 2U;
 80049e0:	2302      	movs	r3, #2
 80049e2:	61fb      	str	r3, [r7, #28]
 80049e4:	e001      	b.n	80049ea <LTDC_SetConfig+0x222>
  }
  else
  {
    tmp = 1U;
 80049e6:	2301      	movs	r3, #1
 80049e8:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	461a      	mov	r2, r3
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	01db      	lsls	r3, r3, #7
 80049f4:	4413      	add	r3, r2
 80049f6:	3384      	adds	r3, #132	@ 0x84
 80049f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	6812      	ldr	r2, [r2, #0]
 80049fe:	4611      	mov	r1, r2
 8004a00:	687a      	ldr	r2, [r7, #4]
 8004a02:	01d2      	lsls	r2, r2, #7
 8004a04:	440a      	add	r2, r1
 8004a06:	3284      	adds	r2, #132	@ 0x84
 8004a08:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8004a0c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a12:	69fa      	ldr	r2, [r7, #28]
 8004a14:	fb02 f303 	mul.w	r3, r2, r3
 8004a18:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	6859      	ldr	r1, [r3, #4]
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	1acb      	subs	r3, r1, r3
 8004a24:	69f9      	ldr	r1, [r7, #28]
 8004a26:	fb01 f303 	mul.w	r3, r1, r3
 8004a2a:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8004a2c:	68f9      	ldr	r1, [r7, #12]
 8004a2e:	6809      	ldr	r1, [r1, #0]
 8004a30:	4608      	mov	r0, r1
 8004a32:	6879      	ldr	r1, [r7, #4]
 8004a34:	01c9      	lsls	r1, r1, #7
 8004a36:	4401      	add	r1, r0
 8004a38:	3184      	adds	r1, #132	@ 0x84
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	461a      	mov	r2, r3
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	01db      	lsls	r3, r3, #7
 8004a48:	4413      	add	r3, r2
 8004a4a:	3384      	adds	r3, #132	@ 0x84
 8004a4c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4619      	mov	r1, r3
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	01db      	lsls	r3, r3, #7
 8004a58:	440b      	add	r3, r1
 8004a5a:	3384      	adds	r3, #132	@ 0x84
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	4b14      	ldr	r3, [pc, #80]	@ (8004ab0 <LTDC_SetConfig+0x2e8>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	630b      	str	r3, [r1, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	461a      	mov	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	01db      	lsls	r3, r3, #7
 8004a6e:	4413      	add	r3, r2
 8004a70:	3384      	adds	r3, #132	@ 0x84
 8004a72:	461a      	mov	r2, r3
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a78:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	461a      	mov	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	01db      	lsls	r3, r3, #7
 8004a84:	4413      	add	r3, r2
 8004a86:	3384      	adds	r3, #132	@ 0x84
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	68fa      	ldr	r2, [r7, #12]
 8004a8c:	6812      	ldr	r2, [r2, #0]
 8004a8e:	4611      	mov	r1, r2
 8004a90:	687a      	ldr	r2, [r7, #4]
 8004a92:	01d2      	lsls	r2, r2, #7
 8004a94:	440a      	add	r2, r1
 8004a96:	3284      	adds	r2, #132	@ 0x84
 8004a98:	f043 0301 	orr.w	r3, r3, #1
 8004a9c:	6013      	str	r3, [r2, #0]
}
 8004a9e:	bf00      	nop
 8004aa0:	3724      	adds	r7, #36	@ 0x24
 8004aa2:	46bd      	mov	sp, r7
 8004aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	fffff8f8 	.word	0xfffff8f8
 8004ab0:	fffff800 	.word	0xfffff800

08004ab4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b082      	sub	sp, #8
 8004ab8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8004aba:	2300      	movs	r3, #0
 8004abc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8004abe:	4b23      	ldr	r3, [pc, #140]	@ (8004b4c <HAL_PWREx_EnableOverDrive+0x98>)
 8004ac0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac2:	4a22      	ldr	r2, [pc, #136]	@ (8004b4c <HAL_PWREx_EnableOverDrive+0x98>)
 8004ac4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004ac8:	6413      	str	r3, [r2, #64]	@ 0x40
 8004aca:	4b20      	ldr	r3, [pc, #128]	@ (8004b4c <HAL_PWREx_EnableOverDrive+0x98>)
 8004acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ace:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004ad2:	603b      	str	r3, [r7, #0]
 8004ad4:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8004ad6:	4b1e      	ldr	r3, [pc, #120]	@ (8004b50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	4a1d      	ldr	r2, [pc, #116]	@ (8004b50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004adc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004ae0:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004ae2:	f7fd fdb5 	bl	8002650 <HAL_GetTick>
 8004ae6:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004ae8:	e009      	b.n	8004afe <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004aea:	f7fd fdb1 	bl	8002650 <HAL_GetTick>
 8004aee:	4602      	mov	r2, r0
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	1ad3      	subs	r3, r2, r3
 8004af4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004af8:	d901      	bls.n	8004afe <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8004afa:	2303      	movs	r3, #3
 8004afc:	e022      	b.n	8004b44 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8004afe:	4b14      	ldr	r3, [pc, #80]	@ (8004b50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b00:	685b      	ldr	r3, [r3, #4]
 8004b02:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b06:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b0a:	d1ee      	bne.n	8004aea <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8004b0c:	4b10      	ldr	r3, [pc, #64]	@ (8004b50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a0f      	ldr	r2, [pc, #60]	@ (8004b50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b12:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b16:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004b18:	f7fd fd9a 	bl	8002650 <HAL_GetTick>
 8004b1c:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004b1e:	e009      	b.n	8004b34 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8004b20:	f7fd fd96 	bl	8002650 <HAL_GetTick>
 8004b24:	4602      	mov	r2, r0
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	1ad3      	subs	r3, r2, r3
 8004b2a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004b2e:	d901      	bls.n	8004b34 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8004b30:	2303      	movs	r3, #3
 8004b32:	e007      	b.n	8004b44 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8004b34:	4b06      	ldr	r3, [pc, #24]	@ (8004b50 <HAL_PWREx_EnableOverDrive+0x9c>)
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b3c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b40:	d1ee      	bne.n	8004b20 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8004b42:	2300      	movs	r3, #0
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	3708      	adds	r7, #8
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	40023800 	.word	0x40023800
 8004b50:	40007000 	.word	0x40007000

08004b54 <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b086      	sub	sp, #24
 8004b58:	af02      	add	r7, sp, #8
 8004b5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004b5c:	f7fd fd78 	bl	8002650 <HAL_GetTick>
 8004b60:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2b00      	cmp	r3, #0
 8004b66:	d101      	bne.n	8004b6c <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 8004b68:	2301      	movs	r3, #1
 8004b6a:	e067      	b.n	8004c3c <HAL_QSPI_Init+0xe8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b72:	b2db      	uxtb	r3, r3
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d10b      	bne.n	8004b90 <HAL_QSPI_Init+0x3c>
  {
    /* Allocate lock resource and initialize it */
    hqspi->Lock = HAL_UNLOCKED;
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 8004b80:	6878      	ldr	r0, [r7, #4]
 8004b82:	f7fd f881 	bl	8001c88 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 8004b86:	f241 3188 	movw	r1, #5000	@ 0x1388
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 fac4 	bl	8005118 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	689b      	ldr	r3, [r3, #8]
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	021a      	lsls	r2, r3, #8
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	430a      	orrs	r2, r1
 8004ba8:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bae:	9300      	str	r3, [sp, #0]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	2120      	movs	r1, #32
 8004bb6:	6878      	ldr	r0, [r7, #4]
 8004bb8:	f000 fabc 	bl	8005134 <QSPI_WaitFlagStateUntilTimeout>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8004bc0:	7afb      	ldrb	r3, [r7, #11]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d135      	bne.n	8004c32 <HAL_QSPI_Init+0xde>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	681a      	ldr	r2, [r3, #0]
 8004bcc:	4b1d      	ldr	r3, [pc, #116]	@ (8004c44 <HAL_QSPI_Init+0xf0>)
 8004bce:	4013      	ands	r3, r2
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	6852      	ldr	r2, [r2, #4]
 8004bd4:	0611      	lsls	r1, r2, #24
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	68d2      	ldr	r2, [r2, #12]
 8004bda:	4311      	orrs	r1, r2
 8004bdc:	687a      	ldr	r2, [r7, #4]
 8004bde:	69d2      	ldr	r2, [r2, #28]
 8004be0:	4311      	orrs	r1, r2
 8004be2:	687a      	ldr	r2, [r7, #4]
 8004be4:	6a12      	ldr	r2, [r2, #32]
 8004be6:	4311      	orrs	r1, r2
 8004be8:	687a      	ldr	r2, [r7, #4]
 8004bea:	6812      	ldr	r2, [r2, #0]
 8004bec:	430b      	orrs	r3, r1
 8004bee:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	685a      	ldr	r2, [r3, #4]
 8004bf6:	4b14      	ldr	r3, [pc, #80]	@ (8004c48 <HAL_QSPI_Init+0xf4>)
 8004bf8:	4013      	ands	r3, r2
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	6912      	ldr	r2, [r2, #16]
 8004bfe:	0411      	lsls	r1, r2, #16
 8004c00:	687a      	ldr	r2, [r7, #4]
 8004c02:	6952      	ldr	r2, [r2, #20]
 8004c04:	4311      	orrs	r1, r2
 8004c06:	687a      	ldr	r2, [r7, #4]
 8004c08:	6992      	ldr	r2, [r2, #24]
 8004c0a:	4311      	orrs	r1, r2
 8004c0c:	687a      	ldr	r2, [r7, #4]
 8004c0e:	6812      	ldr	r2, [r2, #0]
 8004c10:	430b      	orrs	r3, r1
 8004c12:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f042 0201 	orr.w	r2, r2, #1
 8004c22:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	2200      	movs	r2, #0
 8004c28:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2201      	movs	r2, #1
 8004c2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Release Lock */
  __HAL_UNLOCK(hqspi);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8004c3a:	7afb      	ldrb	r3, [r7, #11]
}
 8004c3c:	4618      	mov	r0, r3
 8004c3e:	3710      	adds	r7, #16
 8004c40:	46bd      	mov	sp, r7
 8004c42:	bd80      	pop	{r7, pc}
 8004c44:	00ffff2f 	.word	0x00ffff2f
 8004c48:	ffe0f8fe 	.word	0xffe0f8fe

08004c4c <HAL_QSPI_Command>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read or Write Modes
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)
{
 8004c4c:	b580      	push	{r7, lr}
 8004c4e:	b088      	sub	sp, #32
 8004c50:	af02      	add	r7, sp, #8
 8004c52:	60f8      	str	r0, [r7, #12]
 8004c54:	60b9      	str	r1, [r7, #8]
 8004c56:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004c58:	f7fd fcfa 	bl	8002650 <HAL_GetTick>
 8004c5c:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_DDR_MODE(cmd->DdrMode));
  assert_param(IS_QSPI_DDR_HHC(cmd->DdrHoldHalfCycle));
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c64:	b2db      	uxtb	r3, r3
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d101      	bne.n	8004c6e <HAL_QSPI_Command+0x22>
 8004c6a:	2302      	movs	r3, #2
 8004c6c:	e048      	b.n	8004d00 <HAL_QSPI_Command+0xb4>
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2201      	movs	r2, #1
 8004c72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c7c:	b2db      	uxtb	r3, r3
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d137      	bne.n	8004cf2 <HAL_QSPI_Command+0xa6>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	2200      	movs	r2, #0
 8004c86:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update QSPI state */
    hqspi->State = HAL_QSPI_STATE_BUSY;
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	2202      	movs	r2, #2
 8004c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	9300      	str	r3, [sp, #0]
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	2200      	movs	r2, #0
 8004c98:	2120      	movs	r1, #32
 8004c9a:	68f8      	ldr	r0, [r7, #12]
 8004c9c:	f000 fa4a 	bl	8005134 <QSPI_WaitFlagStateUntilTimeout>
 8004ca0:	4603      	mov	r3, r0
 8004ca2:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8004ca4:	7dfb      	ldrb	r3, [r7, #23]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d125      	bne.n	8004cf6 <HAL_QSPI_Command+0xaa>
    {
      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004caa:	2200      	movs	r2, #0
 8004cac:	68b9      	ldr	r1, [r7, #8]
 8004cae:	68f8      	ldr	r0, [r7, #12]
 8004cb0:	f000 fa77 	bl	80051a2 <QSPI_Config>

      if (cmd->DataMode == QSPI_DATA_NONE)
 8004cb4:	68bb      	ldr	r3, [r7, #8]
 8004cb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	d115      	bne.n	8004ce8 <HAL_QSPI_Command+0x9c>
      {
        /* When there is no data phase, the transfer start as soon as the configuration is done
        so wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	2201      	movs	r2, #1
 8004cc4:	2102      	movs	r1, #2
 8004cc6:	68f8      	ldr	r0, [r7, #12]
 8004cc8:	f000 fa34 	bl	8005134 <QSPI_WaitFlagStateUntilTimeout>
 8004ccc:	4603      	mov	r3, r0
 8004cce:	75fb      	strb	r3, [r7, #23]

        if (status == HAL_OK)
 8004cd0:	7dfb      	ldrb	r3, [r7, #23]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d10f      	bne.n	8004cf6 <HAL_QSPI_Command+0xaa>
        {
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2202      	movs	r2, #2
 8004cdc:	60da      	str	r2, [r3, #12]

          /* Update QSPI state */
          hqspi->State = HAL_QSPI_STATE_READY;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	2201      	movs	r2, #1
 8004ce2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004ce6:	e006      	b.n	8004cf6 <HAL_QSPI_Command+0xaa>
        }
      }
      else
      {
        /* Update QSPI state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	2201      	movs	r2, #1
 8004cec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004cf0:	e001      	b.n	8004cf6 <HAL_QSPI_Command+0xaa>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 8004cf2:	2302      	movs	r3, #2
 8004cf4:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 8004cfe:	7dfb      	ldrb	r3, [r7, #23]
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	3718      	adds	r7, #24
 8004d04:	46bd      	mov	sp, r7
 8004d06:	bd80      	pop	{r7, pc}

08004d08 <HAL_QSPI_Transmit>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8004d08:	b580      	push	{r7, lr}
 8004d0a:	b08a      	sub	sp, #40	@ 0x28
 8004d0c:	af02      	add	r7, sp, #8
 8004d0e:	60f8      	str	r0, [r7, #12]
 8004d10:	60b9      	str	r1, [r7, #8]
 8004d12:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004d14:	2300      	movs	r3, #0
 8004d16:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8004d18:	f7fd fc9a 	bl	8002650 <HAL_GetTick>
 8004d1c:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	3320      	adds	r3, #32
 8004d24:	617b      	str	r3, [r7, #20]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	2b01      	cmp	r3, #1
 8004d30:	d101      	bne.n	8004d36 <HAL_QSPI_Transmit+0x2e>
 8004d32:	2302      	movs	r3, #2
 8004d34:	e076      	b.n	8004e24 <HAL_QSPI_Transmit+0x11c>
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	2201      	movs	r2, #1
 8004d3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b01      	cmp	r3, #1
 8004d48:	d165      	bne.n	8004e16 <HAL_QSPI_Transmit+0x10e>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d056      	beq.n	8004e04 <HAL_QSPI_Transmit+0xfc>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_TX;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	2212      	movs	r2, #18
 8004d5a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->TxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	691b      	ldr	r3, [r3, #16]
 8004d64:	1c5a      	adds	r2, r3, #1
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	62da      	str	r2, [r3, #44]	@ 0x2c
      hqspi->TxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	691b      	ldr	r3, [r3, #16]
 8004d70:	1c5a      	adds	r2, r3, #1
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	629a      	str	r2, [r3, #40]	@ 0x28
      hqspi->pTxBuffPtr = pData;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	68ba      	ldr	r2, [r7, #8]
 8004d7a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: CCR register with functional as indirect write */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	681b      	ldr	r3, [r3, #0]
 8004d80:	695a      	ldr	r2, [r3, #20]
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	f022 6240 	bic.w	r2, r2, #201326592	@ 0xc000000
 8004d8a:	615a      	str	r2, [r3, #20]

      while(hqspi->TxXferCount > 0U)
 8004d8c:	e01b      	b.n	8004dc6 <HAL_QSPI_Transmit+0xbe>
      {
        /* Wait until FT flag is set to send data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_FT, SET, tickstart, Timeout);
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	9300      	str	r3, [sp, #0]
 8004d92:	69bb      	ldr	r3, [r7, #24]
 8004d94:	2201      	movs	r2, #1
 8004d96:	2104      	movs	r1, #4
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 f9cb 	bl	8005134 <QSPI_WaitFlagStateUntilTimeout>
 8004d9e:	4603      	mov	r3, r0
 8004da0:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 8004da2:	7ffb      	ldrb	r3, [r7, #31]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d113      	bne.n	8004dd0 <HAL_QSPI_Transmit+0xc8>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hqspi->pTxBuffPtr;
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004dac:	781a      	ldrb	r2, [r3, #0]
 8004dae:	697b      	ldr	r3, [r7, #20]
 8004db0:	701a      	strb	r2, [r3, #0]
        hqspi->pTxBuffPtr++;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db6:	1c5a      	adds	r2, r3, #1
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	625a      	str	r2, [r3, #36]	@ 0x24
        hqspi->TxXferCount--;
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc0:	1e5a      	subs	r2, r3, #1
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	62da      	str	r2, [r3, #44]	@ 0x2c
      while(hqspi->TxXferCount > 0U)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d1df      	bne.n	8004d8e <HAL_QSPI_Transmit+0x86>
 8004dce:	e000      	b.n	8004dd2 <HAL_QSPI_Transmit+0xca>
          break;
 8004dd0:	bf00      	nop
      }

      if (status == HAL_OK)
 8004dd2:	7ffb      	ldrb	r3, [r7, #31]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d110      	bne.n	8004dfa <HAL_QSPI_Transmit+0xf2>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	9300      	str	r3, [sp, #0]
 8004ddc:	69bb      	ldr	r3, [r7, #24]
 8004dde:	2201      	movs	r2, #1
 8004de0:	2102      	movs	r1, #2
 8004de2:	68f8      	ldr	r0, [r7, #12]
 8004de4:	f000 f9a6 	bl	8005134 <QSPI_WaitFlagStateUntilTimeout>
 8004de8:	4603      	mov	r3, r0
 8004dea:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8004dec:	7ffb      	ldrb	r3, [r7, #31]
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d103      	bne.n	8004dfa <HAL_QSPI_Transmit+0xf2>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	2202      	movs	r2, #2
 8004df8:	60da      	str	r2, [r3, #12]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8004dfa:	68fb      	ldr	r3, [r7, #12]
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e02:	e00a      	b.n	8004e1a <HAL_QSPI_Transmit+0x112>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e08:	f043 0208 	orr.w	r2, r3, #8
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8004e10:	2301      	movs	r3, #1
 8004e12:	77fb      	strb	r3, [r7, #31]
 8004e14:	e001      	b.n	8004e1a <HAL_QSPI_Transmit+0x112>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004e16:	2302      	movs	r3, #2
 8004e18:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8004e22:	7ffb      	ldrb	r3, [r7, #31]
}
 8004e24:	4618      	mov	r0, r3
 8004e26:	3720      	adds	r7, #32
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}

08004e2c <HAL_QSPI_Receive>:
  * @param Timeout Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b08a      	sub	sp, #40	@ 0x28
 8004e30:	af02      	add	r7, sp, #8
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart = HAL_GetTick();
 8004e3c:	f7fd fc08 	bl	8002650 <HAL_GetTick>
 8004e40:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = READ_REG(hqspi->Instance->AR);
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	699b      	ldr	r3, [r3, #24]
 8004e48:	617b      	str	r3, [r7, #20]
  __IO uint32_t *data_reg = &hqspi->Instance->DR;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	3320      	adds	r3, #32
 8004e50:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e58:	b2db      	uxtb	r3, r3
 8004e5a:	2b01      	cmp	r3, #1
 8004e5c:	d101      	bne.n	8004e62 <HAL_QSPI_Receive+0x36>
 8004e5e:	2302      	movs	r3, #2
 8004e60:	e07d      	b.n	8004f5e <HAL_QSPI_Receive+0x132>
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2201      	movs	r2, #1
 8004e66:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e70:	b2db      	uxtb	r3, r3
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d16c      	bne.n	8004f50 <HAL_QSPI_Receive+0x124>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	645a      	str	r2, [r3, #68]	@ 0x44

    if(pData != NULL )
 8004e7c:	68bb      	ldr	r3, [r7, #8]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d05d      	beq.n	8004f3e <HAL_QSPI_Receive+0x112>
    {
      /* Update state */
      hqspi->State = HAL_QSPI_STATE_BUSY_INDIRECT_RX;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	2222      	movs	r2, #34	@ 0x22
 8004e86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Configure counters and size of the handle */
      hqspi->RxXferCount = READ_REG(hqspi->Instance->DLR) + 1U;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	691b      	ldr	r3, [r3, #16]
 8004e90:	1c5a      	adds	r2, r3, #1
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	639a      	str	r2, [r3, #56]	@ 0x38
      hqspi->RxXferSize = READ_REG(hqspi->Instance->DLR) + 1U;
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	691b      	ldr	r3, [r3, #16]
 8004e9c:	1c5a      	adds	r2, r3, #1
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	635a      	str	r2, [r3, #52]	@ 0x34
      hqspi->pRxBuffPtr = pData;
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	68ba      	ldr	r2, [r7, #8]
 8004ea6:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Configure QSPI: CCR register with functional as indirect read */
      MODIFY_REG(hqspi->Instance->CCR, QUADSPI_CCR_FMODE, QSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	695b      	ldr	r3, [r3, #20]
 8004eae:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8004eba:	615a      	str	r2, [r3, #20]

      /* Start the transfer by re-writing the address in AR register */
      WRITE_REG(hqspi->Instance->AR, addr_reg);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	697a      	ldr	r2, [r7, #20]
 8004ec2:	619a      	str	r2, [r3, #24]

      while(hqspi->RxXferCount > 0U)
 8004ec4:	e01c      	b.n	8004f00 <HAL_QSPI_Receive+0xd4>
      {
        /* Wait until FT or TC flag is set to read received data */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, (QSPI_FLAG_FT | QSPI_FLAG_TC), SET, tickstart, Timeout);
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	9300      	str	r3, [sp, #0]
 8004eca:	69bb      	ldr	r3, [r7, #24]
 8004ecc:	2201      	movs	r2, #1
 8004ece:	2106      	movs	r1, #6
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f000 f92f 	bl	8005134 <QSPI_WaitFlagStateUntilTimeout>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	77fb      	strb	r3, [r7, #31]

        if  (status != HAL_OK)
 8004eda:	7ffb      	ldrb	r3, [r7, #31]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d114      	bne.n	8004f0a <HAL_QSPI_Receive+0xde>
        {
          break;
        }

        *hqspi->pRxBuffPtr = *((__IO uint8_t *)data_reg);
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ee4:	693a      	ldr	r2, [r7, #16]
 8004ee6:	7812      	ldrb	r2, [r2, #0]
 8004ee8:	b2d2      	uxtb	r2, r2
 8004eea:	701a      	strb	r2, [r3, #0]
        hqspi->pRxBuffPtr++;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ef0:	1c5a      	adds	r2, r3, #1
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	631a      	str	r2, [r3, #48]	@ 0x30
        hqspi->RxXferCount--;
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004efa:	1e5a      	subs	r2, r3, #1
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	639a      	str	r2, [r3, #56]	@ 0x38
      while(hqspi->RxXferCount > 0U)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d1de      	bne.n	8004ec6 <HAL_QSPI_Receive+0x9a>
 8004f08:	e000      	b.n	8004f0c <HAL_QSPI_Receive+0xe0>
          break;
 8004f0a:	bf00      	nop
      }

      if (status == HAL_OK)
 8004f0c:	7ffb      	ldrb	r3, [r7, #31]
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d110      	bne.n	8004f34 <HAL_QSPI_Receive+0x108>
      {
        /* Wait until TC flag is set to go back in idle state */
        status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_TC, SET, tickstart, Timeout);
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	9300      	str	r3, [sp, #0]
 8004f16:	69bb      	ldr	r3, [r7, #24]
 8004f18:	2201      	movs	r2, #1
 8004f1a:	2102      	movs	r1, #2
 8004f1c:	68f8      	ldr	r0, [r7, #12]
 8004f1e:	f000 f909 	bl	8005134 <QSPI_WaitFlagStateUntilTimeout>
 8004f22:	4603      	mov	r3, r0
 8004f24:	77fb      	strb	r3, [r7, #31]

        if  (status == HAL_OK)
 8004f26:	7ffb      	ldrb	r3, [r7, #31]
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d103      	bne.n	8004f34 <HAL_QSPI_Receive+0x108>
        {
          /* Clear Transfer Complete bit */
          __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TC);
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	2202      	movs	r2, #2
 8004f32:	60da      	str	r2, [r3, #12]
#endif
        }
      }

      /* Update QSPI state */
      hqspi->State = HAL_QSPI_STATE_READY;
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004f3c:	e00a      	b.n	8004f54 <HAL_QSPI_Receive+0x128>
    }
    else
    {
      hqspi->ErrorCode |= HAL_QSPI_ERROR_INVALID_PARAM;
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f42:	f043 0208 	orr.w	r2, r3, #8
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	645a      	str	r2, [r3, #68]	@ 0x44
      status = HAL_ERROR;
 8004f4a:	2301      	movs	r3, #1
 8004f4c:	77fb      	strb	r3, [r7, #31]
 8004f4e:	e001      	b.n	8004f54 <HAL_QSPI_Receive+0x128>
    }
  }
  else
  {
    status = HAL_BUSY;
 8004f50:	2302      	movs	r3, #2
 8004f52:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2200      	movs	r2, #0
 8004f58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return status;
 8004f5c:	7ffb      	ldrb	r3, [r7, #31]
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	3720      	adds	r7, #32
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}

08004f66 <HAL_QSPI_AutoPolling>:
  * @param  Timeout Timeout duration
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b088      	sub	sp, #32
 8004f6a:	af02      	add	r7, sp, #8
 8004f6c:	60f8      	str	r0, [r7, #12]
 8004f6e:	60b9      	str	r1, [r7, #8]
 8004f70:	607a      	str	r2, [r7, #4]
 8004f72:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8004f74:	f7fd fb6c 	bl	8002650 <HAL_GetTick>
 8004f78:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_INTERVAL(cfg->Interval));
  assert_param(IS_QSPI_STATUS_BYTES_SIZE(cfg->StatusBytesSize));
  assert_param(IS_QSPI_MATCH_MODE(cfg->MatchMode));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b01      	cmp	r3, #1
 8004f84:	d101      	bne.n	8004f8a <HAL_QSPI_AutoPolling+0x24>
 8004f86:	2302      	movs	r3, #2
 8004f88:	e060      	b.n	800504c <HAL_QSPI_AutoPolling+0xe6>
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	2201      	movs	r2, #1
 8004f8e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f98:	b2db      	uxtb	r3, r3
 8004f9a:	2b01      	cmp	r3, #1
 8004f9c:	d14f      	bne.n	800503e <HAL_QSPI_AutoPolling+0xd8>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_AUTO_POLLING;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	2242      	movs	r2, #66	@ 0x42
 8004fa8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	9300      	str	r3, [sp, #0]
 8004fb0:	693b      	ldr	r3, [r7, #16]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	2120      	movs	r1, #32
 8004fb6:	68f8      	ldr	r0, [r7, #12]
 8004fb8:	f000 f8bc 	bl	8005134 <QSPI_WaitFlagStateUntilTimeout>
 8004fbc:	4603      	mov	r3, r0
 8004fbe:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 8004fc0:	7dfb      	ldrb	r3, [r7, #23]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d13d      	bne.n	8005042 <HAL_QSPI_AutoPolling+0xdc>
    {
      /* Configure QSPI: PSMAR register with the status match value */
      WRITE_REG(hqspi->Instance->PSMAR, cfg->Match);
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	6812      	ldr	r2, [r2, #0]
 8004fce:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Configure QSPI: PSMKR register with the status mask value */
      WRITE_REG(hqspi->Instance->PSMKR, cfg->Mask);
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	687a      	ldr	r2, [r7, #4]
 8004fd6:	6852      	ldr	r2, [r2, #4]
 8004fd8:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Configure QSPI: PIR register with the interval value */
      WRITE_REG(hqspi->Instance->PIR, cfg->Interval);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	6892      	ldr	r2, [r2, #8]
 8004fe2:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Configure QSPI: CR register with Match mode and Automatic stop enabled
      (otherwise there will be an infinite loop in blocking mode) */
      MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PMM | QUADSPI_CR_APMS),
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	691b      	ldr	r3, [r3, #16]
 8004ff2:	431a      	orrs	r2, r3
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8004ffc:	601a      	str	r2, [r3, #0]
               (cfg->MatchMode | QSPI_AUTOMATIC_STOP_ENABLE));

      /* Call the configuration function */
      cmd->NbData = cfg->StatusBytesSize;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	68da      	ldr	r2, [r3, #12]
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	629a      	str	r2, [r3, #40]	@ 0x28
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_AUTO_POLLING);
 8005006:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800500a:	68b9      	ldr	r1, [r7, #8]
 800500c:	68f8      	ldr	r0, [r7, #12]
 800500e:	f000 f8c8 	bl	80051a2 <QSPI_Config>

      /* Wait until SM flag is set to go back in idle state */
      status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_SM, SET, tickstart, Timeout);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	9300      	str	r3, [sp, #0]
 8005016:	693b      	ldr	r3, [r7, #16]
 8005018:	2201      	movs	r2, #1
 800501a:	2108      	movs	r1, #8
 800501c:	68f8      	ldr	r0, [r7, #12]
 800501e:	f000 f889 	bl	8005134 <QSPI_WaitFlagStateUntilTimeout>
 8005022:	4603      	mov	r3, r0
 8005024:	75fb      	strb	r3, [r7, #23]

      if (status == HAL_OK)
 8005026:	7dfb      	ldrb	r3, [r7, #23]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d10a      	bne.n	8005042 <HAL_QSPI_AutoPolling+0xdc>
      {
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_SM);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	2208      	movs	r2, #8
 8005032:	60da      	str	r2, [r3, #12]

        /* Update state */
        hqspi->State = HAL_QSPI_STATE_READY;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800503c:	e001      	b.n	8005042 <HAL_QSPI_AutoPolling+0xdc>
      }
    }
  }
  else
  {
    status = HAL_BUSY;
 800503e:	2302      	movs	r3, #2
 8005040:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	2200      	movs	r2, #0
 8005046:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800504a:	7dfb      	ldrb	r3, [r7, #23]
}
 800504c:	4618      	mov	r0, r3
 800504e:	3718      	adds	r7, #24
 8005050:	46bd      	mov	sp, r7
 8005052:	bd80      	pop	{r7, pc}

08005054 <HAL_QSPI_MemoryMapped>:
  * @param  cfg structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b088      	sub	sp, #32
 8005058:	af02      	add	r7, sp, #8
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	60b9      	str	r1, [r7, #8]
 800505e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8005060:	f7fd faf6 	bl	8002650 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]
  assert_param(IS_QSPI_SIOO_MODE(cmd->SIOOMode));

  assert_param(IS_QSPI_TIMEOUT_ACTIVATION(cfg->TimeOutActivation));

  /* Process locked */
  __HAL_LOCK(hqspi);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800506c:	b2db      	uxtb	r3, r3
 800506e:	2b01      	cmp	r3, #1
 8005070:	d101      	bne.n	8005076 <HAL_QSPI_MemoryMapped+0x22>
 8005072:	2302      	movs	r3, #2
 8005074:	e04c      	b.n	8005110 <HAL_QSPI_MemoryMapped+0xbc>
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2201      	movs	r2, #1
 800507a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if(hqspi->State == HAL_QSPI_STATE_READY)
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005084:	b2db      	uxtb	r3, r3
 8005086:	2b01      	cmp	r3, #1
 8005088:	d13b      	bne.n	8005102 <HAL_QSPI_MemoryMapped+0xae>
  {
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	2200      	movs	r2, #0
 800508e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Update state */
    hqspi->State = HAL_QSPI_STATE_BUSY_MEM_MAPPED;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2282      	movs	r2, #130	@ 0x82
 8005094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Wait till BUSY flag reset */
    status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 8005098:	68fb      	ldr	r3, [r7, #12]
 800509a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800509c:	9300      	str	r3, [sp, #0]
 800509e:	693b      	ldr	r3, [r7, #16]
 80050a0:	2200      	movs	r2, #0
 80050a2:	2120      	movs	r1, #32
 80050a4:	68f8      	ldr	r0, [r7, #12]
 80050a6:	f000 f845 	bl	8005134 <QSPI_WaitFlagStateUntilTimeout>
 80050aa:	4603      	mov	r3, r0
 80050ac:	75fb      	strb	r3, [r7, #23]

    if (status == HAL_OK)
 80050ae:	7dfb      	ldrb	r3, [r7, #23]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d128      	bne.n	8005106 <HAL_QSPI_MemoryMapped+0xb2>
    {
      /* Configure QSPI: CR register with timeout counter enable */
      MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_TCEN, cfg->TimeOutActivation);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f023 0108 	bic.w	r1, r3, #8
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	685a      	ldr	r2, [r3, #4]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	430a      	orrs	r2, r1
 80050c8:	601a      	str	r2, [r3, #0]

      if (cfg->TimeOutActivation == QSPI_TIMEOUT_COUNTER_ENABLE)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	685b      	ldr	r3, [r3, #4]
 80050ce:	2b08      	cmp	r3, #8
 80050d0:	d110      	bne.n	80050f4 <HAL_QSPI_MemoryMapped+0xa0>
      {
        assert_param(IS_QSPI_TIMEOUT_PERIOD(cfg->TimeOutPeriod));

        /* Configure QSPI: LPTR register with the low-power timeout value */
        WRITE_REG(hqspi->Instance->LPTR, cfg->TimeOutPeriod);
 80050d2:	68fb      	ldr	r3, [r7, #12]
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	687a      	ldr	r2, [r7, #4]
 80050d8:	6812      	ldr	r2, [r2, #0]
 80050da:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Clear interrupt */
        __HAL_QSPI_CLEAR_FLAG(hqspi, QSPI_FLAG_TO);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	2210      	movs	r2, #16
 80050e2:	60da      	str	r2, [r3, #12]

        /* Enable the QSPI TimeOut Interrupt */
        __HAL_QSPI_ENABLE_IT(hqspi, QSPI_IT_TO);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80050f2:	601a      	str	r2, [r3, #0]
      }

      /* Call the configuration function */
      QSPI_Config(hqspi, cmd, QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED);
 80050f4:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80050f8:	68b9      	ldr	r1, [r7, #8]
 80050fa:	68f8      	ldr	r0, [r7, #12]
 80050fc:	f000 f851 	bl	80051a2 <QSPI_Config>
 8005100:	e001      	b.n	8005106 <HAL_QSPI_MemoryMapped+0xb2>
    }
  }
  else
  {
    status = HAL_BUSY;
 8005102:	2302      	movs	r3, #2
 8005104:	75fb      	strb	r3, [r7, #23]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hqspi);
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Return function status */
  return status;
 800510e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005110:	4618      	mov	r0, r3
 8005112:	3718      	adds	r7, #24
 8005114:	46bd      	mov	sp, r7
 8005116:	bd80      	pop	{r7, pc}

08005118 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 8005118:	b480      	push	{r7}
 800511a:	b083      	sub	sp, #12
 800511c:	af00      	add	r7, sp, #0
 800511e:	6078      	str	r0, [r7, #4]
 8005120:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	683a      	ldr	r2, [r7, #0]
 8005126:	649a      	str	r2, [r3, #72]	@ 0x48
}
 8005128:	bf00      	nop
 800512a:	370c      	adds	r7, #12
 800512c:	46bd      	mov	sp, r7
 800512e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005132:	4770      	bx	lr

08005134 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b084      	sub	sp, #16
 8005138:	af00      	add	r7, sp, #0
 800513a:	60f8      	str	r0, [r7, #12]
 800513c:	60b9      	str	r1, [r7, #8]
 800513e:	603b      	str	r3, [r7, #0]
 8005140:	4613      	mov	r3, r2
 8005142:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8005144:	e01a      	b.n	800517c <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005146:	69bb      	ldr	r3, [r7, #24]
 8005148:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514c:	d016      	beq.n	800517c <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800514e:	f7fd fa7f 	bl	8002650 <HAL_GetTick>
 8005152:	4602      	mov	r2, r0
 8005154:	683b      	ldr	r3, [r7, #0]
 8005156:	1ad3      	subs	r3, r2, r3
 8005158:	69ba      	ldr	r2, [r7, #24]
 800515a:	429a      	cmp	r2, r3
 800515c:	d302      	bcc.n	8005164 <QSPI_WaitFlagStateUntilTimeout+0x30>
 800515e:	69bb      	ldr	r3, [r7, #24]
 8005160:	2b00      	cmp	r3, #0
 8005162:	d10b      	bne.n	800517c <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	2204      	movs	r2, #4
 8005168:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005170:	f043 0201 	orr.w	r2, r3, #1
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e00e      	b.n	800519a <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	689a      	ldr	r2, [r3, #8]
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	4013      	ands	r3, r2
 8005186:	2b00      	cmp	r3, #0
 8005188:	bf14      	ite	ne
 800518a:	2301      	movne	r3, #1
 800518c:	2300      	moveq	r3, #0
 800518e:	b2db      	uxtb	r3, r3
 8005190:	461a      	mov	r2, r3
 8005192:	79fb      	ldrb	r3, [r7, #7]
 8005194:	429a      	cmp	r2, r3
 8005196:	d1d6      	bne.n	8005146 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3710      	adds	r7, #16
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <QSPI_Config>:
  *            @arg QSPI_FUNCTIONAL_MODE_AUTO_POLLING: Automatic polling mode
  *            @arg QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED: Memory-mapped mode
  * @retval None
  */
static void QSPI_Config(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t FunctionalMode)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b085      	sub	sp, #20
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	60f8      	str	r0, [r7, #12]
 80051aa:	60b9      	str	r1, [r7, #8]
 80051ac:	607a      	str	r2, [r7, #4]
  assert_param(IS_QSPI_FUNCTIONAL_MODE(FunctionalMode));

  if ((cmd->DataMode != QSPI_DATA_NONE) && (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED))
 80051ae:	68bb      	ldr	r3, [r7, #8]
 80051b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d009      	beq.n	80051ca <QSPI_Config+0x28>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80051bc:	d005      	beq.n	80051ca <QSPI_Config+0x28>
  {
    /* Configure QSPI: DLR register with the number of data to read or write */
    WRITE_REG(hqspi->Instance->DLR, (cmd->NbData - 1U));
 80051be:	68bb      	ldr	r3, [r7, #8]
 80051c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	681b      	ldr	r3, [r3, #0]
 80051c6:	3a01      	subs	r2, #1
 80051c8:	611a      	str	r2, [r3, #16]
  }

  if (cmd->InstructionMode != QSPI_INSTRUCTION_NONE)
 80051ca:	68bb      	ldr	r3, [r7, #8]
 80051cc:	699b      	ldr	r3, [r3, #24]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	f000 80c1 	beq.w	8005356 <QSPI_Config+0x1b4>
  {
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 80051d4:	68bb      	ldr	r3, [r7, #8]
 80051d6:	6a1b      	ldr	r3, [r3, #32]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d063      	beq.n	80052a4 <QSPI_Config+0x102>
    {
      /* Configure QSPI: ABR register with alternate bytes value */
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	68ba      	ldr	r2, [r7, #8]
 80051e2:	6892      	ldr	r2, [r2, #8]
 80051e4:	61da      	str	r2, [r3, #28]

      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80051e6:	68bb      	ldr	r3, [r7, #8]
 80051e8:	69db      	ldr	r3, [r3, #28]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d031      	beq.n	8005252 <QSPI_Config+0xb0>
      {
        /*---- Command with instruction, address and alternate bytes ----*/
        /* Configure QSPI: CCR register with all communications parameters */
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051f2:	68bb      	ldr	r3, [r7, #8]
 80051f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051f6:	431a      	orrs	r2, r3
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051fc:	431a      	orrs	r2, r3
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005202:	431a      	orrs	r2, r3
 8005204:	68bb      	ldr	r3, [r7, #8]
 8005206:	695b      	ldr	r3, [r3, #20]
 8005208:	049b      	lsls	r3, r3, #18
 800520a:	431a      	orrs	r2, r3
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	691b      	ldr	r3, [r3, #16]
 8005210:	431a      	orrs	r2, r3
 8005212:	68bb      	ldr	r3, [r7, #8]
 8005214:	6a1b      	ldr	r3, [r3, #32]
 8005216:	431a      	orrs	r2, r3
 8005218:	68bb      	ldr	r3, [r7, #8]
 800521a:	68db      	ldr	r3, [r3, #12]
 800521c:	431a      	orrs	r2, r3
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	69db      	ldr	r3, [r3, #28]
 8005222:	431a      	orrs	r2, r3
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	699b      	ldr	r3, [r3, #24]
 8005228:	431a      	orrs	r2, r3
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	ea42 0103 	orr.w	r1, r2, r3
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	687a      	ldr	r2, [r7, #4]
 8005238:	430a      	orrs	r2, r1
 800523a:	615a      	str	r2, [r3, #20]
                                         cmd->DataMode | (cmd->DummyCycles << QUADSPI_CCR_DCYC_Pos) |
                                         cmd->AlternateBytesSize | cmd->AlternateByteMode |
                                         cmd->AddressSize | cmd->AddressMode | cmd->InstructionMode |
                                         cmd->Instruction | FunctionalMode));

        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8005242:	f000 813f 	beq.w	80054c4 <QSPI_Config+0x322>
        {
          /* Configure QSPI: AR register with address value */
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68ba      	ldr	r2, [r7, #8]
 800524c:	6852      	ldr	r2, [r2, #4]
 800524e:	619a      	str	r2, [r3, #24]
          CLEAR_REG(hqspi->Instance->AR);
        }
      }
    }
  }
}
 8005250:	e138      	b.n	80054c4 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005256:	68bb      	ldr	r3, [r7, #8]
 8005258:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800525a:	431a      	orrs	r2, r3
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005260:	431a      	orrs	r2, r3
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005266:	431a      	orrs	r2, r3
 8005268:	68bb      	ldr	r3, [r7, #8]
 800526a:	695b      	ldr	r3, [r3, #20]
 800526c:	049b      	lsls	r3, r3, #18
 800526e:	431a      	orrs	r2, r3
 8005270:	68bb      	ldr	r3, [r7, #8]
 8005272:	691b      	ldr	r3, [r3, #16]
 8005274:	431a      	orrs	r2, r3
 8005276:	68bb      	ldr	r3, [r7, #8]
 8005278:	6a1b      	ldr	r3, [r3, #32]
 800527a:	431a      	orrs	r2, r3
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	69db      	ldr	r3, [r3, #28]
 8005280:	431a      	orrs	r2, r3
 8005282:	68bb      	ldr	r3, [r7, #8]
 8005284:	699b      	ldr	r3, [r3, #24]
 8005286:	431a      	orrs	r2, r3
 8005288:	68bb      	ldr	r3, [r7, #8]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	ea42 0103 	orr.w	r1, r2, r3
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	687a      	ldr	r2, [r7, #4]
 8005296:	430a      	orrs	r2, r1
 8005298:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800529a:	68fb      	ldr	r3, [r7, #12]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	2200      	movs	r2, #0
 80052a0:	619a      	str	r2, [r3, #24]
}
 80052a2:	e10f      	b.n	80054c4 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 80052a4:	68bb      	ldr	r3, [r7, #8]
 80052a6:	69db      	ldr	r3, [r3, #28]
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d02e      	beq.n	800530a <QSPI_Config+0x168>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80052ac:	68bb      	ldr	r3, [r7, #8]
 80052ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052b4:	431a      	orrs	r2, r3
 80052b6:	68bb      	ldr	r3, [r7, #8]
 80052b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80052ba:	431a      	orrs	r2, r3
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c0:	431a      	orrs	r2, r3
 80052c2:	68bb      	ldr	r3, [r7, #8]
 80052c4:	695b      	ldr	r3, [r3, #20]
 80052c6:	049b      	lsls	r3, r3, #18
 80052c8:	431a      	orrs	r2, r3
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	6a1b      	ldr	r3, [r3, #32]
 80052ce:	431a      	orrs	r2, r3
 80052d0:	68bb      	ldr	r3, [r7, #8]
 80052d2:	68db      	ldr	r3, [r3, #12]
 80052d4:	431a      	orrs	r2, r3
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	69db      	ldr	r3, [r3, #28]
 80052da:	431a      	orrs	r2, r3
 80052dc:	68bb      	ldr	r3, [r7, #8]
 80052de:	699b      	ldr	r3, [r3, #24]
 80052e0:	431a      	orrs	r2, r3
 80052e2:	68bb      	ldr	r3, [r7, #8]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	ea42 0103 	orr.w	r1, r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	430a      	orrs	r2, r1
 80052f2:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80052fa:	f000 80e3 	beq.w	80054c4 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	68ba      	ldr	r2, [r7, #8]
 8005304:	6852      	ldr	r2, [r2, #4]
 8005306:	619a      	str	r2, [r3, #24]
}
 8005308:	e0dc      	b.n	80054c4 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800530e:	68bb      	ldr	r3, [r7, #8]
 8005310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005312:	431a      	orrs	r2, r3
 8005314:	68bb      	ldr	r3, [r7, #8]
 8005316:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005318:	431a      	orrs	r2, r3
 800531a:	68bb      	ldr	r3, [r7, #8]
 800531c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800531e:	431a      	orrs	r2, r3
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	695b      	ldr	r3, [r3, #20]
 8005324:	049b      	lsls	r3, r3, #18
 8005326:	431a      	orrs	r2, r3
 8005328:	68bb      	ldr	r3, [r7, #8]
 800532a:	6a1b      	ldr	r3, [r3, #32]
 800532c:	431a      	orrs	r2, r3
 800532e:	68bb      	ldr	r3, [r7, #8]
 8005330:	69db      	ldr	r3, [r3, #28]
 8005332:	431a      	orrs	r2, r3
 8005334:	68bb      	ldr	r3, [r7, #8]
 8005336:	699b      	ldr	r3, [r3, #24]
 8005338:	431a      	orrs	r2, r3
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	ea42 0103 	orr.w	r1, r2, r3
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	687a      	ldr	r2, [r7, #4]
 8005348:	430a      	orrs	r2, r1
 800534a:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	2200      	movs	r2, #0
 8005352:	619a      	str	r2, [r3, #24]
}
 8005354:	e0b6      	b.n	80054c4 <QSPI_Config+0x322>
    if (cmd->AlternateByteMode != QSPI_ALTERNATE_BYTES_NONE)
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	6a1b      	ldr	r3, [r3, #32]
 800535a:	2b00      	cmp	r3, #0
 800535c:	d05d      	beq.n	800541a <QSPI_Config+0x278>
      WRITE_REG(hqspi->Instance->ABR, cmd->AlternateBytes);
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	68ba      	ldr	r2, [r7, #8]
 8005364:	6892      	ldr	r2, [r2, #8]
 8005366:	61da      	str	r2, [r3, #28]
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 8005368:	68bb      	ldr	r3, [r7, #8]
 800536a:	69db      	ldr	r3, [r3, #28]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d02e      	beq.n	80053ce <QSPI_Config+0x22c>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005370:	68bb      	ldr	r3, [r7, #8]
 8005372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005374:	68bb      	ldr	r3, [r7, #8]
 8005376:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005378:	431a      	orrs	r2, r3
 800537a:	68bb      	ldr	r3, [r7, #8]
 800537c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800537e:	431a      	orrs	r2, r3
 8005380:	68bb      	ldr	r3, [r7, #8]
 8005382:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005384:	431a      	orrs	r2, r3
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	695b      	ldr	r3, [r3, #20]
 800538a:	049b      	lsls	r3, r3, #18
 800538c:	431a      	orrs	r2, r3
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	691b      	ldr	r3, [r3, #16]
 8005392:	431a      	orrs	r2, r3
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	6a1b      	ldr	r3, [r3, #32]
 8005398:	431a      	orrs	r2, r3
 800539a:	68bb      	ldr	r3, [r7, #8]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	431a      	orrs	r2, r3
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	69db      	ldr	r3, [r3, #28]
 80053a4:	431a      	orrs	r2, r3
 80053a6:	68bb      	ldr	r3, [r7, #8]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	ea42 0103 	orr.w	r1, r2, r3
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	430a      	orrs	r2, r1
 80053b6:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80053be:	f000 8081 	beq.w	80054c4 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68ba      	ldr	r2, [r7, #8]
 80053c8:	6852      	ldr	r2, [r2, #4]
 80053ca:	619a      	str	r2, [r3, #24]
}
 80053cc:	e07a      	b.n	80054c4 <QSPI_Config+0x322>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 80053ce:	68bb      	ldr	r3, [r7, #8]
 80053d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053d2:	68bb      	ldr	r3, [r7, #8]
 80053d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053d6:	431a      	orrs	r2, r3
 80053d8:	68bb      	ldr	r3, [r7, #8]
 80053da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053dc:	431a      	orrs	r2, r3
 80053de:	68bb      	ldr	r3, [r7, #8]
 80053e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053e2:	431a      	orrs	r2, r3
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	695b      	ldr	r3, [r3, #20]
 80053e8:	049b      	lsls	r3, r3, #18
 80053ea:	431a      	orrs	r2, r3
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	691b      	ldr	r3, [r3, #16]
 80053f0:	431a      	orrs	r2, r3
 80053f2:	68bb      	ldr	r3, [r7, #8]
 80053f4:	6a1b      	ldr	r3, [r3, #32]
 80053f6:	431a      	orrs	r2, r3
 80053f8:	68bb      	ldr	r3, [r7, #8]
 80053fa:	69db      	ldr	r3, [r3, #28]
 80053fc:	431a      	orrs	r2, r3
 80053fe:	68bb      	ldr	r3, [r7, #8]
 8005400:	699b      	ldr	r3, [r3, #24]
 8005402:	ea42 0103 	orr.w	r1, r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	687a      	ldr	r2, [r7, #4]
 800540c:	430a      	orrs	r2, r1
 800540e:	615a      	str	r2, [r3, #20]
        CLEAR_REG(hqspi->Instance->AR);
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	2200      	movs	r2, #0
 8005416:	619a      	str	r2, [r3, #24]
}
 8005418:	e054      	b.n	80054c4 <QSPI_Config+0x322>
      if (cmd->AddressMode != QSPI_ADDRESS_NONE)
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	69db      	ldr	r3, [r3, #28]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d02a      	beq.n	8005478 <QSPI_Config+0x2d6>
        WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005422:	68bb      	ldr	r3, [r7, #8]
 8005424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005426:	68bb      	ldr	r3, [r7, #8]
 8005428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800542a:	431a      	orrs	r2, r3
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005430:	431a      	orrs	r2, r3
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005436:	431a      	orrs	r2, r3
 8005438:	68bb      	ldr	r3, [r7, #8]
 800543a:	695b      	ldr	r3, [r3, #20]
 800543c:	049b      	lsls	r3, r3, #18
 800543e:	431a      	orrs	r2, r3
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	431a      	orrs	r2, r3
 8005446:	68bb      	ldr	r3, [r7, #8]
 8005448:	68db      	ldr	r3, [r3, #12]
 800544a:	431a      	orrs	r2, r3
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	69db      	ldr	r3, [r3, #28]
 8005450:	431a      	orrs	r2, r3
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	ea42 0103 	orr.w	r1, r2, r3
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	687a      	ldr	r2, [r7, #4]
 8005460:	430a      	orrs	r2, r1
 8005462:	615a      	str	r2, [r3, #20]
        if (FunctionalMode != QSPI_FUNCTIONAL_MODE_MEMORY_MAPPED)
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800546a:	d02b      	beq.n	80054c4 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->AR, cmd->Address);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	68ba      	ldr	r2, [r7, #8]
 8005472:	6852      	ldr	r2, [r2, #4]
 8005474:	619a      	str	r2, [r3, #24]
}
 8005476:	e025      	b.n	80054c4 <QSPI_Config+0x322>
        if (cmd->DataMode != QSPI_DATA_NONE)
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800547c:	2b00      	cmp	r3, #0
 800547e:	d021      	beq.n	80054c4 <QSPI_Config+0x322>
          WRITE_REG(hqspi->Instance->CCR, (cmd->DdrMode | cmd->DdrHoldHalfCycle | cmd->SIOOMode |
 8005480:	68bb      	ldr	r3, [r7, #8]
 8005482:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005484:	68bb      	ldr	r3, [r7, #8]
 8005486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005488:	431a      	orrs	r2, r3
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800548e:	431a      	orrs	r2, r3
 8005490:	68bb      	ldr	r3, [r7, #8]
 8005492:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005494:	431a      	orrs	r2, r3
 8005496:	68bb      	ldr	r3, [r7, #8]
 8005498:	695b      	ldr	r3, [r3, #20]
 800549a:	049b      	lsls	r3, r3, #18
 800549c:	431a      	orrs	r2, r3
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	6a1b      	ldr	r3, [r3, #32]
 80054a2:	431a      	orrs	r2, r3
 80054a4:	68bb      	ldr	r3, [r7, #8]
 80054a6:	69db      	ldr	r3, [r3, #28]
 80054a8:	431a      	orrs	r2, r3
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	699b      	ldr	r3, [r3, #24]
 80054ae:	ea42 0103 	orr.w	r1, r2, r3
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	430a      	orrs	r2, r1
 80054ba:	615a      	str	r2, [r3, #20]
          CLEAR_REG(hqspi->Instance->AR);
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	2200      	movs	r2, #0
 80054c2:	619a      	str	r2, [r3, #24]
}
 80054c4:	bf00      	nop
 80054c6:	3714      	adds	r7, #20
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b086      	sub	sp, #24
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 80054d8:	2300      	movs	r3, #0
 80054da:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e29b      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	f000 8087 	beq.w	8005602 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80054f4:	4b96      	ldr	r3, [pc, #600]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 80054f6:	689b      	ldr	r3, [r3, #8]
 80054f8:	f003 030c 	and.w	r3, r3, #12
 80054fc:	2b04      	cmp	r3, #4
 80054fe:	d00c      	beq.n	800551a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005500:	4b93      	ldr	r3, [pc, #588]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005502:	689b      	ldr	r3, [r3, #8]
 8005504:	f003 030c 	and.w	r3, r3, #12
 8005508:	2b08      	cmp	r3, #8
 800550a:	d112      	bne.n	8005532 <HAL_RCC_OscConfig+0x62>
 800550c:	4b90      	ldr	r3, [pc, #576]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800550e:	685b      	ldr	r3, [r3, #4]
 8005510:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005514:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005518:	d10b      	bne.n	8005532 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800551a:	4b8d      	ldr	r3, [pc, #564]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005522:	2b00      	cmp	r3, #0
 8005524:	d06c      	beq.n	8005600 <HAL_RCC_OscConfig+0x130>
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	685b      	ldr	r3, [r3, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d168      	bne.n	8005600 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e275      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	685b      	ldr	r3, [r3, #4]
 8005536:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800553a:	d106      	bne.n	800554a <HAL_RCC_OscConfig+0x7a>
 800553c:	4b84      	ldr	r3, [pc, #528]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	4a83      	ldr	r2, [pc, #524]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005542:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005546:	6013      	str	r3, [r2, #0]
 8005548:	e02e      	b.n	80055a8 <HAL_RCC_OscConfig+0xd8>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	685b      	ldr	r3, [r3, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d10c      	bne.n	800556c <HAL_RCC_OscConfig+0x9c>
 8005552:	4b7f      	ldr	r3, [pc, #508]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	4a7e      	ldr	r2, [pc, #504]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005558:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800555c:	6013      	str	r3, [r2, #0]
 800555e:	4b7c      	ldr	r3, [pc, #496]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a7b      	ldr	r2, [pc, #492]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005564:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005568:	6013      	str	r3, [r2, #0]
 800556a:	e01d      	b.n	80055a8 <HAL_RCC_OscConfig+0xd8>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	685b      	ldr	r3, [r3, #4]
 8005570:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005574:	d10c      	bne.n	8005590 <HAL_RCC_OscConfig+0xc0>
 8005576:	4b76      	ldr	r3, [pc, #472]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a75      	ldr	r2, [pc, #468]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800557c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005580:	6013      	str	r3, [r2, #0]
 8005582:	4b73      	ldr	r3, [pc, #460]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a72      	ldr	r2, [pc, #456]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005588:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800558c:	6013      	str	r3, [r2, #0]
 800558e:	e00b      	b.n	80055a8 <HAL_RCC_OscConfig+0xd8>
 8005590:	4b6f      	ldr	r3, [pc, #444]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	4a6e      	ldr	r2, [pc, #440]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005596:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800559a:	6013      	str	r3, [r2, #0]
 800559c:	4b6c      	ldr	r3, [pc, #432]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	4a6b      	ldr	r2, [pc, #428]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 80055a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80055a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d013      	beq.n	80055d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055b0:	f7fd f84e 	bl	8002650 <HAL_GetTick>
 80055b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055b6:	e008      	b.n	80055ca <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055b8:	f7fd f84a 	bl	8002650 <HAL_GetTick>
 80055bc:	4602      	mov	r2, r0
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	2b64      	cmp	r3, #100	@ 0x64
 80055c4:	d901      	bls.n	80055ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e229      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055ca:	4b61      	ldr	r3, [pc, #388]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d0f0      	beq.n	80055b8 <HAL_RCC_OscConfig+0xe8>
 80055d6:	e014      	b.n	8005602 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055d8:	f7fd f83a 	bl	8002650 <HAL_GetTick>
 80055dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055de:	e008      	b.n	80055f2 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055e0:	f7fd f836 	bl	8002650 <HAL_GetTick>
 80055e4:	4602      	mov	r2, r0
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	2b64      	cmp	r3, #100	@ 0x64
 80055ec:	d901      	bls.n	80055f2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80055ee:	2303      	movs	r3, #3
 80055f0:	e215      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80055f2:	4b57      	ldr	r3, [pc, #348]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d1f0      	bne.n	80055e0 <HAL_RCC_OscConfig+0x110>
 80055fe:	e000      	b.n	8005602 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005600:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f003 0302 	and.w	r3, r3, #2
 800560a:	2b00      	cmp	r3, #0
 800560c:	d069      	beq.n	80056e2 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800560e:	4b50      	ldr	r3, [pc, #320]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005610:	689b      	ldr	r3, [r3, #8]
 8005612:	f003 030c 	and.w	r3, r3, #12
 8005616:	2b00      	cmp	r3, #0
 8005618:	d00b      	beq.n	8005632 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800561a:	4b4d      	ldr	r3, [pc, #308]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	f003 030c 	and.w	r3, r3, #12
 8005622:	2b08      	cmp	r3, #8
 8005624:	d11c      	bne.n	8005660 <HAL_RCC_OscConfig+0x190>
 8005626:	4b4a      	ldr	r3, [pc, #296]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005628:	685b      	ldr	r3, [r3, #4]
 800562a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800562e:	2b00      	cmp	r3, #0
 8005630:	d116      	bne.n	8005660 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005632:	4b47      	ldr	r3, [pc, #284]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	f003 0302 	and.w	r3, r3, #2
 800563a:	2b00      	cmp	r3, #0
 800563c:	d005      	beq.n	800564a <HAL_RCC_OscConfig+0x17a>
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	68db      	ldr	r3, [r3, #12]
 8005642:	2b01      	cmp	r3, #1
 8005644:	d001      	beq.n	800564a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8005646:	2301      	movs	r3, #1
 8005648:	e1e9      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800564a:	4b41      	ldr	r3, [pc, #260]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	691b      	ldr	r3, [r3, #16]
 8005656:	00db      	lsls	r3, r3, #3
 8005658:	493d      	ldr	r1, [pc, #244]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800565a:	4313      	orrs	r3, r2
 800565c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800565e:	e040      	b.n	80056e2 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	68db      	ldr	r3, [r3, #12]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d023      	beq.n	80056b0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005668:	4b39      	ldr	r3, [pc, #228]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a38      	ldr	r2, [pc, #224]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800566e:	f043 0301 	orr.w	r3, r3, #1
 8005672:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005674:	f7fc ffec 	bl	8002650 <HAL_GetTick>
 8005678:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800567a:	e008      	b.n	800568e <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800567c:	f7fc ffe8 	bl	8002650 <HAL_GetTick>
 8005680:	4602      	mov	r2, r0
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	1ad3      	subs	r3, r2, r3
 8005686:	2b02      	cmp	r3, #2
 8005688:	d901      	bls.n	800568e <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	e1c7      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800568e:	4b30      	ldr	r3, [pc, #192]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b00      	cmp	r3, #0
 8005698:	d0f0      	beq.n	800567c <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800569a:	4b2d      	ldr	r3, [pc, #180]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	00db      	lsls	r3, r3, #3
 80056a8:	4929      	ldr	r1, [pc, #164]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 80056aa:	4313      	orrs	r3, r2
 80056ac:	600b      	str	r3, [r1, #0]
 80056ae:	e018      	b.n	80056e2 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056b0:	4b27      	ldr	r3, [pc, #156]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a26      	ldr	r2, [pc, #152]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 80056b6:	f023 0301 	bic.w	r3, r3, #1
 80056ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056bc:	f7fc ffc8 	bl	8002650 <HAL_GetTick>
 80056c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056c2:	e008      	b.n	80056d6 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056c4:	f7fc ffc4 	bl	8002650 <HAL_GetTick>
 80056c8:	4602      	mov	r2, r0
 80056ca:	693b      	ldr	r3, [r7, #16]
 80056cc:	1ad3      	subs	r3, r2, r3
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d901      	bls.n	80056d6 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80056d2:	2303      	movs	r3, #3
 80056d4:	e1a3      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80056d6:	4b1e      	ldr	r3, [pc, #120]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	f003 0302 	and.w	r3, r3, #2
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d1f0      	bne.n	80056c4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	f003 0308 	and.w	r3, r3, #8
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d038      	beq.n	8005760 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	695b      	ldr	r3, [r3, #20]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d019      	beq.n	800572a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80056f6:	4b16      	ldr	r3, [pc, #88]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 80056f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056fa:	4a15      	ldr	r2, [pc, #84]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 80056fc:	f043 0301 	orr.w	r3, r3, #1
 8005700:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005702:	f7fc ffa5 	bl	8002650 <HAL_GetTick>
 8005706:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005708:	e008      	b.n	800571c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800570a:	f7fc ffa1 	bl	8002650 <HAL_GetTick>
 800570e:	4602      	mov	r2, r0
 8005710:	693b      	ldr	r3, [r7, #16]
 8005712:	1ad3      	subs	r3, r2, r3
 8005714:	2b02      	cmp	r3, #2
 8005716:	d901      	bls.n	800571c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005718:	2303      	movs	r3, #3
 800571a:	e180      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800571c:	4b0c      	ldr	r3, [pc, #48]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800571e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005720:	f003 0302 	and.w	r3, r3, #2
 8005724:	2b00      	cmp	r3, #0
 8005726:	d0f0      	beq.n	800570a <HAL_RCC_OscConfig+0x23a>
 8005728:	e01a      	b.n	8005760 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800572a:	4b09      	ldr	r3, [pc, #36]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 800572c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800572e:	4a08      	ldr	r2, [pc, #32]	@ (8005750 <HAL_RCC_OscConfig+0x280>)
 8005730:	f023 0301 	bic.w	r3, r3, #1
 8005734:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005736:	f7fc ff8b 	bl	8002650 <HAL_GetTick>
 800573a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800573c:	e00a      	b.n	8005754 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800573e:	f7fc ff87 	bl	8002650 <HAL_GetTick>
 8005742:	4602      	mov	r2, r0
 8005744:	693b      	ldr	r3, [r7, #16]
 8005746:	1ad3      	subs	r3, r2, r3
 8005748:	2b02      	cmp	r3, #2
 800574a:	d903      	bls.n	8005754 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800574c:	2303      	movs	r3, #3
 800574e:	e166      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
 8005750:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005754:	4b92      	ldr	r3, [pc, #584]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005756:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005758:	f003 0302 	and.w	r3, r3, #2
 800575c:	2b00      	cmp	r3, #0
 800575e:	d1ee      	bne.n	800573e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b00      	cmp	r3, #0
 800576a:	f000 80a4 	beq.w	80058b6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800576e:	4b8c      	ldr	r3, [pc, #560]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005770:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005772:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005776:	2b00      	cmp	r3, #0
 8005778:	d10d      	bne.n	8005796 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800577a:	4b89      	ldr	r3, [pc, #548]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 800577c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800577e:	4a88      	ldr	r2, [pc, #544]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005780:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005784:	6413      	str	r3, [r2, #64]	@ 0x40
 8005786:	4b86      	ldr	r3, [pc, #536]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800578a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800578e:	60bb      	str	r3, [r7, #8]
 8005790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005792:	2301      	movs	r3, #1
 8005794:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005796:	4b83      	ldr	r3, [pc, #524]	@ (80059a4 <HAL_RCC_OscConfig+0x4d4>)
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d118      	bne.n	80057d4 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80057a2:	4b80      	ldr	r3, [pc, #512]	@ (80059a4 <HAL_RCC_OscConfig+0x4d4>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	4a7f      	ldr	r2, [pc, #508]	@ (80059a4 <HAL_RCC_OscConfig+0x4d4>)
 80057a8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057ae:	f7fc ff4f 	bl	8002650 <HAL_GetTick>
 80057b2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057b4:	e008      	b.n	80057c8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057b6:	f7fc ff4b 	bl	8002650 <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	2b64      	cmp	r3, #100	@ 0x64
 80057c2:	d901      	bls.n	80057c8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e12a      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80057c8:	4b76      	ldr	r3, [pc, #472]	@ (80059a4 <HAL_RCC_OscConfig+0x4d4>)
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d0f0      	beq.n	80057b6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	689b      	ldr	r3, [r3, #8]
 80057d8:	2b01      	cmp	r3, #1
 80057da:	d106      	bne.n	80057ea <HAL_RCC_OscConfig+0x31a>
 80057dc:	4b70      	ldr	r3, [pc, #448]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 80057de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057e0:	4a6f      	ldr	r2, [pc, #444]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 80057e2:	f043 0301 	orr.w	r3, r3, #1
 80057e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80057e8:	e02d      	b.n	8005846 <HAL_RCC_OscConfig+0x376>
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	689b      	ldr	r3, [r3, #8]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d10c      	bne.n	800580c <HAL_RCC_OscConfig+0x33c>
 80057f2:	4b6b      	ldr	r3, [pc, #428]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 80057f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057f6:	4a6a      	ldr	r2, [pc, #424]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 80057f8:	f023 0301 	bic.w	r3, r3, #1
 80057fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80057fe:	4b68      	ldr	r3, [pc, #416]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005802:	4a67      	ldr	r2, [pc, #412]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005804:	f023 0304 	bic.w	r3, r3, #4
 8005808:	6713      	str	r3, [r2, #112]	@ 0x70
 800580a:	e01c      	b.n	8005846 <HAL_RCC_OscConfig+0x376>
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	2b05      	cmp	r3, #5
 8005812:	d10c      	bne.n	800582e <HAL_RCC_OscConfig+0x35e>
 8005814:	4b62      	ldr	r3, [pc, #392]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005816:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005818:	4a61      	ldr	r2, [pc, #388]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 800581a:	f043 0304 	orr.w	r3, r3, #4
 800581e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005820:	4b5f      	ldr	r3, [pc, #380]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005822:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005824:	4a5e      	ldr	r2, [pc, #376]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005826:	f043 0301 	orr.w	r3, r3, #1
 800582a:	6713      	str	r3, [r2, #112]	@ 0x70
 800582c:	e00b      	b.n	8005846 <HAL_RCC_OscConfig+0x376>
 800582e:	4b5c      	ldr	r3, [pc, #368]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005830:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005832:	4a5b      	ldr	r2, [pc, #364]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005834:	f023 0301 	bic.w	r3, r3, #1
 8005838:	6713      	str	r3, [r2, #112]	@ 0x70
 800583a:	4b59      	ldr	r3, [pc, #356]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 800583c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800583e:	4a58      	ldr	r2, [pc, #352]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005840:	f023 0304 	bic.w	r3, r3, #4
 8005844:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	689b      	ldr	r3, [r3, #8]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d015      	beq.n	800587a <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800584e:	f7fc feff 	bl	8002650 <HAL_GetTick>
 8005852:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005854:	e00a      	b.n	800586c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005856:	f7fc fefb 	bl	8002650 <HAL_GetTick>
 800585a:	4602      	mov	r2, r0
 800585c:	693b      	ldr	r3, [r7, #16]
 800585e:	1ad3      	subs	r3, r2, r3
 8005860:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005864:	4293      	cmp	r3, r2
 8005866:	d901      	bls.n	800586c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8005868:	2303      	movs	r3, #3
 800586a:	e0d8      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800586c:	4b4c      	ldr	r3, [pc, #304]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 800586e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005870:	f003 0302 	and.w	r3, r3, #2
 8005874:	2b00      	cmp	r3, #0
 8005876:	d0ee      	beq.n	8005856 <HAL_RCC_OscConfig+0x386>
 8005878:	e014      	b.n	80058a4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800587a:	f7fc fee9 	bl	8002650 <HAL_GetTick>
 800587e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005880:	e00a      	b.n	8005898 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005882:	f7fc fee5 	bl	8002650 <HAL_GetTick>
 8005886:	4602      	mov	r2, r0
 8005888:	693b      	ldr	r3, [r7, #16]
 800588a:	1ad3      	subs	r3, r2, r3
 800588c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005890:	4293      	cmp	r3, r2
 8005892:	d901      	bls.n	8005898 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e0c2      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005898:	4b41      	ldr	r3, [pc, #260]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 800589a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800589c:	f003 0302 	and.w	r3, r3, #2
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d1ee      	bne.n	8005882 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80058a4:	7dfb      	ldrb	r3, [r7, #23]
 80058a6:	2b01      	cmp	r3, #1
 80058a8:	d105      	bne.n	80058b6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80058aa:	4b3d      	ldr	r3, [pc, #244]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 80058ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058ae:	4a3c      	ldr	r2, [pc, #240]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 80058b0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80058b4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	699b      	ldr	r3, [r3, #24]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	f000 80ae 	beq.w	8005a1c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80058c0:	4b37      	ldr	r3, [pc, #220]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 80058c2:	689b      	ldr	r3, [r3, #8]
 80058c4:	f003 030c 	and.w	r3, r3, #12
 80058c8:	2b08      	cmp	r3, #8
 80058ca:	d06d      	beq.n	80059a8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	699b      	ldr	r3, [r3, #24]
 80058d0:	2b02      	cmp	r3, #2
 80058d2:	d14b      	bne.n	800596c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80058d4:	4b32      	ldr	r3, [pc, #200]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	4a31      	ldr	r2, [pc, #196]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 80058da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80058de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058e0:	f7fc feb6 	bl	8002650 <HAL_GetTick>
 80058e4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058e6:	e008      	b.n	80058fa <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80058e8:	f7fc feb2 	bl	8002650 <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	2b02      	cmp	r3, #2
 80058f4:	d901      	bls.n	80058fa <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 80058f6:	2303      	movs	r3, #3
 80058f8:	e091      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80058fa:	4b29      	ldr	r3, [pc, #164]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005902:	2b00      	cmp	r3, #0
 8005904:	d1f0      	bne.n	80058e8 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	69da      	ldr	r2, [r3, #28]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	6a1b      	ldr	r3, [r3, #32]
 800590e:	431a      	orrs	r2, r3
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005914:	019b      	lsls	r3, r3, #6
 8005916:	431a      	orrs	r2, r3
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800591c:	085b      	lsrs	r3, r3, #1
 800591e:	3b01      	subs	r3, #1
 8005920:	041b      	lsls	r3, r3, #16
 8005922:	431a      	orrs	r2, r3
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005928:	061b      	lsls	r3, r3, #24
 800592a:	431a      	orrs	r2, r3
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005930:	071b      	lsls	r3, r3, #28
 8005932:	491b      	ldr	r1, [pc, #108]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005934:	4313      	orrs	r3, r2
 8005936:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005938:	4b19      	ldr	r3, [pc, #100]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a18      	ldr	r2, [pc, #96]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 800593e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005942:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005944:	f7fc fe84 	bl	8002650 <HAL_GetTick>
 8005948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800594a:	e008      	b.n	800595e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800594c:	f7fc fe80 	bl	8002650 <HAL_GetTick>
 8005950:	4602      	mov	r2, r0
 8005952:	693b      	ldr	r3, [r7, #16]
 8005954:	1ad3      	subs	r3, r2, r3
 8005956:	2b02      	cmp	r3, #2
 8005958:	d901      	bls.n	800595e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800595a:	2303      	movs	r3, #3
 800595c:	e05f      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800595e:	4b10      	ldr	r3, [pc, #64]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005966:	2b00      	cmp	r3, #0
 8005968:	d0f0      	beq.n	800594c <HAL_RCC_OscConfig+0x47c>
 800596a:	e057      	b.n	8005a1c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800596c:	4b0c      	ldr	r3, [pc, #48]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a0b      	ldr	r2, [pc, #44]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005972:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005976:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005978:	f7fc fe6a 	bl	8002650 <HAL_GetTick>
 800597c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800597e:	e008      	b.n	8005992 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005980:	f7fc fe66 	bl	8002650 <HAL_GetTick>
 8005984:	4602      	mov	r2, r0
 8005986:	693b      	ldr	r3, [r7, #16]
 8005988:	1ad3      	subs	r3, r2, r3
 800598a:	2b02      	cmp	r3, #2
 800598c:	d901      	bls.n	8005992 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800598e:	2303      	movs	r3, #3
 8005990:	e045      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005992:	4b03      	ldr	r3, [pc, #12]	@ (80059a0 <HAL_RCC_OscConfig+0x4d0>)
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800599a:	2b00      	cmp	r3, #0
 800599c:	d1f0      	bne.n	8005980 <HAL_RCC_OscConfig+0x4b0>
 800599e:	e03d      	b.n	8005a1c <HAL_RCC_OscConfig+0x54c>
 80059a0:	40023800 	.word	0x40023800
 80059a4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80059a8:	4b1f      	ldr	r3, [pc, #124]	@ (8005a28 <HAL_RCC_OscConfig+0x558>)
 80059aa:	685b      	ldr	r3, [r3, #4]
 80059ac:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	699b      	ldr	r3, [r3, #24]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d030      	beq.n	8005a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80059c0:	429a      	cmp	r2, r3
 80059c2:	d129      	bne.n	8005a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80059ce:	429a      	cmp	r2, r3
 80059d0:	d122      	bne.n	8005a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059d2:	68fa      	ldr	r2, [r7, #12]
 80059d4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80059d8:	4013      	ands	r3, r2
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80059de:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d119      	bne.n	8005a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ee:	085b      	lsrs	r3, r3, #1
 80059f0:	3b01      	subs	r3, #1
 80059f2:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d10f      	bne.n	8005a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80059f8:	68fb      	ldr	r3, [r7, #12]
 80059fa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a02:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8005a04:	429a      	cmp	r2, r3
 8005a06:	d107      	bne.n	8005a18 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a12:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d001      	beq.n	8005a1c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e000      	b.n	8005a1e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8005a1c:	2300      	movs	r3, #0
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	3718      	adds	r7, #24
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bd80      	pop	{r7, pc}
 8005a26:	bf00      	nop
 8005a28:	40023800 	.word	0x40023800

08005a2c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8005a36:	2300      	movs	r3, #0
 8005a38:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d101      	bne.n	8005a44 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005a40:	2301      	movs	r3, #1
 8005a42:	e0d0      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005a44:	4b6a      	ldr	r3, [pc, #424]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	f003 030f 	and.w	r3, r3, #15
 8005a4c:	683a      	ldr	r2, [r7, #0]
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d910      	bls.n	8005a74 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a52:	4b67      	ldr	r3, [pc, #412]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	f023 020f 	bic.w	r2, r3, #15
 8005a5a:	4965      	ldr	r1, [pc, #404]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a62:	4b63      	ldr	r3, [pc, #396]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f003 030f 	and.w	r3, r3, #15
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	429a      	cmp	r2, r3
 8005a6e:	d001      	beq.n	8005a74 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	e0b8      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	f003 0302 	and.w	r3, r3, #2
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d020      	beq.n	8005ac2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f003 0304 	and.w	r3, r3, #4
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d005      	beq.n	8005a98 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005a8c:	4b59      	ldr	r3, [pc, #356]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005a8e:	689b      	ldr	r3, [r3, #8]
 8005a90:	4a58      	ldr	r2, [pc, #352]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005a92:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8005a96:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	f003 0308 	and.w	r3, r3, #8
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d005      	beq.n	8005ab0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005aa4:	4b53      	ldr	r3, [pc, #332]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	4a52      	ldr	r2, [pc, #328]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005aaa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005aae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ab0:	4b50      	ldr	r3, [pc, #320]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	494d      	ldr	r1, [pc, #308]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f003 0301 	and.w	r3, r3, #1
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	d040      	beq.n	8005b50 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	685b      	ldr	r3, [r3, #4]
 8005ad2:	2b01      	cmp	r3, #1
 8005ad4:	d107      	bne.n	8005ae6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005ad6:	4b47      	ldr	r3, [pc, #284]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d115      	bne.n	8005b0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005ae2:	2301      	movs	r3, #1
 8005ae4:	e07f      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685b      	ldr	r3, [r3, #4]
 8005aea:	2b02      	cmp	r3, #2
 8005aec:	d107      	bne.n	8005afe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005aee:	4b41      	ldr	r3, [pc, #260]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d109      	bne.n	8005b0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e073      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005afe:	4b3d      	ldr	r3, [pc, #244]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0302 	and.w	r3, r3, #2
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d101      	bne.n	8005b0e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	e06b      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b0e:	4b39      	ldr	r3, [pc, #228]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b10:	689b      	ldr	r3, [r3, #8]
 8005b12:	f023 0203 	bic.w	r2, r3, #3
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	685b      	ldr	r3, [r3, #4]
 8005b1a:	4936      	ldr	r1, [pc, #216]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b1c:	4313      	orrs	r3, r2
 8005b1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b20:	f7fc fd96 	bl	8002650 <HAL_GetTick>
 8005b24:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b26:	e00a      	b.n	8005b3e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b28:	f7fc fd92 	bl	8002650 <HAL_GetTick>
 8005b2c:	4602      	mov	r2, r0
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	1ad3      	subs	r3, r2, r3
 8005b32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d901      	bls.n	8005b3e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8005b3a:	2303      	movs	r3, #3
 8005b3c:	e053      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b3e:	4b2d      	ldr	r3, [pc, #180]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b40:	689b      	ldr	r3, [r3, #8]
 8005b42:	f003 020c 	and.w	r2, r3, #12
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	685b      	ldr	r3, [r3, #4]
 8005b4a:	009b      	lsls	r3, r3, #2
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d1eb      	bne.n	8005b28 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b50:	4b27      	ldr	r3, [pc, #156]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	f003 030f 	and.w	r3, r3, #15
 8005b58:	683a      	ldr	r2, [r7, #0]
 8005b5a:	429a      	cmp	r2, r3
 8005b5c:	d210      	bcs.n	8005b80 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b5e:	4b24      	ldr	r3, [pc, #144]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	f023 020f 	bic.w	r2, r3, #15
 8005b66:	4922      	ldr	r1, [pc, #136]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	4313      	orrs	r3, r2
 8005b6c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b6e:	4b20      	ldr	r3, [pc, #128]	@ (8005bf0 <HAL_RCC_ClockConfig+0x1c4>)
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f003 030f 	and.w	r3, r3, #15
 8005b76:	683a      	ldr	r2, [r7, #0]
 8005b78:	429a      	cmp	r2, r3
 8005b7a:	d001      	beq.n	8005b80 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e032      	b.n	8005be6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0304 	and.w	r3, r3, #4
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d008      	beq.n	8005b9e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005b8c:	4b19      	ldr	r3, [pc, #100]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b8e:	689b      	ldr	r3, [r3, #8]
 8005b90:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	68db      	ldr	r3, [r3, #12]
 8005b98:	4916      	ldr	r1, [pc, #88]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005b9a:	4313      	orrs	r3, r2
 8005b9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	f003 0308 	and.w	r3, r3, #8
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d009      	beq.n	8005bbe <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005baa:	4b12      	ldr	r3, [pc, #72]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005bac:	689b      	ldr	r3, [r3, #8]
 8005bae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	691b      	ldr	r3, [r3, #16]
 8005bb6:	00db      	lsls	r3, r3, #3
 8005bb8:	490e      	ldr	r1, [pc, #56]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005bba:	4313      	orrs	r3, r2
 8005bbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005bbe:	f000 f821 	bl	8005c04 <HAL_RCC_GetSysClockFreq>
 8005bc2:	4602      	mov	r2, r0
 8005bc4:	4b0b      	ldr	r3, [pc, #44]	@ (8005bf4 <HAL_RCC_ClockConfig+0x1c8>)
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	091b      	lsrs	r3, r3, #4
 8005bca:	f003 030f 	and.w	r3, r3, #15
 8005bce:	490a      	ldr	r1, [pc, #40]	@ (8005bf8 <HAL_RCC_ClockConfig+0x1cc>)
 8005bd0:	5ccb      	ldrb	r3, [r1, r3]
 8005bd2:	fa22 f303 	lsr.w	r3, r2, r3
 8005bd6:	4a09      	ldr	r2, [pc, #36]	@ (8005bfc <HAL_RCC_ClockConfig+0x1d0>)
 8005bd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005bda:	4b09      	ldr	r3, [pc, #36]	@ (8005c00 <HAL_RCC_ClockConfig+0x1d4>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	4618      	mov	r0, r3
 8005be0:	f7fc f99e 	bl	8001f20 <HAL_InitTick>

  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3710      	adds	r7, #16
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}
 8005bee:	bf00      	nop
 8005bf0:	40023c00 	.word	0x40023c00
 8005bf4:	40023800 	.word	0x40023800
 8005bf8:	08006fc4 	.word	0x08006fc4
 8005bfc:	20000000 	.word	0x20000000
 8005c00:	20000004 	.word	0x20000004

08005c04 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c08:	b090      	sub	sp, #64	@ 0x40
 8005c0a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c10:	2300      	movs	r3, #0
 8005c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c14:	2300      	movs	r3, #0
 8005c16:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0;
 8005c18:	2300      	movs	r3, #0
 8005c1a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c1c:	4b59      	ldr	r3, [pc, #356]	@ (8005d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f003 030c 	and.w	r3, r3, #12
 8005c24:	2b08      	cmp	r3, #8
 8005c26:	d00d      	beq.n	8005c44 <HAL_RCC_GetSysClockFreq+0x40>
 8005c28:	2b08      	cmp	r3, #8
 8005c2a:	f200 80a1 	bhi.w	8005d70 <HAL_RCC_GetSysClockFreq+0x16c>
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d002      	beq.n	8005c38 <HAL_RCC_GetSysClockFreq+0x34>
 8005c32:	2b04      	cmp	r3, #4
 8005c34:	d003      	beq.n	8005c3e <HAL_RCC_GetSysClockFreq+0x3a>
 8005c36:	e09b      	b.n	8005d70 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c38:	4b53      	ldr	r3, [pc, #332]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x184>)
 8005c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c3c:	e09b      	b.n	8005d76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c3e:	4b53      	ldr	r3, [pc, #332]	@ (8005d8c <HAL_RCC_GetSysClockFreq+0x188>)
 8005c40:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005c42:	e098      	b.n	8005d76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c44:	4b4f      	ldr	r3, [pc, #316]	@ (8005d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c46:	685b      	ldr	r3, [r3, #4]
 8005c48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005c4c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8005c4e:	4b4d      	ldr	r3, [pc, #308]	@ (8005d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c50:	685b      	ldr	r3, [r3, #4]
 8005c52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d028      	beq.n	8005cac <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c5a:	4b4a      	ldr	r3, [pc, #296]	@ (8005d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c5c:	685b      	ldr	r3, [r3, #4]
 8005c5e:	099b      	lsrs	r3, r3, #6
 8005c60:	2200      	movs	r2, #0
 8005c62:	623b      	str	r3, [r7, #32]
 8005c64:	627a      	str	r2, [r7, #36]	@ 0x24
 8005c66:	6a3b      	ldr	r3, [r7, #32]
 8005c68:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005c6c:	2100      	movs	r1, #0
 8005c6e:	4b47      	ldr	r3, [pc, #284]	@ (8005d8c <HAL_RCC_GetSysClockFreq+0x188>)
 8005c70:	fb03 f201 	mul.w	r2, r3, r1
 8005c74:	2300      	movs	r3, #0
 8005c76:	fb00 f303 	mul.w	r3, r0, r3
 8005c7a:	4413      	add	r3, r2
 8005c7c:	4a43      	ldr	r2, [pc, #268]	@ (8005d8c <HAL_RCC_GetSysClockFreq+0x188>)
 8005c7e:	fba0 1202 	umull	r1, r2, r0, r2
 8005c82:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005c84:	460a      	mov	r2, r1
 8005c86:	62ba      	str	r2, [r7, #40]	@ 0x28
 8005c88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c8a:	4413      	add	r3, r2
 8005c8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005c8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c90:	2200      	movs	r2, #0
 8005c92:	61bb      	str	r3, [r7, #24]
 8005c94:	61fa      	str	r2, [r7, #28]
 8005c96:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005c9a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8005c9e:	f7fa facb 	bl	8000238 <__aeabi_uldivmod>
 8005ca2:	4602      	mov	r2, r0
 8005ca4:	460b      	mov	r3, r1
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005caa:	e053      	b.n	8005d54 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cac:	4b35      	ldr	r3, [pc, #212]	@ (8005d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005cae:	685b      	ldr	r3, [r3, #4]
 8005cb0:	099b      	lsrs	r3, r3, #6
 8005cb2:	2200      	movs	r2, #0
 8005cb4:	613b      	str	r3, [r7, #16]
 8005cb6:	617a      	str	r2, [r7, #20]
 8005cb8:	693b      	ldr	r3, [r7, #16]
 8005cba:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005cbe:	f04f 0b00 	mov.w	fp, #0
 8005cc2:	4652      	mov	r2, sl
 8005cc4:	465b      	mov	r3, fp
 8005cc6:	f04f 0000 	mov.w	r0, #0
 8005cca:	f04f 0100 	mov.w	r1, #0
 8005cce:	0159      	lsls	r1, r3, #5
 8005cd0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005cd4:	0150      	lsls	r0, r2, #5
 8005cd6:	4602      	mov	r2, r0
 8005cd8:	460b      	mov	r3, r1
 8005cda:	ebb2 080a 	subs.w	r8, r2, sl
 8005cde:	eb63 090b 	sbc.w	r9, r3, fp
 8005ce2:	f04f 0200 	mov.w	r2, #0
 8005ce6:	f04f 0300 	mov.w	r3, #0
 8005cea:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005cee:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005cf2:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005cf6:	ebb2 0408 	subs.w	r4, r2, r8
 8005cfa:	eb63 0509 	sbc.w	r5, r3, r9
 8005cfe:	f04f 0200 	mov.w	r2, #0
 8005d02:	f04f 0300 	mov.w	r3, #0
 8005d06:	00eb      	lsls	r3, r5, #3
 8005d08:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d0c:	00e2      	lsls	r2, r4, #3
 8005d0e:	4614      	mov	r4, r2
 8005d10:	461d      	mov	r5, r3
 8005d12:	eb14 030a 	adds.w	r3, r4, sl
 8005d16:	603b      	str	r3, [r7, #0]
 8005d18:	eb45 030b 	adc.w	r3, r5, fp
 8005d1c:	607b      	str	r3, [r7, #4]
 8005d1e:	f04f 0200 	mov.w	r2, #0
 8005d22:	f04f 0300 	mov.w	r3, #0
 8005d26:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d2a:	4629      	mov	r1, r5
 8005d2c:	028b      	lsls	r3, r1, #10
 8005d2e:	4621      	mov	r1, r4
 8005d30:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d34:	4621      	mov	r1, r4
 8005d36:	028a      	lsls	r2, r1, #10
 8005d38:	4610      	mov	r0, r2
 8005d3a:	4619      	mov	r1, r3
 8005d3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d3e:	2200      	movs	r2, #0
 8005d40:	60bb      	str	r3, [r7, #8]
 8005d42:	60fa      	str	r2, [r7, #12]
 8005d44:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d48:	f7fa fa76 	bl	8000238 <__aeabi_uldivmod>
 8005d4c:	4602      	mov	r2, r0
 8005d4e:	460b      	mov	r3, r1
 8005d50:	4613      	mov	r3, r2
 8005d52:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8005d54:	4b0b      	ldr	r3, [pc, #44]	@ (8005d84 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d56:	685b      	ldr	r3, [r3, #4]
 8005d58:	0c1b      	lsrs	r3, r3, #16
 8005d5a:	f003 0303 	and.w	r3, r3, #3
 8005d5e:	3301      	adds	r3, #1
 8005d60:	005b      	lsls	r3, r3, #1
 8005d62:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8005d64:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005d66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d6c:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005d6e:	e002      	b.n	8005d76 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d70:	4b05      	ldr	r3, [pc, #20]	@ (8005d88 <HAL_RCC_GetSysClockFreq+0x184>)
 8005d72:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8005d74:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8005d78:	4618      	mov	r0, r3
 8005d7a:	3740      	adds	r7, #64	@ 0x40
 8005d7c:	46bd      	mov	sp, r7
 8005d7e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005d82:	bf00      	nop
 8005d84:	40023800 	.word	0x40023800
 8005d88:	00f42400 	.word	0x00f42400
 8005d8c:	017d7840 	.word	0x017d7840

08005d90 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005d90:	b480      	push	{r7}
 8005d92:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005d94:	4b03      	ldr	r3, [pc, #12]	@ (8005da4 <HAL_RCC_GetHCLKFreq+0x14>)
 8005d96:	681b      	ldr	r3, [r3, #0]
}
 8005d98:	4618      	mov	r0, r3
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005da0:	4770      	bx	lr
 8005da2:	bf00      	nop
 8005da4:	20000000 	.word	0x20000000

08005da8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005da8:	b580      	push	{r7, lr}
 8005daa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005dac:	f7ff fff0 	bl	8005d90 <HAL_RCC_GetHCLKFreq>
 8005db0:	4602      	mov	r2, r0
 8005db2:	4b05      	ldr	r3, [pc, #20]	@ (8005dc8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005db4:	689b      	ldr	r3, [r3, #8]
 8005db6:	0a9b      	lsrs	r3, r3, #10
 8005db8:	f003 0307 	and.w	r3, r3, #7
 8005dbc:	4903      	ldr	r1, [pc, #12]	@ (8005dcc <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dbe:	5ccb      	ldrb	r3, [r1, r3]
 8005dc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	40023800 	.word	0x40023800
 8005dcc:	08006fd4 	.word	0x08006fd4

08005dd0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	b083      	sub	sp, #12
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	220f      	movs	r2, #15
 8005dde:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8005de0:	4b12      	ldr	r3, [pc, #72]	@ (8005e2c <HAL_RCC_GetClockConfig+0x5c>)
 8005de2:	689b      	ldr	r3, [r3, #8]
 8005de4:	f003 0203 	and.w	r2, r3, #3
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8005dec:	4b0f      	ldr	r3, [pc, #60]	@ (8005e2c <HAL_RCC_GetClockConfig+0x5c>)
 8005dee:	689b      	ldr	r3, [r3, #8]
 8005df0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8005df8:	4b0c      	ldr	r3, [pc, #48]	@ (8005e2c <HAL_RCC_GetClockConfig+0x5c>)
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8005e04:	4b09      	ldr	r3, [pc, #36]	@ (8005e2c <HAL_RCC_GetClockConfig+0x5c>)
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	08db      	lsrs	r3, r3, #3
 8005e0a:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8005e12:	4b07      	ldr	r3, [pc, #28]	@ (8005e30 <HAL_RCC_GetClockConfig+0x60>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f003 020f 	and.w	r2, r3, #15
 8005e1a:	683b      	ldr	r3, [r7, #0]
 8005e1c:	601a      	str	r2, [r3, #0]
}
 8005e1e:	bf00      	nop
 8005e20:	370c      	adds	r7, #12
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr
 8005e2a:	bf00      	nop
 8005e2c:	40023800 	.word	0x40023800
 8005e30:	40023c00 	.word	0x40023c00

08005e34 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e34:	b580      	push	{r7, lr}
 8005e36:	b088      	sub	sp, #32
 8005e38:	af00      	add	r7, sp, #0
 8005e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8005e3c:	2300      	movs	r3, #0
 8005e3e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8005e40:	2300      	movs	r3, #0
 8005e42:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8005e44:	2300      	movs	r3, #0
 8005e46:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f003 0301 	and.w	r3, r3, #1
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d012      	beq.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005e5c:	4b69      	ldr	r3, [pc, #420]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e5e:	689b      	ldr	r3, [r3, #8]
 8005e60:	4a68      	ldr	r2, [pc, #416]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e62:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8005e66:	6093      	str	r3, [r2, #8]
 8005e68:	4b66      	ldr	r3, [pc, #408]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e6a:	689a      	ldr	r2, [r3, #8]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e70:	4964      	ldr	r1, [pc, #400]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e72:	4313      	orrs	r3, r2
 8005e74:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d101      	bne.n	8005e82 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8005e7e:	2301      	movs	r3, #1
 8005e80:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d017      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e8e:	4b5d      	ldr	r3, [pc, #372]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e90:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005e94:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e9c:	4959      	ldr	r1, [pc, #356]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e9e:	4313      	orrs	r3, r2
 8005ea0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005ea8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005eac:	d101      	bne.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8005eae:	2301      	movs	r3, #1
 8005eb0:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d101      	bne.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8005eba:	2301      	movs	r3, #1
 8005ebc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d017      	beq.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005eca:	4b4e      	ldr	r3, [pc, #312]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ecc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8005ed0:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ed8:	494a      	ldr	r1, [pc, #296]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005eda:	4313      	orrs	r3, r2
 8005edc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ee4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005ee8:	d101      	bne.n	8005eee <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8005eea:	2301      	movs	r3, #1
 8005eec:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d001      	beq.n	8005f0a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8005f06:	2301      	movs	r3, #1
 8005f08:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f003 0320 	and.w	r3, r3, #32
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	f000 808b 	beq.w	800602e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005f18:	4b3a      	ldr	r3, [pc, #232]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f1a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f1c:	4a39      	ldr	r2, [pc, #228]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f1e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005f22:	6413      	str	r3, [r2, #64]	@ 0x40
 8005f24:	4b37      	ldr	r3, [pc, #220]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f28:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f2c:	60bb      	str	r3, [r7, #8]
 8005f2e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8005f30:	4b35      	ldr	r3, [pc, #212]	@ (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a34      	ldr	r2, [pc, #208]	@ (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005f36:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005f3a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f3c:	f7fc fb88 	bl	8002650 <HAL_GetTick>
 8005f40:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005f42:	e008      	b.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005f44:	f7fc fb84 	bl	8002650 <HAL_GetTick>
 8005f48:	4602      	mov	r2, r0
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	1ad3      	subs	r3, r2, r3
 8005f4e:	2b64      	cmp	r3, #100	@ 0x64
 8005f50:	d901      	bls.n	8005f56 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8005f52:	2303      	movs	r3, #3
 8005f54:	e38f      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8005f56:	4b2c      	ldr	r3, [pc, #176]	@ (8006008 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d0f0      	beq.n	8005f44 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f62:	4b28      	ldr	r3, [pc, #160]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f64:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f6a:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f6c:	693b      	ldr	r3, [r7, #16]
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d035      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f76:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f7a:	693a      	ldr	r2, [r7, #16]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d02e      	beq.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f80:	4b20      	ldr	r3, [pc, #128]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f88:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f8a:	4b1e      	ldr	r3, [pc, #120]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f8e:	4a1d      	ldr	r2, [pc, #116]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f90:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005f94:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f96:	4b1b      	ldr	r3, [pc, #108]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f9a:	4a1a      	ldr	r2, [pc, #104]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f9c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005fa0:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8005fa2:	4a18      	ldr	r2, [pc, #96]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fa4:	693b      	ldr	r3, [r7, #16]
 8005fa6:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005fa8:	4b16      	ldr	r3, [pc, #88]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005faa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fac:	f003 0301 	and.w	r3, r3, #1
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d114      	bne.n	8005fde <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fb4:	f7fc fb4c 	bl	8002650 <HAL_GetTick>
 8005fb8:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fba:	e00a      	b.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005fbc:	f7fc fb48 	bl	8002650 <HAL_GetTick>
 8005fc0:	4602      	mov	r2, r0
 8005fc2:	697b      	ldr	r3, [r7, #20]
 8005fc4:	1ad3      	subs	r3, r2, r3
 8005fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d901      	bls.n	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8005fce:	2303      	movs	r3, #3
 8005fd0:	e351      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005fd2:	4b0c      	ldr	r3, [pc, #48]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fd4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005fd6:	f003 0302 	and.w	r3, r3, #2
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d0ee      	beq.n	8005fbc <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005fe2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fe6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005fea:	d111      	bne.n	8006010 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8005fec:	4b05      	ldr	r3, [pc, #20]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fee:	689b      	ldr	r3, [r3, #8]
 8005ff0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005ff8:	4b04      	ldr	r3, [pc, #16]	@ (800600c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005ffa:	400b      	ands	r3, r1
 8005ffc:	4901      	ldr	r1, [pc, #4]	@ (8006004 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ffe:	4313      	orrs	r3, r2
 8006000:	608b      	str	r3, [r1, #8]
 8006002:	e00b      	b.n	800601c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8006004:	40023800 	.word	0x40023800
 8006008:	40007000 	.word	0x40007000
 800600c:	0ffffcff 	.word	0x0ffffcff
 8006010:	4bac      	ldr	r3, [pc, #688]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	4aab      	ldr	r2, [pc, #684]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006016:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800601a:	6093      	str	r3, [r2, #8]
 800601c:	4ba9      	ldr	r3, [pc, #676]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800601e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006024:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006028:	49a6      	ldr	r1, [pc, #664]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800602a:	4313      	orrs	r3, r2
 800602c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0310 	and.w	r3, r3, #16
 8006036:	2b00      	cmp	r3, #0
 8006038:	d010      	beq.n	800605c <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800603a:	4ba2      	ldr	r3, [pc, #648]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800603c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006040:	4aa0      	ldr	r2, [pc, #640]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006042:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006046:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800604a:	4b9e      	ldr	r3, [pc, #632]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800604c:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006054:	499b      	ldr	r1, [pc, #620]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006056:	4313      	orrs	r3, r2
 8006058:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006064:	2b00      	cmp	r3, #0
 8006066:	d00a      	beq.n	800607e <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006068:	4b96      	ldr	r3, [pc, #600]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800606a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800606e:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006076:	4993      	ldr	r1, [pc, #588]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006078:	4313      	orrs	r3, r2
 800607a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00a      	beq.n	80060a0 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800608a:	4b8e      	ldr	r3, [pc, #568]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800608c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006090:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006098:	498a      	ldr	r1, [pc, #552]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800609a:	4313      	orrs	r3, r2
 800609c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d00a      	beq.n	80060c2 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80060ac:	4b85      	ldr	r3, [pc, #532]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80060ba:	4982      	ldr	r1, [pc, #520]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060bc:	4313      	orrs	r3, r2
 80060be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060ca:	2b00      	cmp	r3, #0
 80060cc:	d00a      	beq.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80060ce:	4b7d      	ldr	r3, [pc, #500]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060d4:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80060dc:	4979      	ldr	r1, [pc, #484]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060de:	4313      	orrs	r3, r2
 80060e0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d00a      	beq.n	8006106 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80060f0:	4b74      	ldr	r3, [pc, #464]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80060f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80060f6:	f023 0203 	bic.w	r2, r3, #3
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060fe:	4971      	ldr	r1, [pc, #452]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006100:	4313      	orrs	r3, r2
 8006102:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800610e:	2b00      	cmp	r3, #0
 8006110:	d00a      	beq.n	8006128 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006112:	4b6c      	ldr	r3, [pc, #432]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006114:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006118:	f023 020c 	bic.w	r2, r3, #12
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006120:	4968      	ldr	r1, [pc, #416]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006122:	4313      	orrs	r3, r2
 8006124:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006130:	2b00      	cmp	r3, #0
 8006132:	d00a      	beq.n	800614a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006134:	4b63      	ldr	r3, [pc, #396]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006136:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800613a:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006142:	4960      	ldr	r1, [pc, #384]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006144:	4313      	orrs	r3, r2
 8006146:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006152:	2b00      	cmp	r3, #0
 8006154:	d00a      	beq.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006156:	4b5b      	ldr	r3, [pc, #364]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006158:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800615c:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006164:	4957      	ldr	r1, [pc, #348]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006166:	4313      	orrs	r3, r2
 8006168:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006174:	2b00      	cmp	r3, #0
 8006176:	d00a      	beq.n	800618e <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006178:	4b52      	ldr	r3, [pc, #328]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800617a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800617e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006186:	494f      	ldr	r1, [pc, #316]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006188:	4313      	orrs	r3, r2
 800618a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006196:	2b00      	cmp	r3, #0
 8006198:	d00a      	beq.n	80061b0 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800619a:	4b4a      	ldr	r3, [pc, #296]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800619c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061a0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80061a4:	687b      	ldr	r3, [r7, #4]
 80061a6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061a8:	4946      	ldr	r1, [pc, #280]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061aa:	4313      	orrs	r3, r2
 80061ac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d00a      	beq.n	80061d2 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 80061bc:	4b41      	ldr	r3, [pc, #260]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061c2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061ca:	493e      	ldr	r1, [pc, #248]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061cc:	4313      	orrs	r3, r2
 80061ce:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d00a      	beq.n	80061f4 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 80061de:	4b39      	ldr	r3, [pc, #228]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80061e4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80061ec:	4935      	ldr	r1, [pc, #212]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80061ee:	4313      	orrs	r3, r2
 80061f0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d00a      	beq.n	8006216 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8006200:	4b30      	ldr	r3, [pc, #192]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006202:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006206:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800620e:	492d      	ldr	r1, [pc, #180]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006210:	4313      	orrs	r3, r2
 8006212:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800621e:	2b00      	cmp	r3, #0
 8006220:	d011      	beq.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8006222:	4b28      	ldr	r3, [pc, #160]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006224:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006228:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006230:	4924      	ldr	r1, [pc, #144]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006232:	4313      	orrs	r3, r2
 8006234:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800623c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006240:	d101      	bne.n	8006246 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8006242:	2301      	movs	r3, #1
 8006244:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	f003 0308 	and.w	r3, r3, #8
 800624e:	2b00      	cmp	r3, #0
 8006250:	d001      	beq.n	8006256 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8006252:	2301      	movs	r3, #1
 8006254:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800625e:	2b00      	cmp	r3, #0
 8006260:	d00a      	beq.n	8006278 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006262:	4b18      	ldr	r3, [pc, #96]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006264:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006268:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006270:	4914      	ldr	r1, [pc, #80]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006272:	4313      	orrs	r3, r2
 8006274:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006280:	2b00      	cmp	r3, #0
 8006282:	d00b      	beq.n	800629c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006284:	4b0f      	ldr	r3, [pc, #60]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006286:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800628a:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006294:	490b      	ldr	r1, [pc, #44]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8006296:	4313      	orrs	r3, r2
 8006298:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d00f      	beq.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 80062a8:	4b06      	ldr	r3, [pc, #24]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ae:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80062b8:	4902      	ldr	r1, [pc, #8]	@ (80062c4 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80062ba:	4313      	orrs	r3, r2
 80062bc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80062c0:	e002      	b.n	80062c8 <HAL_RCCEx_PeriphCLKConfig+0x494>
 80062c2:	bf00      	nop
 80062c4:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d00b      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80062d4:	4b8a      	ldr	r3, [pc, #552]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062da:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80062e4:	4986      	ldr	r1, [pc, #536]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062e6:	4313      	orrs	r3, r2
 80062e8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d00b      	beq.n	8006310 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80062f8:	4b81      	ldr	r3, [pc, #516]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80062fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062fe:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006308:	497d      	ldr	r1, [pc, #500]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800630a:	4313      	orrs	r3, r2
 800630c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006310:	69fb      	ldr	r3, [r7, #28]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d006      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800631e:	2b00      	cmp	r3, #0
 8006320:	f000 80d6 	beq.w	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8006324:	4b76      	ldr	r3, [pc, #472]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	4a75      	ldr	r2, [pc, #468]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800632a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800632e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006330:	f7fc f98e 	bl	8002650 <HAL_GetTick>
 8006334:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006336:	e008      	b.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8006338:	f7fc f98a 	bl	8002650 <HAL_GetTick>
 800633c:	4602      	mov	r2, r0
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	1ad3      	subs	r3, r2, r3
 8006342:	2b64      	cmp	r3, #100	@ 0x64
 8006344:	d901      	bls.n	800634a <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006346:	2303      	movs	r3, #3
 8006348:	e195      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800634a:	4b6d      	ldr	r3, [pc, #436]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d1f0      	bne.n	8006338 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f003 0301 	and.w	r3, r3, #1
 800635e:	2b00      	cmp	r3, #0
 8006360:	d021      	beq.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006366:	2b00      	cmp	r3, #0
 8006368:	d11d      	bne.n	80063a6 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800636a:	4b65      	ldr	r3, [pc, #404]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800636c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006370:	0c1b      	lsrs	r3, r3, #16
 8006372:	f003 0303 	and.w	r3, r3, #3
 8006376:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006378:	4b61      	ldr	r3, [pc, #388]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800637a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800637e:	0e1b      	lsrs	r3, r3, #24
 8006380:	f003 030f 	and.w	r3, r3, #15
 8006384:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	019a      	lsls	r2, r3, #6
 800638c:	693b      	ldr	r3, [r7, #16]
 800638e:	041b      	lsls	r3, r3, #16
 8006390:	431a      	orrs	r2, r3
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	061b      	lsls	r3, r3, #24
 8006396:	431a      	orrs	r2, r3
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	689b      	ldr	r3, [r3, #8]
 800639c:	071b      	lsls	r3, r3, #28
 800639e:	4958      	ldr	r1, [pc, #352]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063a0:	4313      	orrs	r3, r2
 80063a2:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d004      	beq.n	80063bc <HAL_RCCEx_PeriphCLKConfig+0x588>
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80063b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80063ba:	d00a      	beq.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d02e      	beq.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063cc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80063d0:	d129      	bne.n	8006426 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80063d2:	4b4b      	ldr	r3, [pc, #300]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063d4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063d8:	0c1b      	lsrs	r3, r3, #16
 80063da:	f003 0303 	and.w	r3, r3, #3
 80063de:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80063e0:	4b47      	ldr	r3, [pc, #284]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80063e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80063e6:	0f1b      	lsrs	r3, r3, #28
 80063e8:	f003 0307 	and.w	r3, r3, #7
 80063ec:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	685b      	ldr	r3, [r3, #4]
 80063f2:	019a      	lsls	r2, r3, #6
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	041b      	lsls	r3, r3, #16
 80063f8:	431a      	orrs	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	68db      	ldr	r3, [r3, #12]
 80063fe:	061b      	lsls	r3, r3, #24
 8006400:	431a      	orrs	r2, r3
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	071b      	lsls	r3, r3, #28
 8006406:	493e      	ldr	r1, [pc, #248]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006408:	4313      	orrs	r3, r2
 800640a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800640e:	4b3c      	ldr	r3, [pc, #240]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006410:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006414:	f023 021f 	bic.w	r2, r3, #31
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800641c:	3b01      	subs	r3, #1
 800641e:	4938      	ldr	r1, [pc, #224]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006420:	4313      	orrs	r3, r2
 8006422:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800642e:	2b00      	cmp	r3, #0
 8006430:	d01d      	beq.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8006432:	4b33      	ldr	r3, [pc, #204]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006434:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006438:	0e1b      	lsrs	r3, r3, #24
 800643a:	f003 030f 	and.w	r3, r3, #15
 800643e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006440:	4b2f      	ldr	r3, [pc, #188]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006442:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006446:	0f1b      	lsrs	r3, r3, #28
 8006448:	f003 0307 	and.w	r3, r3, #7
 800644c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	019a      	lsls	r2, r3, #6
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	691b      	ldr	r3, [r3, #16]
 8006458:	041b      	lsls	r3, r3, #16
 800645a:	431a      	orrs	r2, r3
 800645c:	693b      	ldr	r3, [r7, #16]
 800645e:	061b      	lsls	r3, r3, #24
 8006460:	431a      	orrs	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	071b      	lsls	r3, r3, #28
 8006466:	4926      	ldr	r1, [pc, #152]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006468:	4313      	orrs	r3, r2
 800646a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006476:	2b00      	cmp	r3, #0
 8006478:	d011      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	019a      	lsls	r2, r3, #6
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	691b      	ldr	r3, [r3, #16]
 8006484:	041b      	lsls	r3, r3, #16
 8006486:	431a      	orrs	r2, r3
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	061b      	lsls	r3, r3, #24
 800648e:	431a      	orrs	r2, r3
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	689b      	ldr	r3, [r3, #8]
 8006494:	071b      	lsls	r3, r3, #28
 8006496:	491a      	ldr	r1, [pc, #104]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006498:	4313      	orrs	r3, r2
 800649a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800649e:	4b18      	ldr	r3, [pc, #96]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	4a17      	ldr	r2, [pc, #92]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064a4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80064a8:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064aa:	f7fc f8d1 	bl	8002650 <HAL_GetTick>
 80064ae:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064b0:	e008      	b.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80064b2:	f7fc f8cd 	bl	8002650 <HAL_GetTick>
 80064b6:	4602      	mov	r2, r0
 80064b8:	697b      	ldr	r3, [r7, #20]
 80064ba:	1ad3      	subs	r3, r2, r3
 80064bc:	2b64      	cmp	r3, #100	@ 0x64
 80064be:	d901      	bls.n	80064c4 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064c0:	2303      	movs	r3, #3
 80064c2:	e0d8      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064c4:	4b0e      	ldr	r3, [pc, #56]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d0f0      	beq.n	80064b2 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80064d0:	69bb      	ldr	r3, [r7, #24]
 80064d2:	2b01      	cmp	r3, #1
 80064d4:	f040 80ce 	bne.w	8006674 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80064d8:	4b09      	ldr	r3, [pc, #36]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	4a08      	ldr	r2, [pc, #32]	@ (8006500 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80064de:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80064e2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80064e4:	f7fc f8b4 	bl	8002650 <HAL_GetTick>
 80064e8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80064ea:	e00b      	b.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80064ec:	f7fc f8b0 	bl	8002650 <HAL_GetTick>
 80064f0:	4602      	mov	r2, r0
 80064f2:	697b      	ldr	r3, [r7, #20]
 80064f4:	1ad3      	subs	r3, r2, r3
 80064f6:	2b64      	cmp	r3, #100	@ 0x64
 80064f8:	d904      	bls.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064fa:	2303      	movs	r3, #3
 80064fc:	e0bb      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x842>
 80064fe:	bf00      	nop
 8006500:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006504:	4b5e      	ldr	r3, [pc, #376]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800650c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006510:	d0ec      	beq.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800651a:	2b00      	cmp	r3, #0
 800651c:	d003      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006522:	2b00      	cmp	r3, #0
 8006524:	d009      	beq.n	800653a <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800652e:	2b00      	cmp	r3, #0
 8006530:	d02e      	beq.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006536:	2b00      	cmp	r3, #0
 8006538:	d12a      	bne.n	8006590 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800653a:	4b51      	ldr	r3, [pc, #324]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800653c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006540:	0c1b      	lsrs	r3, r3, #16
 8006542:	f003 0303 	and.w	r3, r3, #3
 8006546:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8006548:	4b4d      	ldr	r3, [pc, #308]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800654a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800654e:	0f1b      	lsrs	r3, r3, #28
 8006550:	f003 0307 	and.w	r3, r3, #7
 8006554:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	019a      	lsls	r2, r3, #6
 800655c:	693b      	ldr	r3, [r7, #16]
 800655e:	041b      	lsls	r3, r3, #16
 8006560:	431a      	orrs	r2, r3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	699b      	ldr	r3, [r3, #24]
 8006566:	061b      	lsls	r3, r3, #24
 8006568:	431a      	orrs	r2, r3
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	071b      	lsls	r3, r3, #28
 800656e:	4944      	ldr	r1, [pc, #272]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006570:	4313      	orrs	r3, r2
 8006572:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006576:	4b42      	ldr	r3, [pc, #264]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006578:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800657c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006584:	3b01      	subs	r3, #1
 8006586:	021b      	lsls	r3, r3, #8
 8006588:	493d      	ldr	r1, [pc, #244]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800658a:	4313      	orrs	r3, r2
 800658c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006598:	2b00      	cmp	r3, #0
 800659a:	d022      	beq.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065a4:	d11d      	bne.n	80065e2 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80065a6:	4b36      	ldr	r3, [pc, #216]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ac:	0e1b      	lsrs	r3, r3, #24
 80065ae:	f003 030f 	and.w	r3, r3, #15
 80065b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80065b4:	4b32      	ldr	r3, [pc, #200]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ba:	0f1b      	lsrs	r3, r3, #28
 80065bc:	f003 0307 	and.w	r3, r3, #7
 80065c0:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	695b      	ldr	r3, [r3, #20]
 80065c6:	019a      	lsls	r2, r3, #6
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a1b      	ldr	r3, [r3, #32]
 80065cc:	041b      	lsls	r3, r3, #16
 80065ce:	431a      	orrs	r2, r3
 80065d0:	693b      	ldr	r3, [r7, #16]
 80065d2:	061b      	lsls	r3, r3, #24
 80065d4:	431a      	orrs	r2, r3
 80065d6:	68fb      	ldr	r3, [r7, #12]
 80065d8:	071b      	lsls	r3, r3, #28
 80065da:	4929      	ldr	r1, [pc, #164]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065dc:	4313      	orrs	r3, r2
 80065de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f003 0308 	and.w	r3, r3, #8
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d028      	beq.n	8006640 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80065ee:	4b24      	ldr	r3, [pc, #144]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065f4:	0e1b      	lsrs	r3, r3, #24
 80065f6:	f003 030f 	and.w	r3, r3, #15
 80065fa:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80065fc:	4b20      	ldr	r3, [pc, #128]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80065fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006602:	0c1b      	lsrs	r3, r3, #16
 8006604:	f003 0303 	and.w	r3, r3, #3
 8006608:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	695b      	ldr	r3, [r3, #20]
 800660e:	019a      	lsls	r2, r3, #6
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	041b      	lsls	r3, r3, #16
 8006614:	431a      	orrs	r2, r3
 8006616:	693b      	ldr	r3, [r7, #16]
 8006618:	061b      	lsls	r3, r3, #24
 800661a:	431a      	orrs	r2, r3
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	69db      	ldr	r3, [r3, #28]
 8006620:	071b      	lsls	r3, r3, #28
 8006622:	4917      	ldr	r1, [pc, #92]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006624:	4313      	orrs	r3, r2
 8006626:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800662a:	4b15      	ldr	r3, [pc, #84]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800662c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006630:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006638:	4911      	ldr	r1, [pc, #68]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800663a:	4313      	orrs	r3, r2
 800663c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8006640:	4b0f      	ldr	r3, [pc, #60]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	4a0e      	ldr	r2, [pc, #56]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006646:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800664a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800664c:	f7fc f800 	bl	8002650 <HAL_GetTick>
 8006650:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006652:	e008      	b.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8006654:	f7fb fffc 	bl	8002650 <HAL_GetTick>
 8006658:	4602      	mov	r2, r0
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	1ad3      	subs	r3, r2, r3
 800665e:	2b64      	cmp	r3, #100	@ 0x64
 8006660:	d901      	bls.n	8006666 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006662:	2303      	movs	r3, #3
 8006664:	e007      	b.n	8006676 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006666:	4b06      	ldr	r3, [pc, #24]	@ (8006680 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8006668:	681b      	ldr	r3, [r3, #0]
 800666a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800666e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006672:	d1ef      	bne.n	8006654 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8006674:	2300      	movs	r3, #0
}
 8006676:	4618      	mov	r0, r3
 8006678:	3720      	adds	r7, #32
 800667a:	46bd      	mov	sp, r7
 800667c:	bd80      	pop	{r7, pc}
 800667e:	bf00      	nop
 8006680:	40023800 	.word	0x40023800

08006684 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8006684:	b580      	push	{r7, lr}
 8006686:	b082      	sub	sp, #8
 8006688:	af00      	add	r7, sp, #0
 800668a:	6078      	str	r0, [r7, #4]
 800668c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	2b00      	cmp	r3, #0
 8006692:	d101      	bne.n	8006698 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8006694:	2301      	movs	r3, #1
 8006696:	e025      	b.n	80066e4 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800669e:	b2db      	uxtb	r3, r3
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d106      	bne.n	80066b2 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2200      	movs	r2, #0
 80066a8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 80066ac:	6878      	ldr	r0, [r7, #4]
 80066ae:	f7fb fc2d 	bl	8001f0c <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2202      	movs	r2, #2
 80066b6:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681a      	ldr	r2, [r3, #0]
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	3304      	adds	r3, #4
 80066c2:	4619      	mov	r1, r3
 80066c4:	4610      	mov	r0, r2
 80066c6:	f000 fb3b 	bl	8006d40 <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	6818      	ldr	r0, [r3, #0]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	685b      	ldr	r3, [r3, #4]
 80066d2:	461a      	mov	r2, r3
 80066d4:	6839      	ldr	r1, [r7, #0]
 80066d6:	f000 fb8f 	bl	8006df8 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2201      	movs	r2, #1
 80066de:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80066e2:	2300      	movs	r3, #0
}
 80066e4:	4618      	mov	r0, r3
 80066e6:	3708      	adds	r7, #8
 80066e8:	46bd      	mov	sp, r7
 80066ea:	bd80      	pop	{r7, pc}

080066ec <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	b086      	sub	sp, #24
 80066f0:	af00      	add	r7, sp, #0
 80066f2:	60f8      	str	r0, [r7, #12]
 80066f4:	60b9      	str	r1, [r7, #8]
 80066f6:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80066fe:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 8006700:	7dfb      	ldrb	r3, [r7, #23]
 8006702:	2b02      	cmp	r3, #2
 8006704:	d101      	bne.n	800670a <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 8006706:	2302      	movs	r3, #2
 8006708:	e021      	b.n	800674e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 800670a:	7dfb      	ldrb	r3, [r7, #23]
 800670c:	2b01      	cmp	r3, #1
 800670e:	d002      	beq.n	8006716 <HAL_SDRAM_SendCommand+0x2a>
 8006710:	7dfb      	ldrb	r3, [r7, #23]
 8006712:	2b05      	cmp	r3, #5
 8006714:	d118      	bne.n	8006748 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	2202      	movs	r2, #2
 800671a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	687a      	ldr	r2, [r7, #4]
 8006724:	68b9      	ldr	r1, [r7, #8]
 8006726:	4618      	mov	r0, r3
 8006728:	f000 fbd0 	bl	8006ecc <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	2b02      	cmp	r3, #2
 8006732:	d104      	bne.n	800673e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8006734:	68fb      	ldr	r3, [r7, #12]
 8006736:	2205      	movs	r2, #5
 8006738:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800673c:	e006      	b.n	800674c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8006746:	e001      	b.n	800674c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8006748:	2301      	movs	r3, #1
 800674a:	e000      	b.n	800674e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3718      	adds	r7, #24
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}

08006756 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8006756:	b580      	push	{r7, lr}
 8006758:	b082      	sub	sp, #8
 800675a:	af00      	add	r7, sp, #0
 800675c:	6078      	str	r0, [r7, #4]
 800675e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006766:	b2db      	uxtb	r3, r3
 8006768:	2b02      	cmp	r3, #2
 800676a:	d101      	bne.n	8006770 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800676c:	2302      	movs	r3, #2
 800676e:	e016      	b.n	800679e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006776:	b2db      	uxtb	r3, r3
 8006778:	2b01      	cmp	r3, #1
 800677a:	d10f      	bne.n	800679c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	2202      	movs	r2, #2
 8006780:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6839      	ldr	r1, [r7, #0]
 800678a:	4618      	mov	r0, r3
 800678c:	f000 fbc2 	bl	8006f14 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8006798:	2300      	movs	r3, #0
 800679a:	e000      	b.n	800679e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800679c:	2301      	movs	r3, #1
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3708      	adds	r7, #8
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}

080067a6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067a6:	b580      	push	{r7, lr}
 80067a8:	b082      	sub	sp, #8
 80067aa:	af00      	add	r7, sp, #0
 80067ac:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d101      	bne.n	80067b8 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067b4:	2301      	movs	r3, #1
 80067b6:	e049      	b.n	800684c <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067be:	b2db      	uxtb	r3, r3
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d106      	bne.n	80067d2 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2200      	movs	r2, #0
 80067c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80067cc:	6878      	ldr	r0, [r7, #4]
 80067ce:	f000 f841 	bl	8006854 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	2202      	movs	r2, #2
 80067d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681a      	ldr	r2, [r3, #0]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	3304      	adds	r3, #4
 80067e2:	4619      	mov	r1, r3
 80067e4:	4610      	mov	r0, r2
 80067e6:	f000 f9e7 	bl	8006bb8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2201      	movs	r2, #1
 80067ee:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	2201      	movs	r2, #1
 80067f6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2201      	movs	r2, #1
 80067fe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2201      	movs	r2, #1
 8006806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	2201      	movs	r2, #1
 800680e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2201      	movs	r2, #1
 8006816:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2201      	movs	r2, #1
 800681e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	2201      	movs	r2, #1
 8006826:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	2201      	movs	r2, #1
 800682e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	2201      	movs	r2, #1
 8006836:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	2201      	movs	r2, #1
 800683e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	2201      	movs	r2, #1
 8006846:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800684a:	2300      	movs	r3, #0
}
 800684c:	4618      	mov	r0, r3
 800684e:	3708      	adds	r7, #8
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006854:	b480      	push	{r7}
 8006856:	b083      	sub	sp, #12
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800685c:	bf00      	nop
 800685e:	370c      	adds	r7, #12
 8006860:	46bd      	mov	sp, r7
 8006862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006866:	4770      	bx	lr

08006868 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006868:	b480      	push	{r7}
 800686a:	b085      	sub	sp, #20
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006876:	b2db      	uxtb	r3, r3
 8006878:	2b01      	cmp	r3, #1
 800687a:	d001      	beq.n	8006880 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800687c:	2301      	movs	r3, #1
 800687e:	e054      	b.n	800692a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	2202      	movs	r2, #2
 8006884:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68da      	ldr	r2, [r3, #12]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f042 0201 	orr.w	r2, r2, #1
 8006896:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	4a26      	ldr	r2, [pc, #152]	@ (8006938 <HAL_TIM_Base_Start_IT+0xd0>)
 800689e:	4293      	cmp	r3, r2
 80068a0:	d022      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x80>
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068aa:	d01d      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x80>
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	4a22      	ldr	r2, [pc, #136]	@ (800693c <HAL_TIM_Base_Start_IT+0xd4>)
 80068b2:	4293      	cmp	r3, r2
 80068b4:	d018      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x80>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	4a21      	ldr	r2, [pc, #132]	@ (8006940 <HAL_TIM_Base_Start_IT+0xd8>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d013      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x80>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	4a1f      	ldr	r2, [pc, #124]	@ (8006944 <HAL_TIM_Base_Start_IT+0xdc>)
 80068c6:	4293      	cmp	r3, r2
 80068c8:	d00e      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x80>
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a1e      	ldr	r2, [pc, #120]	@ (8006948 <HAL_TIM_Base_Start_IT+0xe0>)
 80068d0:	4293      	cmp	r3, r2
 80068d2:	d009      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x80>
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	4a1c      	ldr	r2, [pc, #112]	@ (800694c <HAL_TIM_Base_Start_IT+0xe4>)
 80068da:	4293      	cmp	r3, r2
 80068dc:	d004      	beq.n	80068e8 <HAL_TIM_Base_Start_IT+0x80>
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	4a1b      	ldr	r2, [pc, #108]	@ (8006950 <HAL_TIM_Base_Start_IT+0xe8>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d115      	bne.n	8006914 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	689a      	ldr	r2, [r3, #8]
 80068ee:	4b19      	ldr	r3, [pc, #100]	@ (8006954 <HAL_TIM_Base_Start_IT+0xec>)
 80068f0:	4013      	ands	r3, r2
 80068f2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	2b06      	cmp	r3, #6
 80068f8:	d015      	beq.n	8006926 <HAL_TIM_Base_Start_IT+0xbe>
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006900:	d011      	beq.n	8006926 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	681a      	ldr	r2, [r3, #0]
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f042 0201 	orr.w	r2, r2, #1
 8006910:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006912:	e008      	b.n	8006926 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	681a      	ldr	r2, [r3, #0]
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	681b      	ldr	r3, [r3, #0]
 800691e:	f042 0201 	orr.w	r2, r2, #1
 8006922:	601a      	str	r2, [r3, #0]
 8006924:	e000      	b.n	8006928 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006926:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006928:	2300      	movs	r3, #0
}
 800692a:	4618      	mov	r0, r3
 800692c:	3714      	adds	r7, #20
 800692e:	46bd      	mov	sp, r7
 8006930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006934:	4770      	bx	lr
 8006936:	bf00      	nop
 8006938:	40010000 	.word	0x40010000
 800693c:	40000400 	.word	0x40000400
 8006940:	40000800 	.word	0x40000800
 8006944:	40000c00 	.word	0x40000c00
 8006948:	40010400 	.word	0x40010400
 800694c:	40014000 	.word	0x40014000
 8006950:	40001800 	.word	0x40001800
 8006954:	00010007 	.word	0x00010007

08006958 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b084      	sub	sp, #16
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	681b      	ldr	r3, [r3, #0]
 8006964:	68db      	ldr	r3, [r3, #12]
 8006966:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	691b      	ldr	r3, [r3, #16]
 800696e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	f003 0302 	and.w	r3, r3, #2
 8006976:	2b00      	cmp	r3, #0
 8006978:	d020      	beq.n	80069bc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	f003 0302 	and.w	r3, r3, #2
 8006980:	2b00      	cmp	r3, #0
 8006982:	d01b      	beq.n	80069bc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f06f 0202 	mvn.w	r2, #2
 800698c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	2201      	movs	r2, #1
 8006992:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	699b      	ldr	r3, [r3, #24]
 800699a:	f003 0303 	and.w	r3, r3, #3
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d003      	beq.n	80069aa <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f000 f8e9 	bl	8006b7a <HAL_TIM_IC_CaptureCallback>
 80069a8:	e005      	b.n	80069b6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069aa:	6878      	ldr	r0, [r7, #4]
 80069ac:	f000 f8db 	bl	8006b66 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	f000 f8ec 	bl	8006b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	2200      	movs	r2, #0
 80069ba:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80069bc:	68bb      	ldr	r3, [r7, #8]
 80069be:	f003 0304 	and.w	r3, r3, #4
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d020      	beq.n	8006a08 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	f003 0304 	and.w	r3, r3, #4
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d01b      	beq.n	8006a08 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	f06f 0204 	mvn.w	r2, #4
 80069d8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2202      	movs	r2, #2
 80069de:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	699b      	ldr	r3, [r3, #24]
 80069e6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d003      	beq.n	80069f6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80069ee:	6878      	ldr	r0, [r7, #4]
 80069f0:	f000 f8c3 	bl	8006b7a <HAL_TIM_IC_CaptureCallback>
 80069f4:	e005      	b.n	8006a02 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80069f6:	6878      	ldr	r0, [r7, #4]
 80069f8:	f000 f8b5 	bl	8006b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f000 f8c6 	bl	8006b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2200      	movs	r2, #0
 8006a06:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	f003 0308 	and.w	r3, r3, #8
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d020      	beq.n	8006a54 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	f003 0308 	and.w	r3, r3, #8
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d01b      	beq.n	8006a54 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f06f 0208 	mvn.w	r2, #8
 8006a24:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2204      	movs	r2, #4
 8006a2a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	69db      	ldr	r3, [r3, #28]
 8006a32:	f003 0303 	and.w	r3, r3, #3
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d003      	beq.n	8006a42 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a3a:	6878      	ldr	r0, [r7, #4]
 8006a3c:	f000 f89d 	bl	8006b7a <HAL_TIM_IC_CaptureCallback>
 8006a40:	e005      	b.n	8006a4e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 f88f 	bl	8006b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a48:	6878      	ldr	r0, [r7, #4]
 8006a4a:	f000 f8a0 	bl	8006b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	2200      	movs	r2, #0
 8006a52:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a54:	68bb      	ldr	r3, [r7, #8]
 8006a56:	f003 0310 	and.w	r3, r3, #16
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d020      	beq.n	8006aa0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	f003 0310 	and.w	r3, r3, #16
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d01b      	beq.n	8006aa0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f06f 0210 	mvn.w	r2, #16
 8006a70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	2208      	movs	r2, #8
 8006a76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	69db      	ldr	r3, [r3, #28]
 8006a7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d003      	beq.n	8006a8e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f000 f877 	bl	8006b7a <HAL_TIM_IC_CaptureCallback>
 8006a8c:	e005      	b.n	8006a9a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f000 f869 	bl	8006b66 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a94:	6878      	ldr	r0, [r7, #4]
 8006a96:	f000 f87a 	bl	8006b8e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	f003 0301 	and.w	r3, r3, #1
 8006aa6:	2b00      	cmp	r3, #0
 8006aa8:	d00c      	beq.n	8006ac4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	f003 0301 	and.w	r3, r3, #1
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d007      	beq.n	8006ac4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f06f 0201 	mvn.w	r2, #1
 8006abc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f7fa ff42 	bl	8001948 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d104      	bne.n	8006ad8 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ad4:	2b00      	cmp	r3, #0
 8006ad6:	d00c      	beq.n	8006af2 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ade:	2b00      	cmp	r3, #0
 8006ae0:	d007      	beq.n	8006af2 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 f913 	bl	8006d18 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006af2:	68bb      	ldr	r3, [r7, #8]
 8006af4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d00c      	beq.n	8006b16 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006afc:	68fb      	ldr	r3, [r7, #12]
 8006afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d007      	beq.n	8006b16 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006b0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006b10:	6878      	ldr	r0, [r7, #4]
 8006b12:	f000 f90b 	bl	8006d2c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006b16:	68bb      	ldr	r3, [r7, #8]
 8006b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d00c      	beq.n	8006b3a <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d007      	beq.n	8006b3a <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 f834 	bl	8006ba2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006b3a:	68bb      	ldr	r3, [r7, #8]
 8006b3c:	f003 0320 	and.w	r3, r3, #32
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d00c      	beq.n	8006b5e <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	f003 0320 	and.w	r3, r3, #32
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d007      	beq.n	8006b5e <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	f06f 0220 	mvn.w	r2, #32
 8006b56:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	f000 f8d3 	bl	8006d04 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006b5e:	bf00      	nop
 8006b60:	3710      	adds	r7, #16
 8006b62:	46bd      	mov	sp, r7
 8006b64:	bd80      	pop	{r7, pc}

08006b66 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006b66:	b480      	push	{r7}
 8006b68:	b083      	sub	sp, #12
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006b6e:	bf00      	nop
 8006b70:	370c      	adds	r7, #12
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr

08006b7a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006b7a:	b480      	push	{r7}
 8006b7c:	b083      	sub	sp, #12
 8006b7e:	af00      	add	r7, sp, #0
 8006b80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006b82:	bf00      	nop
 8006b84:	370c      	adds	r7, #12
 8006b86:	46bd      	mov	sp, r7
 8006b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8c:	4770      	bx	lr

08006b8e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006b8e:	b480      	push	{r7}
 8006b90:	b083      	sub	sp, #12
 8006b92:	af00      	add	r7, sp, #0
 8006b94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b96:	bf00      	nop
 8006b98:	370c      	adds	r7, #12
 8006b9a:	46bd      	mov	sp, r7
 8006b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba0:	4770      	bx	lr

08006ba2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006ba2:	b480      	push	{r7}
 8006ba4:	b083      	sub	sp, #12
 8006ba6:	af00      	add	r7, sp, #0
 8006ba8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006baa:	bf00      	nop
 8006bac:	370c      	adds	r7, #12
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb4:	4770      	bx	lr
	...

08006bb8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b085      	sub	sp, #20
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a43      	ldr	r2, [pc, #268]	@ (8006cd8 <TIM_Base_SetConfig+0x120>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d013      	beq.n	8006bf8 <TIM_Base_SetConfig+0x40>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006bd6:	d00f      	beq.n	8006bf8 <TIM_Base_SetConfig+0x40>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a40      	ldr	r2, [pc, #256]	@ (8006cdc <TIM_Base_SetConfig+0x124>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d00b      	beq.n	8006bf8 <TIM_Base_SetConfig+0x40>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	4a3f      	ldr	r2, [pc, #252]	@ (8006ce0 <TIM_Base_SetConfig+0x128>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d007      	beq.n	8006bf8 <TIM_Base_SetConfig+0x40>
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	4a3e      	ldr	r2, [pc, #248]	@ (8006ce4 <TIM_Base_SetConfig+0x12c>)
 8006bec:	4293      	cmp	r3, r2
 8006bee:	d003      	beq.n	8006bf8 <TIM_Base_SetConfig+0x40>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	4a3d      	ldr	r2, [pc, #244]	@ (8006ce8 <TIM_Base_SetConfig+0x130>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d108      	bne.n	8006c0a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bfe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	4313      	orrs	r3, r2
 8006c08:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	4a32      	ldr	r2, [pc, #200]	@ (8006cd8 <TIM_Base_SetConfig+0x120>)
 8006c0e:	4293      	cmp	r3, r2
 8006c10:	d02b      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c18:	d027      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	4a2f      	ldr	r2, [pc, #188]	@ (8006cdc <TIM_Base_SetConfig+0x124>)
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	d023      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	4a2e      	ldr	r2, [pc, #184]	@ (8006ce0 <TIM_Base_SetConfig+0x128>)
 8006c26:	4293      	cmp	r3, r2
 8006c28:	d01f      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	4a2d      	ldr	r2, [pc, #180]	@ (8006ce4 <TIM_Base_SetConfig+0x12c>)
 8006c2e:	4293      	cmp	r3, r2
 8006c30:	d01b      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	4a2c      	ldr	r2, [pc, #176]	@ (8006ce8 <TIM_Base_SetConfig+0x130>)
 8006c36:	4293      	cmp	r3, r2
 8006c38:	d017      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	4a2b      	ldr	r2, [pc, #172]	@ (8006cec <TIM_Base_SetConfig+0x134>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d013      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	4a2a      	ldr	r2, [pc, #168]	@ (8006cf0 <TIM_Base_SetConfig+0x138>)
 8006c46:	4293      	cmp	r3, r2
 8006c48:	d00f      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	4a29      	ldr	r2, [pc, #164]	@ (8006cf4 <TIM_Base_SetConfig+0x13c>)
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d00b      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	4a28      	ldr	r2, [pc, #160]	@ (8006cf8 <TIM_Base_SetConfig+0x140>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d007      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	4a27      	ldr	r2, [pc, #156]	@ (8006cfc <TIM_Base_SetConfig+0x144>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d003      	beq.n	8006c6a <TIM_Base_SetConfig+0xb2>
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	4a26      	ldr	r2, [pc, #152]	@ (8006d00 <TIM_Base_SetConfig+0x148>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d108      	bne.n	8006c7c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c70:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	68fa      	ldr	r2, [r7, #12]
 8006c78:	4313      	orrs	r3, r2
 8006c7a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006c7c:	68fb      	ldr	r3, [r7, #12]
 8006c7e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006c82:	683b      	ldr	r3, [r7, #0]
 8006c84:	695b      	ldr	r3, [r3, #20]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c8a:	683b      	ldr	r3, [r7, #0]
 8006c8c:	689a      	ldr	r2, [r3, #8]
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c92:	683b      	ldr	r3, [r7, #0]
 8006c94:	681a      	ldr	r2, [r3, #0]
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	4a0e      	ldr	r2, [pc, #56]	@ (8006cd8 <TIM_Base_SetConfig+0x120>)
 8006c9e:	4293      	cmp	r3, r2
 8006ca0:	d003      	beq.n	8006caa <TIM_Base_SetConfig+0xf2>
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	4a10      	ldr	r2, [pc, #64]	@ (8006ce8 <TIM_Base_SetConfig+0x130>)
 8006ca6:	4293      	cmp	r3, r2
 8006ca8:	d103      	bne.n	8006cb2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006caa:	683b      	ldr	r3, [r7, #0]
 8006cac:	691a      	ldr	r2, [r3, #16]
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	f043 0204 	orr.w	r2, r3, #4
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	2201      	movs	r2, #1
 8006cc2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	68fa      	ldr	r2, [r7, #12]
 8006cc8:	601a      	str	r2, [r3, #0]
}
 8006cca:	bf00      	nop
 8006ccc:	3714      	adds	r7, #20
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	40010000 	.word	0x40010000
 8006cdc:	40000400 	.word	0x40000400
 8006ce0:	40000800 	.word	0x40000800
 8006ce4:	40000c00 	.word	0x40000c00
 8006ce8:	40010400 	.word	0x40010400
 8006cec:	40014000 	.word	0x40014000
 8006cf0:	40014400 	.word	0x40014400
 8006cf4:	40014800 	.word	0x40014800
 8006cf8:	40001800 	.word	0x40001800
 8006cfc:	40001c00 	.word	0x40001c00
 8006d00:	40002000 	.word	0x40002000

08006d04 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d04:	b480      	push	{r7}
 8006d06:	b083      	sub	sp, #12
 8006d08:	af00      	add	r7, sp, #0
 8006d0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d0c:	bf00      	nop
 8006d0e:	370c      	adds	r7, #12
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d20:	bf00      	nop
 8006d22:	370c      	adds	r7, #12
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
 8006d48:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 8006d4a:	683b      	ldr	r3, [r7, #0]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d121      	bne.n	8006d96 <FMC_SDRAM_Init+0x56>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	681a      	ldr	r2, [r3, #0]
 8006d56:	4b27      	ldr	r3, [pc, #156]	@ (8006df4 <FMC_SDRAM_Init+0xb4>)
 8006d58:	4013      	ands	r3, r2
 8006d5a:	683a      	ldr	r2, [r7, #0]
 8006d5c:	6851      	ldr	r1, [r2, #4]
 8006d5e:	683a      	ldr	r2, [r7, #0]
 8006d60:	6892      	ldr	r2, [r2, #8]
 8006d62:	4311      	orrs	r1, r2
 8006d64:	683a      	ldr	r2, [r7, #0]
 8006d66:	68d2      	ldr	r2, [r2, #12]
 8006d68:	4311      	orrs	r1, r2
 8006d6a:	683a      	ldr	r2, [r7, #0]
 8006d6c:	6912      	ldr	r2, [r2, #16]
 8006d6e:	4311      	orrs	r1, r2
 8006d70:	683a      	ldr	r2, [r7, #0]
 8006d72:	6952      	ldr	r2, [r2, #20]
 8006d74:	4311      	orrs	r1, r2
 8006d76:	683a      	ldr	r2, [r7, #0]
 8006d78:	6992      	ldr	r2, [r2, #24]
 8006d7a:	4311      	orrs	r1, r2
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	69d2      	ldr	r2, [r2, #28]
 8006d80:	4311      	orrs	r1, r2
 8006d82:	683a      	ldr	r2, [r7, #0]
 8006d84:	6a12      	ldr	r2, [r2, #32]
 8006d86:	4311      	orrs	r1, r2
 8006d88:	683a      	ldr	r2, [r7, #0]
 8006d8a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006d8c:	430a      	orrs	r2, r1
 8006d8e:	431a      	orrs	r2, r3
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	601a      	str	r2, [r3, #0]
 8006d94:	e026      	b.n	8006de4 <FMC_SDRAM_Init+0xa4>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8006d9e:	683b      	ldr	r3, [r7, #0]
 8006da0:	69d9      	ldr	r1, [r3, #28]
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	6a1b      	ldr	r3, [r3, #32]
 8006da6:	4319      	orrs	r1, r3
 8006da8:	683b      	ldr	r3, [r7, #0]
 8006daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dac:	430b      	orrs	r3, r1
 8006dae:	431a      	orrs	r2, r3
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	685a      	ldr	r2, [r3, #4]
 8006db8:	4b0e      	ldr	r3, [pc, #56]	@ (8006df4 <FMC_SDRAM_Init+0xb4>)
 8006dba:	4013      	ands	r3, r2
 8006dbc:	683a      	ldr	r2, [r7, #0]
 8006dbe:	6851      	ldr	r1, [r2, #4]
 8006dc0:	683a      	ldr	r2, [r7, #0]
 8006dc2:	6892      	ldr	r2, [r2, #8]
 8006dc4:	4311      	orrs	r1, r2
 8006dc6:	683a      	ldr	r2, [r7, #0]
 8006dc8:	68d2      	ldr	r2, [r2, #12]
 8006dca:	4311      	orrs	r1, r2
 8006dcc:	683a      	ldr	r2, [r7, #0]
 8006dce:	6912      	ldr	r2, [r2, #16]
 8006dd0:	4311      	orrs	r1, r2
 8006dd2:	683a      	ldr	r2, [r7, #0]
 8006dd4:	6952      	ldr	r2, [r2, #20]
 8006dd6:	4311      	orrs	r1, r2
 8006dd8:	683a      	ldr	r2, [r7, #0]
 8006dda:	6992      	ldr	r2, [r2, #24]
 8006ddc:	430a      	orrs	r2, r1
 8006dde:	431a      	orrs	r2, r3
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 8006de4:	2300      	movs	r3, #0
}
 8006de6:	4618      	mov	r0, r3
 8006de8:	370c      	adds	r7, #12
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr
 8006df2:	bf00      	nop
 8006df4:	ffff8000 	.word	0xffff8000

08006df8 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8006df8:	b480      	push	{r7}
 8006dfa:	b085      	sub	sp, #20
 8006dfc:	af00      	add	r7, sp, #0
 8006dfe:	60f8      	str	r0, [r7, #12]
 8006e00:	60b9      	str	r1, [r7, #8]
 8006e02:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d128      	bne.n	8006e5c <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	1e59      	subs	r1, r3, #1
 8006e18:	68bb      	ldr	r3, [r7, #8]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	3b01      	subs	r3, #1
 8006e1e:	011b      	lsls	r3, r3, #4
 8006e20:	4319      	orrs	r1, r3
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	689b      	ldr	r3, [r3, #8]
 8006e26:	3b01      	subs	r3, #1
 8006e28:	021b      	lsls	r3, r3, #8
 8006e2a:	4319      	orrs	r1, r3
 8006e2c:	68bb      	ldr	r3, [r7, #8]
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	3b01      	subs	r3, #1
 8006e32:	031b      	lsls	r3, r3, #12
 8006e34:	4319      	orrs	r1, r3
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	691b      	ldr	r3, [r3, #16]
 8006e3a:	3b01      	subs	r3, #1
 8006e3c:	041b      	lsls	r3, r3, #16
 8006e3e:	4319      	orrs	r1, r3
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	695b      	ldr	r3, [r3, #20]
 8006e44:	3b01      	subs	r3, #1
 8006e46:	051b      	lsls	r3, r3, #20
 8006e48:	4319      	orrs	r1, r3
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	699b      	ldr	r3, [r3, #24]
 8006e4e:	3b01      	subs	r3, #1
 8006e50:	061b      	lsls	r3, r3, #24
 8006e52:	430b      	orrs	r3, r1
 8006e54:	431a      	orrs	r2, r3
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	609a      	str	r2, [r3, #8]
 8006e5a:	e02d      	b.n	8006eb8 <FMC_SDRAM_Timing_Init+0xc0>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	689a      	ldr	r2, [r3, #8]
 8006e60:	4b19      	ldr	r3, [pc, #100]	@ (8006ec8 <FMC_SDRAM_Timing_Init+0xd0>)
 8006e62:	4013      	ands	r3, r2
 8006e64:	68ba      	ldr	r2, [r7, #8]
 8006e66:	68d2      	ldr	r2, [r2, #12]
 8006e68:	3a01      	subs	r2, #1
 8006e6a:	0311      	lsls	r1, r2, #12
 8006e6c:	68ba      	ldr	r2, [r7, #8]
 8006e6e:	6952      	ldr	r2, [r2, #20]
 8006e70:	3a01      	subs	r2, #1
 8006e72:	0512      	lsls	r2, r2, #20
 8006e74:	430a      	orrs	r2, r1
 8006e76:	431a      	orrs	r2, r3
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 8006e84:	68bb      	ldr	r3, [r7, #8]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	1e59      	subs	r1, r3, #1
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	685b      	ldr	r3, [r3, #4]
 8006e8e:	3b01      	subs	r3, #1
 8006e90:	011b      	lsls	r3, r3, #4
 8006e92:	4319      	orrs	r1, r3
 8006e94:	68bb      	ldr	r3, [r7, #8]
 8006e96:	689b      	ldr	r3, [r3, #8]
 8006e98:	3b01      	subs	r3, #1
 8006e9a:	021b      	lsls	r3, r3, #8
 8006e9c:	4319      	orrs	r1, r3
 8006e9e:	68bb      	ldr	r3, [r7, #8]
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	3b01      	subs	r3, #1
 8006ea4:	041b      	lsls	r3, r3, #16
 8006ea6:	4319      	orrs	r1, r3
 8006ea8:	68bb      	ldr	r3, [r7, #8]
 8006eaa:	699b      	ldr	r3, [r3, #24]
 8006eac:	3b01      	subs	r3, #1
 8006eae:	061b      	lsls	r3, r3, #24
 8006eb0:	430b      	orrs	r3, r1
 8006eb2:	431a      	orrs	r2, r3
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3714      	adds	r7, #20
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr
 8006ec6:	bf00      	nop
 8006ec8:	ff0f0fff 	.word	0xff0f0fff

08006ecc <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b085      	sub	sp, #20
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	60f8      	str	r0, [r7, #12]
 8006ed4:	60b9      	str	r1, [r7, #8]
 8006ed6:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	691a      	ldr	r2, [r3, #16]
 8006edc:	4b0c      	ldr	r3, [pc, #48]	@ (8006f10 <FMC_SDRAM_SendCommand+0x44>)
 8006ede:	4013      	ands	r3, r2
 8006ee0:	68ba      	ldr	r2, [r7, #8]
 8006ee2:	6811      	ldr	r1, [r2, #0]
 8006ee4:	68ba      	ldr	r2, [r7, #8]
 8006ee6:	6852      	ldr	r2, [r2, #4]
 8006ee8:	4311      	orrs	r1, r2
 8006eea:	68ba      	ldr	r2, [r7, #8]
 8006eec:	6892      	ldr	r2, [r2, #8]
 8006eee:	3a01      	subs	r2, #1
 8006ef0:	0152      	lsls	r2, r2, #5
 8006ef2:	4311      	orrs	r1, r2
 8006ef4:	68ba      	ldr	r2, [r7, #8]
 8006ef6:	68d2      	ldr	r2, [r2, #12]
 8006ef8:	0252      	lsls	r2, r2, #9
 8006efa:	430a      	orrs	r2, r1
 8006efc:	431a      	orrs	r2, r3
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Timeout);
  return HAL_OK;
 8006f02:	2300      	movs	r3, #0
}
 8006f04:	4618      	mov	r0, r3
 8006f06:	3714      	adds	r7, #20
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f0e:	4770      	bx	lr
 8006f10:	ffc00000 	.word	0xffc00000

08006f14 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8006f14:	b480      	push	{r7}
 8006f16:	b083      	sub	sp, #12
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	695a      	ldr	r2, [r3, #20]
 8006f22:	4b07      	ldr	r3, [pc, #28]	@ (8006f40 <FMC_SDRAM_ProgramRefreshRate+0x2c>)
 8006f24:	4013      	ands	r3, r2
 8006f26:	683a      	ldr	r2, [r7, #0]
 8006f28:	0052      	lsls	r2, r2, #1
 8006f2a:	431a      	orrs	r2, r3
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	370c      	adds	r7, #12
 8006f36:	46bd      	mov	sp, r7
 8006f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f3c:	4770      	bx	lr
 8006f3e:	bf00      	nop
 8006f40:	ffffc001 	.word	0xffffc001

08006f44 <MX_LIBJPEG_Init>:
/* USER CODE BEGIN 2 */
/* USER CODE END 2 */

/* LIBJPEG init function */
void MX_LIBJPEG_Init(void)
{
 8006f44:	b480      	push	{r7}
 8006f46:	af00      	add	r7, sp, #0
  */

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 8006f48:	bf00      	nop
 8006f4a:	46bd      	mov	sp, r7
 8006f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f50:	4770      	bx	lr

08006f52 <memset>:
 8006f52:	4402      	add	r2, r0
 8006f54:	4603      	mov	r3, r0
 8006f56:	4293      	cmp	r3, r2
 8006f58:	d100      	bne.n	8006f5c <memset+0xa>
 8006f5a:	4770      	bx	lr
 8006f5c:	f803 1b01 	strb.w	r1, [r3], #1
 8006f60:	e7f9      	b.n	8006f56 <memset+0x4>
	...

08006f64 <__libc_init_array>:
 8006f64:	b570      	push	{r4, r5, r6, lr}
 8006f66:	4d0d      	ldr	r5, [pc, #52]	@ (8006f9c <__libc_init_array+0x38>)
 8006f68:	4c0d      	ldr	r4, [pc, #52]	@ (8006fa0 <__libc_init_array+0x3c>)
 8006f6a:	1b64      	subs	r4, r4, r5
 8006f6c:	10a4      	asrs	r4, r4, #2
 8006f6e:	2600      	movs	r6, #0
 8006f70:	42a6      	cmp	r6, r4
 8006f72:	d109      	bne.n	8006f88 <__libc_init_array+0x24>
 8006f74:	4d0b      	ldr	r5, [pc, #44]	@ (8006fa4 <__libc_init_array+0x40>)
 8006f76:	4c0c      	ldr	r4, [pc, #48]	@ (8006fa8 <__libc_init_array+0x44>)
 8006f78:	f000 f818 	bl	8006fac <_init>
 8006f7c:	1b64      	subs	r4, r4, r5
 8006f7e:	10a4      	asrs	r4, r4, #2
 8006f80:	2600      	movs	r6, #0
 8006f82:	42a6      	cmp	r6, r4
 8006f84:	d105      	bne.n	8006f92 <__libc_init_array+0x2e>
 8006f86:	bd70      	pop	{r4, r5, r6, pc}
 8006f88:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f8c:	4798      	blx	r3
 8006f8e:	3601      	adds	r6, #1
 8006f90:	e7ee      	b.n	8006f70 <__libc_init_array+0xc>
 8006f92:	f855 3b04 	ldr.w	r3, [r5], #4
 8006f96:	4798      	blx	r3
 8006f98:	3601      	adds	r6, #1
 8006f9a:	e7f2      	b.n	8006f82 <__libc_init_array+0x1e>
 8006f9c:	080071f4 	.word	0x080071f4
 8006fa0:	080071f4 	.word	0x080071f4
 8006fa4:	080071f4 	.word	0x080071f4
 8006fa8:	080071f8 	.word	0x080071f8

08006fac <_init>:
 8006fac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fae:	bf00      	nop
 8006fb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fb2:	bc08      	pop	{r3}
 8006fb4:	469e      	mov	lr, r3
 8006fb6:	4770      	bx	lr

08006fb8 <_fini>:
 8006fb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fba:	bf00      	nop
 8006fbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fbe:	bc08      	pop	{r3}
 8006fc0:	469e      	mov	lr, r3
 8006fc2:	4770      	bx	lr
