

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_21_1'
================================================================
* Date:           Sat Oct  2 17:21:09 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:09:46 MDT 2021)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       15|       15|  0.150 us|  0.150 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_1  |       13|       13|         5|          1|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 8 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 10, i4 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [fir.cpp:21]   --->   Operation 13 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.30ns)   --->   "%icmp_ln21 = icmp_eq  i4 %i_1, i4 0" [fir.cpp:21]   --->   Operation 15 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 16 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split, void %.exitStub" [fir.cpp:21]   --->   Operation 17 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_cast1 = zext i4 %i_1" [fir.cpp:21]   --->   Operation 18 'zext' 'i_cast1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln21 = add i4 %i_1, i4 15" [fir.cpp:21]   --->   Operation 19 'add' 'add_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %add_ln21" [fir.cpp:22]   --->   Operation 20 'zext' 'zext_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_addr = getelementptr i32 %shift_reg, i64 0, i64 %zext_ln22" [fir.cpp:22]   --->   Operation 21 'getelementptr' 'shift_reg_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%shift_reg_load = load i4 %shift_reg_addr" [fir.cpp:22]   --->   Operation 22 'load' 'shift_reg_load' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%fir_int_int_c_addr = getelementptr i32 %fir_int_int_c, i64 0, i64 %i_cast1" [fir.cpp:23]   --->   Operation 23 'getelementptr' 'fir_int_int_c_addr' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%fir_int_int_c_load = load i4 %fir_int_int_c_addr" [fir.cpp:23]   --->   Operation 24 'load' 'fir_int_int_c_load' <Predicate = (!icmp_ln21)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln21 = store i4 %add_ln21, i4 %i" [fir.cpp:21]   --->   Operation 25 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 26 [1/2] (2.32ns)   --->   "%shift_reg_load = load i4 %shift_reg_addr" [fir.cpp:22]   --->   Operation 26 'load' 'shift_reg_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_addr_1 = getelementptr i32 %shift_reg, i64 0, i64 %i_cast1" [fir.cpp:22]   --->   Operation 27 'getelementptr' 'shift_reg_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.32ns)   --->   "%store_ln22 = store i32 %shift_reg_load, i4 %shift_reg_addr_1" [fir.cpp:22]   --->   Operation 28 'store' 'store_ln22' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 11> <RAM>
ST_2 : Operation 29 [1/2] (2.32ns)   --->   "%fir_int_int_c_load = load i4 %fir_int_int_c_addr" [fir.cpp:23]   --->   Operation 29 'load' 'fir_int_int_c_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 11> <ROM>

State 3 <SV = 2> <Delay = 6.91>
ST_3 : Operation 30 [2/2] (6.91ns)   --->   "%mul_ln23 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load" [fir.cpp:23]   --->   Operation 30 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 31 [1/2] (6.91ns)   --->   "%mul_ln23 = mul i32 %fir_int_int_c_load, i32 %shift_reg_load" [fir.cpp:23]   --->   Operation 31 'mul' 'mul_ln23' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%sum_load_1 = load i32 %sum"   --->   Operation 37 'load' 'sum_load_1' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sum_out, i32 %sum_load_1"   --->   Operation 38 'write' 'write_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 39 'ret' 'ret_ln0' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [fir.cpp:23]   --->   Operation 32 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln19 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [fir.cpp:19]   --->   Operation 33 'specloopname' 'specloopname_ln19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (2.55ns)   --->   "%sum_1 = add i32 %mul_ln23, i32 %sum_load" [fir.cpp:23]   --->   Operation 34 'add' 'sum_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln23 = store i32 %sum_1, i32 %sum" [fir.cpp:23]   --->   Operation 35 'store' 'store_ln23' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ fir_int_int_c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                (alloca           ) [ 011111]
i                  (alloca           ) [ 010000]
store_ln0          (store            ) [ 000000]
store_ln0          (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
i_1                (load             ) [ 000000]
specpipeline_ln0   (specpipeline     ) [ 000000]
icmp_ln21          (icmp             ) [ 011110]
empty              (speclooptripcount) [ 000000]
br_ln21            (br               ) [ 000000]
i_cast1            (zext             ) [ 011000]
add_ln21           (add              ) [ 000000]
zext_ln22          (zext             ) [ 000000]
shift_reg_addr     (getelementptr    ) [ 011000]
fir_int_int_c_addr (getelementptr    ) [ 011000]
store_ln21         (store            ) [ 000000]
shift_reg_load     (load             ) [ 010110]
shift_reg_addr_1   (getelementptr    ) [ 000000]
store_ln22         (store            ) [ 000000]
fir_int_int_c_load (load             ) [ 010110]
mul_ln23           (mul              ) [ 010001]
sum_load           (load             ) [ 000000]
specloopname_ln19  (specloopname     ) [ 000000]
sum_1              (add              ) [ 000000]
store_ln23         (store            ) [ 000000]
br_ln0             (br               ) [ 000000]
sum_load_1         (load             ) [ 000000]
write_ln0          (write            ) [ 000000]
ret_ln0            (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sum_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="shift_reg">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fir_int_int_c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_int_int_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="sum_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="i_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="write_ln0_write_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="0" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="0" index="2" bw="32" slack="0"/>
<pin id="46" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="49" class="1004" name="shift_reg_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="4" slack="0"/>
<pin id="53" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="4" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="0" slack="0"/>
<pin id="61" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="62" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="63" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="64" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="shift_reg_load/1 store_ln22/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="fir_int_int_c_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="4" slack="0"/>
<pin id="70" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fir_int_int_c_addr/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_access_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="4" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="76" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="77" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fir_int_int_c_load/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="shift_reg_addr_1_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="4" slack="1"/>
<pin id="83" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="shift_reg_addr_1/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="store_ln0_store_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="4" slack="0"/>
<pin id="90" dir="0" index="1" bw="4" slack="0"/>
<pin id="91" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln0_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="1" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="i_1_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="icmp_ln21_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="i_cast1_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="4" slack="0"/>
<pin id="109" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="add_ln21_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="zext_ln22_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln21_store_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="1"/>
<pin id="130" dir="0" index="1" bw="32" slack="1"/>
<pin id="131" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln23/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="sum_load_load_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="4"/>
<pin id="134" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="sum_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="1"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_1/5 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln23_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="4"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/5 "/>
</bind>
</comp>

<comp id="145" class="1004" name="sum_load_1_load_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="3"/>
<pin id="147" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_1/4 "/>
</bind>
</comp>

<comp id="149" class="1005" name="sum_reg_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="157" class="1005" name="i_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="164" class="1005" name="icmp_ln21_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="3"/>
<pin id="166" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="168" class="1005" name="i_cast1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="1"/>
<pin id="170" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_cast1 "/>
</bind>
</comp>

<comp id="173" class="1005" name="shift_reg_addr_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="4" slack="1"/>
<pin id="175" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_addr "/>
</bind>
</comp>

<comp id="178" class="1005" name="fir_int_int_c_addr_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="1"/>
<pin id="180" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="fir_int_int_c_addr "/>
</bind>
</comp>

<comp id="183" class="1005" name="shift_reg_load_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_load "/>
</bind>
</comp>

<comp id="188" class="1005" name="fir_int_int_c_load_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="1"/>
<pin id="190" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fir_int_int_c_load "/>
</bind>
</comp>

<comp id="193" class="1005" name="mul_ln23_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln23 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="32" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="26" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="65"><net_src comp="49" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="26" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="66" pin="3"/><net_sink comp="73" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="26" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="86"><net_src comp="56" pin="7"/><net_sink comp="56" pin=1"/></net>

<net id="87"><net_src comp="79" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="92"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="105"><net_src comp="98" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="106"><net_src comp="18" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="98" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="111"><net_src comp="107" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="116"><net_src comp="98" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="24" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="121"><net_src comp="112" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="122"><net_src comp="118" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="127"><net_src comp="112" pin="2"/><net_sink comp="123" pin=0"/></net>

<net id="139"><net_src comp="132" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="144"><net_src comp="135" pin="2"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="145" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="152"><net_src comp="34" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="153"><net_src comp="149" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="154"><net_src comp="149" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="155"><net_src comp="149" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="156"><net_src comp="149" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="38" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="162"><net_src comp="157" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="163"><net_src comp="157" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="167"><net_src comp="101" pin="2"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="107" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="176"><net_src comp="49" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="181"><net_src comp="66" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="186"><net_src comp="56" pin="7"/><net_sink comp="183" pin=0"/></net>

<net id="187"><net_src comp="183" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="191"><net_src comp="73" pin="3"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="196"><net_src comp="128" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="193" pin="1"/><net_sink comp="135" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sum_out | {4 }
	Port: shift_reg | {2 }
 - Input state : 
	Port: fir_Pipeline_VITIS_LOOP_21_1 : shift_reg | {1 2 }
	Port: fir_Pipeline_VITIS_LOOP_21_1 : fir_int_int_c | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		icmp_ln21 : 2
		br_ln21 : 3
		i_cast1 : 2
		add_ln21 : 2
		zext_ln22 : 3
		shift_reg_addr : 4
		shift_reg_load : 5
		fir_int_int_c_addr : 3
		fir_int_int_c_load : 4
		store_ln21 : 3
	State 2
		store_ln22 : 1
	State 3
	State 4
		write_ln0 : 1
	State 5
		sum_1 : 1
		store_ln23 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|    mul   |       grp_fu_128      |    2    |   165   |    50   |
|----------|-----------------------|---------|---------|---------|
|    add   |    add_ln21_fu_112    |    0    |    0    |    13   |
|          |      sum_1_fu_135     |    0    |    0    |    39   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |    icmp_ln21_fu_101   |    0    |    0    |    9    |
|----------|-----------------------|---------|---------|---------|
|   write  | write_ln0_write_fu_42 |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |     i_cast1_fu_107    |    0    |    0    |    0    |
|          |    zext_ln22_fu_118   |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    2    |   165   |   111   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|fir_int_int_c_addr_reg_178|    4   |
|fir_int_int_c_load_reg_188|   32   |
|      i_cast1_reg_168     |   64   |
|         i_reg_157        |    4   |
|     icmp_ln21_reg_164    |    1   |
|     mul_ln23_reg_193     |   32   |
|  shift_reg_addr_reg_173  |    4   |
|  shift_reg_load_reg_183  |   32   |
|        sum_reg_149       |   32   |
+--------------------------+--------+
|           Total          |   205  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_73 |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    8   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   165  |   111  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |   205  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   370  |   129  |
+-----------+--------+--------+--------+--------+
