Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Dec  9 08:16:09 2019
| Host         : chris-surface running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file calc_control_sets_placed.rpt
| Design       : calc
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     6 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              34 |           10 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             215 |           71 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------+------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal        | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+------------------------------+------------------+------------------+----------------+
|  clk_i_IBUF_BUFG | u_calc_ctrl/s_optype_o       | reset_i_IBUF     |                2 |              4 |
|  clk_i_IBUF_BUFG | u_calc_ctrl/s_op1_o          | reset_i_IBUF     |                4 |             12 |
|  clk_i_IBUF_BUFG | u_calc_ctrl/s_op2_o          | reset_i_IBUF     |                4 |             12 |
|  clk_i_IBUF_BUFG | u_alu/s_sqr_finished_i_1_n_0 | reset_i_IBUF     |                9 |             16 |
|  clk_i_IBUF_BUFG | u_calc_ctrl/E[0]             | reset_i_IBUF     |                8 |             32 |
|  clk_i_IBUF_BUFG |                              | reset_i_IBUF     |               10 |             34 |
|  clk_i_IBUF_BUFG | u_calc_ctrl/s_start          | reset_i_IBUF     |               15 |             37 |
|  clk_i_IBUF_BUFG | u_alu/v_sub[0]_i_1_n_0       | reset_i_IBUF     |               12 |             48 |
|  clk_i_IBUF_BUFG | u_io_ctrl/s_int_en_reg_n_0   | reset_i_IBUF     |               17 |             54 |
+------------------+------------------------------+------------------+------------------+----------------+


