// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition"

// DATE "10/21/2020 01:01:20"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module TopLevel (
	SW,
	KEY,
	CLOCK_50,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	LEDR,
	entrada_A,
	entrada_B,
	saida_ULA,
	tictic,
	dataout,
	barEndSaida,
	tic_r,
	tic_z,
	pc);
input 	[7:0] SW;
input 	[3:0] KEY;
input 	CLOCK_50;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[7:0] LEDR;
output 	[7:0] entrada_A;
output 	[7:0] entrada_B;
output 	[7:0] saida_ULA;
output 	[7:0] tictic;
output 	[7:0] dataout;
output 	[7:0] barEndSaida;
output 	tic_r;
output 	tic_z;
output 	[7:0] pc;

// Design Ports Information
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_Y20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_V20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_U15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_T14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[0]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[1]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[2]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[3]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[4]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[5]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[6]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_A[7]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[0]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[1]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[2]	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[3]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[4]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[5]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[6]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// entrada_B[7]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[0]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[1]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[2]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[3]	=>  Location: PIN_H18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[4]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[5]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[6]	=>  Location: PIN_J11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// saida_ULA[7]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[0]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[1]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[2]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[3]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[4]	=>  Location: PIN_K20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[5]	=>  Location: PIN_P17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[6]	=>  Location: PIN_G8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tictic[7]	=>  Location: PIN_K19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[0]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[2]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[3]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[4]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[5]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[6]	=>  Location: PIN_B15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// dataout[7]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[0]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[1]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[2]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[3]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[4]	=>  Location: PIN_B5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[5]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// barEndSaida[7]	=>  Location: PIN_C6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tic_r	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// tic_z	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[0]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[1]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[2]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[3]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[4]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[5]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[6]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// pc[7]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \SW[0]~input_o ;
wire \SW[1]~input_o ;
wire \SW[2]~input_o ;
wire \SW[3]~input_o ;
wire \SW[4]~input_o ;
wire \SW[5]~input_o ;
wire \SW[6]~input_o ;
wire \SW[7]~input_o ;
wire \KEY[0]~input_o ;
wire \KEY[1]~input_o ;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \CLOCK_50~input_o ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \TICTAC|baseTempo|Add0~9_sumout ;
wire \TICTAC|baseTempo|contador[0]~DUPLICATE_q ;
wire \TICTAC|baseTempo|Add0~10 ;
wire \TICTAC|baseTempo|Add0~61_sumout ;
wire \TICTAC|baseTempo|Add0~62 ;
wire \TICTAC|baseTempo|Add0~53_sumout ;
wire \TICTAC|baseTempo|Add0~54 ;
wire \TICTAC|baseTempo|Add0~81_sumout ;
wire \TICTAC|baseTempo|Add0~82 ;
wire \TICTAC|baseTempo|Add0~77_sumout ;
wire \TICTAC|baseTempo|Add0~78 ;
wire \TICTAC|baseTempo|Add0~73_sumout ;
wire \TICTAC|baseTempo|Add0~74 ;
wire \TICTAC|baseTempo|Add0~69_sumout ;
wire \TICTAC|baseTempo|Add0~70 ;
wire \TICTAC|baseTempo|Add0~65_sumout ;
wire \TICTAC|baseTempo|Add0~66 ;
wire \TICTAC|baseTempo|Add0~5_sumout ;
wire \TICTAC|baseTempo|Equal0~2_combout ;
wire \TICTAC|baseTempo|Add0~6 ;
wire \TICTAC|baseTempo|Add0~29_sumout ;
wire \TICTAC|baseTempo|Add0~30 ;
wire \TICTAC|baseTempo|Add0~25_sumout ;
wire \TICTAC|baseTempo|contador[10]~DUPLICATE_q ;
wire \TICTAC|baseTempo|Add0~26 ;
wire \TICTAC|baseTempo|Add0~21_sumout ;
wire \TICTAC|baseTempo|Add0~22 ;
wire \TICTAC|baseTempo|Add0~17_sumout ;
wire \TICTAC|baseTempo|Add0~18 ;
wire \TICTAC|baseTempo|Add0~13_sumout ;
wire \TICTAC|baseTempo|Add0~14 ;
wire \TICTAC|baseTempo|Add0~85_sumout ;
wire \TICTAC|baseTempo|Add0~86 ;
wire \TICTAC|baseTempo|Add0~89_sumout ;
wire \TICTAC|baseTempo|Add0~90 ;
wire \TICTAC|baseTempo|Add0~93_sumout ;
wire \TICTAC|baseTempo|Add0~94 ;
wire \TICTAC|baseTempo|Add0~97_sumout ;
wire \TICTAC|baseTempo|Add0~98 ;
wire \TICTAC|baseTempo|Add0~57_sumout ;
wire \TICTAC|baseTempo|Equal0~3_combout ;
wire \TICTAC|baseTempo|Equal0~4_combout ;
wire \TICTAC|baseTempo|contador[24]~DUPLICATE_q ;
wire \TICTAC|baseTempo|Add0~58 ;
wire \TICTAC|baseTempo|Add0~33_sumout ;
wire \TICTAC|baseTempo|Add0~34 ;
wire \TICTAC|baseTempo|Add0~37_sumout ;
wire \TICTAC|baseTempo|Add0~38 ;
wire \TICTAC|baseTempo|Add0~41_sumout ;
wire \TICTAC|baseTempo|Add0~42 ;
wire \TICTAC|baseTempo|Add0~45_sumout ;
wire \TICTAC|baseTempo|Add0~46 ;
wire \TICTAC|baseTempo|Add0~49_sumout ;
wire \TICTAC|baseTempo|Add0~50 ;
wire \TICTAC|baseTempo|Add0~1_sumout ;
wire \TICTAC|baseTempo|Equal0~1_combout ;
wire \TICTAC|baseTempo|Equal0~0_combout ;
wire \TICTAC|baseTempo|Equal0~5_combout ;
wire \TICTAC|baseTempo|tick~0_combout ;
wire \TICTAC|baseTempo|tick~feeder_combout ;
wire \TICTAC|baseTempo|tick~q ;
wire \TICTAC|registraUmSegundo|DOUT~feeder_combout ;
wire \Processador|FD|FETCH|SOMA|Add0~1_sumout ;
wire \~GND~combout ;
wire \Processador|FD|FETCH|SOMA|Add0~6 ;
wire \Processador|FD|FETCH|SOMA|Add0~9_sumout ;
wire \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ;
wire \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ;
wire \Processador|FD|FETCH|ROM|content~22_combout ;
wire \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ;
wire \Processador|FD|FETCH|ROM|content~0_combout ;
wire \Processador|FD|FETCH|ROM|content~23_combout ;
wire \Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ;
wire \Processador|FD|FETCH|ROM|content~2_combout ;
wire \Processador|FD|FETCH|ROM|content~18_combout ;
wire \Processador|FD|FETCH|ROM|content~19_combout ;
wire \Processador|FD|FETCH|SOMA|Add0~10 ;
wire \Processador|FD|FETCH|SOMA|Add0~14 ;
wire \Processador|FD|FETCH|SOMA|Add0~17_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~18 ;
wire \Processador|FD|FETCH|SOMA|Add0~21_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~22 ;
wire \Processador|FD|FETCH|SOMA|Add0~25_sumout ;
wire \Processador|FD|FETCH|SOMA|Add0~26 ;
wire \Processador|FD|FETCH|SOMA|Add0~29_sumout ;
wire \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ;
wire \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ;
wire \Processador|FD|FETCH|ROM|content~16_combout ;
wire \Processador|FD|FETCH|ROM|content~17_combout ;
wire \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ;
wire \Processador|FD|FETCH|ROM|content~14_combout ;
wire \Processador|FD|FETCH|ROM|content~15_combout ;
wire \Processador|FD|FETCH|SOMA|Add0~2 ;
wire \Processador|FD|FETCH|SOMA|Add0~5_sumout ;
wire \Processador|FD|FETCH|ROM|content~6_combout ;
wire \Processador|FD|FETCH|ROM|content~7_combout ;
wire \Processador|FD|FETCH|ROM|content~8_combout ;
wire \Processador|FD|FETCH|ROM|content~9_combout ;
wire \Processador|FD|FETCH|ROM|content~10_combout ;
wire \Processador|FD|FETCH|ROM|content~1_combout ;
wire \Processador|FD|FETCH|ROM|content~12_combout ;
wire \Processador|UC|Equal9~1_combout ;
wire \Processador|UC|Equal9~3_combout ;
wire \Processador|FD|FETCH|ROM|content~11_combout ;
wire \Processador|FD|ULA|saida[1]~16_combout ;
wire \Processador|FD|ULA|Equal7~1_combout ;
wire \Processador|FD|BancoReg|registrador~137feeder_combout ;
wire \Processador|FD|FETCH|ROM|content~25_combout ;
wire \Processador|FD|FETCH|ROM|content~26_combout ;
wire \Processador|FD|FETCH|ROM|content~24_combout ;
wire \Processador|FD|FETCH|ROM|content~13_combout ;
wire \Processador|UC|selMuxULAImed~0_combout ;
wire \Processador|UC|palavraControle[5]~8_combout ;
wire \Processador|FD|FETCH|ROM|content~27_combout ;
wire \Processador|FD|BancoReg|registrador~190_combout ;
wire \Processador|FD|BancoReg|registrador~137DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~218_combout ;
wire \Processador|FD|BancoReg|registrador~191_combout ;
wire \Processador|FD|BancoReg|registrador~192_combout ;
wire \Processador|FD|BancoReg|registrador~17_q ;
wire \Processador|FD|BancoReg|registrador~195_combout ;
wire \Processador|FD|BancoReg|registrador~41_q ;
wire \Processador|FD|BancoReg|registrador~194_combout ;
wire \Processador|FD|BancoReg|registrador~33DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~216_combout ;
wire \Processador|FD|BancoReg|registrador~193_combout ;
wire \Processador|FD|BancoReg|registrador~25_q ;
wire \Processador|FD|BancoReg|registrador~17DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~217_combout ;
wire \Processador|FD|BancoReg|registrador~145_combout ;
wire \Processador|FD|BancoReg|registrador~231_combout ;
wire \Processador|UC|palavraControle[4]~0_combout ;
wire \Processador|UC|palavraControle[4]~2_combout ;
wire \Processador|UC|Equal9~0_combout ;
wire \Processador|UC|selOperacaoULA~0_combout ;
wire \Processador|UC|palavraControle[2]~1_combout ;
wire \Processador|FD|ULA|saida[4]~8_combout ;
wire \TICTAC|leituraUmSegundo[1]~8_combout ;
wire \Processador|UC|palavraControle[7]~7_combout ;
wire \Processador|FD|ULA|Add0~32_combout ;
wire \Processador|FD|FETCH|ROM|content~3_combout ;
wire \Processador|FD|FETCH|ROM|content~28_combout ;
wire \Processador|FD|FETCH|ROM|content~4_combout ;
wire \Processador|FD|BancoReg|registrador~136DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~215_combout ;
wire \Processador|FD|BancoReg|registrador~16_q ;
wire \Processador|FD|BancoReg|registrador~24_q ;
wire \Processador|FD|BancoReg|registrador~214_combout ;
wire \Processador|FD|BancoReg|registrador~40_q ;
wire \Processador|FD|BancoReg|registrador~32_q ;
wire \Processador|FD|BancoReg|registrador~213_combout ;
wire \Processador|FD|BancoReg|registrador~144_combout ;
wire \Processador|FD|BancoReg|registrador~232_combout ;
wire \Processador|FD|ULA|saida[3]~6_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[3]~5_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[2]~3_combout ;
wire \Processador|FD|BancoReg|registrador~135_q ;
wire \Processador|FD|BancoReg|registrador~212_combout ;
wire \Processador|FD|BancoReg|registrador~23_q ;
wire \Processador|FD|BancoReg|registrador~15_q ;
wire \Processador|FD|BancoReg|registrador~211_combout ;
wire \Processador|FD|BancoReg|registrador~39_q ;
wire \Processador|FD|BancoReg|registrador~210_combout ;
wire \Processador|FD|BancoReg|registrador~143_combout ;
wire \Processador|FD|BancoReg|registrador~233_combout ;
wire \Processador|FD|ULA|saida[2]~4_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[1]~1_combout ;
wire \Processador|FD|BancoReg|registrador~134_q ;
wire \Processador|FD|BancoReg|registrador~209_combout ;
wire \Processador|FD|BancoReg|registrador~14_q ;
wire \Processador|FD|BancoReg|registrador~38_q ;
wire \Processador|FD|BancoReg|registrador~30DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~207_combout ;
wire \Processador|FD|BancoReg|registrador~22_q ;
wire \Processador|FD|BancoReg|registrador~208_combout ;
wire \Processador|FD|BancoReg|registrador~142_combout ;
wire \Processador|FD|BancoReg|registrador~234_combout ;
wire \Processador|FD|FETCH|ROM|content~5_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[0]~12_combout ;
wire \Processador|FD|BancoReg|registrador~133_q ;
wire \Processador|FD|BancoReg|registrador~206_combout ;
wire \Processador|FD|BancoReg|registrador~13_q ;
wire \Processador|FD|BancoReg|registrador~29_q ;
wire \Processador|FD|BancoReg|registrador~204_combout ;
wire \Processador|FD|BancoReg|registrador~21_q ;
wire \Processador|FD|BancoReg|registrador~205_combout ;
wire \Processador|FD|BancoReg|registrador~141_combout ;
wire \Processador|FD|BancoReg|registrador~235_combout ;
wire \Processador|FD|ULA|saida[0]~0_combout ;
wire \Processador|FD|ULA|Equal7~0_combout ;
wire \Processador|FD|ULA|Add0~35_cout ;
wire \Processador|FD|ULA|Add0~1_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ;
wire \Processador|FD|BancoReg|registrador~37_q ;
wire \Processador|FD|BancoReg|registrador~149_combout ;
wire \Processador|FD|BancoReg|registrador~152_combout ;
wire \Processador|FD|BancoReg|registrador~189_combout ;
wire \Processador|FD|BancoReg|registrador~196_combout ;
wire \Processador|FD|BancoReg|registrador~45_q ;
wire \Processador|FD|BancoReg|registrador~198_combout ;
wire \Processador|FD|BancoReg|registrador~61_q ;
wire \Processador|FD|BancoReg|registrador~197_combout ;
wire \Processador|FD|BancoReg|registrador~53_q ;
wire \Processador|FD|BancoReg|registrador~199_combout ;
wire \Processador|FD|BancoReg|registrador~69_q ;
wire \Processador|FD|BancoReg|registrador~150_combout ;
wire \Processador|FD|BancoReg|registrador~77feeder_combout ;
wire \Processador|FD|BancoReg|registrador~200_combout ;
wire \Processador|FD|BancoReg|registrador~77_q ;
wire \Processador|FD|BancoReg|registrador~202_combout ;
wire \Processador|FD|BancoReg|registrador~93_q ;
wire \Processador|FD|BancoReg|registrador~203_combout ;
wire \Processador|FD|BancoReg|registrador~101_q ;
wire \Processador|FD|BancoReg|registrador~201_combout ;
wire \Processador|FD|BancoReg|registrador~85_q ;
wire \Processador|FD|BancoReg|registrador~151_combout ;
wire \Processador|FD|BancoReg|registrador~153_combout ;
wire \Processador|FD|ULA|Add0~2 ;
wire \Processador|FD|ULA|Add0~5_sumout ;
wire \Processador|FD|ULA|saida[1]~2_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ;
wire \Processador|FD|BancoReg|registrador~70_q ;
wire \Processador|FD|BancoReg|registrador~102_q ;
wire \Processador|FD|BancoReg|registrador~157_combout ;
wire \Processador|FD|BancoReg|registrador~46_q ;
wire \Processador|FD|BancoReg|registrador~78_q ;
wire \Processador|FD|BancoReg|registrador~14DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~154_combout ;
wire \Processador|FD|BancoReg|registrador~62_q ;
wire \Processador|FD|BancoReg|registrador~94_q ;
wire \Processador|FD|BancoReg|registrador~30_q ;
wire \Processador|FD|BancoReg|registrador~156_combout ;
wire \Processador|FD|BancoReg|registrador~86_q ;
wire \Processador|FD|BancoReg|registrador~54_q ;
wire \Processador|FD|BancoReg|registrador~155_combout ;
wire \Processador|FD|BancoReg|registrador~158_combout ;
wire \Processador|FD|ULA|Add0~6 ;
wire \Processador|FD|ULA|Add0~9_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ;
wire \Processador|FD|BancoReg|registrador~31_q ;
wire \Processador|FD|BancoReg|registrador~159_combout ;
wire \Processador|FD|BancoReg|registrador~103_q ;
wire \Processador|FD|BancoReg|registrador~79_q ;
wire \Processador|FD|BancoReg|registrador~95_q ;
wire \Processador|FD|BancoReg|registrador~87_q ;
wire \Processador|FD|BancoReg|registrador~161_combout ;
wire \Processador|FD|BancoReg|registrador~63_q ;
wire \Processador|FD|BancoReg|registrador~71_q ;
wire \Processador|FD|BancoReg|registrador~55_q ;
wire \Processador|FD|BancoReg|registrador~47_q ;
wire \Processador|FD|BancoReg|registrador~160_combout ;
wire \Processador|FD|BancoReg|registrador~162_combout ;
wire \Processador|FD|BancoReg|registrador~163_combout ;
wire \Processador|FD|ULA|Add0~10 ;
wire \Processador|FD|ULA|Add0~13_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ;
wire \Processador|FD|BancoReg|registrador~48_q ;
wire \Processador|FD|BancoReg|registrador~80_q ;
wire \Processador|FD|BancoReg|registrador~164_combout ;
wire \Processador|FD|BancoReg|registrador~56_q ;
wire \Processador|FD|BancoReg|registrador~88_q ;
wire \Processador|FD|BancoReg|registrador~165_combout ;
wire \Processador|FD|BancoReg|registrador~32DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~64_q ;
wire \Processador|FD|BancoReg|registrador~96_q ;
wire \Processador|FD|BancoReg|registrador~166_combout ;
wire \Processador|FD|BancoReg|registrador~104_q ;
wire \Processador|FD|BancoReg|registrador~136_q ;
wire \Processador|FD|BancoReg|registrador~72_q ;
wire \Processador|FD|BancoReg|registrador~167_combout ;
wire \Processador|FD|BancoReg|registrador~168_combout ;
wire \Processador|FD|ULA|Add0~14 ;
wire \Processador|FD|ULA|Add0~17_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ;
wire \Processador|FD|BancoReg|registrador~97_q ;
wire \Processador|FD|BancoReg|registrador~105_q ;
wire \Processador|FD|BancoReg|registrador~89_q ;
wire \Processador|FD|BancoReg|registrador~81_q ;
wire \Processador|FD|BancoReg|registrador~171_combout ;
wire \Processador|FD|BancoReg|registrador~33_q ;
wire \Processador|FD|BancoReg|registrador~169_combout ;
wire \Processador|FD|BancoReg|registrador~57_q ;
wire \Processador|FD|BancoReg|registrador~49_q ;
wire \Processador|FD|BancoReg|registrador~73_q ;
wire \Processador|FD|BancoReg|registrador~65_q ;
wire \Processador|FD|BancoReg|registrador~170_combout ;
wire \Processador|FD|BancoReg|registrador~137_q ;
wire \Processador|FD|BancoReg|registrador~172_combout ;
wire \Processador|FD|BancoReg|registrador~173_combout ;
wire \Processador|FD|BancoReg|registrador~138_q ;
wire \Processador|FD|BancoReg|registrador~221_combout ;
wire \Processador|FD|BancoReg|registrador~18_q ;
wire \Processador|FD|BancoReg|registrador~42_q ;
wire \Processador|FD|BancoReg|registrador~34feeder_combout ;
wire \Processador|FD|BancoReg|registrador~34_q ;
wire \Processador|FD|BancoReg|registrador~219_combout ;
wire \Processador|FD|BancoReg|registrador~26_q ;
wire \Processador|FD|BancoReg|registrador~220_combout ;
wire \Processador|FD|BancoReg|registrador~146_combout ;
wire \Processador|FD|BancoReg|registrador~230_combout ;
wire \Processador|FD|ULA|saida[5]~10_combout ;
wire \Processador|FD|MUX_ULA|saida_MUX[5]~8_combout ;
wire \Processador|FD|ULA|Add0~18 ;
wire \Processador|FD|ULA|Add0~21_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ;
wire \Processador|FD|BancoReg|registrador~82feeder_combout ;
wire \Processador|FD|BancoReg|registrador~82_q ;
wire \Processador|FD|BancoReg|registrador~50_q ;
wire \Processador|FD|BancoReg|registrador~174_combout ;
wire \Processador|FD|BancoReg|registrador~106_q ;
wire \Processador|FD|BancoReg|registrador~74_q ;
wire \Processador|FD|BancoReg|registrador~177_combout ;
wire \Processador|FD|BancoReg|registrador~98feeder_combout ;
wire \Processador|FD|BancoReg|registrador~98_q ;
wire \Processador|FD|BancoReg|registrador~66_q ;
wire \Processador|FD|BancoReg|registrador~176_combout ;
wire \Processador|FD|BancoReg|registrador~26DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~58_q ;
wire \Processador|FD|BancoReg|registrador~90_q ;
wire \Processador|FD|BancoReg|registrador~175_combout ;
wire \Processador|FD|BancoReg|registrador~178_combout ;
wire \Processador|FD|BancoReg|registrador~139_q ;
wire \Processador|FD|BancoReg|registrador~224_combout ;
wire \Processador|FD|BancoReg|registrador~19_q ;
wire \Processador|FD|BancoReg|registrador~43_q ;
wire \Processador|FD|BancoReg|registrador~35_q ;
wire \Processador|FD|BancoReg|registrador~222_combout ;
wire \Processador|FD|BancoReg|registrador~27_q ;
wire \Processador|FD|BancoReg|registrador~19DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~223_combout ;
wire \Processador|FD|BancoReg|registrador~147_combout ;
wire \Processador|FD|BancoReg|registrador~229_combout ;
wire \Processador|FD|ULA|saida[6]~12_combout ;
wire \Processador|FD|ULA|Add0~22 ;
wire \Processador|FD|ULA|Add0~25_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ;
wire \Processador|FD|BancoReg|registrador~83_q ;
wire \Processador|FD|BancoReg|registrador~91_q ;
wire \Processador|FD|BancoReg|registrador~99_q ;
wire \Processador|FD|BancoReg|registrador~107_q ;
wire \Processador|FD|BancoReg|registrador~181_combout ;
wire \Processador|FD|BancoReg|registrador~182_combout ;
wire \Processador|FD|BancoReg|registrador~51_q ;
wire \Processador|FD|BancoReg|registrador~67_q ;
wire \Processador|FD|BancoReg|registrador~59_q ;
wire \Processador|FD|BancoReg|registrador~75_q ;
wire \Processador|FD|BancoReg|registrador~180_combout ;
wire \Processador|FD|BancoReg|registrador~179_combout ;
wire \Processador|FD|BancoReg|registrador~183_combout ;
wire \Processador|FD|BancoReg|registrador~140_q ;
wire \Processador|FD|BancoReg|registrador~227_combout ;
wire \Processador|FD|BancoReg|registrador~20_q ;
wire \Processador|FD|BancoReg|registrador~28_q ;
wire \Processador|FD|BancoReg|registrador~226_combout ;
wire \Processador|FD|BancoReg|registrador~44_q ;
wire \Processador|FD|BancoReg|registrador~36_q ;
wire \Processador|FD|BancoReg|registrador~225_combout ;
wire \Processador|FD|BancoReg|registrador~148_combout ;
wire \Processador|FD|BancoReg|registrador~228_combout ;
wire \Processador|FD|ULA|saida[7]~14_combout ;
wire \Processador|FD|ULA|Add0~26 ;
wire \Processador|FD|ULA|Add0~29_sumout ;
wire \Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ;
wire \Processador|FD|BancoReg|registrador~100_q ;
wire \Processador|FD|BancoReg|registrador~36DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~68_q ;
wire \Processador|FD|BancoReg|registrador~186_combout ;
wire \Processador|FD|BancoReg|registrador~52_q ;
wire \Processador|FD|BancoReg|registrador~84_q ;
wire \Processador|FD|BancoReg|registrador~184_combout ;
wire \Processador|FD|BancoReg|registrador~60feeder_combout ;
wire \Processador|FD|BancoReg|registrador~60_q ;
wire \Processador|FD|BancoReg|registrador~92_q ;
wire \Processador|FD|BancoReg|registrador~28DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~185_combout ;
wire \Processador|FD|BancoReg|registrador~140DUPLICATE_q ;
wire \Processador|FD|BancoReg|registrador~108_q ;
wire \Processador|FD|BancoReg|registrador~76_q ;
wire \Processador|FD|BancoReg|registrador~187_combout ;
wire \Processador|FD|BancoReg|registrador~188_combout ;
wire \Processador|FD|ULA|LessThan0~3_combout ;
wire \Processador|FD|ULA|Equal8~0_combout ;
wire \Processador|FD|ULA|LessThan0~4_combout ;
wire \Processador|FD|ULA|Equal8~3_combout ;
wire \Processador|FD|ULA|Equal8~2_combout ;
wire \Processador|FD|ULA|Equal8~1_combout ;
wire \Processador|UC|palavraControle[8]~3_combout ;
wire \Processador|FD|ULA|LessThan0~0_combout ;
wire \Processador|FD|ULA|LessThan0~1_combout ;
wire \Processador|FD|ULA|LessThan0~2_combout ;
wire \Processador|UC|palavraControle[8]~4_combout ;
wire \Processador|UC|palavraControle[8]~5_combout ;
wire \Processador|UC|palavraControle[8]~6_combout ;
wire \Processador|UC|palavraControle[8]~9_combout ;
wire \Processador|FD|FETCH|SOMA|Add0~13_sumout ;
wire \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ;
wire \Processador|FD|FETCH|ROM|content~20_combout ;
wire \Processador|FD|FETCH|ROM|content~21_combout ;
wire \DECODER|Equal6~0_combout ;
wire \TICTAC|registraUmSegundo|DOUT~q ;
wire \DECODER|Equal7~0_combout ;
wire \SEGU|process_0~0_combout ;
wire \DECODER|Equal10~0_combout ;
wire \TICTAC_fast|baseTempo|contador[11]~DUPLICATE_q ;
wire \TICTAC_fast|baseTempo|Add0~65_sumout ;
wire \TICTAC_fast|baseTempo|Add0~66 ;
wire \TICTAC_fast|baseTempo|Add0~69_sumout ;
wire \TICTAC_fast|baseTempo|Add0~70 ;
wire \TICTAC_fast|baseTempo|Add0~29_sumout ;
wire \TICTAC_fast|baseTempo|Add0~30 ;
wire \TICTAC_fast|baseTempo|Add0~61_sumout ;
wire \TICTAC_fast|baseTempo|Add0~62 ;
wire \TICTAC_fast|baseTempo|Add0~57_sumout ;
wire \TICTAC_fast|baseTempo|Add0~58 ;
wire \TICTAC_fast|baseTempo|Add0~25_sumout ;
wire \TICTAC_fast|baseTempo|contador[5]~DUPLICATE_q ;
wire \TICTAC_fast|baseTempo|Add0~26 ;
wire \TICTAC_fast|baseTempo|Add0~53_sumout ;
wire \TICTAC_fast|baseTempo|contador[6]~DUPLICATE_q ;
wire \TICTAC_fast|baseTempo|Add0~54 ;
wire \TICTAC_fast|baseTempo|Add0~49_sumout ;
wire \TICTAC_fast|baseTempo|contador[7]~DUPLICATE_q ;
wire \TICTAC_fast|baseTempo|Add0~50 ;
wire \TICTAC_fast|baseTempo|Add0~45_sumout ;
wire \TICTAC_fast|baseTempo|contador[8]~DUPLICATE_q ;
wire \TICTAC_fast|baseTempo|Add0~46 ;
wire \TICTAC_fast|baseTempo|Add0~41_sumout ;
wire \TICTAC_fast|baseTempo|contador[9]~DUPLICATE_q ;
wire \TICTAC_fast|baseTempo|Add0~42 ;
wire \TICTAC_fast|baseTempo|Add0~37_sumout ;
wire \TICTAC_fast|baseTempo|Add0~38 ;
wire \TICTAC_fast|baseTempo|Add0~5_sumout ;
wire \TICTAC_fast|baseTempo|contador[12]~DUPLICATE_q ;
wire \TICTAC_fast|baseTempo|Add0~6 ;
wire \TICTAC_fast|baseTempo|Add0~1_sumout ;
wire \TICTAC_fast|baseTempo|Add0~2 ;
wire \TICTAC_fast|baseTempo|Add0~21_sumout ;
wire \TICTAC_fast|baseTempo|Add0~22 ;
wire \TICTAC_fast|baseTempo|Add0~17_sumout ;
wire \TICTAC_fast|baseTempo|Add0~18 ;
wire \TICTAC_fast|baseTempo|Add0~13_sumout ;
wire \TICTAC_fast|baseTempo|Add0~14 ;
wire \TICTAC_fast|baseTempo|Add0~9_sumout ;
wire \TICTAC_fast|baseTempo|Equal0~0_combout ;
wire \TICTAC_fast|baseTempo|contador[17]~DUPLICATE_q ;
wire \TICTAC_fast|baseTempo|Add0~10 ;
wire \TICTAC_fast|baseTempo|Add0~33_sumout ;
wire \TICTAC_fast|baseTempo|Equal0~1_combout ;
wire \TICTAC_fast|baseTempo|Equal0~2_combout ;
wire \TICTAC_fast|baseTempo|Equal0~3_combout ;
wire \TICTAC_fast|baseTempo|Equal0~4_combout ;
wire \TICTAC_fast|baseTempo|tick~0_combout ;
wire \TICTAC_fast|baseTempo|tick~feeder_combout ;
wire \TICTAC_fast|baseTempo|tick~q ;
wire \TICTAC_fast|registraUmSegundo|DOUT~feeder_combout ;
wire \DECODER|Equal9~0_combout ;
wire \TICTAC_fast|registraUmSegundo|DOUT~q ;
wire \TICTAC|leituraUmSegundo[0]~9_combout ;
wire \Processador|UC|Equal9~2_combout ;
wire \SEGU|process_0~1_combout ;
wire \showHEX0|saida7seg[0]~0_combout ;
wire \showHEX0|saida7seg[1]~1_combout ;
wire \showHEX0|saida7seg[2]~2_combout ;
wire \showHEX0|saida7seg[3]~3_combout ;
wire \showHEX0|saida7seg[4]~4_combout ;
wire \showHEX0|saida7seg[5]~5_combout ;
wire \showHEX0|saida7seg[6]~6_combout ;
wire \MINU|process_0~0_combout ;
wire \SEGD|process_0~0_combout ;
wire \SEGD|DOUT[0]~DUPLICATE_q ;
wire \showHEX1|saida7seg[0]~0_combout ;
wire \showHEX1|saida7seg[1]~1_combout ;
wire \showHEX1|saida7seg[2]~2_combout ;
wire \showHEX1|saida7seg[3]~3_combout ;
wire \showHEX1|saida7seg[4]~4_combout ;
wire \showHEX1|saida7seg[5]~5_combout ;
wire \SEGD|DOUT[2]~DUPLICATE_q ;
wire \SEGD|DOUT[1]~DUPLICATE_q ;
wire \showHEX1|saida7seg[6]~6_combout ;
wire \MINU|process_0~1_combout ;
wire \MINU|DOUT[0]~DUPLICATE_q ;
wire \showHEX2|saida7seg[0]~0_combout ;
wire \MINU|DOUT[3]~DUPLICATE_q ;
wire \MINU|DOUT[2]~DUPLICATE_q ;
wire \showHEX2|saida7seg[1]~1_combout ;
wire \showHEX2|saida7seg[2]~2_combout ;
wire \showHEX2|saida7seg[3]~3_combout ;
wire \showHEX2|saida7seg[4]~4_combout ;
wire \showHEX2|saida7seg[5]~5_combout ;
wire \showHEX2|saida7seg[6]~6_combout ;
wire \MIND|process_0~0_combout ;
wire \MIND|DOUT[0]~DUPLICATE_q ;
wire \showHEX3|saida7seg[0]~0_combout ;
wire \showHEX3|saida7seg[1]~1_combout ;
wire \showHEX3|saida7seg[2]~2_combout ;
wire \showHEX3|saida7seg[3]~3_combout ;
wire \showHEX3|saida7seg[4]~4_combout ;
wire \showHEX3|saida7seg[5]~5_combout ;
wire \showHEX3|saida7seg[6]~6_combout ;
wire \DECODER|habilitaHex[4]~1_combout ;
wire \DECODER|habilitaHex[4]~0_combout ;
wire \HORU|process_0~0_combout ;
wire \HORU|DOUT[1]~feeder_combout ;
wire \HORU|DOUT[0]~feeder_combout ;
wire \HORU|DOUT[3]~feeder_combout ;
wire \showHEX4|saida7seg[0]~0_combout ;
wire \showHEX4|saida7seg[1]~1_combout ;
wire \showHEX4|saida7seg[2]~2_combout ;
wire \showHEX4|saida7seg[3]~3_combout ;
wire \showHEX4|saida7seg[4]~4_combout ;
wire \showHEX4|saida7seg[5]~5_combout ;
wire \showHEX4|saida7seg[6]~6_combout ;
wire \HORD|process_0~0_combout ;
wire \showHEX5|saida7seg[0]~0_combout ;
wire \showHEX5|saida7seg[1]~1_combout ;
wire \showHEX5|saida7seg[2]~2_combout ;
wire \showHEX5|saida7seg[3]~3_combout ;
wire \showHEX5|saida7seg[4]~4_combout ;
wire \showHEX5|saida7seg[5]~5_combout ;
wire \showHEX5|saida7seg[6]~6_combout ;
wire \Processador|FD|ULA|saida[0]~1_combout ;
wire \Processador|FD|ULA|saida[1]~3_combout ;
wire \Processador|FD|ULA|saida[2]~5_combout ;
wire \Processador|FD|ULA|saida[3]~7_combout ;
wire \Processador|FD|ULA|saida[4]~9_combout ;
wire \Processador|FD|ULA|saida[5]~11_combout ;
wire \Processador|FD|ULA|saida[6]~13_combout ;
wire \Processador|FD|ULA|saida[7]~15_combout ;
wire [3:0] \HORU|DOUT ;
wire [17:0] \TICTAC_fast|baseTempo|contador ;
wire [7:0] \Processador|FD|FETCH|PC|DOUT ;
wire [24:0] \TICTAC|baseTempo|contador ;
wire [3:0] \HORD|DOUT ;
wire [3:0] \SEGD|DOUT ;
wire [3:0] \SEGU|DOUT ;
wire [3:0] \MINU|DOUT ;
wire [3:0] \MIND|DOUT ;


// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \tictic[0]~output (
	.i(\TICTAC|leituraUmSegundo[0]~9_combout ),
	.oe(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[0]),
	.obar());
// synopsys translate_off
defparam \tictic[0]~output .bus_hold = "false";
defparam \tictic[0]~output .open_drain_output = "false";
defparam \tictic[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y20_N39
cyclonev_io_obuf \tictic[1]~output (
	.i(\TICTAC|leituraUmSegundo[1]~8_combout ),
	.oe(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[1]),
	.obar());
// synopsys translate_off
defparam \tictic[1]~output .bus_hold = "false";
defparam \tictic[1]~output .open_drain_output = "false";
defparam \tictic[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y45_N76
cyclonev_io_obuf \tictic[2]~output (
	.i(\TICTAC|leituraUmSegundo[1]~8_combout ),
	.oe(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[2]),
	.obar());
// synopsys translate_off
defparam \tictic[2]~output .bus_hold = "false";
defparam \tictic[2]~output .open_drain_output = "false";
defparam \tictic[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y45_N19
cyclonev_io_obuf \tictic[3]~output (
	.i(\TICTAC|leituraUmSegundo[1]~8_combout ),
	.oe(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[3]),
	.obar());
// synopsys translate_off
defparam \tictic[3]~output .bus_hold = "false";
defparam \tictic[3]~output .open_drain_output = "false";
defparam \tictic[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N2
cyclonev_io_obuf \tictic[4]~output (
	.i(\TICTAC|leituraUmSegundo[1]~8_combout ),
	.oe(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[4]),
	.obar());
// synopsys translate_off
defparam \tictic[4]~output .bus_hold = "false";
defparam \tictic[4]~output .open_drain_output = "false";
defparam \tictic[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N22
cyclonev_io_obuf \tictic[5]~output (
	.i(\TICTAC|leituraUmSegundo[1]~8_combout ),
	.oe(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[5]),
	.obar());
// synopsys translate_off
defparam \tictic[5]~output .bus_hold = "false";
defparam \tictic[5]~output .open_drain_output = "false";
defparam \tictic[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y45_N53
cyclonev_io_obuf \tictic[6]~output (
	.i(\TICTAC|leituraUmSegundo[1]~8_combout ),
	.oe(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[6]),
	.obar());
// synopsys translate_off
defparam \tictic[6]~output .bus_hold = "false";
defparam \tictic[6]~output .open_drain_output = "false";
defparam \tictic[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y45_N19
cyclonev_io_obuf \tictic[7]~output (
	.i(\TICTAC|leituraUmSegundo[1]~8_combout ),
	.oe(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tictic[7]),
	.obar());
// synopsys translate_off
defparam \tictic[7]~output .bus_hold = "false";
defparam \tictic[7]~output .open_drain_output = "false";
defparam \tictic[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\showHEX0|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\showHEX0|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(\showHEX0|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\showHEX0|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\showHEX0|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\showHEX0|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(\showHEX0|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\showHEX1|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\showHEX1|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(\showHEX1|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\showHEX1|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\showHEX1|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\showHEX1|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(\showHEX1|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\showHEX2|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\showHEX2|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\showHEX2|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\showHEX2|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\showHEX2|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\showHEX2|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(\showHEX2|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\showHEX3|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\showHEX3|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(\showHEX3|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\showHEX3|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\showHEX3|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\showHEX3|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(\showHEX3|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \HEX4[0]~output (
	.i(\showHEX4|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N59
cyclonev_io_obuf \HEX4[1]~output (
	.i(\showHEX4|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N19
cyclonev_io_obuf \HEX4[2]~output (
	.i(\showHEX4|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\showHEX4|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N2
cyclonev_io_obuf \HEX4[4]~output (
	.i(\showHEX4|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \HEX4[5]~output (
	.i(\showHEX4|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N19
cyclonev_io_obuf \HEX4[6]~output (
	.i(\showHEX4|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N2
cyclonev_io_obuf \HEX5[0]~output (
	.i(\showHEX5|saida7seg[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \HEX5[1]~output (
	.i(\showHEX5|saida7seg[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N19
cyclonev_io_obuf \HEX5[2]~output (
	.i(\showHEX5|saida7seg[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N19
cyclonev_io_obuf \HEX5[3]~output (
	.i(\showHEX5|saida7seg[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N56
cyclonev_io_obuf \HEX5[4]~output (
	.i(\showHEX5|saida7seg[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y21_N39
cyclonev_io_obuf \HEX5[5]~output (
	.i(\showHEX5|saida7seg[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(\showHEX5|saida7seg[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N93
cyclonev_io_obuf \entrada_A[0]~output (
	.i(\Processador|FD|BancoReg|registrador~235_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[0]),
	.obar());
// synopsys translate_off
defparam \entrada_A[0]~output .bus_hold = "false";
defparam \entrada_A[0]~output .open_drain_output = "false";
defparam \entrada_A[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N19
cyclonev_io_obuf \entrada_A[1]~output (
	.i(\Processador|FD|BancoReg|registrador~234_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[1]),
	.obar());
// synopsys translate_off
defparam \entrada_A[1]~output .bus_hold = "false";
defparam \entrada_A[1]~output .open_drain_output = "false";
defparam \entrada_A[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \entrada_A[2]~output (
	.i(\Processador|FD|BancoReg|registrador~233_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[2]),
	.obar());
// synopsys translate_off
defparam \entrada_A[2]~output .bus_hold = "false";
defparam \entrada_A[2]~output .open_drain_output = "false";
defparam \entrada_A[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y17_N39
cyclonev_io_obuf \entrada_A[3]~output (
	.i(\Processador|FD|BancoReg|registrador~232_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[3]),
	.obar());
// synopsys translate_off
defparam \entrada_A[3]~output .bus_hold = "false";
defparam \entrada_A[3]~output .open_drain_output = "false";
defparam \entrada_A[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N62
cyclonev_io_obuf \entrada_A[4]~output (
	.i(\Processador|FD|BancoReg|registrador~231_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[4]),
	.obar());
// synopsys translate_off
defparam \entrada_A[4]~output .bus_hold = "false";
defparam \entrada_A[4]~output .open_drain_output = "false";
defparam \entrada_A[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N76
cyclonev_io_obuf \entrada_A[5]~output (
	.i(\Processador|FD|BancoReg|registrador~230_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[5]),
	.obar());
// synopsys translate_off
defparam \entrada_A[5]~output .bus_hold = "false";
defparam \entrada_A[5]~output .open_drain_output = "false";
defparam \entrada_A[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N2
cyclonev_io_obuf \entrada_A[6]~output (
	.i(\Processador|FD|BancoReg|registrador~229_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[6]),
	.obar());
// synopsys translate_off
defparam \entrada_A[6]~output .bus_hold = "false";
defparam \entrada_A[6]~output .open_drain_output = "false";
defparam \entrada_A[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N96
cyclonev_io_obuf \entrada_A[7]~output (
	.i(\Processador|FD|BancoReg|registrador~228_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_A[7]),
	.obar());
// synopsys translate_off
defparam \entrada_A[7]~output .bus_hold = "false";
defparam \entrada_A[7]~output .open_drain_output = "false";
defparam \entrada_A[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y45_N19
cyclonev_io_obuf \entrada_B[0]~output (
	.i(\Processador|FD|BancoReg|registrador~153_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[0]),
	.obar());
// synopsys translate_off
defparam \entrada_B[0]~output .bus_hold = "false";
defparam \entrada_B[0]~output .open_drain_output = "false";
defparam \entrada_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N93
cyclonev_io_obuf \entrada_B[1]~output (
	.i(\Processador|FD|BancoReg|registrador~158_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[1]),
	.obar());
// synopsys translate_off
defparam \entrada_B[1]~output .bus_hold = "false";
defparam \entrada_B[1]~output .open_drain_output = "false";
defparam \entrada_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N62
cyclonev_io_obuf \entrada_B[2]~output (
	.i(\Processador|FD|BancoReg|registrador~163_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[2]),
	.obar());
// synopsys translate_off
defparam \entrada_B[2]~output .bus_hold = "false";
defparam \entrada_B[2]~output .open_drain_output = "false";
defparam \entrada_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \entrada_B[3]~output (
	.i(\Processador|FD|BancoReg|registrador~168_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[3]),
	.obar());
// synopsys translate_off
defparam \entrada_B[3]~output .bus_hold = "false";
defparam \entrada_B[3]~output .open_drain_output = "false";
defparam \entrada_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \entrada_B[4]~output (
	.i(\Processador|FD|BancoReg|registrador~173_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[4]),
	.obar());
// synopsys translate_off
defparam \entrada_B[4]~output .bus_hold = "false";
defparam \entrada_B[4]~output .open_drain_output = "false";
defparam \entrada_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N36
cyclonev_io_obuf \entrada_B[5]~output (
	.i(\Processador|FD|BancoReg|registrador~178_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[5]),
	.obar());
// synopsys translate_off
defparam \entrada_B[5]~output .bus_hold = "false";
defparam \entrada_B[5]~output .open_drain_output = "false";
defparam \entrada_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N2
cyclonev_io_obuf \entrada_B[6]~output (
	.i(\Processador|FD|BancoReg|registrador~183_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[6]),
	.obar());
// synopsys translate_off
defparam \entrada_B[6]~output .bus_hold = "false";
defparam \entrada_B[6]~output .open_drain_output = "false";
defparam \entrada_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N2
cyclonev_io_obuf \entrada_B[7]~output (
	.i(\Processador|FD|BancoReg|registrador~188_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(entrada_B[7]),
	.obar());
// synopsys translate_off
defparam \entrada_B[7]~output .bus_hold = "false";
defparam \entrada_B[7]~output .open_drain_output = "false";
defparam \entrada_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N59
cyclonev_io_obuf \saida_ULA[0]~output (
	.i(\Processador|FD|ULA|saida[0]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[0]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[0]~output .bus_hold = "false";
defparam \saida_ULA[0]~output .open_drain_output = "false";
defparam \saida_ULA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N53
cyclonev_io_obuf \saida_ULA[1]~output (
	.i(\Processador|FD|ULA|saida[1]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[1]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[1]~output .bus_hold = "false";
defparam \saida_ULA[1]~output .open_drain_output = "false";
defparam \saida_ULA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N22
cyclonev_io_obuf \saida_ULA[2]~output (
	.i(\Processador|FD|ULA|saida[2]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[2]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[2]~output .bus_hold = "false";
defparam \saida_ULA[2]~output .open_drain_output = "false";
defparam \saida_ULA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N19
cyclonev_io_obuf \saida_ULA[3]~output (
	.i(\Processador|FD|ULA|saida[3]~7_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[3]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[3]~output .bus_hold = "false";
defparam \saida_ULA[3]~output .open_drain_output = "false";
defparam \saida_ULA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N93
cyclonev_io_obuf \saida_ULA[4]~output (
	.i(\Processador|FD|ULA|saida[4]~9_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[4]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[4]~output .bus_hold = "false";
defparam \saida_ULA[4]~output .open_drain_output = "false";
defparam \saida_ULA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \saida_ULA[5]~output (
	.i(\Processador|FD|ULA|saida[5]~11_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[5]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[5]~output .bus_hold = "false";
defparam \saida_ULA[5]~output .open_drain_output = "false";
defparam \saida_ULA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y45_N76
cyclonev_io_obuf \saida_ULA[6]~output (
	.i(\Processador|FD|ULA|saida[6]~13_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[6]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[6]~output .bus_hold = "false";
defparam \saida_ULA[6]~output .open_drain_output = "false";
defparam \saida_ULA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y14_N45
cyclonev_io_obuf \saida_ULA[7]~output (
	.i(\Processador|FD|ULA|saida[7]~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(saida_ULA[7]),
	.obar());
// synopsys translate_off
defparam \saida_ULA[7]~output .bus_hold = "false";
defparam \saida_ULA[7]~output .open_drain_output = "false";
defparam \saida_ULA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N36
cyclonev_io_obuf \dataout[0]~output (
	.i(\Processador|FD|BancoReg|registrador~153_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[0]),
	.obar());
// synopsys translate_off
defparam \dataout[0]~output .bus_hold = "false";
defparam \dataout[0]~output .open_drain_output = "false";
defparam \dataout[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N36
cyclonev_io_obuf \dataout[1]~output (
	.i(\Processador|FD|BancoReg|registrador~158_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[1]),
	.obar());
// synopsys translate_off
defparam \dataout[1]~output .bus_hold = "false";
defparam \dataout[1]~output .open_drain_output = "false";
defparam \dataout[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N45
cyclonev_io_obuf \dataout[2]~output (
	.i(\Processador|FD|BancoReg|registrador~163_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[2]),
	.obar());
// synopsys translate_off
defparam \dataout[2]~output .bus_hold = "false";
defparam \dataout[2]~output .open_drain_output = "false";
defparam \dataout[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N42
cyclonev_io_obuf \dataout[3]~output (
	.i(\Processador|FD|BancoReg|registrador~168_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[3]),
	.obar());
// synopsys translate_off
defparam \dataout[3]~output .bus_hold = "false";
defparam \dataout[3]~output .open_drain_output = "false";
defparam \dataout[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N2
cyclonev_io_obuf \dataout[4]~output (
	.i(\Processador|FD|BancoReg|registrador~173_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[4]),
	.obar());
// synopsys translate_off
defparam \dataout[4]~output .bus_hold = "false";
defparam \dataout[4]~output .open_drain_output = "false";
defparam \dataout[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y0_N53
cyclonev_io_obuf \dataout[5]~output (
	.i(\Processador|FD|BancoReg|registrador~178_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[5]),
	.obar());
// synopsys translate_off
defparam \dataout[5]~output .bus_hold = "false";
defparam \dataout[5]~output .open_drain_output = "false";
defparam \dataout[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y45_N19
cyclonev_io_obuf \dataout[6]~output (
	.i(\Processador|FD|BancoReg|registrador~183_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[6]),
	.obar());
// synopsys translate_off
defparam \dataout[6]~output .bus_hold = "false";
defparam \dataout[6]~output .open_drain_output = "false";
defparam \dataout[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y45_N53
cyclonev_io_obuf \dataout[7]~output (
	.i(\Processador|FD|BancoReg|registrador~188_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataout[7]),
	.obar());
// synopsys translate_off
defparam \dataout[7]~output .bus_hold = "false";
defparam \dataout[7]~output .open_drain_output = "false";
defparam \dataout[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \barEndSaida[0]~output (
	.i(\Processador|FD|FETCH|ROM|content~15_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[0]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[0]~output .bus_hold = "false";
defparam \barEndSaida[0]~output .open_drain_output = "false";
defparam \barEndSaida[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X19_Y0_N53
cyclonev_io_obuf \barEndSaida[1]~output (
	.i(\Processador|FD|FETCH|ROM|content~17_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[1]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[1]~output .bus_hold = "false";
defparam \barEndSaida[1]~output .open_drain_output = "false";
defparam \barEndSaida[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y15_N56
cyclonev_io_obuf \barEndSaida[2]~output (
	.i(\Processador|FD|FETCH|ROM|content~19_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[2]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[2]~output .bus_hold = "false";
defparam \barEndSaida[2]~output .open_drain_output = "false";
defparam \barEndSaida[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y0_N76
cyclonev_io_obuf \barEndSaida[3]~output (
	.i(\Processador|FD|FETCH|ROM|content~21_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[3]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[3]~output .bus_hold = "false";
defparam \barEndSaida[3]~output .open_drain_output = "false";
defparam \barEndSaida[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y45_N93
cyclonev_io_obuf \barEndSaida[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[4]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[4]~output .bus_hold = "false";
defparam \barEndSaida[4]~output .open_drain_output = "false";
defparam \barEndSaida[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y0_N59
cyclonev_io_obuf \barEndSaida[5]~output (
	.i(\Processador|FD|FETCH|ROM|content~23_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[5]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[5]~output .bus_hold = "false";
defparam \barEndSaida[5]~output .open_drain_output = "false";
defparam \barEndSaida[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y45_N2
cyclonev_io_obuf \barEndSaida[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[6]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[6]~output .bus_hold = "false";
defparam \barEndSaida[6]~output .open_drain_output = "false";
defparam \barEndSaida[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y45_N36
cyclonev_io_obuf \barEndSaida[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(barEndSaida[7]),
	.obar());
// synopsys translate_off
defparam \barEndSaida[7]~output .bus_hold = "false";
defparam \barEndSaida[7]~output .open_drain_output = "false";
defparam \barEndSaida[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y0_N36
cyclonev_io_obuf \tic_r~output (
	.i(\DECODER|Equal7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tic_r),
	.obar());
// synopsys translate_off
defparam \tic_r~output .bus_hold = "false";
defparam \tic_r~output .open_drain_output = "false";
defparam \tic_r~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y16_N39
cyclonev_io_obuf \tic_z~output (
	.i(\DECODER|Equal6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(tic_z),
	.obar());
// synopsys translate_off
defparam \tic_z~output .bus_hold = "false";
defparam \tic_z~output .open_drain_output = "false";
defparam \tic_z~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N53
cyclonev_io_obuf \pc[0]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[0]),
	.obar());
// synopsys translate_off
defparam \pc[0]~output .bus_hold = "false";
defparam \pc[0]~output .open_drain_output = "false";
defparam \pc[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \pc[1]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[1]),
	.obar());
// synopsys translate_off
defparam \pc[1]~output .bus_hold = "false";
defparam \pc[1]~output .open_drain_output = "false";
defparam \pc[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \pc[2]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[2]),
	.obar());
// synopsys translate_off
defparam \pc[2]~output .bus_hold = "false";
defparam \pc[2]~output .open_drain_output = "false";
defparam \pc[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \pc[3]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[3]),
	.obar());
// synopsys translate_off
defparam \pc[3]~output .bus_hold = "false";
defparam \pc[3]~output .open_drain_output = "false";
defparam \pc[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y18_N79
cyclonev_io_obuf \pc[4]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[4]),
	.obar());
// synopsys translate_off
defparam \pc[4]~output .bus_hold = "false";
defparam \pc[4]~output .open_drain_output = "false";
defparam \pc[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y19_N5
cyclonev_io_obuf \pc[5]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[5]),
	.obar());
// synopsys translate_off
defparam \pc[5]~output .bus_hold = "false";
defparam \pc[5]~output .open_drain_output = "false";
defparam \pc[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N22
cyclonev_io_obuf \pc[6]~output (
	.i(\Processador|FD|FETCH|PC|DOUT [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[6]),
	.obar());
// synopsys translate_off
defparam \pc[6]~output .bus_hold = "false";
defparam \pc[6]~output .open_drain_output = "false";
defparam \pc[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \pc[7]~output (
	.i(\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(pc[7]),
	.obar());
// synopsys translate_off
defparam \pc[7]~output .bus_hold = "false";
defparam \pc[7]~output .open_drain_output = "false";
defparam \pc[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N30
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~9 (
// Equation(s):
// \TICTAC|baseTempo|Add0~9_sumout  = SUM(( \TICTAC|baseTempo|contador[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \TICTAC|baseTempo|Add0~10  = CARRY(( \TICTAC|baseTempo|contador[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|contador[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~9_sumout ),
	.cout(\TICTAC|baseTempo|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~9 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \TICTAC|baseTempo|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N31
dffeas \TICTAC|baseTempo|contador[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[0]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N33
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~61 (
// Equation(s):
// \TICTAC|baseTempo|Add0~61_sumout  = SUM(( \TICTAC|baseTempo|contador [1] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~10  ))
// \TICTAC|baseTempo|Add0~62  = CARRY(( \TICTAC|baseTempo|contador [1] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|contador [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~61_sumout ),
	.cout(\TICTAC|baseTempo|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~61 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC|baseTempo|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N34
dffeas \TICTAC|baseTempo|contador[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[1] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N36
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~53 (
// Equation(s):
// \TICTAC|baseTempo|Add0~53_sumout  = SUM(( \TICTAC|baseTempo|contador [2] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~62  ))
// \TICTAC|baseTempo|Add0~54  = CARRY(( \TICTAC|baseTempo|contador [2] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC|baseTempo|contador [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~53_sumout ),
	.cout(\TICTAC|baseTempo|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~53 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC|baseTempo|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N38
dffeas \TICTAC|baseTempo|contador[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[2] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N39
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~81 (
// Equation(s):
// \TICTAC|baseTempo|Add0~81_sumout  = SUM(( \TICTAC|baseTempo|contador [3] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~54  ))
// \TICTAC|baseTempo|Add0~82  = CARRY(( \TICTAC|baseTempo|contador [3] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|contador [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~81_sumout ),
	.cout(\TICTAC|baseTempo|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~81 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC|baseTempo|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N41
dffeas \TICTAC|baseTempo|contador[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[3] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N42
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~77 (
// Equation(s):
// \TICTAC|baseTempo|Add0~77_sumout  = SUM(( \TICTAC|baseTempo|contador [4] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~82  ))
// \TICTAC|baseTempo|Add0~78  = CARRY(( \TICTAC|baseTempo|contador [4] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~82  ))

	.dataa(gnd),
	.datab(!\TICTAC|baseTempo|contador [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~77_sumout ),
	.cout(\TICTAC|baseTempo|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~77 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \TICTAC|baseTempo|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N44
dffeas \TICTAC|baseTempo|contador[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[4] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N45
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~73 (
// Equation(s):
// \TICTAC|baseTempo|Add0~73_sumout  = SUM(( \TICTAC|baseTempo|contador [5] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~78  ))
// \TICTAC|baseTempo|Add0~74  = CARRY(( \TICTAC|baseTempo|contador [5] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC|baseTempo|contador [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~73_sumout ),
	.cout(\TICTAC|baseTempo|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~73 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC|baseTempo|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N47
dffeas \TICTAC|baseTempo|contador[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[5] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N48
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~69 (
// Equation(s):
// \TICTAC|baseTempo|Add0~69_sumout  = SUM(( \TICTAC|baseTempo|contador [6] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~74  ))
// \TICTAC|baseTempo|Add0~70  = CARRY(( \TICTAC|baseTempo|contador [6] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|contador [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~69_sumout ),
	.cout(\TICTAC|baseTempo|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~69 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC|baseTempo|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N50
dffeas \TICTAC|baseTempo|contador[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[6] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N51
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~65 (
// Equation(s):
// \TICTAC|baseTempo|Add0~65_sumout  = SUM(( \TICTAC|baseTempo|contador [7] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~70  ))
// \TICTAC|baseTempo|Add0~66  = CARRY(( \TICTAC|baseTempo|contador [7] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~70  ))

	.dataa(!\TICTAC|baseTempo|contador [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~65_sumout ),
	.cout(\TICTAC|baseTempo|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~65 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \TICTAC|baseTempo|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N53
dffeas \TICTAC|baseTempo|contador[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[7] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N54
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~5 (
// Equation(s):
// \TICTAC|baseTempo|Add0~5_sumout  = SUM(( \TICTAC|baseTempo|contador [8] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~66  ))
// \TICTAC|baseTempo|Add0~6  = CARRY(( \TICTAC|baseTempo|contador [8] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC|baseTempo|contador [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~5_sumout ),
	.cout(\TICTAC|baseTempo|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~5 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC|baseTempo|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N56
dffeas \TICTAC|baseTempo|contador[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[8] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y4_N32
dffeas \TICTAC|baseTempo|contador[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[0] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N24
cyclonev_lcell_comb \TICTAC|baseTempo|Equal0~2 (
// Equation(s):
// \TICTAC|baseTempo|Equal0~2_combout  = ( !\TICTAC|baseTempo|contador [4] & ( (!\TICTAC|baseTempo|contador [7] & (!\TICTAC|baseTempo|contador [3] & (\TICTAC|baseTempo|contador [6] & !\TICTAC|baseTempo|contador [5]))) ) )

	.dataa(!\TICTAC|baseTempo|contador [7]),
	.datab(!\TICTAC|baseTempo|contador [3]),
	.datac(!\TICTAC|baseTempo|contador [6]),
	.datad(!\TICTAC|baseTempo|contador [5]),
	.datae(gnd),
	.dataf(!\TICTAC|baseTempo|contador [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|baseTempo|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Equal0~2 .extended_lut = "off";
defparam \TICTAC|baseTempo|Equal0~2 .lut_mask = 64'h0800080000000000;
defparam \TICTAC|baseTempo|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N57
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~29 (
// Equation(s):
// \TICTAC|baseTempo|Add0~29_sumout  = SUM(( \TICTAC|baseTempo|contador [9] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~6  ))
// \TICTAC|baseTempo|Add0~30  = CARRY(( \TICTAC|baseTempo|contador [9] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC|baseTempo|contador [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~29_sumout ),
	.cout(\TICTAC|baseTempo|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~29 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC|baseTempo|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N59
dffeas \TICTAC|baseTempo|contador[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[9] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N0
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~25 (
// Equation(s):
// \TICTAC|baseTempo|Add0~25_sumout  = SUM(( \TICTAC|baseTempo|contador[10]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC|baseTempo|Add0~30  ))
// \TICTAC|baseTempo|Add0~26  = CARRY(( \TICTAC|baseTempo|contador[10]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC|baseTempo|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC|baseTempo|contador[10]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~25_sumout ),
	.cout(\TICTAC|baseTempo|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~25 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC|baseTempo|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N2
dffeas \TICTAC|baseTempo|contador[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[10]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N3
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~21 (
// Equation(s):
// \TICTAC|baseTempo|Add0~21_sumout  = SUM(( \TICTAC|baseTempo|contador [11] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~26  ))
// \TICTAC|baseTempo|Add0~22  = CARRY(( \TICTAC|baseTempo|contador [11] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC|baseTempo|contador [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~21_sumout ),
	.cout(\TICTAC|baseTempo|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~21 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC|baseTempo|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N5
dffeas \TICTAC|baseTempo|contador[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[11] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N6
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~17 (
// Equation(s):
// \TICTAC|baseTempo|Add0~17_sumout  = SUM(( \TICTAC|baseTempo|contador [12] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~22  ))
// \TICTAC|baseTempo|Add0~18  = CARRY(( \TICTAC|baseTempo|contador [12] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC|baseTempo|contador [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~17_sumout ),
	.cout(\TICTAC|baseTempo|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~17 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC|baseTempo|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N7
dffeas \TICTAC|baseTempo|contador[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[12] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N9
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~13 (
// Equation(s):
// \TICTAC|baseTempo|Add0~13_sumout  = SUM(( \TICTAC|baseTempo|contador [13] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~18  ))
// \TICTAC|baseTempo|Add0~14  = CARRY(( \TICTAC|baseTempo|contador [13] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|contador [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~13_sumout ),
	.cout(\TICTAC|baseTempo|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~13 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC|baseTempo|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N11
dffeas \TICTAC|baseTempo|contador[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[13] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N12
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~85 (
// Equation(s):
// \TICTAC|baseTempo|Add0~85_sumout  = SUM(( \TICTAC|baseTempo|contador [14] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~14  ))
// \TICTAC|baseTempo|Add0~86  = CARRY(( \TICTAC|baseTempo|contador [14] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~14  ))

	.dataa(gnd),
	.datab(!\TICTAC|baseTempo|contador [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~85_sumout ),
	.cout(\TICTAC|baseTempo|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~85 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \TICTAC|baseTempo|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N14
dffeas \TICTAC|baseTempo|contador[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[14] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N15
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~89 (
// Equation(s):
// \TICTAC|baseTempo|Add0~89_sumout  = SUM(( \TICTAC|baseTempo|contador [15] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~86  ))
// \TICTAC|baseTempo|Add0~90  = CARRY(( \TICTAC|baseTempo|contador [15] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|contador [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~89_sumout ),
	.cout(\TICTAC|baseTempo|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~89 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC|baseTempo|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N17
dffeas \TICTAC|baseTempo|contador[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[15] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N18
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~93 (
// Equation(s):
// \TICTAC|baseTempo|Add0~93_sumout  = SUM(( \TICTAC|baseTempo|contador [16] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~90  ))
// \TICTAC|baseTempo|Add0~94  = CARRY(( \TICTAC|baseTempo|contador [16] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|contador [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~93_sumout ),
	.cout(\TICTAC|baseTempo|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~93 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC|baseTempo|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N20
dffeas \TICTAC|baseTempo|contador[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[16] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N21
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~97 (
// Equation(s):
// \TICTAC|baseTempo|Add0~97_sumout  = SUM(( \TICTAC|baseTempo|contador [17] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~94  ))
// \TICTAC|baseTempo|Add0~98  = CARRY(( \TICTAC|baseTempo|contador [17] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC|baseTempo|contador [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~97_sumout ),
	.cout(\TICTAC|baseTempo|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~97 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC|baseTempo|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N23
dffeas \TICTAC|baseTempo|contador[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [17]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[17] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N24
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~57 (
// Equation(s):
// \TICTAC|baseTempo|Add0~57_sumout  = SUM(( \TICTAC|baseTempo|contador [18] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~98  ))
// \TICTAC|baseTempo|Add0~58  = CARRY(( \TICTAC|baseTempo|contador [18] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|contador [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~57_sumout ),
	.cout(\TICTAC|baseTempo|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~57 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC|baseTempo|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N26
dffeas \TICTAC|baseTempo|contador[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [18]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[18] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N48
cyclonev_lcell_comb \TICTAC|baseTempo|Equal0~3 (
// Equation(s):
// \TICTAC|baseTempo|Equal0~3_combout  = ( \TICTAC|baseTempo|contador [14] & ( (!\TICTAC|baseTempo|contador [15] & (\TICTAC|baseTempo|contador [16] & !\TICTAC|baseTempo|contador [17])) ) )

	.dataa(gnd),
	.datab(!\TICTAC|baseTempo|contador [15]),
	.datac(!\TICTAC|baseTempo|contador [16]),
	.datad(!\TICTAC|baseTempo|contador [17]),
	.datae(gnd),
	.dataf(!\TICTAC|baseTempo|contador [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|baseTempo|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Equal0~3 .extended_lut = "off";
defparam \TICTAC|baseTempo|Equal0~3 .lut_mask = 64'h000000000C000C00;
defparam \TICTAC|baseTempo|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N0
cyclonev_lcell_comb \TICTAC|baseTempo|Equal0~4 (
// Equation(s):
// \TICTAC|baseTempo|Equal0~4_combout  = ( \TICTAC|baseTempo|Equal0~3_combout  & ( (!\TICTAC|baseTempo|contador [2] & (!\TICTAC|baseTempo|contador [1] & (\TICTAC|baseTempo|Equal0~2_combout  & \TICTAC|baseTempo|contador [18]))) ) )

	.dataa(!\TICTAC|baseTempo|contador [2]),
	.datab(!\TICTAC|baseTempo|contador [1]),
	.datac(!\TICTAC|baseTempo|Equal0~2_combout ),
	.datad(!\TICTAC|baseTempo|contador [18]),
	.datae(gnd),
	.dataf(!\TICTAC|baseTempo|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|baseTempo|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Equal0~4 .extended_lut = "off";
defparam \TICTAC|baseTempo|Equal0~4 .lut_mask = 64'h0000000000080008;
defparam \TICTAC|baseTempo|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N44
dffeas \TICTAC|baseTempo|contador[24]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[24]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N27
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~33 (
// Equation(s):
// \TICTAC|baseTempo|Add0~33_sumout  = SUM(( \TICTAC|baseTempo|contador [19] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~58  ))
// \TICTAC|baseTempo|Add0~34  = CARRY(( \TICTAC|baseTempo|contador [19] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC|baseTempo|contador [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~33_sumout ),
	.cout(\TICTAC|baseTempo|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~33 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC|baseTempo|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N29
dffeas \TICTAC|baseTempo|contador[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [19]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[19] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N30
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~37 (
// Equation(s):
// \TICTAC|baseTempo|Add0~37_sumout  = SUM(( \TICTAC|baseTempo|contador [20] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~34  ))
// \TICTAC|baseTempo|Add0~38  = CARRY(( \TICTAC|baseTempo|contador [20] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~34  ))

	.dataa(gnd),
	.datab(!\TICTAC|baseTempo|contador [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~37_sumout ),
	.cout(\TICTAC|baseTempo|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~37 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \TICTAC|baseTempo|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N32
dffeas \TICTAC|baseTempo|contador[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [20]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[20] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N33
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~41 (
// Equation(s):
// \TICTAC|baseTempo|Add0~41_sumout  = SUM(( \TICTAC|baseTempo|contador [21] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~38  ))
// \TICTAC|baseTempo|Add0~42  = CARRY(( \TICTAC|baseTempo|contador [21] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~38  ))

	.dataa(!\TICTAC|baseTempo|contador [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~41_sumout ),
	.cout(\TICTAC|baseTempo|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~41 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \TICTAC|baseTempo|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N35
dffeas \TICTAC|baseTempo|contador[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [21]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[21] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N36
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~45 (
// Equation(s):
// \TICTAC|baseTempo|Add0~45_sumout  = SUM(( \TICTAC|baseTempo|contador [22] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~42  ))
// \TICTAC|baseTempo|Add0~46  = CARRY(( \TICTAC|baseTempo|contador [22] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|contador [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~45_sumout ),
	.cout(\TICTAC|baseTempo|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~45 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC|baseTempo|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N38
dffeas \TICTAC|baseTempo|contador[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [22]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[22] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N39
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~49 (
// Equation(s):
// \TICTAC|baseTempo|Add0~49_sumout  = SUM(( \TICTAC|baseTempo|contador [23] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~46  ))
// \TICTAC|baseTempo|Add0~50  = CARRY(( \TICTAC|baseTempo|contador [23] ) + ( GND ) + ( \TICTAC|baseTempo|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|contador [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~49_sumout ),
	.cout(\TICTAC|baseTempo|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~49 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC|baseTempo|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N41
dffeas \TICTAC|baseTempo|contador[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [23]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[23] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N42
cyclonev_lcell_comb \TICTAC|baseTempo|Add0~1 (
// Equation(s):
// \TICTAC|baseTempo|Add0~1_sumout  = SUM(( \TICTAC|baseTempo|contador[24]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC|baseTempo|Add0~50  ))

	.dataa(gnd),
	.datab(!\TICTAC|baseTempo|contador[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC|baseTempo|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC|baseTempo|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Add0~1 .extended_lut = "off";
defparam \TICTAC|baseTempo|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \TICTAC|baseTempo|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N43
dffeas \TICTAC|baseTempo|contador[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [24]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[24] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N54
cyclonev_lcell_comb \TICTAC|baseTempo|Equal0~1 (
// Equation(s):
// \TICTAC|baseTempo|Equal0~1_combout  = ( \TICTAC|baseTempo|contador [19] & ( \TICTAC|baseTempo|contador [21] & ( (\TICTAC|baseTempo|contador [20] & (\TICTAC|baseTempo|contador [22] & !\TICTAC|baseTempo|contador [23])) ) ) )

	.dataa(gnd),
	.datab(!\TICTAC|baseTempo|contador [20]),
	.datac(!\TICTAC|baseTempo|contador [22]),
	.datad(!\TICTAC|baseTempo|contador [23]),
	.datae(!\TICTAC|baseTempo|contador [19]),
	.dataf(!\TICTAC|baseTempo|contador [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|baseTempo|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Equal0~1 .extended_lut = "off";
defparam \TICTAC|baseTempo|Equal0~1 .lut_mask = 64'h0000000000000300;
defparam \TICTAC|baseTempo|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y3_N1
dffeas \TICTAC|baseTempo|contador[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC|baseTempo|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC|baseTempo|Equal0~5_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|contador[10] .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N12
cyclonev_lcell_comb \TICTAC|baseTempo|Equal0~0 (
// Equation(s):
// \TICTAC|baseTempo|Equal0~0_combout  = ( \TICTAC|baseTempo|contador [11] & ( (\TICTAC|baseTempo|contador [13] & (!\TICTAC|baseTempo|contador [9] & (\TICTAC|baseTempo|contador [12] & !\TICTAC|baseTempo|contador [10]))) ) )

	.dataa(!\TICTAC|baseTempo|contador [13]),
	.datab(!\TICTAC|baseTempo|contador [9]),
	.datac(!\TICTAC|baseTempo|contador [12]),
	.datad(!\TICTAC|baseTempo|contador [10]),
	.datae(gnd),
	.dataf(!\TICTAC|baseTempo|contador [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|baseTempo|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Equal0~0 .extended_lut = "off";
defparam \TICTAC|baseTempo|Equal0~0 .lut_mask = 64'h0000000004000400;
defparam \TICTAC|baseTempo|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N6
cyclonev_lcell_comb \TICTAC|baseTempo|Equal0~5 (
// Equation(s):
// \TICTAC|baseTempo|Equal0~5_combout  = ( \TICTAC|baseTempo|Equal0~1_combout  & ( \TICTAC|baseTempo|Equal0~0_combout  & ( (!\TICTAC|baseTempo|contador [8] & (!\TICTAC|baseTempo|contador [0] & (\TICTAC|baseTempo|Equal0~4_combout  & \TICTAC|baseTempo|contador 
// [24]))) ) ) )

	.dataa(!\TICTAC|baseTempo|contador [8]),
	.datab(!\TICTAC|baseTempo|contador [0]),
	.datac(!\TICTAC|baseTempo|Equal0~4_combout ),
	.datad(!\TICTAC|baseTempo|contador [24]),
	.datae(!\TICTAC|baseTempo|Equal0~1_combout ),
	.dataf(!\TICTAC|baseTempo|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|baseTempo|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|Equal0~5 .extended_lut = "off";
defparam \TICTAC|baseTempo|Equal0~5 .lut_mask = 64'h0000000000000008;
defparam \TICTAC|baseTempo|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N3
cyclonev_lcell_comb \TICTAC|baseTempo|tick~0 (
// Equation(s):
// \TICTAC|baseTempo|tick~0_combout  = ( \TICTAC|baseTempo|tick~q  & ( !\TICTAC|baseTempo|Equal0~5_combout  ) ) # ( !\TICTAC|baseTempo|tick~q  & ( \TICTAC|baseTempo|Equal0~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC|baseTempo|Equal0~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TICTAC|baseTempo|tick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|baseTempo|tick~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|tick~0 .extended_lut = "off";
defparam \TICTAC|baseTempo|tick~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \TICTAC|baseTempo|tick~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X37_Y4_N48
cyclonev_lcell_comb \TICTAC|baseTempo|tick~feeder (
// Equation(s):
// \TICTAC|baseTempo|tick~feeder_combout  = ( \TICTAC|baseTempo|tick~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TICTAC|baseTempo|tick~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|baseTempo|tick~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|baseTempo|tick~feeder .extended_lut = "off";
defparam \TICTAC|baseTempo|tick~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \TICTAC|baseTempo|tick~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y4_N50
dffeas \TICTAC|baseTempo|tick (
	.clk(\CLOCK_50~input_o ),
	.d(\TICTAC|baseTempo|tick~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|baseTempo|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|baseTempo|tick .is_wysiwyg = "true";
defparam \TICTAC|baseTempo|tick .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N27
cyclonev_lcell_comb \TICTAC|registraUmSegundo|DOUT~feeder (
// Equation(s):
// \TICTAC|registraUmSegundo|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|registraUmSegundo|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|registraUmSegundo|DOUT~feeder .extended_lut = "off";
defparam \TICTAC|registraUmSegundo|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \TICTAC|registraUmSegundo|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N30
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~1 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~1_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))
// \Processador|FD|FETCH|SOMA|Add0~2  = CARRY(( \Processador|FD|FETCH|PC|DOUT [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~1_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~1 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N6
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N53
dffeas \Processador|FD|FETCH|PC|DOUT[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[7] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N33
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~5 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~5_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [1] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~2  ))
// \Processador|FD|FETCH|SOMA|Add0~6  = CARRY(( \Processador|FD|FETCH|PC|DOUT [1] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~5_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~5 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N36
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~9 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~9_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [2] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~6  ))
// \Processador|FD|FETCH|SOMA|Add0~10  = CARRY(( \Processador|FD|FETCH|PC|DOUT [2] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~9_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~9 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N32
dffeas \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~1_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|content~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N38
dffeas \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~9_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|content~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N57
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~22 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~22_combout  = ( \Processador|FD|FETCH|PC|DOUT [1] & ( (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [3] & \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )) ) ) # ( 
// !\Processador|FD|FETCH|PC|DOUT [1] & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT [3] & \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~22 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~22 .lut_mask = 64'h000A000A00500050;
defparam \Processador|FD|FETCH|ROM|content~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N50
dffeas \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N27
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~0 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~0_combout  = ( !\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [7] & (\Processador|FD|FETCH|PC|DOUT [4] & !\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q )) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~0 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~0 .lut_mask = 64'h0A000A0000000000;
defparam \Processador|FD|FETCH|ROM|content~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N21
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~23 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~23_combout  = ( \Processador|FD|FETCH|ROM|content~0_combout  & ( \Processador|FD|FETCH|ROM|content~22_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|ROM|content~22_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~23 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~23 .lut_mask = 64'h0000000000FF00FF;
defparam \Processador|FD|FETCH|ROM|content~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N47
dffeas \Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~21_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|content~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N9
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~2 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~2_combout  = ( !\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~2 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~2 .lut_mask = 64'hF000F00000000000;
defparam \Processador|FD|FETCH|ROM|content~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N33
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~18 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~18_combout  = ( \Processador|FD|FETCH|PC|DOUT [1] & ( (!\Processador|FD|FETCH|PC|DOUT [4] & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  $ (((!\Processador|FD|FETCH|PC|DOUT [3]) # 
// (\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ))))) # (\Processador|FD|FETCH|PC|DOUT [4] & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [3] & \Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ))) ) ) # ( 
// !\Processador|FD|FETCH|PC|DOUT [1] & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT [3] & (!\Processador|FD|FETCH|PC|DOUT [4] $ (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )))) # 
// (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [3] & ((!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datac(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~18 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~18 .lut_mask = 64'h4620462060586058;
defparam \Processador|FD|FETCH|ROM|content~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N24
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~19 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~19_combout  = ( \Processador|FD|FETCH|ROM|content~18_combout  & ( \Processador|FD|FETCH|ROM|content~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~19 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~19 .lut_mask = 64'h0000000000FF00FF;
defparam \Processador|FD|FETCH|ROM|content~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N37
dffeas \Processador|FD|FETCH|PC|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~9_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|content~19_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[2] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N39
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~13 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~13_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [3] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~10  ))
// \Processador|FD|FETCH|SOMA|Add0~14  = CARRY(( \Processador|FD|FETCH|PC|DOUT [3] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~13_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~13 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N42
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~17 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~17_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [4] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~14  ))
// \Processador|FD|FETCH|SOMA|Add0~18  = CARRY(( \Processador|FD|FETCH|PC|DOUT [4] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~17_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~17 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N44
dffeas \Processador|FD|FETCH|PC|DOUT[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[4] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N45
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~21 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~21_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [5] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~18  ))
// \Processador|FD|FETCH|SOMA|Add0~22  = CARRY(( \Processador|FD|FETCH|PC|DOUT [5] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~21_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~21 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N46
dffeas \Processador|FD|FETCH|PC|DOUT[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~21_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|content~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[5] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N48
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~25 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~25_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [6] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~22  ))
// \Processador|FD|FETCH|SOMA|Add0~26  = CARRY(( \Processador|FD|FETCH|PC|DOUT [6] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~25_sumout ),
	.cout(\Processador|FD|FETCH|SOMA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~25 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N49
dffeas \Processador|FD|FETCH|PC|DOUT[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~25_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[6] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N51
cyclonev_lcell_comb \Processador|FD|FETCH|SOMA|Add0~29 (
// Equation(s):
// \Processador|FD|FETCH|SOMA|Add0~29_sumout  = SUM(( \Processador|FD|FETCH|PC|DOUT [7] ) + ( GND ) + ( \Processador|FD|FETCH|SOMA|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|FETCH|SOMA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|FETCH|SOMA|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|SOMA|Add0~29 .extended_lut = "off";
defparam \Processador|FD|FETCH|SOMA|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \Processador|FD|FETCH|SOMA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N52
dffeas \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~29_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N43
dffeas \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~17_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N18
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~16 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~16_combout  = ( \Processador|FD|FETCH|PC|DOUT [1] & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) # 
// (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [4]))) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [1] & ( 
// (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # (!\Processador|FD|FETCH|PC|DOUT [4])))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~16 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~16 .lut_mask = 64'h4440444024202420;
defparam \Processador|FD|FETCH|ROM|content~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N30
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~17 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~17_combout  = ( \Processador|FD|FETCH|ROM|content~2_combout  & ( \Processador|FD|FETCH|ROM|content~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~17 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~17 .lut_mask = 64'h000000000F0F0F0F;
defparam \Processador|FD|FETCH|ROM|content~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N34
dffeas \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~5_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|content~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N24
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~14 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~14_combout  = ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( \Processador|FD|FETCH|PC|DOUT [0] & ( (!\Processador|FD|FETCH|PC|DOUT [3] & (!\Processador|FD|FETCH|PC|DOUT [5] & 
// ((!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT [2])))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( \Processador|FD|FETCH|PC|DOUT [0] & ( (!\Processador|FD|FETCH|PC|DOUT [5] & 
// ((!\Processador|FD|FETCH|PC|DOUT [3] & ((!\Processador|FD|FETCH|PC|DOUT [2]) # (!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT [3] & (!\Processador|FD|FETCH|PC|DOUT [2] & !\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q 
// )))) ) ) ) # ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT [0] & ( (\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT [5] & (!\Processador|FD|FETCH|PC|DOUT [3] $ 
// (!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT [0] & ( (!\Processador|FD|FETCH|PC|DOUT [5] & ((!\Processador|FD|FETCH|PC|DOUT [3] & 
// (!\Processador|FD|FETCH|PC|DOUT [2] $ (!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT [3] & ((!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT [2]))))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datab(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datac(!\Processador|FD|FETCH|PC|DOUT [5]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~14 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~14 .lut_mask = 64'h70901020E080A020;
defparam \Processador|FD|FETCH|ROM|content~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N57
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~15 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~15_combout  = ( \Processador|FD|FETCH|ROM|content~14_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [6]) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~15 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~15 .lut_mask = 64'h00000000A0A0A0A0;
defparam \Processador|FD|FETCH|ROM|content~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N31
dffeas \Processador|FD|FETCH|PC|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~1_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|content~15_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[0] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N35
dffeas \Processador|FD|FETCH|PC|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~5_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|content~17_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[1] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N18
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~6 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~6_combout  = ( \Processador|FD|FETCH|ROM|content~0_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [0] & !\Processador|FD|FETCH|PC|DOUT 
// [2]))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datad(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~6 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~6 .lut_mask = 64'h0000000020002000;
defparam \Processador|FD|FETCH|ROM|content~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N42
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~7 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~7_combout  = ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [4]) # 
// (\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )))) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [4] $ (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) # ( 
// !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [4] & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [4] & 
// ((\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ))))) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # (!\Processador|FD|FETCH|PC|DOUT [4] $ (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q )))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~7 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~7 .lut_mask = 64'hD1F6D1F6C1A0C1A0;
defparam \Processador|FD|FETCH|ROM|content~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N51
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~8 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~8_combout  = ( \Processador|FD|FETCH|ROM|content~7_combout  & ( \Processador|FD|FETCH|ROM|content~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~8 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~8 .lut_mask = 64'h0000000000FF00FF;
defparam \Processador|FD|FETCH|ROM|content~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N30
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~9 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~9_combout  = ( \Processador|FD|FETCH|PC|DOUT [3] & ( (!\Processador|FD|FETCH|PC|DOUT [2] & ((!\Processador|FD|FETCH|PC|DOUT [0]) # ((\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q )))) # (\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [0] & !\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ))) ) ) # ( 
// !\Processador|FD|FETCH|PC|DOUT [3] & ( (!\Processador|FD|FETCH|PC|DOUT [0] & (!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q  & ((\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT [2])))) # (\Processador|FD|FETCH|PC|DOUT [0] & 
// (\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~9 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~9 .lut_mask = 64'h70017001E0A2E0A2;
defparam \Processador|FD|FETCH|ROM|content~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N33
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~10 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~10_combout  = ( \Processador|FD|FETCH|ROM|content~9_combout  & ( \Processador|FD|FETCH|ROM|content~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~10 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \Processador|FD|FETCH|ROM|content~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N39
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~1 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~1_combout  = ( !\Processador|FD|FETCH|PC|DOUT [3] & ( (\Processador|FD|FETCH|PC|DOUT [2] & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~1 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~1 .lut_mask = 64'h0055005500000000;
defparam \Processador|FD|FETCH|ROM|content~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N36
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~12 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~12_combout  = ( \Processador|FD|FETCH|PC|DOUT [0] & ( (!\Processador|FD|FETCH|PC|DOUT [3] & (\Processador|FD|FETCH|PC|DOUT [2] & ((\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q )))) # (\Processador|FD|FETCH|PC|DOUT [3] & 
// (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [2] $ (!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q )))) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [0] & ( (!\Processador|FD|FETCH|PC|DOUT [3] & 
// ((!\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2] & ((\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ))))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [3]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~12 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~12 .lut_mask = 64'h8050805004580458;
defparam \Processador|FD|FETCH|ROM|content~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N45
cyclonev_lcell_comb \Processador|UC|Equal9~1 (
// Equation(s):
// \Processador|UC|Equal9~1_combout  = ( \Processador|FD|FETCH|ROM|content~12_combout  & ( \Processador|FD|FETCH|ROM|content~2_combout  ) ) # ( !\Processador|FD|FETCH|ROM|content~12_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|ROM|content~1_combout  & (\Processador|FD|FETCH|ROM|content~2_combout  & \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|Equal9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|Equal9~1 .extended_lut = "off";
defparam \Processador|UC|Equal9~1 .lut_mask = 64'h000200020F0F0F0F;
defparam \Processador|UC|Equal9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N33
cyclonev_lcell_comb \Processador|UC|Equal9~3 (
// Equation(s):
// \Processador|UC|Equal9~3_combout  = ( !\Processador|UC|Equal9~1_combout  & ( (!\Processador|FD|FETCH|ROM|content~8_combout  & !\Processador|FD|FETCH|ROM|content~10_combout ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|UC|Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|Equal9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|Equal9~3 .extended_lut = "off";
defparam \Processador|UC|Equal9~3 .lut_mask = 64'hA0A0A0A000000000;
defparam \Processador|UC|Equal9~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N21
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~11 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~11_combout  = ( \Processador|FD|FETCH|ROM|content~0_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [0] & \Processador|FD|FETCH|ROM|content~1_combout ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~11 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~11 .lut_mask = 64'h000000000A0A0A0A;
defparam \Processador|FD|FETCH|ROM|content~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N42
cyclonev_lcell_comb \Processador|FD|ULA|saida[1]~16 (
// Equation(s):
// \Processador|FD|ULA|saida[1]~16_combout  = ( \Processador|FD|FETCH|ROM|content~7_combout  & ( (\Processador|FD|FETCH|ROM|content~11_combout  & !\Processador|FD|FETCH|ROM|content~2_combout ) ) ) # ( !\Processador|FD|FETCH|ROM|content~7_combout  & ( 
// (!\Processador|FD|FETCH|ROM|content~11_combout  & (!\Processador|FD|FETCH|ROM|content~12_combout  & (\Processador|FD|FETCH|ROM|content~9_combout  & \Processador|FD|FETCH|ROM|content~2_combout ))) # (\Processador|FD|FETCH|ROM|content~11_combout  & 
// (((!\Processador|FD|FETCH|ROM|content~9_combout ) # (!\Processador|FD|FETCH|ROM|content~2_combout )))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~12_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~9_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[1]~16 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[1]~16 .lut_mask = 64'h5558555855005500;
defparam \Processador|FD|ULA|saida[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N24
cyclonev_lcell_comb \Processador|FD|ULA|Equal7~1 (
// Equation(s):
// \Processador|FD|ULA|Equal7~1_combout  = ( \Processador|FD|FETCH|ROM|content~11_combout  & ( (!\Processador|FD|FETCH|ROM|content~2_combout ) # ((!\Processador|FD|FETCH|ROM|content~9_combout  & !\Processador|FD|FETCH|ROM|content~7_combout )) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~9_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~7_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal7~1 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal7~1 .lut_mask = 64'h0000FCCC0000FCCC;
defparam \Processador|FD|ULA|Equal7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N27
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~137feeder (
// Equation(s):
// \Processador|FD|BancoReg|registrador~137feeder_combout  = ( \Processador|FD|MUX_ULA|saida_MUX[4]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~137feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~137feeder .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~137feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|FD|BancoReg|registrador~137feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N54
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~25 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~25_combout  = ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (\Processador|FD|FETCH|ROM|content~2_combout  & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT [2] $ (!\Processador|FD|FETCH|PC|DOUT [4])))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & 
// (!\Processador|FD|FETCH|PC|DOUT [4] & (\Processador|FD|FETCH|ROM|content~2_combout  & \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( 
// (\Processador|FD|FETCH|PC|DOUT [4] & (\Processador|FD|FETCH|ROM|content~2_combout  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( 
// (\Processador|FD|FETCH|ROM|content~2_combout  & ((!\Processador|FD|FETCH|PC|DOUT [4] & ((\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT [4] & (!\Processador|FD|FETCH|PC|DOUT [2] & 
// !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datac(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~25 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~25 .lut_mask = 64'h020C030000080600;
defparam \Processador|FD|FETCH|ROM|content~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N6
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~26 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~26_combout  = ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [4] & (\Processador|FD|FETCH|ROM|content~2_combout  & 
// (!\Processador|FD|FETCH|PC|DOUT [2] $ (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (\Processador|FD|FETCH|ROM|content~2_combout  & 
// ((!\Processador|FD|FETCH|PC|DOUT [4] & (!\Processador|FD|FETCH|PC|DOUT [2] & \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [4] & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))))) ) ) ) # ( 
// !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (\Processador|FD|FETCH|ROM|content~2_combout  & (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [2] $ 
// (!\Processador|FD|FETCH|PC|DOUT [4])))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datac(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~26 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~26 .lut_mask = 64'h0006030800000408;
defparam \Processador|FD|FETCH|ROM|content~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N51
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~24 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~24_combout  = ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( \Processador|FD|FETCH|PC|DOUT [2] & ( (\Processador|FD|FETCH|ROM|content~2_combout  & ((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|PC|DOUT [4] & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [4] & \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT [2] & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT [4] & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// \Processador|FD|FETCH|ROM|content~2_combout ))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT [2] & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT [4] & 
// \Processador|FD|FETCH|ROM|content~2_combout )) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datae(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~24 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~24 .lut_mask = 64'h0022002000000024;
defparam \Processador|FD|FETCH|ROM|content~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N3
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~13 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~13_combout  = ( \Processador|FD|FETCH|ROM|content~2_combout  & ( \Processador|FD|FETCH|ROM|content~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|ROM|content~12_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~13 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~13 .lut_mask = 64'h0000000000FF00FF;
defparam \Processador|FD|FETCH|ROM|content~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N51
cyclonev_lcell_comb \Processador|UC|selMuxULAImed~0 (
// Equation(s):
// \Processador|UC|selMuxULAImed~0_combout  = ( !\Processador|FD|FETCH|ROM|content~8_combout  & ( !\Processador|FD|FETCH|ROM|content~10_combout  $ (((!\Processador|FD|FETCH|ROM|content~11_combout  & !\Processador|FD|FETCH|ROM|content~13_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|selMuxULAImed~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|selMuxULAImed~0 .extended_lut = "off";
defparam \Processador|UC|selMuxULAImed~0 .lut_mask = 64'h7788778800000000;
defparam \Processador|UC|selMuxULAImed~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N48
cyclonev_lcell_comb \Processador|UC|palavraControle[5]~8 (
// Equation(s):
// \Processador|UC|palavraControle[5]~8_combout  = ( \Processador|FD|FETCH|ROM|content~11_combout  & ( \Processador|FD|FETCH|ROM|content~8_combout  & ( (\Processador|FD|FETCH|ROM|content~13_combout  & !\Processador|FD|FETCH|ROM|content~10_combout ) ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~11_combout  & ( !\Processador|FD|FETCH|ROM|content~8_combout  & ( (!\Processador|FD|FETCH|ROM|content~13_combout  & !\Processador|FD|FETCH|ROM|content~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datad(gnd),
	.datae(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[5]~8 .extended_lut = "off";
defparam \Processador|UC|palavraControle[5]~8 .lut_mask = 64'hC0C0000000003030;
defparam \Processador|UC|palavraControle[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N6
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~27 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~27_combout  = ( \Processador|FD|FETCH|ROM|content~2_combout  & ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  $ (!\Processador|FD|FETCH|PC|DOUT [4])))) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [4] & (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  $ 
// (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|FETCH|ROM|content~2_combout  & ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [4]))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datae(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~27 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~27 .lut_mask = 64'h0000040000001620;
defparam \Processador|FD|FETCH|ROM|content~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N0
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~190 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~190_combout  = ( \Processador|UC|palavraControle[5]~8_combout  & ( \Processador|FD|FETCH|ROM|content~27_combout  & ( (\Processador|FD|FETCH|ROM|content~25_combout  & (\Processador|FD|FETCH|ROM|content~26_combout  & 
// \Processador|FD|FETCH|ROM|content~24_combout )) ) ) ) # ( !\Processador|UC|palavraControle[5]~8_combout  & ( \Processador|FD|FETCH|ROM|content~27_combout  & ( (\Processador|FD|FETCH|ROM|content~25_combout  & (\Processador|FD|FETCH|ROM|content~26_combout  
// & (\Processador|FD|FETCH|ROM|content~24_combout  & \Processador|UC|selMuxULAImed~0_combout ))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~26_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datad(!\Processador|UC|selMuxULAImed~0_combout ),
	.datae(!\Processador|UC|palavraControle[5]~8_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~190_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~190 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~190 .lut_mask = 64'h0000000000010101;
defparam \Processador|FD|BancoReg|registrador~190 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N28
dffeas \Processador|FD|BancoReg|registrador~137DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~137DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~137DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~137DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N54
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~218 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~218_combout  = ( \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ( (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|BancoReg|registrador~137DUPLICATE_q  & 
// !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ))) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT [2])) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datac(!\Processador|FD|BancoReg|registrador~137DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~218_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~218 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~218 .lut_mask = 64'hFFBBFFBB01000100;
defparam \Processador|FD|BancoReg|registrador~218 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N3
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~191 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~191_combout  = ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// \Processador|FD|FETCH|ROM|content~2_combout )) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|content~2_combout ))) ) ) ) # ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q  & ( (\Processador|FD|FETCH|ROM|content~2_combout  & 
// (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  $ (((!\Processador|FD|FETCH|PC|DOUT [2]) # (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ))))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q  & ( 
// (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|ROM|content~2_combout  & (!\Processador|FD|FETCH|PC|DOUT [2] $ (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datae(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~191_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~191 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~191 .lut_mask = 64'h0006001E000800C0;
defparam \Processador|FD|BancoReg|registrador~191 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N27
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~192 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~192_combout  = ( !\Processador|FD|BancoReg|registrador~191_combout  & ( (!\Processador|FD|FETCH|ROM|content~24_combout  & (!\Processador|FD|FETCH|ROM|content~25_combout  & ((\Processador|UC|palavraControle[5]~8_combout 
// ) # (\Processador|UC|selMuxULAImed~0_combout )))) ) )

	.dataa(!\Processador|UC|selMuxULAImed~0_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datac(!\Processador|UC|palavraControle[5]~8_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~191_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~192_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~192 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~192 .lut_mask = 64'h4C004C0000000000;
defparam \Processador|FD|BancoReg|registrador~192 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N38
dffeas \Processador|FD|BancoReg|registrador~17 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~17_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~17 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~17 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y4_N51
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~195 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~195_combout  = ( \Processador|UC|palavraControle[5]~8_combout  & ( \Processador|FD|FETCH|ROM|content~26_combout  & ( (!\Processador|FD|FETCH|ROM|content~24_combout  & (!\Processador|FD|FETCH|ROM|content~27_combout  & 
// \Processador|FD|FETCH|ROM|content~25_combout )) ) ) ) # ( !\Processador|UC|palavraControle[5]~8_combout  & ( \Processador|FD|FETCH|ROM|content~26_combout  & ( (!\Processador|FD|FETCH|ROM|content~24_combout  & (!\Processador|FD|FETCH|ROM|content~27_combout 
//  & (\Processador|FD|FETCH|ROM|content~25_combout  & \Processador|UC|selMuxULAImed~0_combout ))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~27_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datad(!\Processador|UC|selMuxULAImed~0_combout ),
	.datae(!\Processador|UC|palavraControle[5]~8_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~195_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~195 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~195 .lut_mask = 64'h0000000000080808;
defparam \Processador|FD|BancoReg|registrador~195 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N22
dffeas \Processador|FD|BancoReg|registrador~41 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~41_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~41 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~41 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N42
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~194 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~194_combout  = ( \Processador|FD|FETCH|ROM|content~26_combout  & ( \Processador|UC|selMuxULAImed~0_combout  & ( (!\Processador|FD|FETCH|ROM|content~27_combout  & (!\Processador|FD|FETCH|ROM|content~25_combout  & 
// !\Processador|FD|FETCH|ROM|content~24_combout )) ) ) ) # ( \Processador|FD|FETCH|ROM|content~26_combout  & ( !\Processador|UC|selMuxULAImed~0_combout  & ( (!\Processador|FD|FETCH|ROM|content~27_combout  & (!\Processador|FD|FETCH|ROM|content~25_combout  & 
// (\Processador|UC|palavraControle[5]~8_combout  & !\Processador|FD|FETCH|ROM|content~24_combout ))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~27_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datac(!\Processador|UC|palavraControle[5]~8_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~26_combout ),
	.dataf(!\Processador|UC|selMuxULAImed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~194_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~194 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~194 .lut_mask = 64'h0000080000008800;
defparam \Processador|FD|BancoReg|registrador~194 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N35
dffeas \Processador|FD|BancoReg|registrador~33DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~33DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~33DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~33DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N21
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~216 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~216_combout  = ( \Processador|FD|BancoReg|registrador~41_q  & ( \Processador|FD|BancoReg|registrador~33DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~41_q  & ( \Processador|FD|BancoReg|registrador~33DUPLICATE_q  & ( 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2] & 
// (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~41_q  & ( !\Processador|FD|BancoReg|registrador~33DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & 
// (((\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~41_q  & ( !\Processador|FD|BancoReg|registrador~33DUPLICATE_q  & ( ((!\Processador|FD|FETCH|PC|DOUT [2] 
// & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~41_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~33DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~216_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~216 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~216 .lut_mask = 64'h02FF02FB02040200;
defparam \Processador|FD|BancoReg|registrador~216 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N45
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~193 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~193_combout  = ( \Processador|UC|selMuxULAImed~0_combout  & ( (!\Processador|FD|FETCH|ROM|content~24_combout  & (!\Processador|FD|BancoReg|registrador~191_combout  & \Processador|FD|FETCH|ROM|content~25_combout )) ) ) 
// # ( !\Processador|UC|selMuxULAImed~0_combout  & ( (!\Processador|FD|FETCH|ROM|content~24_combout  & (!\Processador|FD|BancoReg|registrador~191_combout  & (\Processador|UC|palavraControle[5]~8_combout  & \Processador|FD|FETCH|ROM|content~25_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~191_combout ),
	.datac(!\Processador|UC|palavraControle[5]~8_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|selMuxULAImed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~193_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~193 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~193 .lut_mask = 64'h0008000800880088;
defparam \Processador|FD|BancoReg|registrador~193 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N4
dffeas \Processador|FD|BancoReg|registrador~25 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~25_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~25 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~25 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N37
dffeas \Processador|FD|BancoReg|registrador~17DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~17DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~17DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~17DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N3
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~217 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~217_combout  = ( \Processador|FD|BancoReg|registrador~25_q  & ( \Processador|FD|BancoReg|registrador~17DUPLICATE_q  ) ) # ( !\Processador|FD|BancoReg|registrador~25_q  & ( 
// \Processador|FD|BancoReg|registrador~17DUPLICATE_q  & ( (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (!\Processador|FD|FETCH|PC|DOUT [2])) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # 
// ( \Processador|FD|BancoReg|registrador~25_q  & ( !\Processador|FD|BancoReg|registrador~17DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  
// & \Processador|FD|FETCH|PC|DOUT [2]))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datae(!\Processador|FD|BancoReg|registrador~25_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~17DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~217_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~217 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~217 .lut_mask = 64'h0000AAAE5551FFFF;
defparam \Processador|FD|BancoReg|registrador~217 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N48
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~145 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~145_combout  = ( \Processador|FD|FETCH|ROM|content~0_combout  & ( \Processador|FD|BancoReg|registrador~217_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// (((\Processador|FD|BancoReg|registrador~216_combout ) # (\Processador|FD|BancoReg|registrador~17_q )))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|ROM|content~1_combout ) # 
// ((!\Processador|FD|BancoReg|registrador~216_combout )))) ) ) ) # ( !\Processador|FD|FETCH|ROM|content~0_combout  & ( \Processador|FD|BancoReg|registrador~217_combout  & ( \Processador|FD|BancoReg|registrador~17_q  ) ) ) # ( 
// \Processador|FD|FETCH|ROM|content~0_combout  & ( !\Processador|FD|BancoReg|registrador~217_combout  & ( (!\Processador|FD|BancoReg|registrador~216_combout  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((\Processador|FD|BancoReg|registrador~17_q 
// ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|ROM|content~1_combout )))) ) ) ) # ( !\Processador|FD|FETCH|ROM|content~0_combout  & ( !\Processador|FD|BancoReg|registrador~217_combout  & ( 
// \Processador|FD|BancoReg|registrador~17_q  ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\Processador|FD|BancoReg|registrador~17_q ),
	.datad(!\Processador|FD|BancoReg|registrador~216_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~217_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~145 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~145 .lut_mask = 64'h0F0F1D000F0F3FEE;
defparam \Processador|FD|BancoReg|registrador~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N36
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~231 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~231_combout  = ( \Processador|FD|BancoReg|registrador~145_combout  & ( ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|ROM|content~0_combout ) # 
// (!\Processador|FD|FETCH|ROM|content~1_combout ))) # (\Processador|FD|BancoReg|registrador~218_combout ) ) ) # ( !\Processador|FD|BancoReg|registrador~145_combout  & ( (\Processador|FD|BancoReg|registrador~218_combout  & 
// (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|ROM|content~0_combout  & \Processador|FD|FETCH|ROM|content~1_combout ))) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~218_combout ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~145_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~231_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~231 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~231 .lut_mask = 64'h00010001FFFDFFFD;
defparam \Processador|FD|BancoReg|registrador~231 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N45
cyclonev_lcell_comb \Processador|UC|palavraControle[4]~0 (
// Equation(s):
// \Processador|UC|palavraControle[4]~0_combout  = ( !\Processador|FD|FETCH|ROM|content~13_combout  & ( (!\Processador|FD|FETCH|ROM|content~11_combout  & (!\Processador|FD|FETCH|ROM|content~8_combout  & \Processador|FD|FETCH|ROM|content~10_combout )) # 
// (\Processador|FD|FETCH|ROM|content~11_combout  & (\Processador|FD|FETCH|ROM|content~8_combout  & !\Processador|FD|FETCH|ROM|content~10_combout )) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[4]~0 .extended_lut = "off";
defparam \Processador|UC|palavraControle[4]~0 .lut_mask = 64'h05A005A000000000;
defparam \Processador|UC|palavraControle[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N30
cyclonev_lcell_comb \Processador|UC|palavraControle[4]~2 (
// Equation(s):
// \Processador|UC|palavraControle[4]~2_combout  = ( \Processador|UC|palavraControle[4]~0_combout  & ( \Processador|FD|FETCH|ROM|content~8_combout  ) ) # ( \Processador|UC|palavraControle[4]~0_combout  & ( !\Processador|FD|FETCH|ROM|content~8_combout  & ( 
// ((!\Processador|FD|FETCH|ROM|content~13_combout  & !\Processador|FD|FETCH|ROM|content~11_combout )) # (\Processador|FD|FETCH|ROM|content~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datae(!\Processador|UC|palavraControle[4]~0_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[4]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[4]~2 .extended_lut = "off";
defparam \Processador|UC|palavraControle[4]~2 .lut_mask = 64'h0000C0FF0000FFFF;
defparam \Processador|UC|palavraControle[4]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N48
cyclonev_lcell_comb \Processador|UC|Equal9~0 (
// Equation(s):
// \Processador|UC|Equal9~0_combout  = ( !\Processador|FD|FETCH|ROM|content~8_combout  & ( (!\Processador|FD|FETCH|ROM|content~10_combout  & (!\Processador|FD|FETCH|ROM|content~13_combout  & \Processador|FD|FETCH|ROM|content~11_combout )) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|Equal9~0 .extended_lut = "off";
defparam \Processador|UC|Equal9~0 .lut_mask = 64'h00A000A000000000;
defparam \Processador|UC|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N48
cyclonev_lcell_comb \Processador|UC|selOperacaoULA~0 (
// Equation(s):
// \Processador|UC|selOperacaoULA~0_combout  = ( !\Processador|FD|FETCH|ROM|content~8_combout  & ( (!\Processador|FD|FETCH|ROM|content~11_combout  & (!\Processador|FD|FETCH|ROM|content~13_combout  $ (!\Processador|FD|FETCH|ROM|content~10_combout ))) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|selOperacaoULA~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|selOperacaoULA~0 .extended_lut = "off";
defparam \Processador|UC|selOperacaoULA~0 .lut_mask = 64'h30C030C000000000;
defparam \Processador|UC|selOperacaoULA~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N51
cyclonev_lcell_comb \Processador|UC|palavraControle[2]~1 (
// Equation(s):
// \Processador|UC|palavraControle[2]~1_combout  = ( !\Processador|UC|selOperacaoULA~0_combout  & ( !\Processador|UC|Equal9~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|UC|Equal9~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|selOperacaoULA~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[2]~1 .extended_lut = "off";
defparam \Processador|UC|palavraControle[2]~1 .lut_mask = 64'hFF00FF0000000000;
defparam \Processador|UC|palavraControle[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N42
cyclonev_lcell_comb \Processador|FD|ULA|saida[4]~8 (
// Equation(s):
// \Processador|FD|ULA|saida[4]~8_combout  = ( \Processador|UC|palavraControle[4]~2_combout  & ( \Processador|UC|palavraControle[2]~1_combout  & ( (!\Processador|FD|ULA|Equal7~1_combout  & (!\Processador|FD|ULA|saida[1]~16_combout  & 
// !\Processador|FD|BancoReg|registrador~231_combout )) ) ) ) # ( !\Processador|UC|palavraControle[4]~2_combout  & ( \Processador|UC|palavraControle[2]~1_combout  & ( (!\Processador|FD|ULA|Equal7~1_combout  & (!\Processador|FD|ULA|saida[1]~16_combout  & 
// \Processador|FD|BancoReg|registrador~173_combout )) ) ) ) # ( \Processador|UC|palavraControle[4]~2_combout  & ( !\Processador|UC|palavraControle[2]~1_combout  & ( (!\Processador|FD|ULA|Equal7~1_combout  & (!\Processador|FD|ULA|saida[1]~16_combout  & 
// (\Processador|FD|BancoReg|registrador~173_combout  & \Processador|FD|BancoReg|registrador~231_combout ))) ) ) ) # ( !\Processador|UC|palavraControle[4]~2_combout  & ( !\Processador|UC|palavraControle[2]~1_combout  & ( 
// (!\Processador|FD|ULA|Equal7~1_combout  & (!\Processador|FD|ULA|saida[1]~16_combout  & \Processador|FD|BancoReg|registrador~231_combout )) ) ) )

	.dataa(!\Processador|FD|ULA|Equal7~1_combout ),
	.datab(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~173_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~231_combout ),
	.datae(!\Processador|UC|palavraControle[4]~2_combout ),
	.dataf(!\Processador|UC|palavraControle[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[4]~8 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[4]~8 .lut_mask = 64'h0088000808088800;
defparam \Processador|FD|ULA|saida[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N48
cyclonev_lcell_comb \TICTAC|leituraUmSegundo[1]~8 (
// Equation(s):
// \TICTAC|leituraUmSegundo[1]~8_combout  = ( \Processador|FD|FETCH|ROM|content~17_combout  & ( ((!\Processador|FD|FETCH|ROM|content~21_combout  & ((!\Processador|FD|FETCH|ROM|content~19_combout ) # (!\Processador|FD|FETCH|ROM|content~15_combout ))) # 
// (\Processador|FD|FETCH|ROM|content~21_combout  & ((\Processador|FD|FETCH|ROM|content~15_combout ) # (\Processador|FD|FETCH|ROM|content~19_combout )))) # (\Processador|FD|FETCH|ROM|content~23_combout ) ) ) # ( !\Processador|FD|FETCH|ROM|content~17_combout  
// )

	.dataa(!\Processador|FD|FETCH|ROM|content~21_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~19_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~23_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|leituraUmSegundo[1]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|leituraUmSegundo[1]~8 .extended_lut = "off";
defparam \TICTAC|leituraUmSegundo[1]~8 .lut_mask = 64'hFFFFFFFFBDFFBDFF;
defparam \TICTAC|leituraUmSegundo[1]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N21
cyclonev_lcell_comb \Processador|UC|palavraControle[7]~7 (
// Equation(s):
// \Processador|UC|palavraControle[7]~7_combout  = ( !\Processador|UC|selMuxULAImed~0_combout  & ( (!\Processador|FD|FETCH|ROM|content~10_combout ) # ((!\Processador|UC|Equal9~1_combout ) # (\Processador|FD|FETCH|ROM|content~8_combout )) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datad(!\Processador|UC|Equal9~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|selMuxULAImed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[7]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[7]~7 .extended_lut = "off";
defparam \Processador|UC|palavraControle[7]~7 .lut_mask = 64'hFFAFFFAF00000000;
defparam \Processador|UC|palavraControle[7]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N0
cyclonev_lcell_comb \Processador|FD|ULA|Add0~32 (
// Equation(s):
// \Processador|FD|ULA|Add0~32_combout  = ( \Processador|FD|FETCH|ROM|content~8_combout  ) # ( !\Processador|FD|FETCH|ROM|content~8_combout  & ( ((!\Processador|FD|FETCH|ROM|content~13_combout ) # (!\Processador|FD|FETCH|ROM|content~11_combout )) # 
// (\Processador|FD|FETCH|ROM|content~10_combout ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Add0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~32 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~32 .lut_mask = 64'hFFF5FFF5FFFFFFFF;
defparam \Processador|FD|ULA|Add0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N12
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~3 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~3_combout  = ( \Processador|FD|FETCH|PC|DOUT [2] & ( \Processador|FD|FETCH|ROM|content~2_combout  & ( (\Processador|FD|FETCH|PC|DOUT [1] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT 
// [0] & !\Processador|FD|FETCH|PC|DOUT [4]))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [2] & ( \Processador|FD|FETCH|ROM|content~2_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [4] & (\Processador|FD|FETCH|PC|DOUT [1] & ((!\Processador|FD|FETCH|PC|DOUT 
// [0])))) # (\Processador|FD|FETCH|PC|DOUT [4] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [1] $ (\Processador|FD|FETCH|PC|DOUT [0])))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datad(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datae(!\Processador|FD|FETCH|PC|DOUT [2]),
	.dataf(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~3 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~3 .lut_mask = 64'h0000000050214000;
defparam \Processador|FD|FETCH|ROM|content~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N21
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~28 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~28_combout  = ( \Processador|FD|FETCH|PC|DOUT [4] & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [2])) ) ) # ( !\Processador|FD|FETCH|PC|DOUT [4] 
// & ( (\Processador|FD|FETCH|PC|DOUT [2] & ((!\Processador|FD|FETCH|PC|DOUT [1]) # (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~28 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~28 .lut_mask = 64'h0E0E0E0E20202020;
defparam \Processador|FD|FETCH|ROM|content~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N48
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~4 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~4_combout  = ( !\Processador|FD|FETCH|PC|DOUT [6] & ( \Processador|FD|FETCH|ROM|content~28_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [7] & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// !\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q )) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [7]),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|PC|DOUT [6]),
	.dataf(!\Processador|FD|FETCH|ROM|content~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~4 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~4 .lut_mask = 64'h00000000A0000000;
defparam \Processador|FD|FETCH|ROM|content~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N10
dffeas \Processador|FD|BancoReg|registrador~136DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~136DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~136DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~136DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N6
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~215 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~215_combout  = ( \Processador|FD|BancoReg|registrador~136DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ) # 
// (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2]))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) # ( !\Processador|FD|BancoReg|registrador~136DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ) # 
// (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2]))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datac(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~136DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~215_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~215 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~215 .lut_mask = 64'hAAA2AAA2AAB2AAB2;
defparam \Processador|FD|BancoReg|registrador~215 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N44
dffeas \Processador|FD|BancoReg|registrador~16 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~16_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~16 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~16 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N1
dffeas \Processador|FD|BancoReg|registrador~24 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~24_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~24 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~24 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N0
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~214 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~214_combout  = ( \Processador|FD|BancoReg|registrador~24_q  & ( \Processador|FD|BancoReg|registrador~16_q  ) ) # ( !\Processador|FD|BancoReg|registrador~24_q  & ( \Processador|FD|BancoReg|registrador~16_q  & ( 
// (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (((!\Processador|FD|FETCH|PC|DOUT [2]) # (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~24_q  & ( 
// !\Processador|FD|BancoReg|registrador~16_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT [2] & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~24_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~16_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~214_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~214 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~214 .lut_mask = 64'h0000AAAE5551FFFF;
defparam \Processador|FD|BancoReg|registrador~214 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N26
dffeas \Processador|FD|BancoReg|registrador~40 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~40_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~40 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~40 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N59
dffeas \Processador|FD|BancoReg|registrador~32 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~32_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~32 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~32 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N24
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~213 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~213_combout  = ( \Processador|FD|BancoReg|registrador~40_q  & ( \Processador|FD|BancoReg|registrador~32_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~40_q  & ( \Processador|FD|BancoReg|registrador~32_q  & ( (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// ((!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~40_q  & ( !\Processador|FD|BancoReg|registrador~32_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (((\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # 
// (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~40_q  & ( !\Processador|FD|BancoReg|registrador~32_q  & ( ((!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~40_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~32_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~213_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~213 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~213 .lut_mask = 64'h0F2F0F2B00240020;
defparam \Processador|FD|BancoReg|registrador~213 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N45
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~144 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~144_combout  = ( \Processador|FD|BancoReg|registrador~214_combout  & ( \Processador|FD|BancoReg|registrador~213_combout  & ( (!\Processador|FD|FETCH|ROM|content~0_combout  & (((\Processador|FD|BancoReg|registrador~16_q 
// )))) # (\Processador|FD|FETCH|ROM|content~0_combout  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|ROM|content~1_combout )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~214_combout  & ( 
// \Processador|FD|BancoReg|registrador~213_combout  & ( (\Processador|FD|BancoReg|registrador~16_q  & !\Processador|FD|FETCH|ROM|content~0_combout ) ) ) ) # ( \Processador|FD|BancoReg|registrador~214_combout  & ( 
// !\Processador|FD|BancoReg|registrador~213_combout  & ( ((\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|content~0_combout )) # (\Processador|FD|BancoReg|registrador~16_q ) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~214_combout  & ( !\Processador|FD|BancoReg|registrador~213_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|BancoReg|registrador~16_q )) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  
// & ((!\Processador|FD|FETCH|ROM|content~0_combout  & (\Processador|FD|BancoReg|registrador~16_q )) # (\Processador|FD|FETCH|ROM|content~0_combout  & ((\Processador|FD|FETCH|ROM|content~1_combout ))))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|BancoReg|registrador~16_q ),
	.datac(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~214_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~213_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~144_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~144 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~144 .lut_mask = 64'h3237373730303F3A;
defparam \Processador|FD|BancoReg|registrador~144 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N15
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~232 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~232_combout  = ( \Processador|FD|BancoReg|registrador~144_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|ROM|content~1_combout ) # 
// ((!\Processador|FD|FETCH|ROM|content~0_combout ) # (\Processador|FD|BancoReg|registrador~215_combout ))) ) ) # ( !\Processador|FD|BancoReg|registrador~144_combout  & ( (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|ROM|content~1_combout  & (\Processador|FD|FETCH|ROM|content~0_combout  & \Processador|FD|BancoReg|registrador~215_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~215_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~144_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~232_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~232 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~232 .lut_mask = 64'h00010001FEFFFEFF;
defparam \Processador|FD|BancoReg|registrador~232 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N57
cyclonev_lcell_comb \Processador|FD|ULA|saida[3]~6 (
// Equation(s):
// \Processador|FD|ULA|saida[3]~6_combout  = ( \Processador|UC|palavraControle[4]~2_combout  & ( (!\Processador|UC|palavraControle[2]~1_combout  & (\Processador|FD|BancoReg|registrador~168_combout  & \Processador|FD|BancoReg|registrador~232_combout )) # 
// (\Processador|UC|palavraControle[2]~1_combout  & ((!\Processador|FD|BancoReg|registrador~232_combout ))) ) ) # ( !\Processador|UC|palavraControle[4]~2_combout  & ( (!\Processador|UC|palavraControle[2]~1_combout  & 
// ((\Processador|FD|BancoReg|registrador~232_combout ))) # (\Processador|UC|palavraControle[2]~1_combout  & (\Processador|FD|BancoReg|registrador~168_combout )) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|BancoReg|registrador~168_combout ),
	.datac(!\Processador|UC|palavraControle[2]~1_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~232_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|palavraControle[4]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[3]~6 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[3]~6 .lut_mask = 64'h03F303F30F300F30;
defparam \Processador|FD|ULA|saida[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N57
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[3]~5 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[3]~5_combout  = ( \Processador|UC|Equal9~3_combout  & ( \Processador|FD|FETCH|ROM|content~21_combout  ) ) # ( !\Processador|UC|Equal9~3_combout  & ( \TICTAC|leituraUmSegundo[1]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~21_combout ),
	.datad(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|Equal9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~5 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~5 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N18
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[2]~3 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[2]~3_combout  = ( \TICTAC|leituraUmSegundo[1]~8_combout  & ( (!\Processador|UC|Equal9~3_combout ) # (\Processador|FD|FETCH|ROM|content~19_combout ) ) ) # ( !\TICTAC|leituraUmSegundo[1]~8_combout  & ( 
// (\Processador|FD|FETCH|ROM|content~19_combout  & \Processador|UC|Equal9~3_combout ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|content~19_combout ),
	.datac(gnd),
	.datad(!\Processador|UC|Equal9~3_combout ),
	.datae(gnd),
	.dataf(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~3 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~3 .lut_mask = 64'h00330033FF33FF33;
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N53
dffeas \Processador|FD|BancoReg|registrador~135 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~135_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~135 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~135 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N3
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~212 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~212_combout  = ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT [2]) ) ) ) # ( 
// !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  ) ) ) # ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  
// & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((\Processador|FD|FETCH|PC|DOUT [2] & \Processador|FD|BancoReg|registrador~135_q )) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( 
// !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datad(!\Processador|FD|BancoReg|registrador~135_q ),
	.datae(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~212_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~212 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~212 .lut_mask = 64'hAAAAAAAFAAAA0A0A;
defparam \Processador|FD|BancoReg|registrador~212 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N53
dffeas \Processador|FD|BancoReg|registrador~23 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~23_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~23 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~23 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y2_N14
dffeas \Processador|FD|BancoReg|registrador~15 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~15_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~15 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~15 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N51
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~211 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~211_combout  = ( \Processador|FD|BancoReg|registrador~23_q  & ( \Processador|FD|BancoReg|registrador~15_q  ) ) # ( !\Processador|FD|BancoReg|registrador~23_q  & ( \Processador|FD|BancoReg|registrador~15_q  & ( 
// (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [2]) # ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~23_q  & ( 
// !\Processador|FD|BancoReg|registrador~15_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~23_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~15_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~211_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~211 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~211 .lut_mask = 64'h0000FF0400FBFFFF;
defparam \Processador|FD|BancoReg|registrador~211 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N29
dffeas \Processador|FD|BancoReg|registrador~39 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~39_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~39 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~39 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N27
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~210 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~210_combout  = ( \Processador|FD|BancoReg|registrador~39_q  & ( \Processador|FD|BancoReg|registrador~31_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~39_q  & ( \Processador|FD|BancoReg|registrador~31_q  & ( (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// ((!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~39_q  & ( !\Processador|FD|BancoReg|registrador~31_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (((\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # 
// (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~39_q  & ( !\Processador|FD|BancoReg|registrador~31_q  & ( ((!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~39_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~31_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~210_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~210 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~210 .lut_mask = 64'h02FF02FB02040200;
defparam \Processador|FD|BancoReg|registrador~210 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N54
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~143 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~143_combout  = ( \Processador|FD|FETCH|ROM|content~0_combout  & ( \Processador|FD|FETCH|ROM|content~1_combout  & ( (!\Processador|FD|BancoReg|registrador~210_combout  & (((\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) 
// # (\Processador|FD|BancoReg|registrador~15_q )))) # (\Processador|FD|BancoReg|registrador~210_combout  & (\Processador|FD|BancoReg|registrador~211_combout  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~0_combout  & ( \Processador|FD|FETCH|ROM|content~1_combout  & ( \Processador|FD|BancoReg|registrador~15_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~0_combout  & ( !\Processador|FD|FETCH|ROM|content~1_combout  & ( 
// (!\Processador|FD|BancoReg|registrador~210_combout  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((\Processador|FD|BancoReg|registrador~15_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|BancoReg|registrador~211_combout 
// )))) # (\Processador|FD|BancoReg|registrador~210_combout  & (\Processador|FD|BancoReg|registrador~211_combout )) ) ) ) # ( !\Processador|FD|FETCH|ROM|content~0_combout  & ( !\Processador|FD|FETCH|ROM|content~1_combout  & ( 
// \Processador|FD|BancoReg|registrador~15_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~211_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~15_q ),
	.datac(!\Processador|FD|BancoReg|registrador~210_combout ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~143_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~143 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~143 .lut_mask = 64'h33333555333335F0;
defparam \Processador|FD|BancoReg|registrador~143 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N42
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~233 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~233_combout  = ( \Processador|FD|BancoReg|registrador~143_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|ROM|content~1_combout ) # 
// ((!\Processador|FD|FETCH|ROM|content~0_combout ) # (\Processador|FD|BancoReg|registrador~212_combout ))) ) ) # ( !\Processador|FD|BancoReg|registrador~143_combout  & ( (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|ROM|content~1_combout  & (\Processador|FD|BancoReg|registrador~212_combout  & \Processador|FD|FETCH|ROM|content~0_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~212_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~143_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~233_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~233 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~233 .lut_mask = 64'h00010001FFEFFFEF;
defparam \Processador|FD|BancoReg|registrador~233 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N27
cyclonev_lcell_comb \Processador|FD|ULA|saida[2]~4 (
// Equation(s):
// \Processador|FD|ULA|saida[2]~4_combout  = ( \Processador|UC|palavraControle[4]~2_combout  & ( \Processador|FD|BancoReg|registrador~163_combout  & ( !\Processador|FD|BancoReg|registrador~233_combout  $ (!\Processador|UC|palavraControle[2]~1_combout ) ) ) ) 
// # ( !\Processador|UC|palavraControle[4]~2_combout  & ( \Processador|FD|BancoReg|registrador~163_combout  & ( (\Processador|UC|palavraControle[2]~1_combout ) # (\Processador|FD|BancoReg|registrador~233_combout ) ) ) ) # ( 
// \Processador|UC|palavraControle[4]~2_combout  & ( !\Processador|FD|BancoReg|registrador~163_combout  & ( (!\Processador|FD|BancoReg|registrador~233_combout  & \Processador|UC|palavraControle[2]~1_combout ) ) ) ) # ( 
// !\Processador|UC|palavraControle[4]~2_combout  & ( !\Processador|FD|BancoReg|registrador~163_combout  & ( (\Processador|FD|BancoReg|registrador~233_combout  & !\Processador|UC|palavraControle[2]~1_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~233_combout ),
	.datad(!\Processador|UC|palavraControle[2]~1_combout ),
	.datae(!\Processador|UC|palavraControle[4]~2_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~163_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[2]~4 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[2]~4 .lut_mask = 64'h0F0000F00FFF0FF0;
defparam \Processador|FD|ULA|saida[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N27
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[1]~1 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[1]~1_combout  = (!\Processador|UC|Equal9~3_combout  & (\TICTAC|leituraUmSegundo[1]~8_combout )) # (\Processador|UC|Equal9~3_combout  & ((\Processador|FD|FETCH|ROM|content~17_combout )))

	.dataa(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~17_combout ),
	.datad(!\Processador|UC|Equal9~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~1 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~1 .lut_mask = 64'h550F550F550F550F;
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N38
dffeas \Processador|FD|BancoReg|registrador~134 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~134_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~134 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~134 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N33
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~209 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~209_combout  = ( \Processador|FD|BancoReg|registrador~134_q  & ( \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [0] & ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # 
// (\Processador|FD|FETCH|PC|DOUT [2]))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~134_q  & ( \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [0] & ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # 
// (\Processador|FD|FETCH|PC|DOUT [2]))) ) ) ) # ( \Processador|FD|BancoReg|registrador~134_q  & ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [0]) # ((\Processador|FD|FETCH|PC|DOUT [2] & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) ) ) ) # ( !\Processador|FD|BancoReg|registrador~134_q  & ( !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ( !\Processador|FD|FETCH|PC|DOUT [0] ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~134_q ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~209_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~209 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~209 .lut_mask = 64'hF0F0F0F5F050F050;
defparam \Processador|FD|BancoReg|registrador~209 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y4_N14
dffeas \Processador|FD|BancoReg|registrador~14 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~14_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~14 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~14 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N20
dffeas \Processador|FD|BancoReg|registrador~38 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~38_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~38 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~38 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N17
dffeas \Processador|FD|BancoReg|registrador~30DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~30DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~30DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~30DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N18
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~207 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~207_combout  = ( \Processador|FD|BancoReg|registrador~38_q  & ( \Processador|FD|BancoReg|registrador~30DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~38_q  & ( \Processador|FD|BancoReg|registrador~30DUPLICATE_q  & ( 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2] & 
// (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~38_q  & ( !\Processador|FD|BancoReg|registrador~30DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & 
// (((\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~38_q  & ( !\Processador|FD|BancoReg|registrador~30DUPLICATE_q  & ( ((!\Processador|FD|FETCH|PC|DOUT [2] 
// & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~38_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~30DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~207_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~207 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~207 .lut_mask = 64'h0F2F0F2B00240020;
defparam \Processador|FD|BancoReg|registrador~207 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N50
dffeas \Processador|FD|BancoReg|registrador~22 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~22_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~22 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~22 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N48
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~208 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~208_combout  = ( \Processador|FD|BancoReg|registrador~22_q  & ( \Processador|FD|BancoReg|registrador~14_q  ) ) # ( !\Processador|FD|BancoReg|registrador~22_q  & ( \Processador|FD|BancoReg|registrador~14_q  & ( 
// (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [2]) # ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~22_q  & ( 
// !\Processador|FD|BancoReg|registrador~14_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~22_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~14_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~208_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~208 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~208 .lut_mask = 64'h0000F0F40F0BFFFF;
defparam \Processador|FD|BancoReg|registrador~208 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N15
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~142 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~142_combout  = ( \Processador|FD|BancoReg|registrador~207_combout  & ( \Processador|FD|BancoReg|registrador~208_combout  & ( (!\Processador|FD|FETCH|ROM|content~0_combout  & (\Processador|FD|BancoReg|registrador~14_q 
// )) # (\Processador|FD|FETCH|ROM|content~0_combout  & (((!\Processador|FD|FETCH|ROM|content~1_combout ) # (!\Processador|FD|FETCH|PC|DOUT [0])))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~207_combout  & ( 
// \Processador|FD|BancoReg|registrador~208_combout  & ( ((\Processador|FD|FETCH|ROM|content~0_combout  & \Processador|FD|FETCH|PC|DOUT [0])) # (\Processador|FD|BancoReg|registrador~14_q ) ) ) ) # ( \Processador|FD|BancoReg|registrador~207_combout  & ( 
// !\Processador|FD|BancoReg|registrador~208_combout  & ( (!\Processador|FD|FETCH|ROM|content~0_combout  & \Processador|FD|BancoReg|registrador~14_q ) ) ) ) # ( !\Processador|FD|BancoReg|registrador~207_combout  & ( 
// !\Processador|FD|BancoReg|registrador~208_combout  & ( (!\Processador|FD|FETCH|ROM|content~0_combout  & (\Processador|FD|BancoReg|registrador~14_q )) # (\Processador|FD|FETCH|ROM|content~0_combout  & ((!\Processador|FD|FETCH|PC|DOUT [0] & 
// (\Processador|FD|BancoReg|registrador~14_q )) # (\Processador|FD|FETCH|PC|DOUT [0] & ((\Processador|FD|FETCH|ROM|content~1_combout ))))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~14_q ),
	.datac(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datad(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datae(!\Processador|FD|BancoReg|registrador~207_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~208_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~142_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~142 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~142 .lut_mask = 64'h3327222233777772;
defparam \Processador|FD|BancoReg|registrador~142 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N6
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~234 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~234_combout  = ( \Processador|FD|BancoReg|registrador~142_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [0]) # ((!\Processador|FD|FETCH|ROM|content~1_combout ) # ((!\Processador|FD|FETCH|ROM|content~0_combout ) # 
// (\Processador|FD|BancoReg|registrador~209_combout ))) ) ) # ( !\Processador|FD|BancoReg|registrador~142_combout  & ( (\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|FETCH|ROM|content~1_combout  & (\Processador|FD|BancoReg|registrador~209_combout  & 
// \Processador|FD|FETCH|ROM|content~0_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~209_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~142_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~234_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~234 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~234 .lut_mask = 64'h00010001FFEFFFEF;
defparam \Processador|FD|BancoReg|registrador~234 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N54
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~5 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~5_combout  = ( \Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q  & ( \Processador|FD|FETCH|ROM|content~2_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT [1] & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q  & ( \Processador|FD|FETCH|ROM|content~2_combout  & ( (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ) # (!\Processador|FD|FETCH|PC|DOUT [1])))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ),
	.dataf(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~5 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~5 .lut_mask = 64'h0000000032002000;
defparam \Processador|FD|FETCH|ROM|content~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N21
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[0]~12 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[0]~12_combout  = ( \Processador|UC|Equal9~3_combout  & ( !\Processador|FD|FETCH|ROM|content~15_combout  ) ) # ( !\Processador|UC|Equal9~3_combout  & ( (!\TICTAC|leituraUmSegundo[0]~9_combout  & 
// !\TICTAC|leituraUmSegundo[1]~8_combout ) ) )

	.dataa(!\TICTAC|leituraUmSegundo[0]~9_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datad(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|Equal9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~12 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~12 .lut_mask = 64'hAA00AA00F0F0F0F0;
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N2
dffeas \Processador|FD|BancoReg|registrador~133 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~133_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~133 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~133 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N24
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~206 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~206_combout  = ( \Processador|FD|BancoReg|registrador~133_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # 
// (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) # (\Processador|FD|FETCH|PC|DOUT [2] & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~133_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2]))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~133_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~206_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~206 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~206 .lut_mask = 64'hCCC4CCC4CDC4CDC4;
defparam \Processador|FD|BancoReg|registrador~206 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N32
dffeas \Processador|FD|BancoReg|registrador~13 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~13_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~13 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~13 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N14
dffeas \Processador|FD|BancoReg|registrador~29 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~29_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~29 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~29 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N15
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~204 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~204_combout  = ( \Processador|FD|BancoReg|registrador~37_q  & ( \Processador|FD|BancoReg|registrador~29_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~37_q  & ( \Processador|FD|BancoReg|registrador~29_q  & ( (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// ((!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~37_q  & ( !\Processador|FD|BancoReg|registrador~29_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (((\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # 
// (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~37_q  & ( !\Processador|FD|BancoReg|registrador~29_q  & ( ((!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~37_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~29_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~204_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~204 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~204 .lut_mask = 64'h02FF02FB02040200;
defparam \Processador|FD|BancoReg|registrador~204 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N41
dffeas \Processador|FD|BancoReg|registrador~21 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~21_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~21 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~21 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N39
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~205 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~205_combout  = ( \Processador|FD|BancoReg|registrador~21_q  & ( \Processador|FD|BancoReg|registrador~13_q  ) ) # ( !\Processador|FD|BancoReg|registrador~21_q  & ( \Processador|FD|BancoReg|registrador~13_q  & ( 
// (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [2]) # ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~21_q  & ( 
// !\Processador|FD|BancoReg|registrador~13_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~21_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~13_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~205_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~205 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~205 .lut_mask = 64'h0000FF0400FBFFFF;
defparam \Processador|FD|BancoReg|registrador~205 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N18
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~141 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~141_combout  = ( \Processador|FD|FETCH|ROM|content~1_combout  & ( \Processador|FD|BancoReg|registrador~205_combout  & ( (!\Processador|FD|FETCH|ROM|content~0_combout  & (((\Processador|FD|BancoReg|registrador~13_q )))) 
// # (\Processador|FD|FETCH|ROM|content~0_combout  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((\Processador|FD|BancoReg|registrador~204_combout ) # (\Processador|FD|BancoReg|registrador~13_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// ((!\Processador|FD|BancoReg|registrador~204_combout ))))) ) ) ) # ( !\Processador|FD|FETCH|ROM|content~1_combout  & ( \Processador|FD|BancoReg|registrador~205_combout  & ( ((\Processador|FD|FETCH|ROM|content~0_combout  & 
// ((\Processador|FD|BancoReg|registrador~204_combout ) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) # (\Processador|FD|BancoReg|registrador~13_q ) ) ) ) # ( \Processador|FD|FETCH|ROM|content~1_combout  & ( 
// !\Processador|FD|BancoReg|registrador~205_combout  & ( (!\Processador|FD|FETCH|ROM|content~0_combout  & (((\Processador|FD|BancoReg|registrador~13_q )))) # (\Processador|FD|FETCH|ROM|content~0_combout  & (!\Processador|FD|BancoReg|registrador~204_combout  
// & ((\Processador|FD|BancoReg|registrador~13_q ) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|FETCH|ROM|content~1_combout  & ( !\Processador|FD|BancoReg|registrador~205_combout  & ( 
// (\Processador|FD|BancoReg|registrador~13_q  & ((!\Processador|FD|FETCH|ROM|content~0_combout ) # ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & !\Processador|FD|BancoReg|registrador~204_combout )))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|BancoReg|registrador~13_q ),
	.datac(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~204_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~205_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~141 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~141 .lut_mask = 64'h32303730373F373A;
defparam \Processador|FD|BancoReg|registrador~141 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N9
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~235 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~235_combout  = ( \Processador|FD|BancoReg|registrador~141_combout  & ( (!\Processador|FD|FETCH|PC|DOUT [0]) # ((!\Processador|FD|FETCH|ROM|content~1_combout ) # ((!\Processador|FD|FETCH|ROM|content~0_combout ) # 
// (\Processador|FD|BancoReg|registrador~206_combout ))) ) ) # ( !\Processador|FD|BancoReg|registrador~141_combout  & ( (\Processador|FD|FETCH|PC|DOUT [0] & (\Processador|FD|FETCH|ROM|content~1_combout  & (\Processador|FD|FETCH|ROM|content~0_combout  & 
// \Processador|FD|BancoReg|registrador~206_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datab(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~206_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~235_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~235 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~235 .lut_mask = 64'h00010001FEFFFEFF;
defparam \Processador|FD|BancoReg|registrador~235 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N15
cyclonev_lcell_comb \Processador|FD|ULA|saida[0]~0 (
// Equation(s):
// \Processador|FD|ULA|saida[0]~0_combout  = ( \Processador|UC|palavraControle[2]~1_combout  & ( (!\Processador|UC|palavraControle[4]~2_combout  & (\Processador|FD|BancoReg|registrador~153_combout )) # (\Processador|UC|palavraControle[4]~2_combout  & 
// ((!\Processador|FD|BancoReg|registrador~235_combout ))) ) ) # ( !\Processador|UC|palavraControle[2]~1_combout  & ( (\Processador|FD|BancoReg|registrador~235_combout  & ((!\Processador|UC|palavraControle[4]~2_combout ) # 
// (\Processador|FD|BancoReg|registrador~153_combout ))) ) )

	.dataa(!\Processador|UC|palavraControle[4]~2_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~153_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~235_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|UC|palavraControle[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[0]~0 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[0]~0 .lut_mask = 64'h0B0B0B0B72727272;
defparam \Processador|FD|ULA|saida[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N54
cyclonev_lcell_comb \Processador|FD|ULA|Equal7~0 (
// Equation(s):
// \Processador|FD|ULA|Equal7~0_combout  = ( !\Processador|FD|FETCH|ROM|content~8_combout  & ( (\Processador|FD|FETCH|ROM|content~11_combout  & (!\Processador|FD|FETCH|ROM|content~10_combout  & \Processador|FD|FETCH|ROM|content~13_combout )) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal7~0 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal7~0 .lut_mask = 64'h0050005000000000;
defparam \Processador|FD|ULA|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N30
cyclonev_lcell_comb \Processador|FD|ULA|Add0~35 (
// Equation(s):
// \Processador|FD|ULA|Add0~35_cout  = CARRY(( \Processador|FD|ULA|Equal7~0_combout  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Processador|FD|ULA|Equal7~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\Processador|FD|ULA|Add0~35_cout ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~35 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~35 .lut_mask = 64'h00000000000000FF;
defparam \Processador|FD|ULA|Add0~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N33
cyclonev_lcell_comb \Processador|FD|ULA|Add0~1 (
// Equation(s):
// \Processador|FD|ULA|Add0~1_sumout  = SUM(( \Processador|FD|BancoReg|registrador~235_combout  ) + ( (!\Processador|FD|BancoReg|registrador~153_combout  & ((!\Processador|UC|Equal9~0_combout ))) # (\Processador|FD|BancoReg|registrador~153_combout  & 
// ((\Processador|UC|Equal9~0_combout ) # (\Processador|FD|ULA|Add0~32_combout ))) ) + ( \Processador|FD|ULA|Add0~35_cout  ))
// \Processador|FD|ULA|Add0~2  = CARRY(( \Processador|FD|BancoReg|registrador~235_combout  ) + ( (!\Processador|FD|BancoReg|registrador~153_combout  & ((!\Processador|UC|Equal9~0_combout ))) # (\Processador|FD|BancoReg|registrador~153_combout  & 
// ((\Processador|UC|Equal9~0_combout ) # (\Processador|FD|ULA|Add0~32_combout ))) ) + ( \Processador|FD|ULA|Add0~35_cout  ))

	.dataa(!\Processador|FD|BancoReg|registrador~153_combout ),
	.datab(!\Processador|FD|ULA|Add0~32_combout ),
	.datac(!\Processador|UC|Equal9~0_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~235_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~35_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~1_sumout ),
	.cout(\Processador|FD|ULA|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~1 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~1 .lut_mask = 64'h00004A4A000000FF;
defparam \Processador|FD|ULA|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N27
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[0]~0 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[0]~0_combout  = ( \Processador|UC|palavraControle[7]~7_combout  & ( \Processador|FD|ULA|Add0~1_sumout  & ( !\Processador|FD|MUX_ULA|saida_MUX[0]~12_combout  ) ) ) # ( !\Processador|UC|palavraControle[7]~7_combout  & ( 
// \Processador|FD|ULA|Add0~1_sumout  & ( ((\Processador|FD|ULA|saida[0]~0_combout  & !\Processador|FD|ULA|Equal7~1_combout )) # (\Processador|FD|ULA|saida[1]~16_combout ) ) ) ) # ( \Processador|UC|palavraControle[7]~7_combout  & ( 
// !\Processador|FD|ULA|Add0~1_sumout  & ( !\Processador|FD|MUX_ULA|saida_MUX[0]~12_combout  ) ) ) # ( !\Processador|UC|palavraControle[7]~7_combout  & ( !\Processador|FD|ULA|Add0~1_sumout  & ( (!\Processador|FD|ULA|saida[1]~16_combout  & 
// (\Processador|FD|ULA|saida[0]~0_combout  & !\Processador|FD|ULA|Equal7~1_combout )) ) ) )

	.dataa(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datab(!\Processador|FD|MUX_ULA|saida_MUX[0]~12_combout ),
	.datac(!\Processador|FD|ULA|saida[0]~0_combout ),
	.datad(!\Processador|FD|ULA|Equal7~1_combout ),
	.datae(!\Processador|UC|palavraControle[7]~7_combout ),
	.dataf(!\Processador|FD|ULA|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~0 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~0 .lut_mask = 64'h0A00CCCC5F55CCCC;
defparam \Processador|FD|MUX_ULA|saida_MUX[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N17
dffeas \Processador|FD|BancoReg|registrador~37 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~37_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~37 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~37 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N33
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~149 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~149_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~37_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~3_combout  & ( 
// \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~29_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~21_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~13_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~37_q ),
	.datab(!\Processador|FD|BancoReg|registrador~29_q ),
	.datac(!\Processador|FD|BancoReg|registrador~13_q ),
	.datad(!\Processador|FD|BancoReg|registrador~21_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~149 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~149 .lut_mask = 64'h0F0F00FF33335555;
defparam \Processador|FD|BancoReg|registrador~149 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N39
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~152 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~152_combout  = ( \Processador|FD|FETCH|ROM|content~4_combout  & ( (\Processador|FD|BancoReg|registrador~133_q  & \Processador|FD|FETCH|ROM|content~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~133_q ),
	.datad(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~152 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~152 .lut_mask = 64'h00000000000F000F;
defparam \Processador|FD|BancoReg|registrador~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N39
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~189 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~189_combout  = ( \Processador|FD|FETCH|ROM|content~2_combout  & ( \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [4] & ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [2])) # (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT [2])))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datad(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datae(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~189_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~189 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~189 .lut_mask = 64'h0000000000002040;
defparam \Processador|FD|BancoReg|registrador~189 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N15
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~196 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~196_combout  = ( !\Processador|FD|FETCH|ROM|content~25_combout  & ( (\Processador|FD|BancoReg|registrador~189_combout  & (!\Processador|FD|FETCH|ROM|content~24_combout  & ((\Processador|UC|palavraControle[5]~8_combout 
// ) # (\Processador|UC|selMuxULAImed~0_combout )))) ) )

	.dataa(!\Processador|UC|selMuxULAImed~0_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~189_combout ),
	.datac(!\Processador|UC|palavraControle[5]~8_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~196_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~196 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~196 .lut_mask = 64'h1300000013000000;
defparam \Processador|FD|BancoReg|registrador~196 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N34
dffeas \Processador|FD|BancoReg|registrador~45 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~45_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~45 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~45 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N36
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~198 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~198_combout  = ( \Processador|UC|selMuxULAImed~0_combout  & ( \Processador|UC|palavraControle[5]~8_combout  & ( (!\Processador|FD|FETCH|ROM|content~25_combout  & (\Processador|FD|FETCH|ROM|content~26_combout  & 
// (\Processador|FD|FETCH|ROM|content~27_combout  & !\Processador|FD|FETCH|ROM|content~24_combout ))) ) ) ) # ( !\Processador|UC|selMuxULAImed~0_combout  & ( \Processador|UC|palavraControle[5]~8_combout  & ( (!\Processador|FD|FETCH|ROM|content~25_combout  & 
// (\Processador|FD|FETCH|ROM|content~26_combout  & (\Processador|FD|FETCH|ROM|content~27_combout  & !\Processador|FD|FETCH|ROM|content~24_combout ))) ) ) ) # ( \Processador|UC|selMuxULAImed~0_combout  & ( !\Processador|UC|palavraControle[5]~8_combout  & ( 
// (!\Processador|FD|FETCH|ROM|content~25_combout  & (\Processador|FD|FETCH|ROM|content~26_combout  & (\Processador|FD|FETCH|ROM|content~27_combout  & !\Processador|FD|FETCH|ROM|content~24_combout ))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~26_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~27_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datae(!\Processador|UC|selMuxULAImed~0_combout ),
	.dataf(!\Processador|UC|palavraControle[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~198_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~198 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~198 .lut_mask = 64'h0000020002000200;
defparam \Processador|FD|BancoReg|registrador~198 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N37
dffeas \Processador|FD|BancoReg|registrador~61 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~61_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~61 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~61 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N24
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~197 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~197_combout  = ( \Processador|FD|BancoReg|registrador~189_combout  & ( (!\Processador|FD|FETCH|ROM|content~24_combout  & (\Processador|FD|FETCH|ROM|content~25_combout  & ((\Processador|UC|palavraControle[5]~8_combout ) 
// # (\Processador|UC|selMuxULAImed~0_combout )))) ) )

	.dataa(!\Processador|UC|selMuxULAImed~0_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datad(!\Processador|UC|palavraControle[5]~8_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~189_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~197_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~197 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~197 .lut_mask = 64'h00000000040C040C;
defparam \Processador|FD|BancoReg|registrador~197 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N44
dffeas \Processador|FD|BancoReg|registrador~53 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~53_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~53 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~53 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N0
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~199 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~199_combout  = ( \Processador|FD|FETCH|ROM|content~27_combout  & ( \Processador|UC|palavraControle[5]~8_combout  & ( (\Processador|FD|FETCH|ROM|content~25_combout  & (\Processador|FD|FETCH|ROM|content~26_combout  & 
// !\Processador|FD|FETCH|ROM|content~24_combout )) ) ) ) # ( \Processador|FD|FETCH|ROM|content~27_combout  & ( !\Processador|UC|palavraControle[5]~8_combout  & ( (\Processador|FD|FETCH|ROM|content~25_combout  & (\Processador|FD|FETCH|ROM|content~26_combout  
// & (\Processador|UC|selMuxULAImed~0_combout  & !\Processador|FD|FETCH|ROM|content~24_combout ))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~26_combout ),
	.datac(!\Processador|UC|selMuxULAImed~0_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~27_combout ),
	.dataf(!\Processador|UC|palavraControle[5]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~199_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~199 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~199 .lut_mask = 64'h0000010000001100;
defparam \Processador|FD|BancoReg|registrador~199 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N31
dffeas \Processador|FD|BancoReg|registrador~69 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~69_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~69 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~69 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N45
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~150 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~150_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~69_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~3_combout  & ( 
// \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~61_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~53_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~45_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~45_q ),
	.datab(!\Processador|FD|BancoReg|registrador~61_q ),
	.datac(!\Processador|FD|BancoReg|registrador~53_q ),
	.datad(!\Processador|FD|BancoReg|registrador~69_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~150 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~150 .lut_mask = 64'h55550F0F333300FF;
defparam \Processador|FD|BancoReg|registrador~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N12
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~77feeder (
// Equation(s):
// \Processador|FD|BancoReg|registrador~77feeder_combout  = ( \Processador|FD|MUX_ULA|saida_MUX[0]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~77feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~77feeder .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~77feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|FD|BancoReg|registrador~77feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N15
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~200 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~200_combout  = ( \Processador|UC|palavraControle[5]~8_combout  & ( \Processador|UC|selMuxULAImed~0_combout  & ( (\Processador|FD|FETCH|ROM|content~24_combout  & (!\Processador|FD|FETCH|ROM|content~25_combout  & 
// !\Processador|FD|BancoReg|registrador~191_combout )) ) ) ) # ( !\Processador|UC|palavraControle[5]~8_combout  & ( \Processador|UC|selMuxULAImed~0_combout  & ( (\Processador|FD|FETCH|ROM|content~24_combout  & (!\Processador|FD|FETCH|ROM|content~25_combout  
// & !\Processador|FD|BancoReg|registrador~191_combout )) ) ) ) # ( \Processador|UC|palavraControle[5]~8_combout  & ( !\Processador|UC|selMuxULAImed~0_combout  & ( (\Processador|FD|FETCH|ROM|content~24_combout  & 
// (!\Processador|FD|FETCH|ROM|content~25_combout  & !\Processador|FD|BancoReg|registrador~191_combout )) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~191_combout ),
	.datae(!\Processador|UC|palavraControle[5]~8_combout ),
	.dataf(!\Processador|UC|selMuxULAImed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~200_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~200 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~200 .lut_mask = 64'h0000500050005000;
defparam \Processador|FD|BancoReg|registrador~200 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N13
dffeas \Processador|FD|BancoReg|registrador~77 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~77feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~77_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~77 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~77 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N15
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~202 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~202_combout  = ( !\Processador|FD|FETCH|ROM|content~27_combout  & ( \Processador|FD|FETCH|ROM|content~24_combout  & ( (!\Processador|FD|FETCH|ROM|content~25_combout  & (\Processador|FD|FETCH|ROM|content~26_combout  & 
// ((\Processador|UC|palavraControle[5]~8_combout ) # (\Processador|UC|selMuxULAImed~0_combout )))) ) ) )

	.dataa(!\Processador|UC|selMuxULAImed~0_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~26_combout ),
	.datad(!\Processador|UC|palavraControle[5]~8_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~27_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~202_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~202 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~202 .lut_mask = 64'h00000000040C0000;
defparam \Processador|FD|BancoReg|registrador~202 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N8
dffeas \Processador|FD|BancoReg|registrador~93 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~93_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~93 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~93 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N30
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~203 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~203_combout  = ( \Processador|FD|FETCH|ROM|content~25_combout  & ( \Processador|UC|selMuxULAImed~0_combout  & ( (\Processador|FD|FETCH|ROM|content~24_combout  & (!\Processador|FD|FETCH|ROM|content~27_combout  & 
// \Processador|FD|FETCH|ROM|content~26_combout )) ) ) ) # ( \Processador|FD|FETCH|ROM|content~25_combout  & ( !\Processador|UC|selMuxULAImed~0_combout  & ( (\Processador|FD|FETCH|ROM|content~24_combout  & (\Processador|UC|palavraControle[5]~8_combout  & 
// (!\Processador|FD|FETCH|ROM|content~27_combout  & \Processador|FD|FETCH|ROM|content~26_combout ))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datab(!\Processador|UC|palavraControle[5]~8_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~27_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~26_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.dataf(!\Processador|UC|selMuxULAImed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~203_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~203 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~203 .lut_mask = 64'h0000001000000050;
defparam \Processador|FD|BancoReg|registrador~203 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N25
dffeas \Processador|FD|BancoReg|registrador~101 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~101_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~101 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~101 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N42
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~201 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~201_combout  = ( \Processador|UC|selMuxULAImed~0_combout  & ( (\Processador|FD|FETCH|ROM|content~24_combout  & (!\Processador|FD|BancoReg|registrador~191_combout  & \Processador|FD|FETCH|ROM|content~25_combout )) ) ) # 
// ( !\Processador|UC|selMuxULAImed~0_combout  & ( (\Processador|FD|FETCH|ROM|content~24_combout  & (!\Processador|FD|BancoReg|registrador~191_combout  & (\Processador|FD|FETCH|ROM|content~25_combout  & \Processador|UC|palavraControle[5]~8_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~24_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~191_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~25_combout ),
	.datad(!\Processador|UC|palavraControle[5]~8_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|selMuxULAImed~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~201_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~201 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~201 .lut_mask = 64'h0004000404040404;
defparam \Processador|FD|BancoReg|registrador~201 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N49
dffeas \Processador|FD|BancoReg|registrador~85 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[0]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~85_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~85 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~85 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N9
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~151 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~151_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~101_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~3_combout  & ( 
// \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~93_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~85_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~77_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~77_q ),
	.datab(!\Processador|FD|BancoReg|registrador~93_q ),
	.datac(!\Processador|FD|BancoReg|registrador~101_q ),
	.datad(!\Processador|FD|BancoReg|registrador~85_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~151 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~151 .lut_mask = 64'h555500FF33330F0F;
defparam \Processador|FD|BancoReg|registrador~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N3
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~153 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~153_combout  = ( \Processador|FD|BancoReg|registrador~150_combout  & ( \Processador|FD|BancoReg|registrador~151_combout  & ( (!\Processador|FD|FETCH|ROM|content~5_combout  & 
// (((\Processador|FD|BancoReg|registrador~149_combout )) # (\Processador|FD|FETCH|ROM|content~6_combout ))) # (\Processador|FD|FETCH|ROM|content~5_combout  & ((!\Processador|FD|FETCH|ROM|content~6_combout ) # 
// ((\Processador|FD|BancoReg|registrador~152_combout )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~150_combout  & ( \Processador|FD|BancoReg|registrador~151_combout  & ( (!\Processador|FD|FETCH|ROM|content~5_combout  & 
// (((\Processador|FD|BancoReg|registrador~149_combout )) # (\Processador|FD|FETCH|ROM|content~6_combout ))) # (\Processador|FD|FETCH|ROM|content~5_combout  & (\Processador|FD|FETCH|ROM|content~6_combout  & ((\Processador|FD|BancoReg|registrador~152_combout 
// )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~150_combout  & ( !\Processador|FD|BancoReg|registrador~151_combout  & ( (!\Processador|FD|FETCH|ROM|content~5_combout  & (!\Processador|FD|FETCH|ROM|content~6_combout  & 
// (\Processador|FD|BancoReg|registrador~149_combout ))) # (\Processador|FD|FETCH|ROM|content~5_combout  & ((!\Processador|FD|FETCH|ROM|content~6_combout ) # ((\Processador|FD|BancoReg|registrador~152_combout )))) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~150_combout  & ( !\Processador|FD|BancoReg|registrador~151_combout  & ( (!\Processador|FD|FETCH|ROM|content~5_combout  & (!\Processador|FD|FETCH|ROM|content~6_combout  & 
// (\Processador|FD|BancoReg|registrador~149_combout ))) # (\Processador|FD|FETCH|ROM|content~5_combout  & (\Processador|FD|FETCH|ROM|content~6_combout  & ((\Processador|FD|BancoReg|registrador~152_combout )))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~149_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~152_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~150_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~153_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~153 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~153 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \Processador|FD|BancoReg|registrador~153 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N36
cyclonev_lcell_comb \Processador|FD|ULA|Add0~5 (
// Equation(s):
// \Processador|FD|ULA|Add0~5_sumout  = SUM(( \Processador|FD|BancoReg|registrador~234_combout  ) + ( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|ULA|Add0~32_combout  & !\Processador|FD|BancoReg|registrador~158_combout )) # 
// (\Processador|UC|Equal9~0_combout  & ((\Processador|FD|BancoReg|registrador~158_combout ))) ) + ( \Processador|FD|ULA|Add0~2  ))
// \Processador|FD|ULA|Add0~6  = CARRY(( \Processador|FD|BancoReg|registrador~234_combout  ) + ( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|ULA|Add0~32_combout  & !\Processador|FD|BancoReg|registrador~158_combout )) # 
// (\Processador|UC|Equal9~0_combout  & ((\Processador|FD|BancoReg|registrador~158_combout ))) ) + ( \Processador|FD|ULA|Add0~2  ))

	.dataa(!\Processador|UC|Equal9~0_combout ),
	.datab(!\Processador|FD|ULA|Add0~32_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~158_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~234_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~5_sumout ),
	.cout(\Processador|FD|ULA|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~5 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~5 .lut_mask = 64'h00007A7A000000FF;
defparam \Processador|FD|ULA|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N51
cyclonev_lcell_comb \Processador|FD|ULA|saida[1]~2 (
// Equation(s):
// \Processador|FD|ULA|saida[1]~2_combout  = ( \Processador|UC|palavraControle[2]~1_combout  & ( (!\Processador|UC|palavraControle[4]~2_combout  & (\Processador|FD|BancoReg|registrador~158_combout )) # (\Processador|UC|palavraControle[4]~2_combout  & 
// ((!\Processador|FD|BancoReg|registrador~234_combout ))) ) ) # ( !\Processador|UC|palavraControle[2]~1_combout  & ( (\Processador|FD|BancoReg|registrador~234_combout  & ((!\Processador|UC|palavraControle[4]~2_combout ) # 
// (\Processador|FD|BancoReg|registrador~158_combout ))) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|BancoReg|registrador~158_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~234_combout ),
	.datad(!\Processador|UC|palavraControle[4]~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|palavraControle[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[1]~2 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[1]~2 .lut_mask = 64'h0F030F0333F033F0;
defparam \Processador|FD|ULA|saida[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N21
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[1]~2 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[1]~2_combout  = ( \Processador|FD|ULA|Add0~5_sumout  & ( \Processador|FD|ULA|saida[1]~2_combout  & ( (!\Processador|UC|palavraControle[7]~7_combout  & (((!\Processador|FD|ULA|Equal7~1_combout )) # 
// (\Processador|FD|ULA|saida[1]~16_combout ))) # (\Processador|UC|palavraControle[7]~7_combout  & (((\Processador|FD|MUX_ULA|saida_MUX[1]~1_combout )))) ) ) ) # ( !\Processador|FD|ULA|Add0~5_sumout  & ( \Processador|FD|ULA|saida[1]~2_combout  & ( 
// (!\Processador|UC|palavraControle[7]~7_combout  & (!\Processador|FD|ULA|saida[1]~16_combout  & (!\Processador|FD|ULA|Equal7~1_combout ))) # (\Processador|UC|palavraControle[7]~7_combout  & (((\Processador|FD|MUX_ULA|saida_MUX[1]~1_combout )))) ) ) ) # ( 
// \Processador|FD|ULA|Add0~5_sumout  & ( !\Processador|FD|ULA|saida[1]~2_combout  & ( (!\Processador|UC|palavraControle[7]~7_combout  & (\Processador|FD|ULA|saida[1]~16_combout )) # (\Processador|UC|palavraControle[7]~7_combout  & 
// ((\Processador|FD|MUX_ULA|saida_MUX[1]~1_combout ))) ) ) ) # ( !\Processador|FD|ULA|Add0~5_sumout  & ( !\Processador|FD|ULA|saida[1]~2_combout  & ( (\Processador|UC|palavraControle[7]~7_combout  & \Processador|FD|MUX_ULA|saida_MUX[1]~1_combout ) ) ) )

	.dataa(!\Processador|UC|palavraControle[7]~7_combout ),
	.datab(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datac(!\Processador|FD|ULA|Equal7~1_combout ),
	.datad(!\Processador|FD|MUX_ULA|saida_MUX[1]~1_combout ),
	.datae(!\Processador|FD|ULA|Add0~5_sumout ),
	.dataf(!\Processador|FD|ULA|saida[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~2 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~2 .lut_mask = 64'h0055227780D5A2F7;
defparam \Processador|FD|MUX_ULA|saida_MUX[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N56
dffeas \Processador|FD|BancoReg|registrador~70 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~70_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~70 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~70 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N20
dffeas \Processador|FD|BancoReg|registrador~102 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~102_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~102 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~102 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N57
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~157 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~157_combout  = ( \Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~134_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( 
// \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~102_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~70_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~38_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~70_q ),
	.datab(!\Processador|FD|BancoReg|registrador~134_q ),
	.datac(!\Processador|FD|BancoReg|registrador~38_q ),
	.datad(!\Processador|FD|BancoReg|registrador~102_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~157_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~157 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~157 .lut_mask = 64'h0F0F555500FF3333;
defparam \Processador|FD|BancoReg|registrador~157 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N5
dffeas \Processador|FD|BancoReg|registrador~46 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~46_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~46 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~46 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N16
dffeas \Processador|FD|BancoReg|registrador~78 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~78_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~78 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~78 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N13
dffeas \Processador|FD|BancoReg|registrador~14DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~14DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~14DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~14DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N6
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~154 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~154_combout  = ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~78_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~5_combout  & ( 
// !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~46_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~14DUPLICATE_q  
// ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~46_q ),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~78_q ),
	.datad(!\Processador|FD|BancoReg|registrador~14DUPLICATE_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~154_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~154 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~154 .lut_mask = 64'h00FF55550F0F0000;
defparam \Processador|FD|BancoReg|registrador~154 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N40
dffeas \Processador|FD|BancoReg|registrador~62 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~62_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~62 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~62 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N14
dffeas \Processador|FD|BancoReg|registrador~94 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~94_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~94 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~94 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N16
dffeas \Processador|FD|BancoReg|registrador~30 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~30_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~30 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~30 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N15
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~156 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~156_combout  = ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~94_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~5_combout  & ( 
// !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~62_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~30_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~62_q ),
	.datab(!\Processador|FD|BancoReg|registrador~94_q ),
	.datac(gnd),
	.datad(!\Processador|FD|BancoReg|registrador~30_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~156_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~156 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~156 .lut_mask = 64'h00FF555533330000;
defparam \Processador|FD|BancoReg|registrador~156 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y3_N11
dffeas \Processador|FD|BancoReg|registrador~86 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~86_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~86 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~86 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N35
dffeas \Processador|FD|BancoReg|registrador~54 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[1]~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~54_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~54 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~54 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N18
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~155 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~155_combout  = ( \Processador|FD|BancoReg|registrador~54_q  & ( (!\Processador|FD|FETCH|ROM|content~6_combout  & (((\Processador|FD|BancoReg|registrador~22_q )) # (\Processador|FD|FETCH|ROM|content~5_combout ))) # 
// (\Processador|FD|FETCH|ROM|content~6_combout  & (!\Processador|FD|FETCH|ROM|content~5_combout  & ((\Processador|FD|BancoReg|registrador~86_q )))) ) ) # ( !\Processador|FD|BancoReg|registrador~54_q  & ( (!\Processador|FD|FETCH|ROM|content~5_combout  & 
// ((!\Processador|FD|FETCH|ROM|content~6_combout  & (\Processador|FD|BancoReg|registrador~22_q )) # (\Processador|FD|FETCH|ROM|content~6_combout  & ((\Processador|FD|BancoReg|registrador~86_q ))))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~22_q ),
	.datad(!\Processador|FD|BancoReg|registrador~86_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~54_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~155_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~155 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~155 .lut_mask = 64'h084C084C2A6E2A6E;
defparam \Processador|FD|BancoReg|registrador~155 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N42
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~158 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~158_combout  = ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~155_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & 
// ((\Processador|FD|BancoReg|registrador~156_combout ))) # (\Processador|FD|FETCH|ROM|content~3_combout  & (\Processador|FD|BancoReg|registrador~157_combout )) ) ) ) # ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( 
// \Processador|FD|BancoReg|registrador~155_combout  & ( (\Processador|FD|BancoReg|registrador~154_combout ) # (\Processador|FD|FETCH|ROM|content~3_combout ) ) ) ) # ( \Processador|FD|FETCH|ROM|content~4_combout  & ( 
// !\Processador|FD|BancoReg|registrador~155_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & ((\Processador|FD|BancoReg|registrador~156_combout ))) # (\Processador|FD|FETCH|ROM|content~3_combout  & 
// (\Processador|FD|BancoReg|registrador~157_combout )) ) ) ) # ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( !\Processador|FD|BancoReg|registrador~155_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & 
// \Processador|FD|BancoReg|registrador~154_combout ) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~157_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~154_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~156_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~155_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~158_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~158 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~158 .lut_mask = 64'h0A0A11BB5F5F11BB;
defparam \Processador|FD|BancoReg|registrador~158 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N39
cyclonev_lcell_comb \Processador|FD|ULA|Add0~9 (
// Equation(s):
// \Processador|FD|ULA|Add0~9_sumout  = SUM(( \Processador|FD|BancoReg|registrador~233_combout  ) + ( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|ULA|Add0~32_combout  & !\Processador|FD|BancoReg|registrador~163_combout )) # 
// (\Processador|UC|Equal9~0_combout  & ((\Processador|FD|BancoReg|registrador~163_combout ))) ) + ( \Processador|FD|ULA|Add0~6  ))
// \Processador|FD|ULA|Add0~10  = CARRY(( \Processador|FD|BancoReg|registrador~233_combout  ) + ( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|ULA|Add0~32_combout  & !\Processador|FD|BancoReg|registrador~163_combout )) # 
// (\Processador|UC|Equal9~0_combout  & ((\Processador|FD|BancoReg|registrador~163_combout ))) ) + ( \Processador|FD|ULA|Add0~6  ))

	.dataa(!\Processador|UC|Equal9~0_combout ),
	.datab(!\Processador|FD|ULA|Add0~32_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~163_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~233_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~9_sumout ),
	.cout(\Processador|FD|ULA|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~9 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~9 .lut_mask = 64'h00007A7A000000FF;
defparam \Processador|FD|ULA|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N33
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[2]~4 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[2]~4_combout  = ( \Processador|FD|ULA|saida[2]~4_combout  & ( \Processador|FD|ULA|Add0~9_sumout  & ( (!\Processador|UC|palavraControle[7]~7_combout  & (((!\Processador|FD|ULA|Equal7~1_combout ) # 
// (\Processador|FD|ULA|saida[1]~16_combout )))) # (\Processador|UC|palavraControle[7]~7_combout  & (\Processador|FD|MUX_ULA|saida_MUX[2]~3_combout )) ) ) ) # ( !\Processador|FD|ULA|saida[2]~4_combout  & ( \Processador|FD|ULA|Add0~9_sumout  & ( 
// (!\Processador|UC|palavraControle[7]~7_combout  & ((\Processador|FD|ULA|saida[1]~16_combout ))) # (\Processador|UC|palavraControle[7]~7_combout  & (\Processador|FD|MUX_ULA|saida_MUX[2]~3_combout )) ) ) ) # ( \Processador|FD|ULA|saida[2]~4_combout  & ( 
// !\Processador|FD|ULA|Add0~9_sumout  & ( (!\Processador|UC|palavraControle[7]~7_combout  & (((!\Processador|FD|ULA|saida[1]~16_combout  & !\Processador|FD|ULA|Equal7~1_combout )))) # (\Processador|UC|palavraControle[7]~7_combout  & 
// (\Processador|FD|MUX_ULA|saida_MUX[2]~3_combout )) ) ) ) # ( !\Processador|FD|ULA|saida[2]~4_combout  & ( !\Processador|FD|ULA|Add0~9_sumout  & ( (\Processador|FD|MUX_ULA|saida_MUX[2]~3_combout  & \Processador|UC|palavraControle[7]~7_combout ) ) ) )

	.dataa(!\Processador|FD|MUX_ULA|saida_MUX[2]~3_combout ),
	.datab(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datac(!\Processador|UC|palavraControle[7]~7_combout ),
	.datad(!\Processador|FD|ULA|Equal7~1_combout ),
	.datae(!\Processador|FD|ULA|saida[2]~4_combout ),
	.dataf(!\Processador|FD|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~4 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~4 .lut_mask = 64'h0505C5053535F535;
defparam \Processador|FD|MUX_ULA|saida_MUX[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N46
dffeas \Processador|FD|BancoReg|registrador~31 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~31_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~31 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~31 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N15
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~159 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~159_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~39_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~3_combout  & ( 
// \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~31_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~23_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~15_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~31_q ),
	.datab(!\Processador|FD|BancoReg|registrador~15_q ),
	.datac(!\Processador|FD|BancoReg|registrador~23_q ),
	.datad(!\Processador|FD|BancoReg|registrador~39_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~159_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~159 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~159 .lut_mask = 64'h33330F0F555500FF;
defparam \Processador|FD|BancoReg|registrador~159 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N37
dffeas \Processador|FD|BancoReg|registrador~103 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~103_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~103 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~103 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N22
dffeas \Processador|FD|BancoReg|registrador~79 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~79_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~79 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~79 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N32
dffeas \Processador|FD|BancoReg|registrador~95 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~95_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~95 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~95 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N8
dffeas \Processador|FD|BancoReg|registrador~87 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~87_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~87 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~87 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N42
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~161 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~161_combout  = ( \Processador|FD|BancoReg|registrador~87_q  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & ((\Processador|FD|BancoReg|registrador~95_q ))) # 
// (\Processador|FD|FETCH|ROM|content~3_combout  & (\Processador|FD|BancoReg|registrador~103_q )) ) ) ) # ( !\Processador|FD|BancoReg|registrador~87_q  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & 
// ((\Processador|FD|BancoReg|registrador~95_q ))) # (\Processador|FD|FETCH|ROM|content~3_combout  & (\Processador|FD|BancoReg|registrador~103_q )) ) ) ) # ( \Processador|FD|BancoReg|registrador~87_q  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( 
// (\Processador|FD|FETCH|ROM|content~3_combout ) # (\Processador|FD|BancoReg|registrador~79_q ) ) ) ) # ( !\Processador|FD|BancoReg|registrador~87_q  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( (\Processador|FD|BancoReg|registrador~79_q  & 
// !\Processador|FD|FETCH|ROM|content~3_combout ) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~103_q ),
	.datab(!\Processador|FD|BancoReg|registrador~79_q ),
	.datac(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~95_q ),
	.datae(!\Processador|FD|BancoReg|registrador~87_q ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~161_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~161 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~161 .lut_mask = 64'h30303F3F05F505F5;
defparam \Processador|FD|BancoReg|registrador~161 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N23
dffeas \Processador|FD|BancoReg|registrador~63 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~63_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~63 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~63 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N17
dffeas \Processador|FD|BancoReg|registrador~71 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~71_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~71 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~71 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N7
dffeas \Processador|FD|BancoReg|registrador~55 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~55_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~55 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~55 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N31
dffeas \Processador|FD|BancoReg|registrador~47 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[2]~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~47_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~47 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~47 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N48
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~160 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~160_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~71_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~3_combout  & ( 
// \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~63_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~55_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~47_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~63_q ),
	.datab(!\Processador|FD|BancoReg|registrador~71_q ),
	.datac(!\Processador|FD|BancoReg|registrador~55_q ),
	.datad(!\Processador|FD|BancoReg|registrador~47_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~160_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~160 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~160 .lut_mask = 64'h00FF0F0F55553333;
defparam \Processador|FD|BancoReg|registrador~160 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N51
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~162 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~162_combout  = ( \Processador|FD|FETCH|ROM|content~4_combout  & ( (\Processador|FD|FETCH|ROM|content~3_combout  & \Processador|FD|BancoReg|registrador~135_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~135_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~162_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~162 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~162 .lut_mask = 64'h00000000000F000F;
defparam \Processador|FD|BancoReg|registrador~162 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N45
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~163 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~163_combout  = ( \Processador|FD|BancoReg|registrador~160_combout  & ( \Processador|FD|BancoReg|registrador~162_combout  & ( ((!\Processador|FD|FETCH|ROM|content~6_combout  & 
// (\Processador|FD|BancoReg|registrador~159_combout )) # (\Processador|FD|FETCH|ROM|content~6_combout  & ((\Processador|FD|BancoReg|registrador~161_combout )))) # (\Processador|FD|FETCH|ROM|content~5_combout ) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~160_combout  & ( \Processador|FD|BancoReg|registrador~162_combout  & ( (!\Processador|FD|FETCH|ROM|content~6_combout  & (\Processador|FD|BancoReg|registrador~159_combout  & 
// ((!\Processador|FD|FETCH|ROM|content~5_combout )))) # (\Processador|FD|FETCH|ROM|content~6_combout  & (((\Processador|FD|FETCH|ROM|content~5_combout ) # (\Processador|FD|BancoReg|registrador~161_combout )))) ) ) ) # ( 
// \Processador|FD|BancoReg|registrador~160_combout  & ( !\Processador|FD|BancoReg|registrador~162_combout  & ( (!\Processador|FD|FETCH|ROM|content~6_combout  & (((\Processador|FD|FETCH|ROM|content~5_combout )) # 
// (\Processador|FD|BancoReg|registrador~159_combout ))) # (\Processador|FD|FETCH|ROM|content~6_combout  & (((\Processador|FD|BancoReg|registrador~161_combout  & !\Processador|FD|FETCH|ROM|content~5_combout )))) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~160_combout  & ( !\Processador|FD|BancoReg|registrador~162_combout  & ( (!\Processador|FD|FETCH|ROM|content~5_combout  & ((!\Processador|FD|FETCH|ROM|content~6_combout  & 
// (\Processador|FD|BancoReg|registrador~159_combout )) # (\Processador|FD|FETCH|ROM|content~6_combout  & ((\Processador|FD|BancoReg|registrador~161_combout ))))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~159_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~161_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~160_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~162_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~163_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~163 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~163 .lut_mask = 64'h270027AA275527FF;
defparam \Processador|FD|BancoReg|registrador~163 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N42
cyclonev_lcell_comb \Processador|FD|ULA|Add0~13 (
// Equation(s):
// \Processador|FD|ULA|Add0~13_sumout  = SUM(( \Processador|FD|BancoReg|registrador~232_combout  ) + ( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|BancoReg|registrador~168_combout  & !\Processador|FD|ULA|Add0~32_combout )) # 
// (\Processador|UC|Equal9~0_combout  & (\Processador|FD|BancoReg|registrador~168_combout )) ) + ( \Processador|FD|ULA|Add0~10  ))
// \Processador|FD|ULA|Add0~14  = CARRY(( \Processador|FD|BancoReg|registrador~232_combout  ) + ( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|BancoReg|registrador~168_combout  & !\Processador|FD|ULA|Add0~32_combout )) # 
// (\Processador|UC|Equal9~0_combout  & (\Processador|FD|BancoReg|registrador~168_combout )) ) + ( \Processador|FD|ULA|Add0~10  ))

	.dataa(gnd),
	.datab(!\Processador|UC|Equal9~0_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~168_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~232_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Add0~32_combout ),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~13_sumout ),
	.cout(\Processador|FD|ULA|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~13 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~13 .lut_mask = 64'h00003CFC000000FF;
defparam \Processador|FD|ULA|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N15
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[3]~6 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[3]~6_combout  = ( \Processador|UC|palavraControle[7]~7_combout  & ( \Processador|FD|ULA|Add0~13_sumout  & ( \Processador|FD|MUX_ULA|saida_MUX[3]~5_combout  ) ) ) # ( !\Processador|UC|palavraControle[7]~7_combout  & ( 
// \Processador|FD|ULA|Add0~13_sumout  & ( ((!\Processador|FD|ULA|Equal7~1_combout  & \Processador|FD|ULA|saida[3]~6_combout )) # (\Processador|FD|ULA|saida[1]~16_combout ) ) ) ) # ( \Processador|UC|palavraControle[7]~7_combout  & ( 
// !\Processador|FD|ULA|Add0~13_sumout  & ( \Processador|FD|MUX_ULA|saida_MUX[3]~5_combout  ) ) ) # ( !\Processador|UC|palavraControle[7]~7_combout  & ( !\Processador|FD|ULA|Add0~13_sumout  & ( (!\Processador|FD|ULA|Equal7~1_combout  & 
// (\Processador|FD|ULA|saida[3]~6_combout  & !\Processador|FD|ULA|saida[1]~16_combout )) ) ) )

	.dataa(!\Processador|FD|ULA|Equal7~1_combout ),
	.datab(!\Processador|FD|ULA|saida[3]~6_combout ),
	.datac(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datad(!\Processador|FD|MUX_ULA|saida_MUX[3]~5_combout ),
	.datae(!\Processador|UC|palavraControle[7]~7_combout ),
	.dataf(!\Processador|FD|ULA|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~6 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~6 .lut_mask = 64'h202000FF2F2F00FF;
defparam \Processador|FD|MUX_ULA|saida_MUX[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N50
dffeas \Processador|FD|BancoReg|registrador~48 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~48_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~48 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~48 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N14
dffeas \Processador|FD|BancoReg|registrador~80 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~80_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~80 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~80 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N51
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~164 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~164_combout  = ( \Processador|FD|FETCH|ROM|content~6_combout  & ( (\Processador|FD|BancoReg|registrador~80_q  & !\Processador|FD|FETCH|ROM|content~5_combout ) ) ) # ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( 
// (!\Processador|FD|FETCH|ROM|content~5_combout  & ((\Processador|FD|BancoReg|registrador~16_q ))) # (\Processador|FD|FETCH|ROM|content~5_combout  & (\Processador|FD|BancoReg|registrador~48_q )) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~48_q ),
	.datab(!\Processador|FD|BancoReg|registrador~16_q ),
	.datac(!\Processador|FD|BancoReg|registrador~80_q ),
	.datad(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~164_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~164 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~164 .lut_mask = 64'h335533550F000F00;
defparam \Processador|FD|BancoReg|registrador~164 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y4_N11
dffeas \Processador|FD|BancoReg|registrador~56 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~56_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~56 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~56 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N31
dffeas \Processador|FD|BancoReg|registrador~88 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~88_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~88 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~88 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N6
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~165 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~165_combout  = ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|BancoReg|registrador~56_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~6_combout  & ( 
// !\Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|BancoReg|registrador~88_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|BancoReg|registrador~24_q  ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|BancoReg|registrador~56_q ),
	.datac(!\Processador|FD|BancoReg|registrador~88_q ),
	.datad(!\Processador|FD|BancoReg|registrador~24_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~165_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~165 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~165 .lut_mask = 64'h00FF0F0F33330000;
defparam \Processador|FD|BancoReg|registrador~165 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N58
dffeas \Processador|FD|BancoReg|registrador~32DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~32DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~32DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~32DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N58
dffeas \Processador|FD|BancoReg|registrador~64 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~64_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~64 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~64 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N41
dffeas \Processador|FD|BancoReg|registrador~96 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~96_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~96 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~96 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N36
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~166 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~166_combout  = ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|BancoReg|registrador~64_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~6_combout  & ( 
// !\Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|BancoReg|registrador~96_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|BancoReg|registrador~32DUPLICATE_q  
// ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|BancoReg|registrador~32DUPLICATE_q ),
	.datac(!\Processador|FD|BancoReg|registrador~64_q ),
	.datad(!\Processador|FD|BancoReg|registrador~96_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~166_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~166 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~166 .lut_mask = 64'h333300FF0F0F0000;
defparam \Processador|FD|BancoReg|registrador~166 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N14
dffeas \Processador|FD|BancoReg|registrador~104 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~104_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~104 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~104 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N11
dffeas \Processador|FD|BancoReg|registrador~136 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~136_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~136 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~136 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N2
dffeas \Processador|FD|BancoReg|registrador~72 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[3]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~72_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~72 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~72 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N3
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~167 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~167_combout  = ( \Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~136_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( 
// \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~104_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~72_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~40_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~104_q ),
	.datab(!\Processador|FD|BancoReg|registrador~136_q ),
	.datac(!\Processador|FD|BancoReg|registrador~40_q ),
	.datad(!\Processador|FD|BancoReg|registrador~72_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~167_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~167 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~167 .lut_mask = 64'h0F0F00FF55553333;
defparam \Processador|FD|BancoReg|registrador~167 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N0
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~168 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~168_combout  = ( \Processador|FD|BancoReg|registrador~166_combout  & ( \Processador|FD|BancoReg|registrador~167_combout  & ( ((!\Processador|FD|FETCH|ROM|content~3_combout  & 
// (\Processador|FD|BancoReg|registrador~164_combout )) # (\Processador|FD|FETCH|ROM|content~3_combout  & ((\Processador|FD|BancoReg|registrador~165_combout )))) # (\Processador|FD|FETCH|ROM|content~4_combout ) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~166_combout  & ( \Processador|FD|BancoReg|registrador~167_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & (!\Processador|FD|FETCH|ROM|content~4_combout  & 
// (\Processador|FD|BancoReg|registrador~164_combout ))) # (\Processador|FD|FETCH|ROM|content~3_combout  & (((\Processador|FD|BancoReg|registrador~165_combout )) # (\Processador|FD|FETCH|ROM|content~4_combout ))) ) ) ) # ( 
// \Processador|FD|BancoReg|registrador~166_combout  & ( !\Processador|FD|BancoReg|registrador~167_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & (((\Processador|FD|BancoReg|registrador~164_combout )) # 
// (\Processador|FD|FETCH|ROM|content~4_combout ))) # (\Processador|FD|FETCH|ROM|content~3_combout  & (!\Processador|FD|FETCH|ROM|content~4_combout  & ((\Processador|FD|BancoReg|registrador~165_combout )))) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~166_combout  & ( !\Processador|FD|BancoReg|registrador~167_combout  & ( (!\Processador|FD|FETCH|ROM|content~4_combout  & ((!\Processador|FD|FETCH|ROM|content~3_combout  & 
// (\Processador|FD|BancoReg|registrador~164_combout )) # (\Processador|FD|FETCH|ROM|content~3_combout  & ((\Processador|FD|BancoReg|registrador~165_combout ))))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~164_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~165_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~166_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~167_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~168_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~168 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~168 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \Processador|FD|BancoReg|registrador~168 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N45
cyclonev_lcell_comb \Processador|FD|ULA|Add0~17 (
// Equation(s):
// \Processador|FD|ULA|Add0~17_sumout  = SUM(( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|BancoReg|registrador~173_combout  & !\Processador|FD|ULA|Add0~32_combout )) # (\Processador|UC|Equal9~0_combout  & 
// (\Processador|FD|BancoReg|registrador~173_combout )) ) + ( \Processador|FD|BancoReg|registrador~231_combout  ) + ( \Processador|FD|ULA|Add0~14  ))
// \Processador|FD|ULA|Add0~18  = CARRY(( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|BancoReg|registrador~173_combout  & !\Processador|FD|ULA|Add0~32_combout )) # (\Processador|UC|Equal9~0_combout  & 
// (\Processador|FD|BancoReg|registrador~173_combout )) ) + ( \Processador|FD|BancoReg|registrador~231_combout  ) + ( \Processador|FD|ULA|Add0~14  ))

	.dataa(!\Processador|UC|Equal9~0_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~173_combout ),
	.datad(!\Processador|FD|ULA|Add0~32_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~231_combout ),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~17_sumout ),
	.cout(\Processador|FD|ULA|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~17 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~17 .lut_mask = 64'h0000FF000000A505;
defparam \Processador|FD|ULA|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N3
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[4]~7 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[4]~7_combout  = ( \Processador|UC|palavraControle[7]~7_combout  & ( \Processador|FD|ULA|Add0~17_sumout  & ( (!\Processador|UC|Equal9~3_combout  & \TICTAC|leituraUmSegundo[1]~8_combout ) ) ) ) # ( 
// !\Processador|UC|palavraControle[7]~7_combout  & ( \Processador|FD|ULA|Add0~17_sumout  & ( (\Processador|FD|ULA|saida[4]~8_combout ) # (\Processador|FD|ULA|saida[1]~16_combout ) ) ) ) # ( \Processador|UC|palavraControle[7]~7_combout  & ( 
// !\Processador|FD|ULA|Add0~17_sumout  & ( (!\Processador|UC|Equal9~3_combout  & \TICTAC|leituraUmSegundo[1]~8_combout ) ) ) ) # ( !\Processador|UC|palavraControle[7]~7_combout  & ( !\Processador|FD|ULA|Add0~17_sumout  & ( 
// \Processador|FD|ULA|saida[4]~8_combout  ) ) )

	.dataa(!\Processador|UC|Equal9~3_combout ),
	.datab(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datac(!\Processador|FD|ULA|saida[4]~8_combout ),
	.datad(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.datae(!\Processador|UC|palavraControle[7]~7_combout ),
	.dataf(!\Processador|FD|ULA|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[4]~7 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[4]~7 .lut_mask = 64'h0F0F00AA3F3F00AA;
defparam \Processador|FD|MUX_ULA|saida_MUX[4]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N26
dffeas \Processador|FD|BancoReg|registrador~97 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~97_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~97 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~97 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N2
dffeas \Processador|FD|BancoReg|registrador~105 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~105_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~105 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~105 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N52
dffeas \Processador|FD|BancoReg|registrador~89 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~89_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~89 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~89 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y3_N47
dffeas \Processador|FD|BancoReg|registrador~81 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~81_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~81 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~81 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N27
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~171 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~171_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~105_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~3_combout  & ( 
// \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~97_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~89_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~81_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~97_q ),
	.datab(!\Processador|FD|BancoReg|registrador~105_q ),
	.datac(!\Processador|FD|BancoReg|registrador~89_q ),
	.datad(!\Processador|FD|BancoReg|registrador~81_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~171_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~171 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~171 .lut_mask = 64'h00FF0F0F55553333;
defparam \Processador|FD|BancoReg|registrador~171 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N34
dffeas \Processador|FD|BancoReg|registrador~33 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~33_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~33 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~33 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N39
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~169 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~169_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~41_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~3_combout  & ( 
// \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~33_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~25_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~17_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~17_q ),
	.datab(!\Processador|FD|BancoReg|registrador~41_q ),
	.datac(!\Processador|FD|BancoReg|registrador~25_q ),
	.datad(!\Processador|FD|BancoReg|registrador~33_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~169_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~169 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~169 .lut_mask = 64'h55550F0F00FF3333;
defparam \Processador|FD|BancoReg|registrador~169 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y2_N2
dffeas \Processador|FD|BancoReg|registrador~57 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~57_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~57 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~57 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N1
dffeas \Processador|FD|BancoReg|registrador~49 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~49_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~49 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~49 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N26
dffeas \Processador|FD|BancoReg|registrador~73 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~73_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~73 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~73 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N10
dffeas \Processador|FD|BancoReg|registrador~65 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[4]~7_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~65_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~65 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~65 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y2_N3
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~170 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~170_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~73_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~3_combout  & ( 
// \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~65_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~57_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~49_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~57_q ),
	.datab(!\Processador|FD|BancoReg|registrador~49_q ),
	.datac(!\Processador|FD|BancoReg|registrador~73_q ),
	.datad(!\Processador|FD|BancoReg|registrador~65_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~170_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~170 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~170 .lut_mask = 64'h3333555500FF0F0F;
defparam \Processador|FD|BancoReg|registrador~170 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y1_N29
dffeas \Processador|FD|BancoReg|registrador~137 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~137feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~137_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~137 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~137 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y1_N12
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~172 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~172_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~137_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~137_q ),
	.datad(gnd),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~172_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~172 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~172 .lut_mask = 64'h0000000000000F0F;
defparam \Processador|FD|BancoReg|registrador~172 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N18
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~173 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~173_combout  = ( \Processador|FD|BancoReg|registrador~170_combout  & ( \Processador|FD|BancoReg|registrador~172_combout  & ( ((!\Processador|FD|FETCH|ROM|content~6_combout  & 
// ((\Processador|FD|BancoReg|registrador~169_combout ))) # (\Processador|FD|FETCH|ROM|content~6_combout  & (\Processador|FD|BancoReg|registrador~171_combout ))) # (\Processador|FD|FETCH|ROM|content~5_combout ) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~170_combout  & ( \Processador|FD|BancoReg|registrador~172_combout  & ( (!\Processador|FD|FETCH|ROM|content~6_combout  & (((!\Processador|FD|FETCH|ROM|content~5_combout  & 
// \Processador|FD|BancoReg|registrador~169_combout )))) # (\Processador|FD|FETCH|ROM|content~6_combout  & (((\Processador|FD|FETCH|ROM|content~5_combout )) # (\Processador|FD|BancoReg|registrador~171_combout ))) ) ) ) # ( 
// \Processador|FD|BancoReg|registrador~170_combout  & ( !\Processador|FD|BancoReg|registrador~172_combout  & ( (!\Processador|FD|FETCH|ROM|content~6_combout  & (((\Processador|FD|BancoReg|registrador~169_combout ) # 
// (\Processador|FD|FETCH|ROM|content~5_combout )))) # (\Processador|FD|FETCH|ROM|content~6_combout  & (\Processador|FD|BancoReg|registrador~171_combout  & (!\Processador|FD|FETCH|ROM|content~5_combout ))) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~170_combout  & ( !\Processador|FD|BancoReg|registrador~172_combout  & ( (!\Processador|FD|FETCH|ROM|content~5_combout  & ((!\Processador|FD|FETCH|ROM|content~6_combout  & 
// ((\Processador|FD|BancoReg|registrador~169_combout ))) # (\Processador|FD|FETCH|ROM|content~6_combout  & (\Processador|FD|BancoReg|registrador~171_combout )))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~171_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~169_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~170_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~172_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~173_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~173 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~173 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Processador|FD|BancoReg|registrador~173 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N50
dffeas \Processador|FD|BancoReg|registrador~138 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~138_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~138 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~138 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N48
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~221 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~221_combout  = ( \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ) # ((\Processador|FD|FETCH|PC|DOUT [2])))) # 
// (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT [2] & \Processador|FD|BancoReg|registrador~138_q ))) ) ) # ( !\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & ( 
// !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datad(!\Processador|FD|BancoReg|registrador~138_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~221_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~221 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~221 .lut_mask = 64'hAAAAAAAA8A8E8A8E;
defparam \Processador|FD|BancoReg|registrador~221 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N14
dffeas \Processador|FD|BancoReg|registrador~18 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~18_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~18 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~18 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N56
dffeas \Processador|FD|BancoReg|registrador~42 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~42_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~42 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~42 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N24
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~34feeder (
// Equation(s):
// \Processador|FD|BancoReg|registrador~34feeder_combout  = ( \Processador|FD|MUX_ULA|saida_MUX[5]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~34feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~34feeder .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~34feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|FD|BancoReg|registrador~34feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N26
dffeas \Processador|FD|BancoReg|registrador~34 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~34feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~34_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~34 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~34 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N54
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~219 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~219_combout  = ( \Processador|FD|BancoReg|registrador~42_q  & ( \Processador|FD|BancoReg|registrador~34_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT [2] & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~42_q  & ( \Processador|FD|BancoReg|registrador~34_q  & ( (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [2])) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT [2])))) ) ) ) # ( \Processador|FD|BancoReg|registrador~42_q  & ( !\Processador|FD|BancoReg|registrador~34_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT [2] & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (((!\Processador|FD|FETCH|PC|DOUT [2]) # (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # 
// (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~42_q  & ( !\Processador|FD|BancoReg|registrador~34_q  & ( ((\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT [2] & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~42_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~34_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~219_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~219 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~219 .lut_mask = 64'h5575557100240020;
defparam \Processador|FD|BancoReg|registrador~219 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N14
dffeas \Processador|FD|BancoReg|registrador~26 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~26_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~26 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~26 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N18
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~220 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~220_combout  = ( \Processador|FD|BancoReg|registrador~18_q  & ( \Processador|FD|BancoReg|registrador~26_q  ) ) # ( !\Processador|FD|BancoReg|registrador~18_q  & ( \Processador|FD|BancoReg|registrador~26_q  & ( 
// (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~18_q  & ( 
// !\Processador|FD|BancoReg|registrador~26_q  & ( (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [2]) # ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~18_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~26_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~220_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~220 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~220 .lut_mask = 64'h00003233CDCCFFFF;
defparam \Processador|FD|BancoReg|registrador~220 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N15
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~146 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~146_combout  = ( \Processador|FD|BancoReg|registrador~219_combout  & ( \Processador|FD|BancoReg|registrador~220_combout  & ( (!\Processador|FD|FETCH|ROM|content~0_combout  & (((\Processador|FD|BancoReg|registrador~18_q 
// )))) # (\Processador|FD|FETCH|ROM|content~0_combout  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|ROM|content~1_combout )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~219_combout  & ( 
// \Processador|FD|BancoReg|registrador~220_combout  & ( ((\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|content~0_combout )) # (\Processador|FD|BancoReg|registrador~18_q ) ) ) ) # ( 
// \Processador|FD|BancoReg|registrador~219_combout  & ( !\Processador|FD|BancoReg|registrador~220_combout  & ( (\Processador|FD|BancoReg|registrador~18_q  & !\Processador|FD|FETCH|ROM|content~0_combout ) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~219_combout  & ( !\Processador|FD|BancoReg|registrador~220_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|BancoReg|registrador~18_q )) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  
// & ((!\Processador|FD|FETCH|ROM|content~0_combout  & (\Processador|FD|BancoReg|registrador~18_q )) # (\Processador|FD|FETCH|ROM|content~0_combout  & ((\Processador|FD|FETCH|ROM|content~1_combout ))))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|BancoReg|registrador~18_q ),
	.datac(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~219_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~220_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~146_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~146 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~146 .lut_mask = 64'h3237303037373F3A;
defparam \Processador|FD|BancoReg|registrador~146 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N24
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~230 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~230_combout  = ( \Processador|FD|BancoReg|registrador~146_combout  & ( (!\Processador|FD|FETCH|ROM|content~1_combout ) # ((!\Processador|FD|FETCH|ROM|content~0_combout ) # 
// ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # (\Processador|FD|BancoReg|registrador~221_combout ))) ) ) # ( !\Processador|FD|BancoReg|registrador~146_combout  & ( (\Processador|FD|FETCH|ROM|content~1_combout  & 
// (\Processador|FD|FETCH|ROM|content~0_combout  & (\Processador|FD|BancoReg|registrador~221_combout  & \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~221_combout ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~146_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~230_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~230 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~230 .lut_mask = 64'h00010001FFEFFFEF;
defparam \Processador|FD|BancoReg|registrador~230 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N21
cyclonev_lcell_comb \Processador|FD|ULA|saida[5]~10 (
// Equation(s):
// \Processador|FD|ULA|saida[5]~10_combout  = ( \Processador|FD|BancoReg|registrador~230_combout  & ( ((!\Processador|UC|palavraControle[4]~2_combout  & ((!\Processador|UC|palavraControle[2]~1_combout ) # (\Processador|FD|BancoReg|registrador~178_combout ))) 
// # (\Processador|UC|palavraControle[4]~2_combout  & (\Processador|FD|BancoReg|registrador~178_combout  & !\Processador|UC|palavraControle[2]~1_combout ))) # (\Processador|FD|ULA|Equal7~1_combout ) ) ) # ( !\Processador|FD|BancoReg|registrador~230_combout  
// & ( (!\Processador|FD|ULA|Equal7~1_combout  & (\Processador|UC|palavraControle[2]~1_combout  & ((\Processador|FD|BancoReg|registrador~178_combout ) # (\Processador|UC|palavraControle[4]~2_combout )))) ) )

	.dataa(!\Processador|FD|ULA|Equal7~1_combout ),
	.datab(!\Processador|UC|palavraControle[4]~2_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~178_combout ),
	.datad(!\Processador|UC|palavraControle[2]~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~230_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[5]~10 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[5]~10 .lut_mask = 64'h002A002ADF5DDF5D;
defparam \Processador|FD|ULA|saida[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N39
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[5]~8 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[5]~8_combout  = ( \Processador|UC|Equal9~3_combout  & ( \Processador|FD|FETCH|ROM|content~23_combout  ) ) # ( !\Processador|UC|Equal9~3_combout  & ( \TICTAC|leituraUmSegundo[1]~8_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~23_combout ),
	.datad(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|Equal9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[5]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~8 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~8 .lut_mask = 64'h00FF00FF0F0F0F0F;
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N48
cyclonev_lcell_comb \Processador|FD|ULA|Add0~21 (
// Equation(s):
// \Processador|FD|ULA|Add0~21_sumout  = SUM(( \Processador|FD|BancoReg|registrador~230_combout  ) + ( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|ULA|Add0~32_combout  & !\Processador|FD|BancoReg|registrador~178_combout )) # 
// (\Processador|UC|Equal9~0_combout  & ((\Processador|FD|BancoReg|registrador~178_combout ))) ) + ( \Processador|FD|ULA|Add0~18  ))
// \Processador|FD|ULA|Add0~22  = CARRY(( \Processador|FD|BancoReg|registrador~230_combout  ) + ( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|ULA|Add0~32_combout  & !\Processador|FD|BancoReg|registrador~178_combout )) # 
// (\Processador|UC|Equal9~0_combout  & ((\Processador|FD|BancoReg|registrador~178_combout ))) ) + ( \Processador|FD|ULA|Add0~18  ))

	.dataa(!\Processador|UC|Equal9~0_combout ),
	.datab(!\Processador|FD|ULA|Add0~32_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~178_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~230_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~21_sumout ),
	.cout(\Processador|FD|ULA|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~21 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~21 .lut_mask = 64'h00007A7A000000FF;
defparam \Processador|FD|ULA|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N57
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[5]~9 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[5]~9_combout  = ( \Processador|FD|MUX_ULA|saida_MUX[5]~8_combout  & ( \Processador|FD|ULA|Add0~21_sumout  & ( ((\Processador|UC|palavraControle[7]~7_combout ) # (\Processador|FD|ULA|saida[1]~16_combout )) # 
// (\Processador|FD|ULA|saida[5]~10_combout ) ) ) ) # ( !\Processador|FD|MUX_ULA|saida_MUX[5]~8_combout  & ( \Processador|FD|ULA|Add0~21_sumout  & ( (!\Processador|UC|palavraControle[7]~7_combout  & ((\Processador|FD|ULA|saida[1]~16_combout ) # 
// (\Processador|FD|ULA|saida[5]~10_combout ))) ) ) ) # ( \Processador|FD|MUX_ULA|saida_MUX[5]~8_combout  & ( !\Processador|FD|ULA|Add0~21_sumout  & ( ((\Processador|FD|ULA|saida[5]~10_combout  & !\Processador|FD|ULA|saida[1]~16_combout )) # 
// (\Processador|UC|palavraControle[7]~7_combout ) ) ) ) # ( !\Processador|FD|MUX_ULA|saida_MUX[5]~8_combout  & ( !\Processador|FD|ULA|Add0~21_sumout  & ( (\Processador|FD|ULA|saida[5]~10_combout  & (!\Processador|FD|ULA|saida[1]~16_combout  & 
// !\Processador|UC|palavraControle[7]~7_combout )) ) ) )

	.dataa(!\Processador|FD|ULA|saida[5]~10_combout ),
	.datab(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datac(gnd),
	.datad(!\Processador|UC|palavraControle[7]~7_combout ),
	.datae(!\Processador|FD|MUX_ULA|saida_MUX[5]~8_combout ),
	.dataf(!\Processador|FD|ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~9 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~9 .lut_mask = 64'h440044FF770077FF;
defparam \Processador|FD|MUX_ULA|saida_MUX[5]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y5_N39
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~82feeder (
// Equation(s):
// \Processador|FD|BancoReg|registrador~82feeder_combout  = ( \Processador|FD|MUX_ULA|saida_MUX[5]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~82feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~82feeder .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~82feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|FD|BancoReg|registrador~82feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y5_N40
dffeas \Processador|FD|BancoReg|registrador~82 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~82feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~82_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~82 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~82 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N59
dffeas \Processador|FD|BancoReg|registrador~50 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~50_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~50 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~50 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N57
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~174 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~174_combout  = ( \Processador|FD|BancoReg|registrador~50_q  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( (\Processador|FD|BancoReg|registrador~82_q  & !\Processador|FD|FETCH|ROM|content~5_combout ) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~50_q  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( (\Processador|FD|BancoReg|registrador~82_q  & !\Processador|FD|FETCH|ROM|content~5_combout ) ) ) ) # ( \Processador|FD|BancoReg|registrador~50_q  & ( 
// !\Processador|FD|FETCH|ROM|content~6_combout  & ( (\Processador|FD|BancoReg|registrador~18_q ) # (\Processador|FD|FETCH|ROM|content~5_combout ) ) ) ) # ( !\Processador|FD|BancoReg|registrador~50_q  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( 
// (!\Processador|FD|FETCH|ROM|content~5_combout  & \Processador|FD|BancoReg|registrador~18_q ) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~82_q ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~18_q ),
	.datae(!\Processador|FD|BancoReg|registrador~50_q ),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~174_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~174 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~174 .lut_mask = 64'h00F00FFF50505050;
defparam \Processador|FD|BancoReg|registrador~174 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N56
dffeas \Processador|FD|BancoReg|registrador~106 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~106_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~106 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~106 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N44
dffeas \Processador|FD|BancoReg|registrador~74 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~74_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~74 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~74 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N12
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~177 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~177_combout  = ( \Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~138_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( 
// \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~106_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~74_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~42_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~138_q ),
	.datab(!\Processador|FD|BancoReg|registrador~106_q ),
	.datac(!\Processador|FD|BancoReg|registrador~42_q ),
	.datad(!\Processador|FD|BancoReg|registrador~74_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~177_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~177 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~177 .lut_mask = 64'h0F0F00FF33335555;
defparam \Processador|FD|BancoReg|registrador~177 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N57
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~98feeder (
// Equation(s):
// \Processador|FD|BancoReg|registrador~98feeder_combout  = ( \Processador|FD|MUX_ULA|saida_MUX[5]~9_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~98feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~98feeder .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~98feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|FD|BancoReg|registrador~98feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N59
dffeas \Processador|FD|BancoReg|registrador~98 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~98feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~98_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~98 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~98 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N4
dffeas \Processador|FD|BancoReg|registrador~66 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~66_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~66 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~66 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N48
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~176 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~176_combout  = ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~98_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~5_combout  & ( 
// !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~66_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~34_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~34_q ),
	.datab(!\Processador|FD|BancoReg|registrador~98_q ),
	.datac(!\Processador|FD|BancoReg|registrador~66_q ),
	.datad(gnd),
	.datae(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~176_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~176 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~176 .lut_mask = 64'h55550F0F33330000;
defparam \Processador|FD|BancoReg|registrador~176 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N13
dffeas \Processador|FD|BancoReg|registrador~26DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~26DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~26DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~26DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y4_N23
dffeas \Processador|FD|BancoReg|registrador~58 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~58_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~58 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~58 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N46
dffeas \Processador|FD|BancoReg|registrador~90 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[5]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~90_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~90 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~90 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y4_N21
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~175 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~175_combout  = ( \Processador|FD|BancoReg|registrador~90_q  & ( (!\Processador|FD|FETCH|ROM|content~6_combout  & ((!\Processador|FD|FETCH|ROM|content~5_combout  & (\Processador|FD|BancoReg|registrador~26DUPLICATE_q )) 
// # (\Processador|FD|FETCH|ROM|content~5_combout  & ((\Processador|FD|BancoReg|registrador~58_q ))))) # (\Processador|FD|FETCH|ROM|content~6_combout  & (!\Processador|FD|FETCH|ROM|content~5_combout )) ) ) # ( !\Processador|FD|BancoReg|registrador~90_q  & ( 
// (!\Processador|FD|FETCH|ROM|content~6_combout  & ((!\Processador|FD|FETCH|ROM|content~5_combout  & (\Processador|FD|BancoReg|registrador~26DUPLICATE_q )) # (\Processador|FD|FETCH|ROM|content~5_combout  & ((\Processador|FD|BancoReg|registrador~58_q ))))) ) 
// )

	.dataa(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~26DUPLICATE_q ),
	.datad(!\Processador|FD|BancoReg|registrador~58_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~90_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~175_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~175 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~175 .lut_mask = 64'h082A082A4C6E4C6E;
defparam \Processador|FD|BancoReg|registrador~175 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N0
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~178 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~178_combout  = ( \Processador|FD|BancoReg|registrador~176_combout  & ( \Processador|FD|BancoReg|registrador~175_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & 
// (((\Processador|FD|FETCH|ROM|content~4_combout )) # (\Processador|FD|BancoReg|registrador~174_combout ))) # (\Processador|FD|FETCH|ROM|content~3_combout  & (((!\Processador|FD|FETCH|ROM|content~4_combout ) # 
// (\Processador|FD|BancoReg|registrador~177_combout )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~176_combout  & ( \Processador|FD|BancoReg|registrador~175_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & 
// (\Processador|FD|BancoReg|registrador~174_combout  & ((!\Processador|FD|FETCH|ROM|content~4_combout )))) # (\Processador|FD|FETCH|ROM|content~3_combout  & (((!\Processador|FD|FETCH|ROM|content~4_combout ) # 
// (\Processador|FD|BancoReg|registrador~177_combout )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~176_combout  & ( !\Processador|FD|BancoReg|registrador~175_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & 
// (((\Processador|FD|FETCH|ROM|content~4_combout )) # (\Processador|FD|BancoReg|registrador~174_combout ))) # (\Processador|FD|FETCH|ROM|content~3_combout  & (((\Processador|FD|BancoReg|registrador~177_combout  & \Processador|FD|FETCH|ROM|content~4_combout 
// )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~176_combout  & ( !\Processador|FD|BancoReg|registrador~175_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & (\Processador|FD|BancoReg|registrador~174_combout  & 
// ((!\Processador|FD|FETCH|ROM|content~4_combout )))) # (\Processador|FD|FETCH|ROM|content~3_combout  & (((\Processador|FD|BancoReg|registrador~177_combout  & \Processador|FD|FETCH|ROM|content~4_combout )))) ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~174_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~177_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~176_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~175_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~178_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~178 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~178 .lut_mask = 64'h220522AF770577AF;
defparam \Processador|FD|BancoReg|registrador~178 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y3_N50
dffeas \Processador|FD|BancoReg|registrador~139 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~139_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~139 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~139 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N27
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~224 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~224_combout  = ( \Processador|FD|BancoReg|registrador~139_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ) # 
// (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )))) # (\Processador|FD|FETCH|PC|DOUT [2] & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )))) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~139_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ) # (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2]))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~139_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~224_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~224 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~224 .lut_mask = 64'hCCC4CCC4CCD4CCD4;
defparam \Processador|FD|BancoReg|registrador~224 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N8
dffeas \Processador|FD|BancoReg|registrador~19 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~19_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~19 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~19 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N13
dffeas \Processador|FD|BancoReg|registrador~43 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~43_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~43 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~43 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N1
dffeas \Processador|FD|BancoReg|registrador~35 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~35_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~35 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~35 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N12
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~222 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~222_combout  = ( \Processador|FD|BancoReg|registrador~43_q  & ( \Processador|FD|BancoReg|registrador~35_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~43_q  & ( \Processador|FD|BancoReg|registrador~35_q  & ( (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// ((!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~43_q  & ( !\Processador|FD|BancoReg|registrador~35_q  & ( (!\Processador|FD|FETCH|PC|DOUT [2] & (((\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # 
// (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~43_q  & ( !\Processador|FD|BancoReg|registrador~35_q  & ( ((!\Processador|FD|FETCH|PC|DOUT [2] & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~43_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~35_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~222_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~222 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~222 .lut_mask = 64'h0F2F0F2B00240020;
defparam \Processador|FD|BancoReg|registrador~222 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N38
dffeas \Processador|FD|BancoReg|registrador~27 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~27_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~27 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~27 .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y3_N7
dffeas \Processador|FD|BancoReg|registrador~19DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~19DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~19DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~19DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N36
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~223 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~223_combout  = ( \Processador|FD|BancoReg|registrador~27_q  & ( \Processador|FD|BancoReg|registrador~19DUPLICATE_q  ) ) # ( !\Processador|FD|BancoReg|registrador~27_q  & ( 
// \Processador|FD|BancoReg|registrador~19DUPLICATE_q  & ( (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [2]) # ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) ) # 
// ( \Processador|FD|BancoReg|registrador~27_q  & ( !\Processador|FD|BancoReg|registrador~19DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~27_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~19DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~223_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~223 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~223 .lut_mask = 64'h0000F0F40F0BFFFF;
defparam \Processador|FD|BancoReg|registrador~223 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N9
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~147 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~147_combout  = ( \Processador|FD|BancoReg|registrador~222_combout  & ( \Processador|FD|BancoReg|registrador~223_combout  & ( (!\Processador|FD|FETCH|ROM|content~0_combout  & (((\Processador|FD|BancoReg|registrador~19_q 
// )))) # (\Processador|FD|FETCH|ROM|content~0_combout  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|ROM|content~1_combout )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~222_combout  & ( 
// \Processador|FD|BancoReg|registrador~223_combout  & ( ((\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|content~0_combout )) # (\Processador|FD|BancoReg|registrador~19_q ) ) ) ) # ( 
// \Processador|FD|BancoReg|registrador~222_combout  & ( !\Processador|FD|BancoReg|registrador~223_combout  & ( (\Processador|FD|BancoReg|registrador~19_q  & !\Processador|FD|FETCH|ROM|content~0_combout ) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~222_combout  & ( !\Processador|FD|BancoReg|registrador~223_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|BancoReg|registrador~19_q )) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  
// & ((!\Processador|FD|FETCH|ROM|content~0_combout  & (\Processador|FD|BancoReg|registrador~19_q )) # (\Processador|FD|FETCH|ROM|content~0_combout  & ((\Processador|FD|FETCH|ROM|content~1_combout ))))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|BancoReg|registrador~19_q ),
	.datac(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~222_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~223_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~147_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~147 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~147 .lut_mask = 64'h3237303037373F3A;
defparam \Processador|FD|BancoReg|registrador~147 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N27
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~229 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~229_combout  = ( \Processador|FD|BancoReg|registrador~147_combout  & ( (!\Processador|FD|FETCH|ROM|content~1_combout ) # ((!\Processador|FD|FETCH|ROM|content~0_combout ) # ((!\Processador|FD|FETCH|PC|DOUT [0]) # 
// (\Processador|FD|BancoReg|registrador~224_combout ))) ) ) # ( !\Processador|FD|BancoReg|registrador~147_combout  & ( (\Processador|FD|FETCH|ROM|content~1_combout  & (\Processador|FD|FETCH|ROM|content~0_combout  & (\Processador|FD|FETCH|PC|DOUT [0] & 
// \Processador|FD|BancoReg|registrador~224_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datac(!\Processador|FD|FETCH|PC|DOUT [0]),
	.datad(!\Processador|FD|BancoReg|registrador~224_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~147_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~229_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~229 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~229 .lut_mask = 64'h00010001FEFFFEFF;
defparam \Processador|FD|BancoReg|registrador~229 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N39
cyclonev_lcell_comb \Processador|FD|ULA|saida[6]~12 (
// Equation(s):
// \Processador|FD|ULA|saida[6]~12_combout  = ( \Processador|UC|palavraControle[2]~1_combout  & ( (!\Processador|FD|ULA|Equal7~1_combout  & ((!\Processador|UC|palavraControle[4]~2_combout  & (\Processador|FD|BancoReg|registrador~183_combout )) # 
// (\Processador|UC|palavraControle[4]~2_combout  & ((!\Processador|FD|BancoReg|registrador~229_combout ))))) # (\Processador|FD|ULA|Equal7~1_combout  & (((\Processador|FD|BancoReg|registrador~229_combout )))) ) ) # ( 
// !\Processador|UC|palavraControle[2]~1_combout  & ( (\Processador|FD|BancoReg|registrador~229_combout  & (((!\Processador|UC|palavraControle[4]~2_combout ) # (\Processador|FD|BancoReg|registrador~183_combout )) # (\Processador|FD|ULA|Equal7~1_combout ))) ) 
// )

	.dataa(!\Processador|FD|ULA|Equal7~1_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~183_combout ),
	.datac(!\Processador|UC|palavraControle[4]~2_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~229_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|palavraControle[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[6]~12 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[6]~12 .lut_mask = 64'h00F700F72A752A75;
defparam \Processador|FD|ULA|saida[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N51
cyclonev_lcell_comb \Processador|FD|ULA|Add0~25 (
// Equation(s):
// \Processador|FD|ULA|Add0~25_sumout  = SUM(( \Processador|FD|BancoReg|registrador~229_combout  ) + ( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|ULA|Add0~32_combout  & !\Processador|FD|BancoReg|registrador~183_combout )) # 
// (\Processador|UC|Equal9~0_combout  & ((\Processador|FD|BancoReg|registrador~183_combout ))) ) + ( \Processador|FD|ULA|Add0~22  ))
// \Processador|FD|ULA|Add0~26  = CARRY(( \Processador|FD|BancoReg|registrador~229_combout  ) + ( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|ULA|Add0~32_combout  & !\Processador|FD|BancoReg|registrador~183_combout )) # 
// (\Processador|UC|Equal9~0_combout  & ((\Processador|FD|BancoReg|registrador~183_combout ))) ) + ( \Processador|FD|ULA|Add0~22  ))

	.dataa(!\Processador|UC|Equal9~0_combout ),
	.datab(!\Processador|FD|ULA|Add0~32_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~183_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~229_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~25_sumout ),
	.cout(\Processador|FD|ULA|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~25 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~25 .lut_mask = 64'h00007A7A000000FF;
defparam \Processador|FD|ULA|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N9
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[6]~10 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[6]~10_combout  = ( \Processador|FD|ULA|saida[6]~12_combout  & ( \Processador|FD|ULA|Add0~25_sumout  & ( (!\Processador|UC|palavraControle[7]~7_combout ) # ((\TICTAC|leituraUmSegundo[1]~8_combout  & 
// !\Processador|UC|Equal9~3_combout )) ) ) ) # ( !\Processador|FD|ULA|saida[6]~12_combout  & ( \Processador|FD|ULA|Add0~25_sumout  & ( (!\Processador|UC|palavraControle[7]~7_combout  & (((\Processador|FD|ULA|saida[1]~16_combout )))) # 
// (\Processador|UC|palavraControle[7]~7_combout  & (\TICTAC|leituraUmSegundo[1]~8_combout  & (!\Processador|UC|Equal9~3_combout ))) ) ) ) # ( \Processador|FD|ULA|saida[6]~12_combout  & ( !\Processador|FD|ULA|Add0~25_sumout  & ( 
// (!\Processador|UC|palavraControle[7]~7_combout  & (((!\Processador|FD|ULA|saida[1]~16_combout )))) # (\Processador|UC|palavraControle[7]~7_combout  & (\TICTAC|leituraUmSegundo[1]~8_combout  & (!\Processador|UC|Equal9~3_combout ))) ) ) ) # ( 
// !\Processador|FD|ULA|saida[6]~12_combout  & ( !\Processador|FD|ULA|Add0~25_sumout  & ( (\TICTAC|leituraUmSegundo[1]~8_combout  & (!\Processador|UC|Equal9~3_combout  & \Processador|UC|palavraControle[7]~7_combout )) ) ) )

	.dataa(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.datab(!\Processador|UC|Equal9~3_combout ),
	.datac(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datad(!\Processador|UC|palavraControle[7]~7_combout ),
	.datae(!\Processador|FD|ULA|saida[6]~12_combout ),
	.dataf(!\Processador|FD|ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[6]~10 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[6]~10 .lut_mask = 64'h0044F0440F44FF44;
defparam \Processador|FD|MUX_ULA|saida_MUX[6]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N35
dffeas \Processador|FD|BancoReg|registrador~83 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~83_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~83 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~83 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N47
dffeas \Processador|FD|BancoReg|registrador~91 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~91_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~91 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~91 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N49
dffeas \Processador|FD|BancoReg|registrador~99 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~99_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~99 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~99 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N23
dffeas \Processador|FD|BancoReg|registrador~107 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~107_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~107 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~107 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N51
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~181 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~181_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~107_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~3_combout  & ( 
// \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~99_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~91_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~83_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~83_q ),
	.datab(!\Processador|FD|BancoReg|registrador~91_q ),
	.datac(!\Processador|FD|BancoReg|registrador~99_q ),
	.datad(!\Processador|FD|BancoReg|registrador~107_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~181_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~181 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~181 .lut_mask = 64'h555533330F0F00FF;
defparam \Processador|FD|BancoReg|registrador~181 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N27
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~182 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~182_combout  = ( \Processador|FD|FETCH|ROM|content~4_combout  & ( (\Processador|FD|BancoReg|registrador~139_q  & \Processador|FD|FETCH|ROM|content~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~139_q ),
	.datad(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~182_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~182 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~182 .lut_mask = 64'h00000000000F000F;
defparam \Processador|FD|BancoReg|registrador~182 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N56
dffeas \Processador|FD|BancoReg|registrador~51 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~51_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~51 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~51 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N8
dffeas \Processador|FD|BancoReg|registrador~67 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~67_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~67 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~67 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y5_N38
dffeas \Processador|FD|BancoReg|registrador~59 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~59_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~59 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~59 .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N29
dffeas \Processador|FD|BancoReg|registrador~75 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[6]~10_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~75_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~75 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~75 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N27
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~180 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~180_combout  = ( \Processador|FD|BancoReg|registrador~75_q  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( (\Processador|FD|FETCH|ROM|content~3_combout ) # (\Processador|FD|BancoReg|registrador~67_q ) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~75_q  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( (\Processador|FD|BancoReg|registrador~67_q  & !\Processador|FD|FETCH|ROM|content~3_combout ) ) ) ) # ( \Processador|FD|BancoReg|registrador~75_q  & ( 
// !\Processador|FD|FETCH|ROM|content~4_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & (\Processador|FD|BancoReg|registrador~51_q )) # (\Processador|FD|FETCH|ROM|content~3_combout  & ((\Processador|FD|BancoReg|registrador~59_q ))) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~75_q  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & (\Processador|FD|BancoReg|registrador~51_q )) # (\Processador|FD|FETCH|ROM|content~3_combout  & 
// ((\Processador|FD|BancoReg|registrador~59_q ))) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~51_q ),
	.datab(!\Processador|FD|BancoReg|registrador~67_q ),
	.datac(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~59_q ),
	.datae(!\Processador|FD|BancoReg|registrador~75_q ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~180_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~180 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~180 .lut_mask = 64'h505F505F30303F3F;
defparam \Processador|FD|BancoReg|registrador~180 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N33
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~179 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~179_combout  = ( \Processador|FD|FETCH|ROM|content~3_combout  & ( \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~43_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~3_combout  & ( 
// \Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~35_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~27_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~3_combout  & ( !\Processador|FD|FETCH|ROM|content~4_combout  & ( \Processador|FD|BancoReg|registrador~19DUPLICATE_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~19DUPLICATE_q ),
	.datab(!\Processador|FD|BancoReg|registrador~27_q ),
	.datac(!\Processador|FD|BancoReg|registrador~43_q ),
	.datad(!\Processador|FD|BancoReg|registrador~35_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~179_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~179 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~179 .lut_mask = 64'h5555333300FF0F0F;
defparam \Processador|FD|BancoReg|registrador~179 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N42
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~183 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~183_combout  = ( \Processador|FD|BancoReg|registrador~180_combout  & ( \Processador|FD|BancoReg|registrador~179_combout  & ( (!\Processador|FD|FETCH|ROM|content~6_combout ) # 
// ((!\Processador|FD|FETCH|ROM|content~5_combout  & (\Processador|FD|BancoReg|registrador~181_combout )) # (\Processador|FD|FETCH|ROM|content~5_combout  & ((\Processador|FD|BancoReg|registrador~182_combout )))) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~180_combout  & ( \Processador|FD|BancoReg|registrador~179_combout  & ( (!\Processador|FD|FETCH|ROM|content~5_combout  & (((!\Processador|FD|FETCH|ROM|content~6_combout )) # 
// (\Processador|FD|BancoReg|registrador~181_combout ))) # (\Processador|FD|FETCH|ROM|content~5_combout  & (((\Processador|FD|BancoReg|registrador~182_combout  & \Processador|FD|FETCH|ROM|content~6_combout )))) ) ) ) # ( 
// \Processador|FD|BancoReg|registrador~180_combout  & ( !\Processador|FD|BancoReg|registrador~179_combout  & ( (!\Processador|FD|FETCH|ROM|content~5_combout  & (\Processador|FD|BancoReg|registrador~181_combout  & 
// ((\Processador|FD|FETCH|ROM|content~6_combout )))) # (\Processador|FD|FETCH|ROM|content~5_combout  & (((!\Processador|FD|FETCH|ROM|content~6_combout ) # (\Processador|FD|BancoReg|registrador~182_combout )))) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~180_combout  & ( !\Processador|FD|BancoReg|registrador~179_combout  & ( (\Processador|FD|FETCH|ROM|content~6_combout  & ((!\Processador|FD|FETCH|ROM|content~5_combout  & 
// (\Processador|FD|BancoReg|registrador~181_combout )) # (\Processador|FD|FETCH|ROM|content~5_combout  & ((\Processador|FD|BancoReg|registrador~182_combout ))))) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~181_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~182_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~180_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~179_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~183_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~183 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~183 .lut_mask = 64'h00473347CC47FF47;
defparam \Processador|FD|BancoReg|registrador~183 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N26
dffeas \Processador|FD|BancoReg|registrador~140 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~140_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~140 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~140 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N48
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~227 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~227_combout  = ( \Processador|FD|BancoReg|registrador~140_q  & ( (!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & (((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )))) # (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  
// & ((!\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q )) # (\Processador|FD|FETCH|PC|DOUT [2] & ((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ) # 
// (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ))))) ) ) # ( !\Processador|FD|BancoReg|registrador~140_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # 
// ((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT [2])))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datac(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~140_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~227_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~227 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~227 .lut_mask = 64'hFB00FB00FB10FB10;
defparam \Processador|FD|BancoReg|registrador~227 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y3_N32
dffeas \Processador|FD|BancoReg|registrador~20 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~192_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~20_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~20 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~20 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N35
dffeas \Processador|FD|BancoReg|registrador~28 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~28_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~28 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~28 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y3_N21
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~226 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~226_combout  = ( \Processador|FD|BancoReg|registrador~20_q  & ( \Processador|FD|BancoReg|registrador~28_q  ) ) # ( !\Processador|FD|BancoReg|registrador~20_q  & ( \Processador|FD|BancoReg|registrador~28_q  & ( 
// (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((\Processador|FD|FETCH|PC|DOUT [2] & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ))) ) ) ) # ( \Processador|FD|BancoReg|registrador~20_q  & ( 
// !\Processador|FD|BancoReg|registrador~28_q  & ( (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [2]) # ((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q )))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datab(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datae(!\Processador|FD|BancoReg|registrador~20_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~28_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~226_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~226 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~226 .lut_mask = 64'h00003323CCDCFFFF;
defparam \Processador|FD|BancoReg|registrador~226 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y2_N59
dffeas \Processador|FD|BancoReg|registrador~44 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~195_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~44_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~44 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~44 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N11
dffeas \Processador|FD|BancoReg|registrador~36 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~36_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~36 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~36 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N57
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~225 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~225_combout  = ( \Processador|FD|BancoReg|registrador~44_q  & ( \Processador|FD|BancoReg|registrador~36_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [2]))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~44_q  & ( \Processador|FD|BancoReg|registrador~36_q  & ( (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [2])) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// \Processador|FD|FETCH|PC|DOUT [2])))) ) ) ) # ( \Processador|FD|BancoReg|registrador~44_q  & ( !\Processador|FD|BancoReg|registrador~36_q  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [2]))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (((!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ) # (!\Processador|FD|FETCH|PC|DOUT [2])) # 
// (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~44_q  & ( !\Processador|FD|BancoReg|registrador~36_q  & ( ((\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q  & 
// !\Processador|FD|FETCH|PC|DOUT [2]))) # (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|PC|DOUT[1]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT [2]),
	.datae(!\Processador|FD|BancoReg|registrador~44_q ),
	.dataf(!\Processador|FD|BancoReg|registrador~36_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~225_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~225 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~225 .lut_mask = 64'h5755575102040200;
defparam \Processador|FD|BancoReg|registrador~225 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N33
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~148 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~148_combout  = ( \Processador|FD|BancoReg|registrador~226_combout  & ( \Processador|FD|BancoReg|registrador~225_combout  & ( (!\Processador|FD|FETCH|ROM|content~0_combout  & (((\Processador|FD|BancoReg|registrador~20_q 
// )))) # (\Processador|FD|FETCH|ROM|content~0_combout  & ((!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|ROM|content~1_combout )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~226_combout  & ( 
// \Processador|FD|BancoReg|registrador~225_combout  & ( (!\Processador|FD|FETCH|ROM|content~0_combout  & \Processador|FD|BancoReg|registrador~20_q ) ) ) ) # ( \Processador|FD|BancoReg|registrador~226_combout  & ( 
// !\Processador|FD|BancoReg|registrador~225_combout  & ( ((\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|content~0_combout )) # (\Processador|FD|BancoReg|registrador~20_q ) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~226_combout  & ( !\Processador|FD|BancoReg|registrador~225_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & (((\Processador|FD|BancoReg|registrador~20_q )))) # 
// (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ((!\Processador|FD|FETCH|ROM|content~0_combout  & (\Processador|FD|BancoReg|registrador~20_q )) # (\Processador|FD|FETCH|ROM|content~0_combout  & ((\Processador|FD|FETCH|ROM|content~1_combout ))))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~20_q ),
	.datad(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~226_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~225_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~148_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~148 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~148 .lut_mask = 64'h0E1F1F1F0C0C3F2E;
defparam \Processador|FD|BancoReg|registrador~148 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N12
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~228 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~228_combout  = ( \Processador|FD|BancoReg|registrador~148_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ) # ((!\Processador|FD|FETCH|ROM|content~1_combout ) # 
// ((!\Processador|FD|FETCH|ROM|content~0_combout ) # (\Processador|FD|BancoReg|registrador~227_combout ))) ) ) # ( !\Processador|FD|BancoReg|registrador~148_combout  & ( (\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & 
// (\Processador|FD|FETCH|ROM|content~1_combout  & (\Processador|FD|BancoReg|registrador~227_combout  & \Processador|FD|FETCH|ROM|content~0_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|ROM|content~1_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~227_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~148_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~228_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~228 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~228 .lut_mask = 64'h00010001FFEFFFEF;
defparam \Processador|FD|BancoReg|registrador~228 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N18
cyclonev_lcell_comb \Processador|FD|ULA|saida[7]~14 (
// Equation(s):
// \Processador|FD|ULA|saida[7]~14_combout  = ( \Processador|FD|BancoReg|registrador~228_combout  & ( ((!\Processador|UC|palavraControle[4]~2_combout  & ((!\Processador|UC|palavraControle[2]~1_combout ) # (\Processador|FD|BancoReg|registrador~188_combout ))) 
// # (\Processador|UC|palavraControle[4]~2_combout  & (\Processador|FD|BancoReg|registrador~188_combout  & !\Processador|UC|palavraControle[2]~1_combout ))) # (\Processador|FD|ULA|Equal7~1_combout ) ) ) # ( !\Processador|FD|BancoReg|registrador~228_combout  
// & ( (!\Processador|FD|ULA|Equal7~1_combout  & (\Processador|UC|palavraControle[2]~1_combout  & ((\Processador|FD|BancoReg|registrador~188_combout ) # (\Processador|UC|palavraControle[4]~2_combout )))) ) )

	.dataa(!\Processador|FD|ULA|Equal7~1_combout ),
	.datab(!\Processador|UC|palavraControle[4]~2_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~188_combout ),
	.datad(!\Processador|UC|palavraControle[2]~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~228_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[7]~14 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[7]~14 .lut_mask = 64'h002A002ADF5DDF5D;
defparam \Processador|FD|ULA|saida[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N54
cyclonev_lcell_comb \Processador|FD|ULA|Add0~29 (
// Equation(s):
// \Processador|FD|ULA|Add0~29_sumout  = SUM(( (!\Processador|UC|Equal9~0_combout  & (!\Processador|FD|BancoReg|registrador~188_combout  & !\Processador|FD|ULA|Add0~32_combout )) # (\Processador|UC|Equal9~0_combout  & 
// (\Processador|FD|BancoReg|registrador~188_combout )) ) + ( \Processador|FD|BancoReg|registrador~228_combout  ) + ( \Processador|FD|ULA|Add0~26  ))

	.dataa(!\Processador|FD|BancoReg|registrador~228_combout ),
	.datab(!\Processador|UC|Equal9~0_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~188_combout ),
	.datad(!\Processador|FD|ULA|Add0~32_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Processador|FD|ULA|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Processador|FD|ULA|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Add0~29 .extended_lut = "off";
defparam \Processador|FD|ULA|Add0~29 .lut_mask = 64'h0000AAAA0000C303;
defparam \Processador|FD|ULA|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N6
cyclonev_lcell_comb \Processador|FD|MUX_ULA|saida_MUX[7]~11 (
// Equation(s):
// \Processador|FD|MUX_ULA|saida_MUX[7]~11_combout  = ( \Processador|FD|ULA|saida[7]~14_combout  & ( \Processador|FD|ULA|Add0~29_sumout  & ( (!\Processador|UC|palavraControle[7]~7_combout ) # ((\TICTAC|leituraUmSegundo[1]~8_combout  & 
// !\Processador|UC|Equal9~3_combout )) ) ) ) # ( !\Processador|FD|ULA|saida[7]~14_combout  & ( \Processador|FD|ULA|Add0~29_sumout  & ( (!\Processador|UC|palavraControle[7]~7_combout  & (((\Processador|FD|ULA|saida[1]~16_combout )))) # 
// (\Processador|UC|palavraControle[7]~7_combout  & (\TICTAC|leituraUmSegundo[1]~8_combout  & (!\Processador|UC|Equal9~3_combout ))) ) ) ) # ( \Processador|FD|ULA|saida[7]~14_combout  & ( !\Processador|FD|ULA|Add0~29_sumout  & ( 
// (!\Processador|UC|palavraControle[7]~7_combout  & (((!\Processador|FD|ULA|saida[1]~16_combout )))) # (\Processador|UC|palavraControle[7]~7_combout  & (\TICTAC|leituraUmSegundo[1]~8_combout  & (!\Processador|UC|Equal9~3_combout ))) ) ) ) # ( 
// !\Processador|FD|ULA|saida[7]~14_combout  & ( !\Processador|FD|ULA|Add0~29_sumout  & ( (\TICTAC|leituraUmSegundo[1]~8_combout  & (!\Processador|UC|Equal9~3_combout  & \Processador|UC|palavraControle[7]~7_combout )) ) ) )

	.dataa(!\TICTAC|leituraUmSegundo[1]~8_combout ),
	.datab(!\Processador|UC|Equal9~3_combout ),
	.datac(!\Processador|UC|palavraControle[7]~7_combout ),
	.datad(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datae(!\Processador|FD|ULA|saida[7]~14_combout ),
	.dataf(!\Processador|FD|ULA|Add0~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|MUX_ULA|saida_MUX[7]~11 .extended_lut = "off";
defparam \Processador|FD|MUX_ULA|saida_MUX[7]~11 .lut_mask = 64'h0404F40404F4F4F4;
defparam \Processador|FD|MUX_ULA|saida_MUX[7]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y5_N5
dffeas \Processador|FD|BancoReg|registrador~100 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~202_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~100_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~100 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~100 .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y2_N10
dffeas \Processador|FD|BancoReg|registrador~36DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~194_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~36DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~36DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~36DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y5_N20
dffeas \Processador|FD|BancoReg|registrador~68 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~198_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~68_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~68 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~68 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N24
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~186 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~186_combout  = ( \Processador|FD|FETCH|ROM|content~5_combout  & ( (\Processador|FD|BancoReg|registrador~68_q  & !\Processador|FD|FETCH|ROM|content~6_combout ) ) ) # ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( 
// (!\Processador|FD|FETCH|ROM|content~6_combout  & ((\Processador|FD|BancoReg|registrador~36DUPLICATE_q ))) # (\Processador|FD|FETCH|ROM|content~6_combout  & (\Processador|FD|BancoReg|registrador~100_q )) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~100_q ),
	.datab(!\Processador|FD|BancoReg|registrador~36DUPLICATE_q ),
	.datac(!\Processador|FD|BancoReg|registrador~68_q ),
	.datad(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~186_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~186 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~186 .lut_mask = 64'h335533550F000F00;
defparam \Processador|FD|BancoReg|registrador~186 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y5_N53
dffeas \Processador|FD|BancoReg|registrador~52 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~196_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~52_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~52 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~52 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N10
dffeas \Processador|FD|BancoReg|registrador~84 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~200_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~84_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~84 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~84 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N18
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~184 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~184_combout  = ( \Processador|FD|FETCH|ROM|content~6_combout  & ( (\Processador|FD|BancoReg|registrador~84_q  & !\Processador|FD|FETCH|ROM|content~5_combout ) ) ) # ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( 
// (!\Processador|FD|FETCH|ROM|content~5_combout  & ((\Processador|FD|BancoReg|registrador~20_q ))) # (\Processador|FD|FETCH|ROM|content~5_combout  & (\Processador|FD|BancoReg|registrador~52_q )) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~52_q ),
	.datab(!\Processador|FD|BancoReg|registrador~84_q ),
	.datac(!\Processador|FD|BancoReg|registrador~20_q ),
	.datad(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~184_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~184 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~184 .lut_mask = 64'h0F550F5533003300;
defparam \Processador|FD|BancoReg|registrador~184 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N21
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~60feeder (
// Equation(s):
// \Processador|FD|BancoReg|registrador~60feeder_combout  = ( \Processador|FD|MUX_ULA|saida_MUX[7]~11_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~60feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~60feeder .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~60feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \Processador|FD|BancoReg|registrador~60feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y5_N23
dffeas \Processador|FD|BancoReg|registrador~60 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~60feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Processador|FD|BancoReg|registrador~197_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~60_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~60 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~60 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y5_N40
dffeas \Processador|FD|BancoReg|registrador~92 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~201_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~92_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~92 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~92 .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y3_N34
dffeas \Processador|FD|BancoReg|registrador~28DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~193_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~28DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~28DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~28DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N0
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~185 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~185_combout  = ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~92_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~5_combout  & ( 
// !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~60_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~28DUPLICATE_q  
// ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~60_q ),
	.datab(!\Processador|FD|BancoReg|registrador~92_q ),
	.datac(!\Processador|FD|BancoReg|registrador~28DUPLICATE_q ),
	.datad(gnd),
	.datae(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~185_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~185 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~185 .lut_mask = 64'h0F0F555533330000;
defparam \Processador|FD|BancoReg|registrador~185 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y3_N25
dffeas \Processador|FD|BancoReg|registrador~140DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~190_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~140DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~140DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~140DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N25
dffeas \Processador|FD|BancoReg|registrador~108 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~203_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~108_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~108 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~108 .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y4_N28
dffeas \Processador|FD|BancoReg|registrador~76 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|MUX_ULA|saida_MUX[7]~11_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Processador|FD|BancoReg|registrador~199_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|BancoReg|registrador~76_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~76 .is_wysiwyg = "true";
defparam \Processador|FD|BancoReg|registrador~76 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N45
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~187 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~187_combout  = ( \Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~140DUPLICATE_q  ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~5_combout  & ( \Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~108_q  ) ) ) # ( \Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( 
// \Processador|FD|BancoReg|registrador~76_q  ) ) ) # ( !\Processador|FD|FETCH|ROM|content~5_combout  & ( !\Processador|FD|FETCH|ROM|content~6_combout  & ( \Processador|FD|BancoReg|registrador~44_q  ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~140DUPLICATE_q ),
	.datab(!\Processador|FD|BancoReg|registrador~108_q ),
	.datac(!\Processador|FD|BancoReg|registrador~44_q ),
	.datad(!\Processador|FD|BancoReg|registrador~76_q ),
	.datae(!\Processador|FD|FETCH|ROM|content~5_combout ),
	.dataf(!\Processador|FD|FETCH|ROM|content~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~187_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~187 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~187 .lut_mask = 64'h0F0F00FF33335555;
defparam \Processador|FD|BancoReg|registrador~187 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N36
cyclonev_lcell_comb \Processador|FD|BancoReg|registrador~188 (
// Equation(s):
// \Processador|FD|BancoReg|registrador~188_combout  = ( \Processador|FD|BancoReg|registrador~185_combout  & ( \Processador|FD|BancoReg|registrador~187_combout  & ( ((!\Processador|FD|FETCH|ROM|content~4_combout  & 
// ((\Processador|FD|BancoReg|registrador~184_combout ))) # (\Processador|FD|FETCH|ROM|content~4_combout  & (\Processador|FD|BancoReg|registrador~186_combout ))) # (\Processador|FD|FETCH|ROM|content~3_combout ) ) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~185_combout  & ( \Processador|FD|BancoReg|registrador~187_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & ((!\Processador|FD|FETCH|ROM|content~4_combout  & 
// ((\Processador|FD|BancoReg|registrador~184_combout ))) # (\Processador|FD|FETCH|ROM|content~4_combout  & (\Processador|FD|BancoReg|registrador~186_combout )))) # (\Processador|FD|FETCH|ROM|content~3_combout  & 
// (((\Processador|FD|FETCH|ROM|content~4_combout )))) ) ) ) # ( \Processador|FD|BancoReg|registrador~185_combout  & ( !\Processador|FD|BancoReg|registrador~187_combout  & ( (!\Processador|FD|FETCH|ROM|content~3_combout  & 
// ((!\Processador|FD|FETCH|ROM|content~4_combout  & ((\Processador|FD|BancoReg|registrador~184_combout ))) # (\Processador|FD|FETCH|ROM|content~4_combout  & (\Processador|FD|BancoReg|registrador~186_combout )))) # 
// (\Processador|FD|FETCH|ROM|content~3_combout  & (((!\Processador|FD|FETCH|ROM|content~4_combout )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~185_combout  & ( !\Processador|FD|BancoReg|registrador~187_combout  & ( 
// (!\Processador|FD|FETCH|ROM|content~3_combout  & ((!\Processador|FD|FETCH|ROM|content~4_combout  & ((\Processador|FD|BancoReg|registrador~184_combout ))) # (\Processador|FD|FETCH|ROM|content~4_combout  & (\Processador|FD|BancoReg|registrador~186_combout 
// )))) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~186_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~184_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~3_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~4_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~185_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~187_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|BancoReg|registrador~188_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|BancoReg|registrador~188 .extended_lut = "off";
defparam \Processador|FD|BancoReg|registrador~188 .lut_mask = 64'h30503F50305F3F5F;
defparam \Processador|FD|BancoReg|registrador~188 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N6
cyclonev_lcell_comb \Processador|FD|ULA|LessThan0~3 (
// Equation(s):
// \Processador|FD|ULA|LessThan0~3_combout  = ( \Processador|FD|BancoReg|registrador~229_combout  & ( \Processador|FD|BancoReg|registrador~228_combout  & ( (\Processador|FD|BancoReg|registrador~178_combout  & (\Processador|FD|BancoReg|registrador~183_combout 
//  & (\Processador|FD|BancoReg|registrador~188_combout  & !\Processador|FD|BancoReg|registrador~230_combout ))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~229_combout  & ( \Processador|FD|BancoReg|registrador~228_combout  & ( 
// (\Processador|FD|BancoReg|registrador~188_combout  & (((\Processador|FD|BancoReg|registrador~178_combout  & !\Processador|FD|BancoReg|registrador~230_combout )) # (\Processador|FD|BancoReg|registrador~183_combout ))) ) ) ) # ( 
// \Processador|FD|BancoReg|registrador~229_combout  & ( !\Processador|FD|BancoReg|registrador~228_combout  & ( ((\Processador|FD|BancoReg|registrador~178_combout  & (\Processador|FD|BancoReg|registrador~183_combout  & 
// !\Processador|FD|BancoReg|registrador~230_combout ))) # (\Processador|FD|BancoReg|registrador~188_combout ) ) ) ) # ( !\Processador|FD|BancoReg|registrador~229_combout  & ( !\Processador|FD|BancoReg|registrador~228_combout  & ( 
// (((\Processador|FD|BancoReg|registrador~178_combout  & !\Processador|FD|BancoReg|registrador~230_combout )) # (\Processador|FD|BancoReg|registrador~188_combout )) # (\Processador|FD|BancoReg|registrador~183_combout ) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~178_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~183_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~188_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~230_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~229_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~228_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|LessThan0~3 .extended_lut = "off";
defparam \Processador|FD|ULA|LessThan0~3 .lut_mask = 64'h7F3F1F0F07030100;
defparam \Processador|FD|ULA|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N30
cyclonev_lcell_comb \Processador|FD|ULA|Equal8~0 (
// Equation(s):
// \Processador|FD|ULA|Equal8~0_combout  = ( \Processador|FD|BancoReg|registrador~229_combout  & ( \Processador|FD|BancoReg|registrador~183_combout  & ( (!\Processador|FD|BancoReg|registrador~178_combout  & (!\Processador|FD|BancoReg|registrador~230_combout  
// & (!\Processador|FD|BancoReg|registrador~188_combout  $ (\Processador|FD|BancoReg|registrador~228_combout )))) # (\Processador|FD|BancoReg|registrador~178_combout  & (\Processador|FD|BancoReg|registrador~230_combout  & 
// (!\Processador|FD|BancoReg|registrador~188_combout  $ (\Processador|FD|BancoReg|registrador~228_combout )))) ) ) ) # ( !\Processador|FD|BancoReg|registrador~229_combout  & ( !\Processador|FD|BancoReg|registrador~183_combout  & ( 
// (!\Processador|FD|BancoReg|registrador~178_combout  & (!\Processador|FD|BancoReg|registrador~230_combout  & (!\Processador|FD|BancoReg|registrador~188_combout  $ (\Processador|FD|BancoReg|registrador~228_combout )))) # 
// (\Processador|FD|BancoReg|registrador~178_combout  & (\Processador|FD|BancoReg|registrador~230_combout  & (!\Processador|FD|BancoReg|registrador~188_combout  $ (\Processador|FD|BancoReg|registrador~228_combout )))) ) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~178_combout ),
	.datab(!\Processador|FD|BancoReg|registrador~188_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~228_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~230_combout ),
	.datae(!\Processador|FD|BancoReg|registrador~229_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~183_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal8~0 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal8~0 .lut_mask = 64'h8241000000008241;
defparam \Processador|FD|ULA|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y5_N33
cyclonev_lcell_comb \Processador|FD|ULA|LessThan0~4 (
// Equation(s):
// \Processador|FD|ULA|LessThan0~4_combout  = ( \Processador|FD|ULA|LessThan0~3_combout  & ( \Processador|FD|ULA|Equal8~0_combout  ) ) # ( !\Processador|FD|ULA|LessThan0~3_combout  & ( \Processador|FD|ULA|Equal8~0_combout  & ( 
// (\Processador|FD|BancoReg|registrador~173_combout  & !\Processador|FD|BancoReg|registrador~231_combout ) ) ) ) # ( \Processador|FD|ULA|LessThan0~3_combout  & ( !\Processador|FD|ULA|Equal8~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~173_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~231_combout ),
	.datae(!\Processador|FD|ULA|LessThan0~3_combout ),
	.dataf(!\Processador|FD|ULA|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|LessThan0~4 .extended_lut = "off";
defparam \Processador|FD|ULA|LessThan0~4 .lut_mask = 64'h0000FFFF0F00FFFF;
defparam \Processador|FD|ULA|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N54
cyclonev_lcell_comb \Processador|FD|ULA|Equal8~3 (
// Equation(s):
// \Processador|FD|ULA|Equal8~3_combout  = ( \Processador|FD|BancoReg|registrador~153_combout  & ( (\Processador|FD|BancoReg|registrador~235_combout  & (!\Processador|FD|BancoReg|registrador~158_combout  $ (\Processador|FD|BancoReg|registrador~234_combout 
// ))) ) ) # ( !\Processador|FD|BancoReg|registrador~153_combout  & ( (!\Processador|FD|BancoReg|registrador~235_combout  & (!\Processador|FD|BancoReg|registrador~158_combout  $ (\Processador|FD|BancoReg|registrador~234_combout ))) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|BancoReg|registrador~158_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~234_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~235_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal8~3 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal8~3 .lut_mask = 64'hC300C30000C300C3;
defparam \Processador|FD|ULA|Equal8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N6
cyclonev_lcell_comb \Processador|FD|ULA|Equal8~2 (
// Equation(s):
// \Processador|FD|ULA|Equal8~2_combout  = ( !\Processador|FD|BancoReg|registrador~231_combout  & ( \Processador|FD|BancoReg|registrador~173_combout  ) ) # ( \Processador|FD|BancoReg|registrador~231_combout  & ( 
// !\Processador|FD|BancoReg|registrador~173_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Processador|FD|BancoReg|registrador~231_combout ),
	.dataf(!\Processador|FD|BancoReg|registrador~173_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal8~2 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal8~2 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \Processador|FD|ULA|Equal8~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N57
cyclonev_lcell_comb \Processador|FD|ULA|Equal8~1 (
// Equation(s):
// \Processador|FD|ULA|Equal8~1_combout  = ( \Processador|FD|BancoReg|registrador~233_combout  & ( (\Processador|FD|BancoReg|registrador~163_combout  & (!\Processador|FD|BancoReg|registrador~232_combout  $ (\Processador|FD|BancoReg|registrador~168_combout 
// ))) ) ) # ( !\Processador|FD|BancoReg|registrador~233_combout  & ( (!\Processador|FD|BancoReg|registrador~163_combout  & (!\Processador|FD|BancoReg|registrador~232_combout  $ (\Processador|FD|BancoReg|registrador~168_combout ))) ) )

	.dataa(!\Processador|FD|BancoReg|registrador~163_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|BancoReg|registrador~232_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~168_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~233_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|Equal8~1 .extended_lut = "off";
defparam \Processador|FD|ULA|Equal8~1 .lut_mask = 64'hA00AA00A50055005;
defparam \Processador|FD|ULA|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N18
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~3 (
// Equation(s):
// \Processador|UC|palavraControle[8]~3_combout  = ( \Processador|FD|ULA|Equal8~1_combout  & ( \Processador|FD|ULA|Equal8~0_combout  & ( (!\Processador|FD|FETCH|ROM|content~13_combout ) # ((\Processador|FD|ULA|Equal8~3_combout  & 
// !\Processador|FD|ULA|Equal8~2_combout )) ) ) ) # ( !\Processador|FD|ULA|Equal8~1_combout  & ( \Processador|FD|ULA|Equal8~0_combout  & ( !\Processador|FD|FETCH|ROM|content~13_combout  ) ) ) # ( \Processador|FD|ULA|Equal8~1_combout  & ( 
// !\Processador|FD|ULA|Equal8~0_combout  & ( !\Processador|FD|FETCH|ROM|content~13_combout  ) ) ) # ( !\Processador|FD|ULA|Equal8~1_combout  & ( !\Processador|FD|ULA|Equal8~0_combout  & ( !\Processador|FD|FETCH|ROM|content~13_combout  ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|ULA|Equal8~3_combout ),
	.datad(!\Processador|FD|ULA|Equal8~2_combout ),
	.datae(!\Processador|FD|ULA|Equal8~1_combout ),
	.dataf(!\Processador|FD|ULA|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~3 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~3 .lut_mask = 64'hAAAAAAAAAAAAAFAA;
defparam \Processador|UC|palavraControle[8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N18
cyclonev_lcell_comb \Processador|FD|ULA|LessThan0~0 (
// Equation(s):
// \Processador|FD|ULA|LessThan0~0_combout  = ( \Processador|FD|BancoReg|registrador~153_combout  & ( (!\Processador|FD|BancoReg|registrador~158_combout  & (!\Processador|FD|BancoReg|registrador~234_combout  & 
// !\Processador|FD|BancoReg|registrador~235_combout )) # (\Processador|FD|BancoReg|registrador~158_combout  & ((!\Processador|FD|BancoReg|registrador~234_combout ) # (!\Processador|FD|BancoReg|registrador~235_combout ))) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~153_combout  & ( (\Processador|FD|BancoReg|registrador~158_combout  & !\Processador|FD|BancoReg|registrador~234_combout ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|BancoReg|registrador~158_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~234_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~235_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|LessThan0~0 .extended_lut = "off";
defparam \Processador|FD|ULA|LessThan0~0 .lut_mask = 64'h30303030F330F330;
defparam \Processador|FD|ULA|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N24
cyclonev_lcell_comb \Processador|FD|ULA|LessThan0~1 (
// Equation(s):
// \Processador|FD|ULA|LessThan0~1_combout  = ( \Processador|FD|BancoReg|registrador~163_combout  & ( (!\Processador|FD|BancoReg|registrador~168_combout  & (!\Processador|FD|BancoReg|registrador~232_combout  & 
// !\Processador|FD|BancoReg|registrador~233_combout )) # (\Processador|FD|BancoReg|registrador~168_combout  & ((!\Processador|FD|BancoReg|registrador~232_combout ) # (!\Processador|FD|BancoReg|registrador~233_combout ))) ) ) # ( 
// !\Processador|FD|BancoReg|registrador~163_combout  & ( (\Processador|FD|BancoReg|registrador~168_combout  & !\Processador|FD|BancoReg|registrador~232_combout ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|BancoReg|registrador~168_combout ),
	.datac(!\Processador|FD|BancoReg|registrador~232_combout ),
	.datad(!\Processador|FD|BancoReg|registrador~233_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~163_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|LessThan0~1 .extended_lut = "off";
defparam \Processador|FD|ULA|LessThan0~1 .lut_mask = 64'h30303030F330F330;
defparam \Processador|FD|ULA|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N6
cyclonev_lcell_comb \Processador|FD|ULA|LessThan0~2 (
// Equation(s):
// \Processador|FD|ULA|LessThan0~2_combout  = ( \Processador|FD|ULA|Equal8~1_combout  & ( (\Processador|FD|ULA|Equal8~0_combout  & (!\Processador|FD|ULA|Equal8~2_combout  & ((\Processador|FD|ULA|LessThan0~1_combout ) # 
// (\Processador|FD|ULA|LessThan0~0_combout )))) ) ) # ( !\Processador|FD|ULA|Equal8~1_combout  & ( (\Processador|FD|ULA|Equal8~0_combout  & (\Processador|FD|ULA|LessThan0~1_combout  & !\Processador|FD|ULA|Equal8~2_combout )) ) )

	.dataa(!\Processador|FD|ULA|Equal8~0_combout ),
	.datab(!\Processador|FD|ULA|LessThan0~0_combout ),
	.datac(!\Processador|FD|ULA|LessThan0~1_combout ),
	.datad(!\Processador|FD|ULA|Equal8~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|LessThan0~2 .extended_lut = "off";
defparam \Processador|FD|ULA|LessThan0~2 .lut_mask = 64'h0500050015001500;
defparam \Processador|FD|ULA|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N36
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~4 (
// Equation(s):
// \Processador|UC|palavraControle[8]~4_combout  = ( \Processador|FD|FETCH|ROM|content~8_combout  & ( (!\Processador|FD|FETCH|ROM|content~10_combout  & !\Processador|FD|FETCH|ROM|content~13_combout ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datac(gnd),
	.datad(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~4 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~4 .lut_mask = 64'h00000000CC00CC00;
defparam \Processador|UC|palavraControle[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y5_N9
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~5 (
// Equation(s):
// \Processador|UC|palavraControle[8]~5_combout  = ( !\Processador|FD|FETCH|ROM|content~8_combout  & ( (\Processador|FD|FETCH|ROM|content~13_combout  & \Processador|FD|FETCH|ROM|content~10_combout ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|content~13_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~5 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~5 .lut_mask = 64'h0303030300000000;
defparam \Processador|UC|palavraControle[8]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y5_N12
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~6 (
// Equation(s):
// \Processador|UC|palavraControle[8]~6_combout  = ( \Processador|FD|ULA|Equal8~1_combout  & ( \Processador|FD|ULA|Equal8~2_combout  & ( \Processador|UC|palavraControle[8]~4_combout  ) ) ) # ( !\Processador|FD|ULA|Equal8~1_combout  & ( 
// \Processador|FD|ULA|Equal8~2_combout  & ( \Processador|UC|palavraControle[8]~4_combout  ) ) ) # ( \Processador|FD|ULA|Equal8~1_combout  & ( !\Processador|FD|ULA|Equal8~2_combout  & ( ((\Processador|UC|palavraControle[8]~5_combout  & 
// (\Processador|FD|ULA|Equal8~3_combout  & \Processador|FD|ULA|Equal8~0_combout ))) # (\Processador|UC|palavraControle[8]~4_combout ) ) ) ) # ( !\Processador|FD|ULA|Equal8~1_combout  & ( !\Processador|FD|ULA|Equal8~2_combout  & ( 
// \Processador|UC|palavraControle[8]~4_combout  ) ) )

	.dataa(!\Processador|UC|palavraControle[8]~4_combout ),
	.datab(!\Processador|UC|palavraControle[8]~5_combout ),
	.datac(!\Processador|FD|ULA|Equal8~3_combout ),
	.datad(!\Processador|FD|ULA|Equal8~0_combout ),
	.datae(!\Processador|FD|ULA|Equal8~1_combout ),
	.dataf(!\Processador|FD|ULA|Equal8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~6 .extended_lut = "off";
defparam \Processador|UC|palavraControle[8]~6 .lut_mask = 64'h5555555755555555;
defparam \Processador|UC|palavraControle[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y4_N0
cyclonev_lcell_comb \Processador|UC|palavraControle[8]~9 (
// Equation(s):
// \Processador|UC|palavraControle[8]~9_combout  = ( !\Processador|FD|FETCH|ROM|content~11_combout  & ( (((\Processador|UC|palavraControle[8]~6_combout ))) ) ) # ( \Processador|FD|FETCH|ROM|content~11_combout  & ( 
// (!\Processador|FD|FETCH|ROM|content~8_combout  & (\Processador|FD|FETCH|ROM|content~10_combout  & (\Processador|UC|palavraControle[8]~3_combout  & ((\Processador|FD|ULA|LessThan0~2_combout ) # (\Processador|FD|ULA|LessThan0~4_combout ))))) ) )

	.dataa(!\Processador|FD|ULA|LessThan0~4_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~8_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~10_combout ),
	.datad(!\Processador|UC|palavraControle[8]~3_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~11_combout ),
	.dataf(!\Processador|FD|ULA|LessThan0~2_combout ),
	.datag(!\Processador|UC|palavraControle[8]~6_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|palavraControle[8]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|palavraControle[8]~9 .extended_lut = "on";
defparam \Processador|UC|palavraControle[8]~9 .lut_mask = 64'h0F0F00040F0F000C;
defparam \Processador|UC|palavraControle[8]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y4_N40
dffeas \Processador|FD|FETCH|PC|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~13_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|content~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[3] .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N41
dffeas \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|FETCH|SOMA|Add0~13_sumout ),
	.asdata(\Processador|FD|FETCH|ROM|content~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Processador|UC|palavraControle[8]~9_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N39
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~20 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~20_combout  = ( \Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & !\Processador|FD|FETCH|PC|DOUT [4])) ) ) # ( 
// !\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q  & ( (!\Processador|FD|FETCH|PC|DOUT [1] & (!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q  & \Processador|FD|FETCH|PC|DOUT [4])) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [1]),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT[2]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|PC|DOUT[0]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~20 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~20 .lut_mask = 64'h00A000A00A000A00;
defparam \Processador|FD|FETCH|ROM|content~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N36
cyclonev_lcell_comb \Processador|FD|FETCH|ROM|content~21 (
// Equation(s):
// \Processador|FD|FETCH|ROM|content~21_combout  = ( \Processador|FD|FETCH|ROM|content~20_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|content~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datad(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|FETCH|ROM|content~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|FETCH|ROM|content~21 .extended_lut = "off";
defparam \Processador|FD|FETCH|ROM|content~21 .lut_mask = 64'h0000000000F000F0;
defparam \Processador|FD|FETCH|ROM|content~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N0
cyclonev_lcell_comb \DECODER|Equal6~0 (
// Equation(s):
// \DECODER|Equal6~0_combout  = ( !\Processador|FD|FETCH|ROM|content~15_combout  & ( (!\Processador|FD|FETCH|ROM|content~21_combout  & (\Processador|FD|FETCH|ROM|content~17_combout  & (\Processador|FD|FETCH|ROM|content~19_combout  & 
// !\Processador|FD|FETCH|ROM|content~23_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~21_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~17_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~19_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~23_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER|Equal6~0 .extended_lut = "off";
defparam \DECODER|Equal6~0 .lut_mask = 64'h0200020000000000;
defparam \DECODER|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y4_N28
dffeas \TICTAC|registraUmSegundo|DOUT (
	.clk(\TICTAC|baseTempo|tick~q ),
	.d(\TICTAC|registraUmSegundo|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\DECODER|Equal6~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC|registraUmSegundo|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC|registraUmSegundo|DOUT .is_wysiwyg = "true";
defparam \TICTAC|registraUmSegundo|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N27
cyclonev_lcell_comb \DECODER|Equal7~0 (
// Equation(s):
// \DECODER|Equal7~0_combout  = ( \Processador|FD|FETCH|ROM|content~19_combout  & ( (!\Processador|FD|FETCH|ROM|content~23_combout  & (\Processador|FD|FETCH|ROM|content~15_combout  & (\Processador|FD|FETCH|ROM|content~17_combout  & 
// !\Processador|FD|FETCH|ROM|content~21_combout ))) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~23_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~17_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~21_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER|Equal7~0 .extended_lut = "off";
defparam \DECODER|Equal7~0 .lut_mask = 64'h0000000002000200;
defparam \DECODER|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N12
cyclonev_lcell_comb \SEGU|process_0~0 (
// Equation(s):
// \SEGU|process_0~0_combout  = ( \Processador|FD|FETCH|ROM|content~18_combout  & ( \Processador|FD|FETCH|ROM|content~2_combout  ) ) # ( !\Processador|FD|FETCH|ROM|content~18_combout  & ( (\Processador|FD|FETCH|PC|DOUT [4] & 
// (\Processador|FD|FETCH|ROM|content~2_combout  & \Processador|FD|FETCH|ROM|content~22_combout )) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~22_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEGU|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEGU|process_0~0 .extended_lut = "off";
defparam \SEGU|process_0~0 .lut_mask = 64'h000500050F0F0F0F;
defparam \SEGU|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N54
cyclonev_lcell_comb \DECODER|Equal10~0 (
// Equation(s):
// \DECODER|Equal10~0_combout  = ( !\SEGU|process_0~0_combout  & ( (\Processador|FD|FETCH|ROM|content~17_combout  & (!\Processador|FD|FETCH|ROM|content~15_combout  & \Processador|FD|FETCH|ROM|content~21_combout )) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|ROM|content~17_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~21_combout ),
	.datae(gnd),
	.dataf(!\SEGU|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER|Equal10~0 .extended_lut = "off";
defparam \DECODER|Equal10~0 .lut_mask = 64'h0030003000000000;
defparam \DECODER|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N35
dffeas \TICTAC_fast|baseTempo|contador[11]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[11]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N0
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~65 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~65_sumout  = SUM(( \TICTAC_fast|baseTempo|contador [0] ) + ( VCC ) + ( !VCC ))
// \TICTAC_fast|baseTempo|Add0~66  = CARRY(( \TICTAC_fast|baseTempo|contador [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC_fast|baseTempo|contador [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~65_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~65 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~65 .lut_mask = 64'h00000000000000FF;
defparam \TICTAC_fast|baseTempo|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N2
dffeas \TICTAC_fast|baseTempo|contador[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [0]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[0] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N3
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~69 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~69_sumout  = SUM(( \TICTAC_fast|baseTempo|contador [1] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~66  ))
// \TICTAC_fast|baseTempo|Add0~70  = CARRY(( \TICTAC_fast|baseTempo|contador [1] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC_fast|baseTempo|contador [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~69_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~69 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC_fast|baseTempo|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N5
dffeas \TICTAC_fast|baseTempo|contador[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [1]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[1] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N6
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~29 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~29_sumout  = SUM(( \TICTAC_fast|baseTempo|contador [2] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~70  ))
// \TICTAC_fast|baseTempo|Add0~30  = CARRY(( \TICTAC_fast|baseTempo|contador [2] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC_fast|baseTempo|contador [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~29_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~29 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC_fast|baseTempo|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N7
dffeas \TICTAC_fast|baseTempo|contador[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [2]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[2] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N9
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~61 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~61_sumout  = SUM(( \TICTAC_fast|baseTempo|contador [3] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~30  ))
// \TICTAC_fast|baseTempo|Add0~62  = CARRY(( \TICTAC_fast|baseTempo|contador [3] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC_fast|baseTempo|contador [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~61_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~61 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC_fast|baseTempo|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N11
dffeas \TICTAC_fast|baseTempo|contador[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [3]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[3] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N12
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~57 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~57_sumout  = SUM(( \TICTAC_fast|baseTempo|contador [4] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~62  ))
// \TICTAC_fast|baseTempo|Add0~58  = CARRY(( \TICTAC_fast|baseTempo|contador [4] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~62  ))

	.dataa(gnd),
	.datab(!\TICTAC_fast|baseTempo|contador [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~57_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~57 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~57 .lut_mask = 64'h0000FFFF00003333;
defparam \TICTAC_fast|baseTempo|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N14
dffeas \TICTAC_fast|baseTempo|contador[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [4]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[4] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N15
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~25 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~25_sumout  = SUM(( \TICTAC_fast|baseTempo|contador[5]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~58  ))
// \TICTAC_fast|baseTempo|Add0~26  = CARRY(( \TICTAC_fast|baseTempo|contador[5]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC_fast|baseTempo|contador[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~25_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~25 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC_fast|baseTempo|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N17
dffeas \TICTAC_fast|baseTempo|contador[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[5]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N18
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~53 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~53_sumout  = SUM(( \TICTAC_fast|baseTempo|contador[6]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~26  ))
// \TICTAC_fast|baseTempo|Add0~54  = CARRY(( \TICTAC_fast|baseTempo|contador[6]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC_fast|baseTempo|contador[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~53_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~53 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC_fast|baseTempo|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N20
dffeas \TICTAC_fast|baseTempo|contador[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[6]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N21
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~49 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~49_sumout  = SUM(( \TICTAC_fast|baseTempo|contador[7]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~54  ))
// \TICTAC_fast|baseTempo|Add0~50  = CARRY(( \TICTAC_fast|baseTempo|contador[7]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC_fast|baseTempo|contador[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~49_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~49 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC_fast|baseTempo|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N23
dffeas \TICTAC_fast|baseTempo|contador[7]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[7]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N24
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~45 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~45_sumout  = SUM(( \TICTAC_fast|baseTempo|contador[8]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~50  ))
// \TICTAC_fast|baseTempo|Add0~46  = CARRY(( \TICTAC_fast|baseTempo|contador[8]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC_fast|baseTempo|contador[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~45_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~45 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC_fast|baseTempo|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N26
dffeas \TICTAC_fast|baseTempo|contador[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[8]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N27
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~41 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~41_sumout  = SUM(( \TICTAC_fast|baseTempo|contador[9]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~46  ))
// \TICTAC_fast|baseTempo|Add0~42  = CARRY(( \TICTAC_fast|baseTempo|contador[9]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC_fast|baseTempo|contador[9]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~41_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~41 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC_fast|baseTempo|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N29
dffeas \TICTAC_fast|baseTempo|contador[9]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[9]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N30
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~37 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~37_sumout  = SUM(( \TICTAC_fast|baseTempo|contador [10] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~42  ))
// \TICTAC_fast|baseTempo|Add0~38  = CARRY(( \TICTAC_fast|baseTempo|contador [10] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC_fast|baseTempo|contador [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~37_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~37 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC_fast|baseTempo|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N31
dffeas \TICTAC_fast|baseTempo|contador[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [10]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[10] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N33
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~5 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~5_sumout  = SUM(( \TICTAC_fast|baseTempo|contador[11]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~38  ))
// \TICTAC_fast|baseTempo|Add0~6  = CARRY(( \TICTAC_fast|baseTempo|contador[11]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~38  ))

	.dataa(!\TICTAC_fast|baseTempo|contador[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~5_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~5 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \TICTAC_fast|baseTempo|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N34
dffeas \TICTAC_fast|baseTempo|contador[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [11]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[11] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N38
dffeas \TICTAC_fast|baseTempo|contador[12]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[12]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N36
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~1 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~1_sumout  = SUM(( \TICTAC_fast|baseTempo|contador[12]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~6  ))
// \TICTAC_fast|baseTempo|Add0~2  = CARRY(( \TICTAC_fast|baseTempo|contador[12]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC_fast|baseTempo|contador[12]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~1_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~1 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \TICTAC_fast|baseTempo|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N37
dffeas \TICTAC_fast|baseTempo|contador[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [12]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[12] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N39
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~21 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~21_sumout  = SUM(( \TICTAC_fast|baseTempo|contador [13] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~2  ))
// \TICTAC_fast|baseTempo|Add0~22  = CARRY(( \TICTAC_fast|baseTempo|contador [13] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC_fast|baseTempo|contador [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~21_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~21 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC_fast|baseTempo|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N41
dffeas \TICTAC_fast|baseTempo|contador[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [13]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[13] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N42
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~17 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~17_sumout  = SUM(( \TICTAC_fast|baseTempo|contador [14] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~22  ))
// \TICTAC_fast|baseTempo|Add0~18  = CARRY(( \TICTAC_fast|baseTempo|contador [14] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~22  ))

	.dataa(gnd),
	.datab(!\TICTAC_fast|baseTempo|contador [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~17_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~17 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \TICTAC_fast|baseTempo|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N44
dffeas \TICTAC_fast|baseTempo|contador[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [14]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[14] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N45
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~13 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~13_sumout  = SUM(( \TICTAC_fast|baseTempo|contador [15] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~18  ))
// \TICTAC_fast|baseTempo|Add0~14  = CARRY(( \TICTAC_fast|baseTempo|contador [15] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC_fast|baseTempo|contador [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~13_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~13 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC_fast|baseTempo|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N47
dffeas \TICTAC_fast|baseTempo|contador[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [15]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[15] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N48
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~9 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~9_sumout  = SUM(( \TICTAC_fast|baseTempo|contador [16] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~14  ))
// \TICTAC_fast|baseTempo|Add0~10  = CARRY(( \TICTAC_fast|baseTempo|contador [16] ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\TICTAC_fast|baseTempo|contador [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~9_sumout ),
	.cout(\TICTAC_fast|baseTempo|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~9 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \TICTAC_fast|baseTempo|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N50
dffeas \TICTAC_fast|baseTempo|contador[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [16]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[16] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N57
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Equal0~0 (
// Equation(s):
// \TICTAC_fast|baseTempo|Equal0~0_combout  = ( !\TICTAC_fast|baseTempo|contador [13] & ( (\TICTAC_fast|baseTempo|contador [16] & (\TICTAC_fast|baseTempo|contador [14] & \TICTAC_fast|baseTempo|contador [15])) ) )

	.dataa(!\TICTAC_fast|baseTempo|contador [16]),
	.datab(gnd),
	.datac(!\TICTAC_fast|baseTempo|contador [14]),
	.datad(!\TICTAC_fast|baseTempo|contador [15]),
	.datae(gnd),
	.dataf(!\TICTAC_fast|baseTempo|contador [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC_fast|baseTempo|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Equal0~0 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Equal0~0 .lut_mask = 64'h0005000500000000;
defparam \TICTAC_fast|baseTempo|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N53
dffeas \TICTAC_fast|baseTempo|contador[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[17]~DUPLICATE .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N51
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Add0~33 (
// Equation(s):
// \TICTAC_fast|baseTempo|Add0~33_sumout  = SUM(( \TICTAC_fast|baseTempo|contador[17]~DUPLICATE_q  ) + ( GND ) + ( \TICTAC_fast|baseTempo|Add0~10  ))

	.dataa(!\TICTAC_fast|baseTempo|contador[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\TICTAC_fast|baseTempo|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\TICTAC_fast|baseTempo|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Add0~33 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \TICTAC_fast|baseTempo|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y5_N52
dffeas \TICTAC_fast|baseTempo|contador[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [17]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[17] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N16
dffeas \TICTAC_fast|baseTempo|contador[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [5]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[5] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N19
dffeas \TICTAC_fast|baseTempo|contador[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [6]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[6] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N22
dffeas \TICTAC_fast|baseTempo|contador[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [7]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[7] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N25
dffeas \TICTAC_fast|baseTempo|contador[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [8]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[8] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y5_N28
dffeas \TICTAC_fast|baseTempo|contador[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\TICTAC_fast|baseTempo|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|contador [9]),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|contador[9] .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|contador[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N0
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Equal0~1 (
// Equation(s):
// \TICTAC_fast|baseTempo|Equal0~1_combout  = ( !\TICTAC_fast|baseTempo|contador [9] & ( !\TICTAC_fast|baseTempo|contador [10] & ( (!\TICTAC_fast|baseTempo|contador [6] & (\TICTAC_fast|baseTempo|contador [7] & !\TICTAC_fast|baseTempo|contador [8])) ) ) )

	.dataa(gnd),
	.datab(!\TICTAC_fast|baseTempo|contador [6]),
	.datac(!\TICTAC_fast|baseTempo|contador [7]),
	.datad(!\TICTAC_fast|baseTempo|contador [8]),
	.datae(!\TICTAC_fast|baseTempo|contador [9]),
	.dataf(!\TICTAC_fast|baseTempo|contador [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC_fast|baseTempo|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Equal0~1 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Equal0~1 .lut_mask = 64'h0C00000000000000;
defparam \TICTAC_fast|baseTempo|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y5_N54
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Equal0~2 (
// Equation(s):
// \TICTAC_fast|baseTempo|Equal0~2_combout  = ( !\TICTAC_fast|baseTempo|contador [3] & ( (\TICTAC_fast|baseTempo|contador [4] & (!\TICTAC_fast|baseTempo|contador [0] & !\TICTAC_fast|baseTempo|contador [1])) ) )

	.dataa(gnd),
	.datab(!\TICTAC_fast|baseTempo|contador [4]),
	.datac(!\TICTAC_fast|baseTempo|contador [0]),
	.datad(!\TICTAC_fast|baseTempo|contador [1]),
	.datae(gnd),
	.dataf(!\TICTAC_fast|baseTempo|contador [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC_fast|baseTempo|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Equal0~2 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Equal0~2 .lut_mask = 64'h3000300000000000;
defparam \TICTAC_fast|baseTempo|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N12
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Equal0~3 (
// Equation(s):
// \TICTAC_fast|baseTempo|Equal0~3_combout  = ( \TICTAC_fast|baseTempo|Equal0~1_combout  & ( \TICTAC_fast|baseTempo|Equal0~2_combout  & ( (\TICTAC_fast|baseTempo|contador [17] & (!\TICTAC_fast|baseTempo|contador [2] & !\TICTAC_fast|baseTempo|contador [5])) ) 
// ) )

	.dataa(!\TICTAC_fast|baseTempo|contador [17]),
	.datab(gnd),
	.datac(!\TICTAC_fast|baseTempo|contador [2]),
	.datad(!\TICTAC_fast|baseTempo|contador [5]),
	.datae(!\TICTAC_fast|baseTempo|Equal0~1_combout ),
	.dataf(!\TICTAC_fast|baseTempo|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC_fast|baseTempo|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Equal0~3 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Equal0~3 .lut_mask = 64'h0000000000005000;
defparam \TICTAC_fast|baseTempo|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N54
cyclonev_lcell_comb \TICTAC_fast|baseTempo|Equal0~4 (
// Equation(s):
// \TICTAC_fast|baseTempo|Equal0~4_combout  = ( \TICTAC_fast|baseTempo|Equal0~3_combout  & ( (!\TICTAC_fast|baseTempo|contador [11] & (\TICTAC_fast|baseTempo|contador [12] & \TICTAC_fast|baseTempo|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\TICTAC_fast|baseTempo|contador [11]),
	.datac(!\TICTAC_fast|baseTempo|contador [12]),
	.datad(!\TICTAC_fast|baseTempo|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\TICTAC_fast|baseTempo|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|Equal0~4 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|Equal0~4 .lut_mask = 64'h00000000000C000C;
defparam \TICTAC_fast|baseTempo|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N27
cyclonev_lcell_comb \TICTAC_fast|baseTempo|tick~0 (
// Equation(s):
// \TICTAC_fast|baseTempo|tick~0_combout  = ( \TICTAC_fast|baseTempo|tick~q  & ( !\TICTAC_fast|baseTempo|Equal0~4_combout  ) ) # ( !\TICTAC_fast|baseTempo|tick~q  & ( \TICTAC_fast|baseTempo|Equal0~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\TICTAC_fast|baseTempo|Equal0~4_combout ),
	.datae(gnd),
	.dataf(!\TICTAC_fast|baseTempo|tick~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC_fast|baseTempo|tick~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|tick~0 .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|tick~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \TICTAC_fast|baseTempo|tick~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N21
cyclonev_lcell_comb \TICTAC_fast|baseTempo|tick~feeder (
// Equation(s):
// \TICTAC_fast|baseTempo|tick~feeder_combout  = ( \TICTAC_fast|baseTempo|tick~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\TICTAC_fast|baseTempo|tick~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC_fast|baseTempo|tick~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|tick~feeder .extended_lut = "off";
defparam \TICTAC_fast|baseTempo|tick~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \TICTAC_fast|baseTempo|tick~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y5_N22
dffeas \TICTAC_fast|baseTempo|tick (
	.clk(\CLOCK_50~input_o ),
	.d(\TICTAC_fast|baseTempo|tick~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|baseTempo|tick~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|baseTempo|tick .is_wysiwyg = "true";
defparam \TICTAC_fast|baseTempo|tick .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N3
cyclonev_lcell_comb \TICTAC_fast|registraUmSegundo|DOUT~feeder (
// Equation(s):
// \TICTAC_fast|registraUmSegundo|DOUT~feeder_combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC_fast|registraUmSegundo|DOUT~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC_fast|registraUmSegundo|DOUT~feeder .extended_lut = "off";
defparam \TICTAC_fast|registraUmSegundo|DOUT~feeder .lut_mask = 64'hFFFFFFFFFFFFFFFF;
defparam \TICTAC_fast|registraUmSegundo|DOUT~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N15
cyclonev_lcell_comb \DECODER|Equal9~0 (
// Equation(s):
// \DECODER|Equal9~0_combout  = ( \Processador|FD|FETCH|ROM|content~15_combout  & ( (!\SEGU|process_0~0_combout  & (!\Processador|FD|FETCH|ROM|content~17_combout  & \Processador|FD|FETCH|ROM|content~21_combout )) ) )

	.dataa(gnd),
	.datab(!\SEGU|process_0~0_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~17_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~21_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER|Equal9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER|Equal9~0 .extended_lut = "off";
defparam \DECODER|Equal9~0 .lut_mask = 64'h0000000000C000C0;
defparam \DECODER|Equal9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y4_N4
dffeas \TICTAC_fast|registraUmSegundo|DOUT (
	.clk(\TICTAC_fast|baseTempo|tick~q ),
	.d(\TICTAC_fast|registraUmSegundo|DOUT~feeder_combout ),
	.asdata(vcc),
	.clrn(!\DECODER|Equal9~0_combout ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\TICTAC_fast|registraUmSegundo|DOUT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \TICTAC_fast|registraUmSegundo|DOUT .is_wysiwyg = "true";
defparam \TICTAC_fast|registraUmSegundo|DOUT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N18
cyclonev_lcell_comb \TICTAC|leituraUmSegundo[0]~9 (
// Equation(s):
// \TICTAC|leituraUmSegundo[0]~9_combout  = ( \TICTAC_fast|registraUmSegundo|DOUT~q  & ( (!\DECODER|Equal7~0_combout ) # (\TICTAC|registraUmSegundo|DOUT~q ) ) ) # ( !\TICTAC_fast|registraUmSegundo|DOUT~q  & ( (!\DECODER|Equal10~0_combout  & 
// ((!\DECODER|Equal7~0_combout ) # (\TICTAC|registraUmSegundo|DOUT~q ))) ) )

	.dataa(gnd),
	.datab(!\TICTAC|registraUmSegundo|DOUT~q ),
	.datac(!\DECODER|Equal7~0_combout ),
	.datad(!\DECODER|Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\TICTAC_fast|registraUmSegundo|DOUT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\TICTAC|leituraUmSegundo[0]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \TICTAC|leituraUmSegundo[0]~9 .extended_lut = "off";
defparam \TICTAC|leituraUmSegundo[0]~9 .lut_mask = 64'hF300F300F3F3F3F3;
defparam \TICTAC|leituraUmSegundo[0]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N21
cyclonev_lcell_comb \Processador|UC|Equal9~2 (
// Equation(s):
// \Processador|UC|Equal9~2_combout  = ( \Processador|FD|FETCH|ROM|content~7_combout  & ( (\Processador|FD|FETCH|ROM|content~9_combout  & \Processador|FD|FETCH|ROM|content~2_combout ) ) )

	.dataa(!\Processador|FD|FETCH|ROM|content~9_combout ),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datad(gnd),
	.datae(!\Processador|FD|FETCH|ROM|content~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|UC|Equal9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|UC|Equal9~2 .extended_lut = "off";
defparam \Processador|UC|Equal9~2 .lut_mask = 64'h0000050500000505;
defparam \Processador|UC|Equal9~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N48
cyclonev_lcell_comb \SEGU|process_0~1 (
// Equation(s):
// \SEGU|process_0~1_combout  = ( !\Processador|FD|FETCH|ROM|content~17_combout  & ( \Processador|UC|Equal9~2_combout  & ( (!\SEGU|process_0~0_combout  & (!\Processador|FD|FETCH|ROM|content~15_combout  & (!\Processador|UC|Equal9~1_combout  & 
// !\Processador|FD|FETCH|ROM|content~21_combout ))) ) ) )

	.dataa(!\SEGU|process_0~0_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datac(!\Processador|UC|Equal9~1_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~21_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~17_combout ),
	.dataf(!\Processador|UC|Equal9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEGU|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEGU|process_0~1 .extended_lut = "off";
defparam \SEGU|process_0~1 .lut_mask = 64'h0000000080000000;
defparam \SEGU|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N26
dffeas \SEGU|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[3] .is_wysiwyg = "true";
defparam \SEGU|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N20
dffeas \SEGU|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[0] .is_wysiwyg = "true";
defparam \SEGU|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N59
dffeas \SEGU|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[2] .is_wysiwyg = "true";
defparam \SEGU|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N14
dffeas \SEGU|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGU|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGU|DOUT[1] .is_wysiwyg = "true";
defparam \SEGU|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N21
cyclonev_lcell_comb \showHEX0|saida7seg[0]~0 (
// Equation(s):
// \showHEX0|saida7seg[0]~0_combout  = ( \SEGU|DOUT [2] & ( \SEGU|DOUT [1] & ( \SEGU|DOUT [3] ) ) ) # ( !\SEGU|DOUT [2] & ( \SEGU|DOUT [1] & ( \SEGU|DOUT [3] ) ) ) # ( \SEGU|DOUT [2] & ( !\SEGU|DOUT [1] & ( (!\SEGU|DOUT [0]) # (\SEGU|DOUT [3]) ) ) ) # ( 
// !\SEGU|DOUT [2] & ( !\SEGU|DOUT [1] & ( (!\SEGU|DOUT [3] & \SEGU|DOUT [0]) ) ) )

	.dataa(!\SEGU|DOUT [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\SEGU|DOUT [0]),
	.datae(!\SEGU|DOUT [2]),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX0|saida7seg[0]~0 .lut_mask = 64'h00AAFF5555555555;
defparam \showHEX0|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N0
cyclonev_lcell_comb \showHEX0|saida7seg[1]~1 (
// Equation(s):
// \showHEX0|saida7seg[1]~1_combout  = ( \SEGU|DOUT [1] & ( ((\SEGU|DOUT [2] & !\SEGU|DOUT [0])) # (\SEGU|DOUT [3]) ) ) # ( !\SEGU|DOUT [1] & ( (\SEGU|DOUT [2] & ((\SEGU|DOUT [0]) # (\SEGU|DOUT [3]))) ) )

	.dataa(!\SEGU|DOUT [3]),
	.datab(!\SEGU|DOUT [2]),
	.datac(!\SEGU|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX0|saida7seg[1]~1 .lut_mask = 64'h1313131375757575;
defparam \showHEX0|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N3
cyclonev_lcell_comb \showHEX0|saida7seg[2]~2 (
// Equation(s):
// \showHEX0|saida7seg[2]~2_combout  = ( \SEGU|DOUT [0] & ( (\SEGU|DOUT [3] & ((\SEGU|DOUT [1]) # (\SEGU|DOUT [2]))) ) ) # ( !\SEGU|DOUT [0] & ( (!\SEGU|DOUT [2] & ((\SEGU|DOUT [1]))) # (\SEGU|DOUT [2] & (\SEGU|DOUT [3])) ) )

	.dataa(!\SEGU|DOUT [3]),
	.datab(!\SEGU|DOUT [2]),
	.datac(!\SEGU|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SEGU|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX0|saida7seg[2]~2 .lut_mask = 64'h1D1D1D1D15151515;
defparam \showHEX0|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N6
cyclonev_lcell_comb \showHEX0|saida7seg[3]~3 (
// Equation(s):
// \showHEX0|saida7seg[3]~3_combout  = ( \SEGU|DOUT [1] & ( ((\SEGU|DOUT [2] & \SEGU|DOUT [0])) # (\SEGU|DOUT [3]) ) ) # ( !\SEGU|DOUT [1] & ( !\SEGU|DOUT [2] $ (((!\SEGU|DOUT [0]) # (\SEGU|DOUT [3]))) ) )

	.dataa(!\SEGU|DOUT [3]),
	.datab(!\SEGU|DOUT [2]),
	.datac(!\SEGU|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX0|saida7seg[3]~3 .lut_mask = 64'h3939393957575757;
defparam \showHEX0|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N9
cyclonev_lcell_comb \showHEX0|saida7seg[4]~4 (
// Equation(s):
// \showHEX0|saida7seg[4]~4_combout  = ( \SEGU|DOUT [0] ) # ( !\SEGU|DOUT [0] & ( (!\SEGU|DOUT [1] & ((\SEGU|DOUT [2]))) # (\SEGU|DOUT [1] & (\SEGU|DOUT [3])) ) )

	.dataa(!\SEGU|DOUT [3]),
	.datab(!\SEGU|DOUT [2]),
	.datac(!\SEGU|DOUT [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SEGU|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX0|saida7seg[4]~4 .lut_mask = 64'h35353535FFFFFFFF;
defparam \showHEX0|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N36
cyclonev_lcell_comb \showHEX0|saida7seg[5]~5 (
// Equation(s):
// \showHEX0|saida7seg[5]~5_combout  = ( \SEGU|DOUT [0] & ( (!\SEGU|DOUT [3] $ (\SEGU|DOUT [2])) # (\SEGU|DOUT [1]) ) ) # ( !\SEGU|DOUT [0] & ( (!\SEGU|DOUT [2] & (\SEGU|DOUT [1])) # (\SEGU|DOUT [2] & ((\SEGU|DOUT [3]))) ) )

	.dataa(gnd),
	.datab(!\SEGU|DOUT [1]),
	.datac(!\SEGU|DOUT [3]),
	.datad(!\SEGU|DOUT [2]),
	.datae(gnd),
	.dataf(!\SEGU|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX0|saida7seg[5]~5 .lut_mask = 64'h330F330FF33FF33F;
defparam \showHEX0|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N54
cyclonev_lcell_comb \showHEX0|saida7seg[6]~6 (
// Equation(s):
// \showHEX0|saida7seg[6]~6_combout  = ( \SEGU|DOUT [1] & ( ((\SEGU|DOUT [2] & \SEGU|DOUT [0])) # (\SEGU|DOUT [3]) ) ) # ( !\SEGU|DOUT [1] & ( !\SEGU|DOUT [3] $ (\SEGU|DOUT [2]) ) )

	.dataa(!\SEGU|DOUT [3]),
	.datab(!\SEGU|DOUT [2]),
	.datac(!\SEGU|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SEGU|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX0|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX0|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX0|saida7seg[6]~6 .lut_mask = 64'h9999999957575757;
defparam \showHEX0|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y4_N45
cyclonev_lcell_comb \MINU|process_0~0 (
// Equation(s):
// \MINU|process_0~0_combout  = ( !\Processador|FD|FETCH|ROM|content~18_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & (!\Processador|FD|FETCH|ROM|content~20_combout  & ((!\Processador|FD|FETCH|PC|DOUT [4]) # 
// (!\Processador|FD|FETCH|ROM|content~22_combout )))) # (\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & ((!\Processador|FD|FETCH|PC|DOUT [4]) # ((!\Processador|FD|FETCH|ROM|content~22_combout )))) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datab(!\Processador|FD|FETCH|PC|DOUT [4]),
	.datac(!\Processador|FD|FETCH|ROM|content~20_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~22_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MINU|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MINU|process_0~0 .extended_lut = "off";
defparam \MINU|process_0~0 .lut_mask = 64'hF5C4F5C400000000;
defparam \MINU|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N6
cyclonev_lcell_comb \SEGD|process_0~0 (
// Equation(s):
// \SEGD|process_0~0_combout  = ( \Processador|FD|FETCH|ROM|content~16_combout  & ( !\Processador|UC|Equal9~1_combout  & ( (\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q  & (\Processador|UC|Equal9~2_combout  & \Processador|FD|FETCH|ROM|content~15_combout )) ) 
// ) ) # ( !\Processador|FD|FETCH|ROM|content~16_combout  & ( !\Processador|UC|Equal9~1_combout  & ( (\Processador|UC|Equal9~2_combout  & (\Processador|FD|FETCH|ROM|content~15_combout  & ((\MINU|process_0~0_combout ) # 
// (\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q )))) ) ) )

	.dataa(!\Processador|FD|FETCH|PC|DOUT[5]~DUPLICATE_q ),
	.datab(!\Processador|UC|Equal9~2_combout ),
	.datac(!\MINU|process_0~0_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datae(!\Processador|FD|FETCH|ROM|content~16_combout ),
	.dataf(!\Processador|UC|Equal9~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\SEGD|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \SEGD|process_0~0 .extended_lut = "off";
defparam \SEGD|process_0~0 .lut_mask = 64'h0013001100000000;
defparam \SEGD|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N46
dffeas \SEGD|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGD|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGD|DOUT[3] .is_wysiwyg = "true";
defparam \SEGD|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N44
dffeas \SEGD|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGD|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGD|DOUT[2] .is_wysiwyg = "true";
defparam \SEGD|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N52
dffeas \SEGD|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGD|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SEGD|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \SEGD|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N50
dffeas \SEGD|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGD|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGD|DOUT[1] .is_wysiwyg = "true";
defparam \SEGD|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N33
cyclonev_lcell_comb \showHEX1|saida7seg[0]~0 (
// Equation(s):
// \showHEX1|saida7seg[0]~0_combout  = ( \SEGD|DOUT [1] & ( \SEGD|DOUT [3] ) ) # ( !\SEGD|DOUT [1] & ( !\SEGD|DOUT [2] $ (((!\SEGD|DOUT[0]~DUPLICATE_q ) # (\SEGD|DOUT [3]))) ) )

	.dataa(!\SEGD|DOUT [3]),
	.datab(gnd),
	.datac(!\SEGD|DOUT [2]),
	.datad(!\SEGD|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SEGD|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX1|saida7seg[0]~0 .lut_mask = 64'h0FA50FA555555555;
defparam \showHEX1|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N30
cyclonev_lcell_comb \showHEX1|saida7seg[1]~1 (
// Equation(s):
// \showHEX1|saida7seg[1]~1_combout  = ( \SEGD|DOUT [1] & ( ((\SEGD|DOUT [2] & !\SEGD|DOUT[0]~DUPLICATE_q )) # (\SEGD|DOUT [3]) ) ) # ( !\SEGD|DOUT [1] & ( (\SEGD|DOUT [2] & ((\SEGD|DOUT[0]~DUPLICATE_q ) # (\SEGD|DOUT [3]))) ) )

	.dataa(!\SEGD|DOUT [3]),
	.datab(!\SEGD|DOUT [2]),
	.datac(gnd),
	.datad(!\SEGD|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SEGD|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX1|saida7seg[1]~1 .lut_mask = 64'h1133113377557755;
defparam \showHEX1|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N53
dffeas \SEGD|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGD|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \SEGD|DOUT[0] .is_wysiwyg = "true";
defparam \SEGD|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N12
cyclonev_lcell_comb \showHEX1|saida7seg[2]~2 (
// Equation(s):
// \showHEX1|saida7seg[2]~2_combout  = ( \SEGD|DOUT [1] & ( ((!\SEGD|DOUT [2] & !\SEGD|DOUT [0])) # (\SEGD|DOUT [3]) ) ) # ( !\SEGD|DOUT [1] & ( (\SEGD|DOUT [3] & \SEGD|DOUT [2]) ) )

	.dataa(!\SEGD|DOUT [3]),
	.datab(!\SEGD|DOUT [2]),
	.datac(!\SEGD|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SEGD|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX1|saida7seg[2]~2 .lut_mask = 64'h11111111D5D5D5D5;
defparam \showHEX1|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N15
cyclonev_lcell_comb \showHEX1|saida7seg[3]~3 (
// Equation(s):
// \showHEX1|saida7seg[3]~3_combout  = ( \SEGD|DOUT [1] & ( ((\SEGD|DOUT [2] & \SEGD|DOUT[0]~DUPLICATE_q )) # (\SEGD|DOUT [3]) ) ) # ( !\SEGD|DOUT [1] & ( !\SEGD|DOUT [2] $ (((!\SEGD|DOUT[0]~DUPLICATE_q ) # (\SEGD|DOUT [3]))) ) )

	.dataa(!\SEGD|DOUT [3]),
	.datab(gnd),
	.datac(!\SEGD|DOUT [2]),
	.datad(!\SEGD|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SEGD|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX1|saida7seg[3]~3 .lut_mask = 64'h0FA50FA5555F555F;
defparam \showHEX1|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N39
cyclonev_lcell_comb \showHEX1|saida7seg[4]~4 (
// Equation(s):
// \showHEX1|saida7seg[4]~4_combout  = ( \SEGD|DOUT [3] & ( ((\SEGD|DOUT[0]~DUPLICATE_q ) # (\SEGD|DOUT [2])) # (\SEGD|DOUT [1]) ) ) # ( !\SEGD|DOUT [3] & ( ((!\SEGD|DOUT [1] & \SEGD|DOUT [2])) # (\SEGD|DOUT[0]~DUPLICATE_q ) ) )

	.dataa(!\SEGD|DOUT [1]),
	.datab(gnd),
	.datac(!\SEGD|DOUT [2]),
	.datad(!\SEGD|DOUT[0]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\SEGD|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX1|saida7seg[4]~4 .lut_mask = 64'h0AFF0AFF5FFF5FFF;
defparam \showHEX1|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y2_N27
cyclonev_lcell_comb \showHEX1|saida7seg[5]~5 (
// Equation(s):
// \showHEX1|saida7seg[5]~5_combout  = ( \SEGD|DOUT[0]~DUPLICATE_q  & ( \SEGD|DOUT [3] & ( (\SEGD|DOUT [2]) # (\SEGD|DOUT [1]) ) ) ) # ( !\SEGD|DOUT[0]~DUPLICATE_q  & ( \SEGD|DOUT [3] & ( (\SEGD|DOUT [2]) # (\SEGD|DOUT [1]) ) ) ) # ( 
// \SEGD|DOUT[0]~DUPLICATE_q  & ( !\SEGD|DOUT [3] & ( (!\SEGD|DOUT [2]) # (\SEGD|DOUT [1]) ) ) ) # ( !\SEGD|DOUT[0]~DUPLICATE_q  & ( !\SEGD|DOUT [3] & ( (\SEGD|DOUT [1] & !\SEGD|DOUT [2]) ) ) )

	.dataa(!\SEGD|DOUT [1]),
	.datab(gnd),
	.datac(!\SEGD|DOUT [2]),
	.datad(gnd),
	.datae(!\SEGD|DOUT[0]~DUPLICATE_q ),
	.dataf(!\SEGD|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX1|saida7seg[5]~5 .lut_mask = 64'h5050F5F55F5F5F5F;
defparam \showHEX1|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X44_Y2_N43
dffeas \SEGD|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGD|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SEGD|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \SEGD|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X44_Y2_N49
dffeas \SEGD|DOUT[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\SEGD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\SEGD|DOUT[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \SEGD|DOUT[1]~DUPLICATE .is_wysiwyg = "true";
defparam \SEGD|DOUT[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X45_Y2_N24
cyclonev_lcell_comb \showHEX1|saida7seg[6]~6 (
// Equation(s):
// \showHEX1|saida7seg[6]~6_combout  = ( \SEGD|DOUT[1]~DUPLICATE_q  & ( \SEGD|DOUT [3] ) ) # ( !\SEGD|DOUT[1]~DUPLICATE_q  & ( \SEGD|DOUT [3] & ( \SEGD|DOUT[2]~DUPLICATE_q  ) ) ) # ( \SEGD|DOUT[1]~DUPLICATE_q  & ( !\SEGD|DOUT [3] & ( 
// (\SEGD|DOUT[2]~DUPLICATE_q  & \SEGD|DOUT[0]~DUPLICATE_q ) ) ) ) # ( !\SEGD|DOUT[1]~DUPLICATE_q  & ( !\SEGD|DOUT [3] & ( !\SEGD|DOUT[2]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\SEGD|DOUT[2]~DUPLICATE_q ),
	.datac(!\SEGD|DOUT[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\SEGD|DOUT[1]~DUPLICATE_q ),
	.dataf(!\SEGD|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX1|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX1|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX1|saida7seg[6]~6 .lut_mask = 64'hCCCC03033333FFFF;
defparam \showHEX1|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N21
cyclonev_lcell_comb \MINU|process_0~1 (
// Equation(s):
// \MINU|process_0~1_combout  = ( \MINU|process_0~0_combout  & ( (!\Processador|UC|Equal9~1_combout  & (\Processador|UC|Equal9~2_combout  & (!\Processador|FD|FETCH|ROM|content~15_combout  & \Processador|FD|FETCH|ROM|content~17_combout ))) ) )

	.dataa(!\Processador|UC|Equal9~1_combout ),
	.datab(!\Processador|UC|Equal9~2_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~17_combout ),
	.datae(gnd),
	.dataf(!\MINU|process_0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MINU|process_0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MINU|process_0~1 .extended_lut = "off";
defparam \MINU|process_0~1 .lut_mask = 64'h0000000000200020;
defparam \MINU|process_0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N31
dffeas \MINU|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MINU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MINU|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MINU|DOUT[3] .is_wysiwyg = "true";
defparam \MINU|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N10
dffeas \MINU|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MINU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MINU|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MINU|DOUT[1] .is_wysiwyg = "true";
defparam \MINU|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N52
dffeas \MINU|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MINU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MINU|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MINU|DOUT[2] .is_wysiwyg = "true";
defparam \MINU|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N4
dffeas \MINU|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MINU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MINU|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MINU|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \MINU|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N6
cyclonev_lcell_comb \showHEX2|saida7seg[0]~0 (
// Equation(s):
// \showHEX2|saida7seg[0]~0_combout  = ( \MINU|DOUT[0]~DUPLICATE_q  & ( !\MINU|DOUT [3] $ (((\MINU|DOUT [2]) # (\MINU|DOUT [1]))) ) ) # ( !\MINU|DOUT[0]~DUPLICATE_q  & ( (!\MINU|DOUT [1] & ((\MINU|DOUT [2]))) # (\MINU|DOUT [1] & (\MINU|DOUT [3])) ) )

	.dataa(!\MINU|DOUT [3]),
	.datab(!\MINU|DOUT [1]),
	.datac(gnd),
	.datad(!\MINU|DOUT [2]),
	.datae(!\MINU|DOUT[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX2|saida7seg[0]~0 .lut_mask = 64'h11DD995511DD9955;
defparam \showHEX2|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N32
dffeas \MINU|DOUT[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MINU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MINU|DOUT[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MINU|DOUT[3]~DUPLICATE .is_wysiwyg = "true";
defparam \MINU|DOUT[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N5
dffeas \MINU|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MINU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MINU|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MINU|DOUT[0] .is_wysiwyg = "true";
defparam \MINU|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N53
dffeas \MINU|DOUT[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MINU|process_0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MINU|DOUT[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MINU|DOUT[2]~DUPLICATE .is_wysiwyg = "true";
defparam \MINU|DOUT[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N54
cyclonev_lcell_comb \showHEX2|saida7seg[1]~1 (
// Equation(s):
// \showHEX2|saida7seg[1]~1_combout  = ( \MINU|DOUT[2]~DUPLICATE_q  & ( (!\MINU|DOUT [1] $ (!\MINU|DOUT [0])) # (\MINU|DOUT[3]~DUPLICATE_q ) ) ) # ( !\MINU|DOUT[2]~DUPLICATE_q  & ( (\MINU|DOUT [1] & \MINU|DOUT[3]~DUPLICATE_q ) ) )

	.dataa(!\MINU|DOUT [1]),
	.datab(!\MINU|DOUT[3]~DUPLICATE_q ),
	.datac(!\MINU|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MINU|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX2|saida7seg[1]~1 .lut_mask = 64'h111111117B7B7B7B;
defparam \showHEX2|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N30
cyclonev_lcell_comb \showHEX2|saida7seg[2]~2 (
// Equation(s):
// \showHEX2|saida7seg[2]~2_combout  = ( \MINU|DOUT[0]~DUPLICATE_q  & ( (\MINU|DOUT [3] & ((\MINU|DOUT [2]) # (\MINU|DOUT [1]))) ) ) # ( !\MINU|DOUT[0]~DUPLICATE_q  & ( (!\MINU|DOUT [2] & ((\MINU|DOUT [1]))) # (\MINU|DOUT [2] & (\MINU|DOUT [3])) ) )

	.dataa(!\MINU|DOUT [3]),
	.datab(!\MINU|DOUT [1]),
	.datac(gnd),
	.datad(!\MINU|DOUT [2]),
	.datae(!\MINU|DOUT[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX2|saida7seg[2]~2 .lut_mask = 64'h3355115533551155;
defparam \showHEX2|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N42
cyclonev_lcell_comb \showHEX2|saida7seg[3]~3 (
// Equation(s):
// \showHEX2|saida7seg[3]~3_combout  = ( \MINU|DOUT[2]~DUPLICATE_q  & ( (!\MINU|DOUT [1] $ (\MINU|DOUT [0])) # (\MINU|DOUT[3]~DUPLICATE_q ) ) ) # ( !\MINU|DOUT[2]~DUPLICATE_q  & ( (!\MINU|DOUT [1] & (!\MINU|DOUT[3]~DUPLICATE_q  & \MINU|DOUT [0])) # 
// (\MINU|DOUT [1] & (\MINU|DOUT[3]~DUPLICATE_q )) ) )

	.dataa(!\MINU|DOUT [1]),
	.datab(!\MINU|DOUT[3]~DUPLICATE_q ),
	.datac(!\MINU|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\MINU|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX2|saida7seg[3]~3 .lut_mask = 64'h19191919B7B7B7B7;
defparam \showHEX2|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N45
cyclonev_lcell_comb \showHEX2|saida7seg[4]~4 (
// Equation(s):
// \showHEX2|saida7seg[4]~4_combout  = ( \MINU|DOUT[2]~DUPLICATE_q  & ( (!\MINU|DOUT [1]) # ((\MINU|DOUT [0]) # (\MINU|DOUT[3]~DUPLICATE_q )) ) ) # ( !\MINU|DOUT[2]~DUPLICATE_q  & ( ((\MINU|DOUT [1] & \MINU|DOUT[3]~DUPLICATE_q )) # (\MINU|DOUT [0]) ) )

	.dataa(!\MINU|DOUT [1]),
	.datab(!\MINU|DOUT[3]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\MINU|DOUT [0]),
	.datae(gnd),
	.dataf(!\MINU|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX2|saida7seg[4]~4 .lut_mask = 64'h11FF11FFBBFFBBFF;
defparam \showHEX2|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N57
cyclonev_lcell_comb \showHEX2|saida7seg[5]~5 (
// Equation(s):
// \showHEX2|saida7seg[5]~5_combout  = ( \MINU|DOUT[2]~DUPLICATE_q  & ( ((\MINU|DOUT [1] & \MINU|DOUT [0])) # (\MINU|DOUT[3]~DUPLICATE_q ) ) ) # ( !\MINU|DOUT[2]~DUPLICATE_q  & ( ((!\MINU|DOUT[3]~DUPLICATE_q  & \MINU|DOUT [0])) # (\MINU|DOUT [1]) ) )

	.dataa(!\MINU|DOUT [1]),
	.datab(gnd),
	.datac(!\MINU|DOUT[3]~DUPLICATE_q ),
	.datad(!\MINU|DOUT [0]),
	.datae(gnd),
	.dataf(!\MINU|DOUT[2]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX2|saida7seg[5]~5 .lut_mask = 64'h55F555F50F5F0F5F;
defparam \showHEX2|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y2_N42
cyclonev_lcell_comb \showHEX2|saida7seg[6]~6 (
// Equation(s):
// \showHEX2|saida7seg[6]~6_combout  = ( \MINU|DOUT[0]~DUPLICATE_q  & ( (!\MINU|DOUT [3] & (!\MINU|DOUT [2] $ (\MINU|DOUT [1]))) # (\MINU|DOUT [3] & ((\MINU|DOUT [1]) # (\MINU|DOUT [2]))) ) ) # ( !\MINU|DOUT[0]~DUPLICATE_q  & ( !\MINU|DOUT [3] $ 
// (((\MINU|DOUT [1]) # (\MINU|DOUT [2]))) ) )

	.dataa(!\MINU|DOUT [3]),
	.datab(!\MINU|DOUT [2]),
	.datac(gnd),
	.datad(!\MINU|DOUT [1]),
	.datae(!\MINU|DOUT[0]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX2|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX2|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX2|saida7seg[6]~6 .lut_mask = 64'h9955997799559977;
defparam \showHEX2|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N27
cyclonev_lcell_comb \MIND|process_0~0 (
// Equation(s):
// \MIND|process_0~0_combout  = ( \Processador|UC|Equal9~2_combout  & ( (!\Processador|UC|Equal9~1_combout  & (\Processador|FD|FETCH|ROM|content~17_combout  & (\Processador|FD|FETCH|ROM|content~15_combout  & \MINU|process_0~0_combout ))) ) )

	.dataa(!\Processador|UC|Equal9~1_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~17_combout ),
	.datac(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datad(!\MINU|process_0~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|Equal9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\MIND|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \MIND|process_0~0 .extended_lut = "off";
defparam \MIND|process_0~0 .lut_mask = 64'h0000000000020002;
defparam \MIND|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N29
dffeas \MIND|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MIND|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIND|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \MIND|DOUT[3] .is_wysiwyg = "true";
defparam \MIND|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N25
dffeas \MIND|DOUT[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MIND|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIND|DOUT[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \MIND|DOUT[0]~DUPLICATE .is_wysiwyg = "true";
defparam \MIND|DOUT[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N46
dffeas \MIND|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MIND|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIND|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \MIND|DOUT[1] .is_wysiwyg = "true";
defparam \MIND|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y2_N14
dffeas \MIND|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MIND|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIND|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \MIND|DOUT[2] .is_wysiwyg = "true";
defparam \MIND|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N24
cyclonev_lcell_comb \showHEX3|saida7seg[0]~0 (
// Equation(s):
// \showHEX3|saida7seg[0]~0_combout  = ( \MIND|DOUT [2] & ( ((!\MIND|DOUT[0]~DUPLICATE_q  & !\MIND|DOUT [1])) # (\MIND|DOUT [3]) ) ) # ( !\MIND|DOUT [2] & ( (!\MIND|DOUT [3] & (\MIND|DOUT[0]~DUPLICATE_q  & !\MIND|DOUT [1])) # (\MIND|DOUT [3] & ((\MIND|DOUT 
// [1]))) ) )

	.dataa(!\MIND|DOUT [3]),
	.datab(!\MIND|DOUT[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\MIND|DOUT [1]),
	.datae(gnd),
	.dataf(!\MIND|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX3|saida7seg[0]~0 .lut_mask = 64'h22552255DD55DD55;
defparam \showHEX3|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N26
dffeas \MIND|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~153_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\MIND|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\MIND|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \MIND|DOUT[0] .is_wysiwyg = "true";
defparam \MIND|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N15
cyclonev_lcell_comb \showHEX3|saida7seg[1]~1 (
// Equation(s):
// \showHEX3|saida7seg[1]~1_combout  = ( \MIND|DOUT [0] & ( (!\MIND|DOUT [1] & (\MIND|DOUT [2])) # (\MIND|DOUT [1] & ((\MIND|DOUT [3]))) ) ) # ( !\MIND|DOUT [0] & ( (!\MIND|DOUT [2] & (\MIND|DOUT [1] & \MIND|DOUT [3])) # (\MIND|DOUT [2] & ((\MIND|DOUT [3]) # 
// (\MIND|DOUT [1]))) ) )

	.dataa(!\MIND|DOUT [2]),
	.datab(gnd),
	.datac(!\MIND|DOUT [1]),
	.datad(!\MIND|DOUT [3]),
	.datae(gnd),
	.dataf(!\MIND|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX3|saida7seg[1]~1 .lut_mask = 64'h055F055F505F505F;
defparam \showHEX3|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N27
cyclonev_lcell_comb \showHEX3|saida7seg[2]~2 (
// Equation(s):
// \showHEX3|saida7seg[2]~2_combout  = (!\MIND|DOUT [2] & (\MIND|DOUT [1] & ((!\MIND|DOUT[0]~DUPLICATE_q ) # (\MIND|DOUT [3])))) # (\MIND|DOUT [2] & (\MIND|DOUT [3]))

	.dataa(!\MIND|DOUT [3]),
	.datab(!\MIND|DOUT[0]~DUPLICATE_q ),
	.datac(!\MIND|DOUT [2]),
	.datad(!\MIND|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX3|saida7seg[2]~2 .lut_mask = 64'h05D505D505D505D5;
defparam \showHEX3|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N57
cyclonev_lcell_comb \showHEX3|saida7seg[3]~3 (
// Equation(s):
// \showHEX3|saida7seg[3]~3_combout  = ( \MIND|DOUT [2] & ( (!\MIND|DOUT[0]~DUPLICATE_q  $ (\MIND|DOUT [1])) # (\MIND|DOUT [3]) ) ) # ( !\MIND|DOUT [2] & ( (!\MIND|DOUT [1] & (\MIND|DOUT[0]~DUPLICATE_q  & !\MIND|DOUT [3])) # (\MIND|DOUT [1] & ((\MIND|DOUT 
// [3]))) ) )

	.dataa(!\MIND|DOUT[0]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\MIND|DOUT [1]),
	.datad(!\MIND|DOUT [3]),
	.datae(gnd),
	.dataf(!\MIND|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX3|saida7seg[3]~3 .lut_mask = 64'h500F500FA5FFA5FF;
defparam \showHEX3|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N51
cyclonev_lcell_comb \showHEX3|saida7seg[4]~4 (
// Equation(s):
// \showHEX3|saida7seg[4]~4_combout  = ((!\MIND|DOUT [1] & ((\MIND|DOUT [2]))) # (\MIND|DOUT [1] & (\MIND|DOUT [3]))) # (\MIND|DOUT[0]~DUPLICATE_q )

	.dataa(!\MIND|DOUT [3]),
	.datab(!\MIND|DOUT[0]~DUPLICATE_q ),
	.datac(!\MIND|DOUT [2]),
	.datad(!\MIND|DOUT [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX3|saida7seg[4]~4 .lut_mask = 64'h3F773F773F773F77;
defparam \showHEX3|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N42
cyclonev_lcell_comb \showHEX3|saida7seg[5]~5 (
// Equation(s):
// \showHEX3|saida7seg[5]~5_combout  = ( \MIND|DOUT [1] & ( ((!\MIND|DOUT [2]) # (\MIND|DOUT[0]~DUPLICATE_q )) # (\MIND|DOUT [3]) ) ) # ( !\MIND|DOUT [1] & ( (!\MIND|DOUT [3] & (!\MIND|DOUT [2] & \MIND|DOUT[0]~DUPLICATE_q )) # (\MIND|DOUT [3] & (\MIND|DOUT 
// [2])) ) )

	.dataa(!\MIND|DOUT [3]),
	.datab(!\MIND|DOUT [2]),
	.datac(gnd),
	.datad(!\MIND|DOUT[0]~DUPLICATE_q ),
	.datae(!\MIND|DOUT [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX3|saida7seg[5]~5 .lut_mask = 64'h1199DDFF1199DDFF;
defparam \showHEX3|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N48
cyclonev_lcell_comb \showHEX3|saida7seg[6]~6 (
// Equation(s):
// \showHEX3|saida7seg[6]~6_combout  = ( \MIND|DOUT [2] & ( ((\MIND|DOUT[0]~DUPLICATE_q  & \MIND|DOUT [1])) # (\MIND|DOUT [3]) ) ) # ( !\MIND|DOUT [2] & ( !\MIND|DOUT [3] $ (\MIND|DOUT [1]) ) )

	.dataa(!\MIND|DOUT [3]),
	.datab(!\MIND|DOUT[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\MIND|DOUT [1]),
	.datae(gnd),
	.dataf(!\MIND|DOUT [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX3|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX3|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX3|saida7seg[6]~6 .lut_mask = 64'hAA55AA5555775577;
defparam \showHEX3|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y4_N15
cyclonev_lcell_comb \DECODER|habilitaHex[4]~1 (
// Equation(s):
// \DECODER|habilitaHex[4]~1_combout  = ( \Processador|FD|FETCH|ROM|content~18_combout  & ( (!\Processador|FD|FETCH|ROM|content~16_combout  & \Processador|FD|FETCH|ROM|content~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|FETCH|ROM|content~16_combout ),
	.datad(!\Processador|FD|FETCH|ROM|content~2_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER|habilitaHex[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER|habilitaHex[4]~1 .extended_lut = "off";
defparam \DECODER|habilitaHex[4]~1 .lut_mask = 64'h0000000000F000F0;
defparam \DECODER|habilitaHex[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y4_N54
cyclonev_lcell_comb \DECODER|habilitaHex[4]~0 (
// Equation(s):
// \DECODER|habilitaHex[4]~0_combout  = ( \Processador|FD|FETCH|ROM|content~22_combout  & ( ((!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|content~20_combout )) # (\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ) ) ) # ( 
// !\Processador|FD|FETCH|ROM|content~22_combout  & ( (!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q  & \Processador|FD|FETCH|ROM|content~20_combout ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|FETCH|PC|DOUT[3]~DUPLICATE_q ),
	.datac(!\Processador|FD|FETCH|ROM|content~20_combout ),
	.datad(!\Processador|FD|FETCH|PC|DOUT[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DECODER|habilitaHex[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DECODER|habilitaHex[4]~0 .extended_lut = "off";
defparam \DECODER|habilitaHex[4]~0 .lut_mask = 64'h0C0C0C0C0CFF0CFF;
defparam \DECODER|habilitaHex[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N18
cyclonev_lcell_comb \HORU|process_0~0 (
// Equation(s):
// \HORU|process_0~0_combout  = ( !\Processador|FD|FETCH|ROM|content~15_combout  & ( (!\Processador|UC|Equal9~1_combout  & (\Processador|UC|Equal9~2_combout  & (\DECODER|habilitaHex[4]~1_combout  & !\DECODER|habilitaHex[4]~0_combout ))) ) )

	.dataa(!\Processador|UC|Equal9~1_combout ),
	.datab(!\Processador|UC|Equal9~2_combout ),
	.datac(!\DECODER|habilitaHex[4]~1_combout ),
	.datad(!\DECODER|habilitaHex[4]~0_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HORU|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HORU|process_0~0 .extended_lut = "off";
defparam \HORU|process_0~0 .lut_mask = 64'h0200020000000000;
defparam \HORU|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N32
dffeas \HORU|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HORU|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HORU|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HORU|DOUT[2] .is_wysiwyg = "true";
defparam \HORU|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N0
cyclonev_lcell_comb \HORU|DOUT[1]~feeder (
// Equation(s):
// \HORU|DOUT[1]~feeder_combout  = ( \Processador|FD|BancoReg|registrador~158_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~158_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HORU|DOUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HORU|DOUT[1]~feeder .extended_lut = "off";
defparam \HORU|DOUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HORU|DOUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N2
dffeas \HORU|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\HORU|DOUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HORU|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HORU|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HORU|DOUT[1] .is_wysiwyg = "true";
defparam \HORU|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N3
cyclonev_lcell_comb \HORU|DOUT[0]~feeder (
// Equation(s):
// \HORU|DOUT[0]~feeder_combout  = ( \Processador|FD|BancoReg|registrador~153_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~153_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HORU|DOUT[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HORU|DOUT[0]~feeder .extended_lut = "off";
defparam \HORU|DOUT[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HORU|DOUT[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N5
dffeas \HORU|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\HORU|DOUT[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HORU|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HORU|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HORU|DOUT[0] .is_wysiwyg = "true";
defparam \HORU|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N33
cyclonev_lcell_comb \HORU|DOUT[3]~feeder (
// Equation(s):
// \HORU|DOUT[3]~feeder_combout  = ( \Processador|FD|BancoReg|registrador~168_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|BancoReg|registrador~168_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HORU|DOUT[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HORU|DOUT[3]~feeder .extended_lut = "off";
defparam \HORU|DOUT[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \HORU|DOUT[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y2_N35
dffeas \HORU|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\HORU|DOUT[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HORU|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HORU|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HORU|DOUT[3] .is_wysiwyg = "true";
defparam \HORU|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N18
cyclonev_lcell_comb \showHEX4|saida7seg[0]~0 (
// Equation(s):
// \showHEX4|saida7seg[0]~0_combout  = ( \HORU|DOUT [3] & ( (\HORU|DOUT [1]) # (\HORU|DOUT [2]) ) ) # ( !\HORU|DOUT [3] & ( (!\HORU|DOUT [1] & (!\HORU|DOUT [2] $ (!\HORU|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\HORU|DOUT [2]),
	.datac(!\HORU|DOUT [1]),
	.datad(!\HORU|DOUT [0]),
	.datae(gnd),
	.dataf(!\HORU|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX4|saida7seg[0]~0 .lut_mask = 64'h30C030C03F3F3F3F;
defparam \showHEX4|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N54
cyclonev_lcell_comb \showHEX4|saida7seg[1]~1 (
// Equation(s):
// \showHEX4|saida7seg[1]~1_combout  = ( \HORU|DOUT [3] & ( (\HORU|DOUT [1]) # (\HORU|DOUT [2]) ) ) # ( !\HORU|DOUT [3] & ( (\HORU|DOUT [2] & (!\HORU|DOUT [1] $ (!\HORU|DOUT [0]))) ) )

	.dataa(gnd),
	.datab(!\HORU|DOUT [2]),
	.datac(!\HORU|DOUT [1]),
	.datad(!\HORU|DOUT [0]),
	.datae(gnd),
	.dataf(!\HORU|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX4|saida7seg[1]~1 .lut_mask = 64'h033003303F3F3F3F;
defparam \showHEX4|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N21
cyclonev_lcell_comb \showHEX4|saida7seg[2]~2 (
// Equation(s):
// \showHEX4|saida7seg[2]~2_combout  = ( \HORU|DOUT [3] & ( (\HORU|DOUT [2]) # (\HORU|DOUT [1]) ) ) # ( !\HORU|DOUT [3] & ( (\HORU|DOUT [1] & (!\HORU|DOUT [2] & !\HORU|DOUT [0])) ) )

	.dataa(!\HORU|DOUT [1]),
	.datab(!\HORU|DOUT [2]),
	.datac(gnd),
	.datad(!\HORU|DOUT [0]),
	.datae(gnd),
	.dataf(!\HORU|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX4|saida7seg[2]~2 .lut_mask = 64'h4400440077777777;
defparam \showHEX4|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N39
cyclonev_lcell_comb \showHEX4|saida7seg[3]~3 (
// Equation(s):
// \showHEX4|saida7seg[3]~3_combout  = ( \HORU|DOUT [3] & ( (\HORU|DOUT [2]) # (\HORU|DOUT [1]) ) ) # ( !\HORU|DOUT [3] & ( (!\HORU|DOUT [1] & (!\HORU|DOUT [2] $ (!\HORU|DOUT [0]))) # (\HORU|DOUT [1] & (\HORU|DOUT [2] & \HORU|DOUT [0])) ) )

	.dataa(!\HORU|DOUT [1]),
	.datab(!\HORU|DOUT [2]),
	.datac(gnd),
	.datad(!\HORU|DOUT [0]),
	.datae(gnd),
	.dataf(!\HORU|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX4|saida7seg[3]~3 .lut_mask = 64'h2299229977777777;
defparam \showHEX4|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N9
cyclonev_lcell_comb \showHEX4|saida7seg[4]~4 (
// Equation(s):
// \showHEX4|saida7seg[4]~4_combout  = ( \HORU|DOUT [0] & ( \HORU|DOUT [3] ) ) # ( !\HORU|DOUT [0] & ( \HORU|DOUT [3] & ( (\HORU|DOUT [2]) # (\HORU|DOUT [1]) ) ) ) # ( \HORU|DOUT [0] & ( !\HORU|DOUT [3] ) ) # ( !\HORU|DOUT [0] & ( !\HORU|DOUT [3] & ( 
// (!\HORU|DOUT [1] & \HORU|DOUT [2]) ) ) )

	.dataa(!\HORU|DOUT [1]),
	.datab(!\HORU|DOUT [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\HORU|DOUT [0]),
	.dataf(!\HORU|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX4|saida7seg[4]~4 .lut_mask = 64'h2222FFFF7777FFFF;
defparam \showHEX4|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N15
cyclonev_lcell_comb \showHEX4|saida7seg[5]~5 (
// Equation(s):
// \showHEX4|saida7seg[5]~5_combout  = ( \HORU|DOUT [0] & ( (!\HORU|DOUT [2] $ (\HORU|DOUT [3])) # (\HORU|DOUT [1]) ) ) # ( !\HORU|DOUT [0] & ( (!\HORU|DOUT [2] & (\HORU|DOUT [1])) # (\HORU|DOUT [2] & ((\HORU|DOUT [3]))) ) )

	.dataa(!\HORU|DOUT [1]),
	.datab(!\HORU|DOUT [2]),
	.datac(gnd),
	.datad(!\HORU|DOUT [3]),
	.datae(!\HORU|DOUT [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX4|saida7seg[5]~5 .lut_mask = 64'h4477DD774477DD77;
defparam \showHEX4|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y2_N36
cyclonev_lcell_comb \showHEX4|saida7seg[6]~6 (
// Equation(s):
// \showHEX4|saida7seg[6]~6_combout  = ( \HORU|DOUT [3] & ( (\HORU|DOUT [1]) # (\HORU|DOUT [2]) ) ) # ( !\HORU|DOUT [3] & ( (!\HORU|DOUT [2] & (!\HORU|DOUT [1])) # (\HORU|DOUT [2] & (\HORU|DOUT [1] & \HORU|DOUT [0])) ) )

	.dataa(gnd),
	.datab(!\HORU|DOUT [2]),
	.datac(!\HORU|DOUT [1]),
	.datad(!\HORU|DOUT [0]),
	.datae(gnd),
	.dataf(!\HORU|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX4|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX4|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX4|saida7seg[6]~6 .lut_mask = 64'hC0C3C0C33F3F3F3F;
defparam \showHEX4|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N39
cyclonev_lcell_comb \HORD|process_0~0 (
// Equation(s):
// \HORD|process_0~0_combout  = ( \Processador|UC|Equal9~2_combout  & ( (\DECODER|habilitaHex[4]~1_combout  & (\Processador|FD|FETCH|ROM|content~15_combout  & (!\DECODER|habilitaHex[4]~0_combout  & !\Processador|UC|Equal9~1_combout ))) ) )

	.dataa(!\DECODER|habilitaHex[4]~1_combout ),
	.datab(!\Processador|FD|FETCH|ROM|content~15_combout ),
	.datac(!\DECODER|habilitaHex[4]~0_combout ),
	.datad(!\Processador|UC|Equal9~1_combout ),
	.datae(gnd),
	.dataf(!\Processador|UC|Equal9~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\HORD|process_0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \HORD|process_0~0 .extended_lut = "off";
defparam \HORD|process_0~0 .lut_mask = 64'h0000000010001000;
defparam \HORD|process_0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N41
dffeas \HORD|DOUT[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~168_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HORD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HORD|DOUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \HORD|DOUT[3] .is_wysiwyg = "true";
defparam \HORD|DOUT[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N2
dffeas \HORD|DOUT[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~158_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HORD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HORD|DOUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \HORD|DOUT[1] .is_wysiwyg = "true";
defparam \HORD|DOUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y4_N23
dffeas \HORD|DOUT[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Processador|FD|BancoReg|registrador~163_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\HORD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HORD|DOUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \HORD|DOUT[2] .is_wysiwyg = "true";
defparam \HORD|DOUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y3_N5
dffeas \HORD|DOUT[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\Processador|FD|BancoReg|registrador~153_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\HORD|process_0~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\HORD|DOUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \HORD|DOUT[0] .is_wysiwyg = "true";
defparam \HORD|DOUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N57
cyclonev_lcell_comb \showHEX5|saida7seg[0]~0 (
// Equation(s):
// \showHEX5|saida7seg[0]~0_combout  = ( \HORD|DOUT [0] & ( !\HORD|DOUT [3] $ (((\HORD|DOUT [2]) # (\HORD|DOUT [1]))) ) ) # ( !\HORD|DOUT [0] & ( (!\HORD|DOUT [1] & ((\HORD|DOUT [2]))) # (\HORD|DOUT [1] & (\HORD|DOUT [3])) ) )

	.dataa(!\HORD|DOUT [3]),
	.datab(gnd),
	.datac(!\HORD|DOUT [1]),
	.datad(!\HORD|DOUT [2]),
	.datae(gnd),
	.dataf(!\HORD|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[0]~0 .extended_lut = "off";
defparam \showHEX5|saida7seg[0]~0 .lut_mask = 64'h05F505F5A555A555;
defparam \showHEX5|saida7seg[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N24
cyclonev_lcell_comb \showHEX5|saida7seg[1]~1 (
// Equation(s):
// \showHEX5|saida7seg[1]~1_combout  = ( \HORD|DOUT [3] & ( (\HORD|DOUT [2]) # (\HORD|DOUT [1]) ) ) # ( !\HORD|DOUT [3] & ( (\HORD|DOUT [2] & (!\HORD|DOUT [1] $ (!\HORD|DOUT [0]))) ) )

	.dataa(!\HORD|DOUT [1]),
	.datab(!\HORD|DOUT [0]),
	.datac(gnd),
	.datad(!\HORD|DOUT [2]),
	.datae(gnd),
	.dataf(!\HORD|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[1]~1 .extended_lut = "off";
defparam \showHEX5|saida7seg[1]~1 .lut_mask = 64'h0066006655FF55FF;
defparam \showHEX5|saida7seg[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N30
cyclonev_lcell_comb \showHEX5|saida7seg[2]~2 (
// Equation(s):
// \showHEX5|saida7seg[2]~2_combout  = ( \HORD|DOUT [2] & ( \HORD|DOUT [1] & ( \HORD|DOUT [3] ) ) ) # ( !\HORD|DOUT [2] & ( \HORD|DOUT [1] & ( (!\HORD|DOUT [0]) # (\HORD|DOUT [3]) ) ) ) # ( \HORD|DOUT [2] & ( !\HORD|DOUT [1] & ( \HORD|DOUT [3] ) ) )

	.dataa(gnd),
	.datab(!\HORD|DOUT [0]),
	.datac(!\HORD|DOUT [3]),
	.datad(gnd),
	.datae(!\HORD|DOUT [2]),
	.dataf(!\HORD|DOUT [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[2]~2 .extended_lut = "off";
defparam \showHEX5|saida7seg[2]~2 .lut_mask = 64'h00000F0FCFCF0F0F;
defparam \showHEX5|saida7seg[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N36
cyclonev_lcell_comb \showHEX5|saida7seg[3]~3 (
// Equation(s):
// \showHEX5|saida7seg[3]~3_combout  = ( \HORD|DOUT [0] & ( (!\HORD|DOUT [1] & (!\HORD|DOUT [2] $ (\HORD|DOUT [3]))) # (\HORD|DOUT [1] & ((\HORD|DOUT [3]) # (\HORD|DOUT [2]))) ) ) # ( !\HORD|DOUT [0] & ( (!\HORD|DOUT [1] & (\HORD|DOUT [2])) # (\HORD|DOUT [1] 
// & ((\HORD|DOUT [3]))) ) )

	.dataa(!\HORD|DOUT [1]),
	.datab(!\HORD|DOUT [2]),
	.datac(!\HORD|DOUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HORD|DOUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[3]~3 .extended_lut = "off";
defparam \showHEX5|saida7seg[3]~3 .lut_mask = 64'h2727272797979797;
defparam \showHEX5|saida7seg[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N6
cyclonev_lcell_comb \showHEX5|saida7seg[4]~4 (
// Equation(s):
// \showHEX5|saida7seg[4]~4_combout  = ((!\HORD|DOUT [1] & ((\HORD|DOUT [2]))) # (\HORD|DOUT [1] & (\HORD|DOUT [3]))) # (\HORD|DOUT [0])

	.dataa(!\HORD|DOUT [3]),
	.datab(!\HORD|DOUT [0]),
	.datac(!\HORD|DOUT [1]),
	.datad(!\HORD|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[4]~4 .extended_lut = "off";
defparam \showHEX5|saida7seg[4]~4 .lut_mask = 64'h37F737F737F737F7;
defparam \showHEX5|saida7seg[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N9
cyclonev_lcell_comb \showHEX5|saida7seg[5]~5 (
// Equation(s):
// \showHEX5|saida7seg[5]~5_combout  = (!\HORD|DOUT [0] & ((!\HORD|DOUT [2] & ((\HORD|DOUT [1]))) # (\HORD|DOUT [2] & (\HORD|DOUT [3])))) # (\HORD|DOUT [0] & ((!\HORD|DOUT [3] $ (\HORD|DOUT [2])) # (\HORD|DOUT [1])))

	.dataa(!\HORD|DOUT [3]),
	.datab(!\HORD|DOUT [0]),
	.datac(!\HORD|DOUT [1]),
	.datad(!\HORD|DOUT [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[5]~5 .extended_lut = "off";
defparam \showHEX5|saida7seg[5]~5 .lut_mask = 64'h2F572F572F572F57;
defparam \showHEX5|saida7seg[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y5_N39
cyclonev_lcell_comb \showHEX5|saida7seg[6]~6 (
// Equation(s):
// \showHEX5|saida7seg[6]~6_combout  = ( \HORD|DOUT [3] & ( (\HORD|DOUT [2]) # (\HORD|DOUT [1]) ) ) # ( !\HORD|DOUT [3] & ( (!\HORD|DOUT [1] & (!\HORD|DOUT [2])) # (\HORD|DOUT [1] & (\HORD|DOUT [2] & \HORD|DOUT [0])) ) )

	.dataa(!\HORD|DOUT [1]),
	.datab(!\HORD|DOUT [2]),
	.datac(!\HORD|DOUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\HORD|DOUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\showHEX5|saida7seg[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \showHEX5|saida7seg[6]~6 .extended_lut = "off";
defparam \showHEX5|saida7seg[6]~6 .lut_mask = 64'h8989898977777777;
defparam \showHEX5|saida7seg[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X39_Y3_N51
cyclonev_lcell_comb \Processador|FD|ULA|saida[0]~1 (
// Equation(s):
// \Processador|FD|ULA|saida[0]~1_combout  = ( \Processador|FD|ULA|saida[0]~0_combout  & ( (!\Processador|FD|ULA|saida[1]~16_combout  & ((!\Processador|FD|ULA|Equal7~1_combout ))) # (\Processador|FD|ULA|saida[1]~16_combout  & 
// (\Processador|FD|ULA|Add0~1_sumout )) ) ) # ( !\Processador|FD|ULA|saida[0]~0_combout  & ( (\Processador|FD|ULA|Add0~1_sumout  & \Processador|FD|ULA|saida[1]~16_combout ) ) )

	.dataa(!\Processador|FD|ULA|Add0~1_sumout ),
	.datab(gnd),
	.datac(!\Processador|FD|ULA|Equal7~1_combout ),
	.datad(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|saida[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[0]~1 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[0]~1 .lut_mask = 64'h00550055F055F055;
defparam \Processador|FD|ULA|saida[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N24
cyclonev_lcell_comb \Processador|FD|ULA|saida[1]~3 (
// Equation(s):
// \Processador|FD|ULA|saida[1]~3_combout  = ( \Processador|FD|ULA|saida[1]~2_combout  & ( (!\Processador|FD|ULA|saida[1]~16_combout  & (!\Processador|FD|ULA|Equal7~1_combout )) # (\Processador|FD|ULA|saida[1]~16_combout  & 
// ((\Processador|FD|ULA|Add0~5_sumout ))) ) ) # ( !\Processador|FD|ULA|saida[1]~2_combout  & ( (\Processador|FD|ULA|saida[1]~16_combout  & \Processador|FD|ULA|Add0~5_sumout ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datac(!\Processador|FD|ULA|Equal7~1_combout ),
	.datad(!\Processador|FD|ULA|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|saida[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[1]~3 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[1]~3 .lut_mask = 64'h00330033C0F3C0F3;
defparam \Processador|FD|ULA|saida[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N36
cyclonev_lcell_comb \Processador|FD|ULA|saida[2]~5 (
// Equation(s):
// \Processador|FD|ULA|saida[2]~5_combout  = ( \Processador|FD|ULA|Add0~9_sumout  & ( ((\Processador|FD|ULA|saida[2]~4_combout  & !\Processador|FD|ULA|Equal7~1_combout )) # (\Processador|FD|ULA|saida[1]~16_combout ) ) ) # ( !\Processador|FD|ULA|Add0~9_sumout 
//  & ( (\Processador|FD|ULA|saida[2]~4_combout  & (!\Processador|FD|ULA|saida[1]~16_combout  & !\Processador|FD|ULA|Equal7~1_combout )) ) )

	.dataa(!\Processador|FD|ULA|saida[2]~4_combout ),
	.datab(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datac(!\Processador|FD|ULA|Equal7~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[2]~5 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[2]~5 .lut_mask = 64'h4040404073737373;
defparam \Processador|FD|ULA|saida[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X44_Y4_N36
cyclonev_lcell_comb \Processador|FD|ULA|saida[3]~7 (
// Equation(s):
// \Processador|FD|ULA|saida[3]~7_combout  = ( \Processador|FD|ULA|saida[1]~16_combout  & ( \Processador|FD|ULA|Equal7~1_combout  & ( \Processador|FD|ULA|Add0~13_sumout  ) ) ) # ( \Processador|FD|ULA|saida[1]~16_combout  & ( 
// !\Processador|FD|ULA|Equal7~1_combout  & ( \Processador|FD|ULA|Add0~13_sumout  ) ) ) # ( !\Processador|FD|ULA|saida[1]~16_combout  & ( !\Processador|FD|ULA|Equal7~1_combout  & ( \Processador|FD|ULA|saida[3]~6_combout  ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|ULA|Add0~13_sumout ),
	.datac(!\Processador|FD|ULA|saida[3]~6_combout ),
	.datad(gnd),
	.datae(!\Processador|FD|ULA|saida[1]~16_combout ),
	.dataf(!\Processador|FD|ULA|Equal7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[3]~7 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[3]~7 .lut_mask = 64'h0F0F333300003333;
defparam \Processador|FD|ULA|saida[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y3_N30
cyclonev_lcell_comb \Processador|FD|ULA|saida[4]~9 (
// Equation(s):
// \Processador|FD|ULA|saida[4]~9_combout  = ( \Processador|FD|ULA|saida[1]~16_combout  & ( (\Processador|FD|ULA|Add0~17_sumout ) # (\Processador|FD|ULA|saida[4]~8_combout ) ) ) # ( !\Processador|FD|ULA|saida[1]~16_combout  & ( 
// \Processador|FD|ULA|saida[4]~8_combout  ) )

	.dataa(gnd),
	.datab(!\Processador|FD|ULA|saida[4]~8_combout ),
	.datac(!\Processador|FD|ULA|Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[4]~9 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[4]~9 .lut_mask = 64'h333333333F3F3F3F;
defparam \Processador|FD|ULA|saida[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N9
cyclonev_lcell_comb \Processador|FD|ULA|saida[5]~11 (
// Equation(s):
// \Processador|FD|ULA|saida[5]~11_combout  = ( \Processador|FD|ULA|Add0~21_sumout  & ( (\Processador|FD|ULA|saida[5]~10_combout ) # (\Processador|FD|ULA|saida[1]~16_combout ) ) ) # ( !\Processador|FD|ULA|Add0~21_sumout  & ( 
// (!\Processador|FD|ULA|saida[1]~16_combout  & \Processador|FD|ULA|saida[5]~10_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datad(!\Processador|FD|ULA|saida[5]~10_combout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Add0~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[5]~11 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[5]~11 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \Processador|FD|ULA|saida[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N12
cyclonev_lcell_comb \Processador|FD|ULA|saida[6]~13 (
// Equation(s):
// \Processador|FD|ULA|saida[6]~13_combout  = ( \Processador|FD|ULA|Add0~25_sumout  & ( (\Processador|FD|ULA|saida[6]~12_combout ) # (\Processador|FD|ULA|saida[1]~16_combout ) ) ) # ( !\Processador|FD|ULA|Add0~25_sumout  & ( 
// (!\Processador|FD|ULA|saida[1]~16_combout  & \Processador|FD|ULA|saida[6]~12_combout ) ) )

	.dataa(gnd),
	.datab(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datac(!\Processador|FD|ULA|saida[6]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[6]~13 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[6]~13 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \Processador|FD|ULA|saida[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y3_N36
cyclonev_lcell_comb \Processador|FD|ULA|saida[7]~15 (
// Equation(s):
// \Processador|FD|ULA|saida[7]~15_combout  = ( \Processador|FD|ULA|saida[7]~14_combout  & ( (!\Processador|FD|ULA|saida[1]~16_combout ) # (\Processador|FD|ULA|Add0~29_sumout ) ) ) # ( !\Processador|FD|ULA|saida[7]~14_combout  & ( 
// (\Processador|FD|ULA|saida[1]~16_combout  & \Processador|FD|ULA|Add0~29_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Processador|FD|ULA|saida[1]~16_combout ),
	.datad(!\Processador|FD|ULA|Add0~29_sumout ),
	.datae(gnd),
	.dataf(!\Processador|FD|ULA|saida[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Processador|FD|ULA|saida[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Processador|FD|ULA|saida[7]~15 .extended_lut = "off";
defparam \Processador|FD|ULA|saida[7]~15 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \Processador|FD|ULA|saida[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
