{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-317,-111",
   "Display-PortTypeClock":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/xdma_0_axi_aclk:false|/xdma_clock_IBUF_OUT:false|/ddr4_reset_peripheral_aresetn:false|/util_ds_buf_0_IBUF_OUT:false|/system_reset_100mhz_peripheral_aresetn:false|/ddr4_ram_c0_ddr4_ui_clk:false|/ddr4_ram_c0_ddr4_ui_clk_sync_rst:false|/xdma_0_axi_aresetn:false|/xdma_clock_IBUF_DS_ODIV2:false|/ext_reset_in_0_1:false|/system_reset_100mhz_peripheral_reset:false|/system_reset_100mhz_interconnect_aresetn:false|",
   "Interfaces View_ScaleFactor":"0.892665",
   "Interfaces View_TopLeft":"-134,-147",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layers":"/xdma_0_axi_aclk:true|/xdma_clock_IBUF_OUT:true|/ddr4_reset_peripheral_aresetn:true|/util_ds_buf_0_IBUF_OUT:true|/system_reset_100mhz_peripheral_aresetn:true|/ddr4_ram_c0_ddr4_ui_clk:true|/ddr4_ram_c0_ddr4_ui_clk_sync_rst:true|/xdma_0_axi_aresetn:true|/xdma_clock_IBUF_DS_ODIV2:true|/ext_reset_in_0_1:true|/system_reset_100mhz_peripheral_reset:true|/system_reset_100mhz_interconnect_aresetn:true|",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 6 -x 2060 -y 60 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port clk_100mhz -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace port dma_refclk -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port pcie_mgt -pg 1 -lvl 6 -x 2060 -y 1000 -defaultsOSRD
preplace port port-id_pb_rst_n -pg 1 -lvl 0 -x 0 -y 1060 -defaultsOSRD
preplace port port-id_pb_go -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace port port-id_led_heartbeat -pg 1 -lvl 6 -x 2060 -y 900 -defaultsOSRD
preplace port port-id_led_alarm -pg 1 -lvl 6 -x 2060 -y 1100 -defaultsOSRD
preplace port port-id_led_ddr_cal_done -pg 1 -lvl 6 -x 2060 -y 80 -defaultsOSRD
preplace port port-id_led_dma_link_up -pg 1 -lvl 6 -x 2060 -y 1020 -defaultsOSRD
preplace port port-id_pb_read -pg 1 -lvl 0 -x 0 -y 1340 -defaultsOSRD
preplace inst ddr4_ram -pg 1 -lvl 5 -x 1850 -y 60 -defaultsOSRD -pinDir C0_SYS_CLK left -pinY C0_SYS_CLK 0L -pinDir C0_DDR4 right -pinY C0_DDR4 0R -pinDir C0_DDR4_S_AXI_CTRL left -pinY C0_DDR4_S_AXI_CTRL 280L -pinDir C0_DDR4_S_AXI left -pinY C0_DDR4_S_AXI 660L -pinDir c0_init_calib_complete right -pinY c0_init_calib_complete 20R -pinDir dbg_clk right -pinY dbg_clk 40R -pinBusDir dbg_bus right -pinBusY dbg_bus 60R -pinDir c0_ddr4_ui_clk left -pinY c0_ddr4_ui_clk 680L -pinDir c0_ddr4_ui_clk_sync_rst left -pinY c0_ddr4_ui_clk_sync_rst 700L -pinDir c0_ddr4_aresetn left -pinY c0_ddr4_aresetn 720L -pinDir c0_ddr4_interrupt right -pinY c0_ddr4_interrupt 80R -pinDir sys_rst left -pinY sys_rst 740L
preplace inst ddr4_reset -pg 1 -lvl 3 -x 900 -y 120 -swap {7 9 2 3 4 0 1 5 6 8} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 80R -pinDir ext_reset_in right -pinY ext_reset_in 120R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 100R
preplace inst ddr4_axi_interconnect -pg 1 -lvl 4 -x 1410 -y 720 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 152 154 153 155 150 151 158 156 159 157} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir S01_AXI right -pinY S01_AXI 220R -pinDir S02_AXI left -pinY S02_AXI 20L -pinDir ACLK left -pinY ACLK 80L -pinDir ARESETN left -pinY ARESETN 120L -pinDir S00_ACLK left -pinY S00_ACLK 100L -pinDir S00_ARESETN left -pinY S00_ARESETN 140L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 60L -pinDir S01_ACLK left -pinY S01_ACLK 200L -pinDir S01_ARESETN left -pinY S01_ARESETN 160L -pinDir S02_ACLK left -pinY S02_ACLK 220L -pinDir S02_ARESETN left -pinY S02_ARESETN 180L
preplace inst system_reset_100mhz -pg 1 -lvl 2 -x 490 -y 1060 -swap {4 0 1 2 3 5 6 9 7 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 80L -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 20L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 40L -pinDir dcm_locked left -pinY dcm_locked 60L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 80R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 40R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst clock_buffer_100mhz -pg 1 -lvl 1 -x 170 -y 1280 -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 0R
preplace inst system_interconnect -pg 1 -lvl 4 -x 1410 -y 340 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 64 63 59 61 57 58 60 62} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir M01_AXI left -pinY M01_AXI 20L -pinDir ACLK left -pinY ACLK 180L -pinDir ARESETN left -pinY ARESETN 160L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 120L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 60L -pinDir M01_ACLK left -pinY M01_ACLK 100L -pinDir M01_ARESETN left -pinY M01_ARESETN 140L
preplace inst system_ila_0 -pg 1 -lvl 4 -x 1410 -y 1100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 78 79 77 76} -defaultsOSRD -pinDir SLOT_0_AXI right -pinY SLOT_0_AXI 0R -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 0L -pinDir clk left -pinY clk 100L -pinBusDir probe0 left -pinBusY probe0 120L -pinBusDir probe1 left -pinBusY probe1 80L -pinDir resetn left -pinY resetn 20L
preplace inst go_button -pg 1 -lvl 3 -x 900 -y 1400 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst xdma_clock -pg 1 -lvl 2 -x 490 -y 940 -swap {0 1 2 4 3} -defaultsOSRD -pinDir CLK_IN_D left -pinY CLK_IN_D 0L -pinBusDir IBUF_OUT right -pinBusY IBUF_OUT 20R -pinBusDir IBUF_DS_ODIV2 right -pinBusY IBUF_DS_ODIV2 0R
preplace inst xdma_bridge -pg 1 -lvl 3 -x 900 -y 340 -swap {56 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 0 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 36 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 87 86 84 85 83 88} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 380R -pinDir M_AXI_LITE right -pinY M_AXI_LITE 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 20R -pinDir pcie_mgt right -pinY pcie_mgt 660R -pinDir sys_clk left -pinY sys_clk 600L -pinDir sys_clk_gt left -pinY sys_clk_gt 620L -pinDir sys_rst_n left -pinY sys_rst_n 740L -pinDir user_lnk_up right -pinY user_lnk_up 720R -pinDir axi_aclk right -pinY axi_aclk 680R -pinDir axi_aresetn right -pinY axi_aresetn 700R -pinBusDir usr_irq_req left -pinBusY usr_irq_req 720L -pinBusDir usr_irq_ack right -pinBusY usr_irq_ack 740R
preplace inst blinker -pg 1 -lvl 5 -x 1850 -y 900 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir RESETN left -pinY RESETN 20L -pinDir LED right -pinY LED 0R
preplace inst read_button -pg 1 -lvl 2 -x 490 -y 1280 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 60L -pinDir Q right -pinY Q 0R
preplace inst logic_controller -pg 1 -lvl 5 -x 1850 -y 1100 -defaultsOSRD -pinDir M_AXI left -pinY M_AXI 0L -pinDir BUTTON left -pinY BUTTON 180L -pinDir ALARM right -pinY ALARM 0R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 200L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 220L
preplace inst ram_reader -pg 1 -lvl 3 -x 900 -y 1240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 38 37 36} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir BUTTON left -pinY BUTTON 40L -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 20L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 0L
preplace netloc PIN_0_1 1 0 4 NJ 1220 NJ 1220 690 1180 NJ
preplace netloc PIN_0_2 1 0 2 NJ 1340 NJ
preplace netloc blinker_0_LED 1 5 1 NJ 900
preplace netloc button_0_Q 1 3 2 1240 1280 NJ
preplace netloc button_0_Q1 1 2 1 N 1280
preplace netloc ddr4_ram_c0_ddr4_ui_clk 1 3 2 1160 580 1640
preplace netloc ddr4_ram_c0_ddr4_ui_clk_sync_rst 1 3 2 1140J 600 1620
preplace netloc ddr4_ram_c0_init_calib_complete 1 5 1 NJ 80
preplace netloc ddr4_reset_peripheral_aresetn 1 3 2 1120 620 1600
preplace netloc ext_reset_in_0_1 1 0 2 NJ 1060 NJ
preplace netloc logic_controller_ALARM 1 5 1 NJ 1100
preplace netloc system_reset_100mhz_interconnect_aresetn 1 2 1 N 1100
preplace netloc system_reset_100mhz_peripheral_aresetn 1 2 3 710 1160 1220 1320 NJ
preplace netloc system_reset_100mhz_peripheral_reset 1 2 3 NJ 1140 1240J 1040 1620
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 4 300 1200 670 1340 1180 1300 NJ
preplace netloc xdma_0_axi_aclk 1 3 2 1080 640 1580J
preplace netloc xdma_0_axi_aresetn 1 3 2 1100 660 1560J
preplace netloc xdma_bridge_user_lnk_up 1 3 3 1140J 1020 NJ 1020 NJ
preplace netloc xdma_clock_IBUF_DS_ODIV2 1 2 1 N 940
preplace netloc xdma_clock_IBUF_OUT 1 2 1 N 960
preplace netloc C0_SYS_CLK_0_1 1 0 5 NJ 60 NJ 60 NJ 60 NJ 60 NJ
preplace netloc CLK_IN_D_0_1 1 0 1 NJ 1280
preplace netloc CLK_IN_D_0_2 1 0 2 NJ 940 NJ
preplace netloc controller_0_M_AXI 1 4 1 1580 940n
preplace netloc ddr4_0_C0_DDR4 1 5 1 NJ 60
preplace netloc ddr4_axi_interconnect_M00_AXI 1 4 1 N 720
preplace netloc ram_reader_0_M_AXI 1 3 1 1200 740n
preplace netloc system_interconnect_M00_AXI 1 4 1 N 340
preplace netloc system_interconnect_M01_AXI 1 3 1 N 360
preplace netloc xdma_0_M_AXI 1 3 1 N 720
preplace netloc xdma_0_M_AXI_LITE 1 3 1 N 340
preplace netloc xdma_bridge_pcie_mgt 1 3 3 NJ 1000 NJ 1000 NJ
levelinfo -pg 1 0 170 490 900 1410 1850 2060
pagesize -pg 1 -db -bbox -sgen -140 0 2240 1480
",
   "No Loops_ScaleFactor":"0.527703",
   "No Loops_TopLeft":"-351,6",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port ddr4 -pg 1 -lvl 3 -x 830 -y 60 -defaultsOSRD
preplace port ddr4_refclk -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace inst ddr4_ram -pg 1 -lvl 1 -x 230 -y 120 -defaultsOSRD
preplace inst ddr4_reset -pg 1 -lvl 2 -x 630 -y 180 -defaultsOSRD
preplace netloc ddr4_ram_c0_ddr4_ui_clk_sync_rst 1 1 1 N 160
preplace netloc ddr4_ram_c0_ddr4_ui_clk 1 1 1 N 140
preplace netloc ddr4_0_C0_DDR4 1 1 2 NJ 60 NJ
preplace netloc C0_SYS_CLK_0_1 1 0 1 N 80
levelinfo -pg 1 0 230 630 830
pagesize -pg 1 -db -bbox -sgen -130 0 920 280
"
}
{
   "da_clkrst_cnt":"1"
}
