# Clock Divider and Clock Generator

This folder contains VHDL code to divide the clock of the DE10-LITE and generate the newly divided clock to drive whatever entities will need use of it.
