Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Thu Jan 30 16:27:19 2020
| Host         : travis-job-33a54ba3-48d1-4a44-8c02-dac6d4f5c121 running 64-bit Ubuntu 16.04.6 LTS
| Command      : report_utilization -hierarchical -file top_utilization_hierarchical_place.rpt
| Design       : top
| Device       : 7a50tfgg484-1
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
|          Instance          |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
| top                        |            (top) |       4330 |       4184 |     144 |    2 | 3536 |     25 |     25 |            4 |
|   (top)                    |            (top) |       1687 |       1541 |     144 |    2 | 2309 |     24 |     17 |            0 |
|   VexRiscv                 |         VexRiscv |       2644 |       2644 |       0 |    0 | 1227 |      1 |      8 |            4 |
|     (VexRiscv)             |         VexRiscv |       1028 |       1028 |       0 |    0 | 1006 |      0 |      2 |            4 |
|     IBusCachedPlugin_cache | InstructionCache |       1113 |       1113 |       0 |    0 |  100 |      1 |      1 |            0 |
|     dataCache_1_           |        DataCache |        503 |        503 |       0 |    0 |  121 |      0 |      5 |            0 |
+----------------------------+------------------+------------+------------+---------+------+------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


