
*** Running vivado
    with args -log mb_wrapper.vds -m64 -mode batch -messageDb vivado.pb -source mb_wrapper.tcl


****** Vivado v2014.1 (64-bit)
  **** SW Build 881834 on Fri Apr  4 14:15:54 MDT 2014
  **** IP Build 877625 on Fri Mar 28 16:29:15 MDT 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source mb_wrapper.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7a100tcsg324-1
# set_property target_language Verilog [current_project]
# set_property board_part_repo_paths C:/Xilinx_proj/board_repository [current_project]
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# set_property default_lib xil_defaultlib [current_project]
# set_property ip_repo_paths {
#   C:/Xilinx_proj/ip_repo
#   C:/xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop
# } [current_fileset]
# add_files C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/mb.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx_proj/ip_repo'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/xilinx_proj/ip_repo/ovtop/ovtop.srcs/sources_1/imports/ovtop'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2014.1/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 267.457 ; gain = 91.430
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_1/mb_microblaze_0_1.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_1/mb_microblaze_0_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_1/mb_dlmb_v10_1.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_1/mb_dlmb_v10_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_1/mb_ilmb_v10_1.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_1/mb_ilmb_v10_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_bram_if_cntlr_1/mb_dlmb_bram_if_cntlr_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_bram_if_cntlr_1/mb_ilmb_bram_if_cntlr_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_lmb_bram_1/mb_lmb_bram_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_1/mb_mdm_1_1.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_1/mb_mdm_1_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_1/mb_rst_clk_wiz_1_100M_1.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_1/mb_rst_clk_wiz_1_100M_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_1/mb_rst_clk_wiz_1_100M_1_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/constraints/mb_mig_7series_0_1.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/constraints/mb_mig_7series_0_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_1/mb_rst_mig_7series_0_81M_1.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_1/mb_rst_mig_7series_0_81M_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_1/mb_rst_mig_7series_0_81M_1_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_1/mb_axi_vdma_0_1.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_1/mb_axi_vdma_0_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_1/mb_axi_vdma_0_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_xbar_1/mb_xbar_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0_board.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_cc_0/mb_auto_cc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_cc_0/mb_auto_cc_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_0/mb_auto_ds_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_0/mb_auto_ds_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_pc_0/mb_auto_pc_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_1/mb_auto_ds_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_1/mb_auto_ds_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_pc_1/mb_auto_pc_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_pc_2/mb_auto_pc_2_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_0/mb_auto_us_0_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_0/mb_auto_us_0_clocks.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_1/mb_auto_us_1_ooc.xdc]
# set_property used_in_implementation false [get_files -all c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_1/mb_auto_us_1_clocks.xdc]
# set_property used_in_implementation false [get_files -all C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/mb_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/mb.bd]
# read_verilog -library xil_defaultlib C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb_wrapper.v
# read_xdc C:/Xilinx_proj/dm_test/dm_test.srcs/constrs_1/new/dm.xdc
# set_property used_in_implementation false [get_files C:/Xilinx_proj/dm_test/dm_test.srcs/constrs_1/new/dm.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Xilinx_proj/dm_test/dm_test.cache/wt [current_project]
# set_property parent.project_dir C:/Xilinx_proj/dm_test [current_project]
# synth_design -top mb_wrapper -part xc7a100tcsg324-1
Command: synth_design -top mb_wrapper -part xc7a100tcsg324-1

Starting synthesis...

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 346.047 ; gain = 215.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_wrapper' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'mb' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1230]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-256] done synthesizing module 'GND' (1#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3852]
INFO: [Synth 8-638] synthesizing module 'VCC' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35480]
INFO: [Synth 8-256] done synthesizing module 'VCC' (2#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35480]
INFO: [Synth 8-638] synthesizing module 'mb_axi_mem_intercon_1' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1871]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1ULZJWI' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:12]
INFO: [Synth 8-638] synthesizing module 'mb_auto_cc_0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_cc_0/synth/mb_auto_cc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_clock_converter_v2_1_axi_clock_converter' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_FULLY_REG bound to: 1 - type: integer 
	Parameter P_LUTRAM_ASYNC bound to: 12 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ROUNDING_OFFSET bound to: 0 - type: integer 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 61 - type: integer 
	Parameter C_AWID_WIDTH bound to: 1 - type: integer 
	Parameter C_AW_WIDTH bound to: 62 - type: integer 
	Parameter C_FIFO_AW_WIDTH bound to: 62 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
	Parameter C_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_WID_RIGHT bound to: 73 - type: integer 
	Parameter C_WID_WIDTH bound to: 0 - type: integer 
	Parameter C_W_WIDTH bound to: 73 - type: integer 
	Parameter C_FIFO_W_WIDTH bound to: 73 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_WIDTH bound to: 1 - type: integer 
	Parameter C_B_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_B_WIDTH bound to: 3 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 16 - type: integer 
	Parameter C_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 18 - type: integer 
	Parameter C_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 21 - type: integer 
	Parameter C_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 29 - type: integer 
	Parameter C_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 61 - type: integer 
	Parameter C_ARID_WIDTH bound to: 1 - type: integer 
	Parameter C_AR_WIDTH bound to: 62 - type: integer 
	Parameter C_FIFO_AR_WIDTH bound to: 62 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RID_RIGHT bound to: 67 - type: integer 
	Parameter C_RID_WIDTH bound to: 1 - type: integer 
	Parameter C_R_WIDTH bound to: 68 - type: integer 
	Parameter C_FIFO_R_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 11 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 62 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 73 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 3 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 62 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 68 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1021 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 18 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 18 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 4kx4 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 1022 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 1021 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_RD_DEPTH bound to: 1024 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_DEPTH bound to: 1024 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 10 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 1 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 1 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 1 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 12 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 11 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 62 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 73 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 3 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 62 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 68 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1021 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:228]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:229]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:234]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:235]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:598]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:599]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:600]
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo' (3#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk' (4#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:179]
INFO: [Synth 8-256] done synthesizing module 'dmem' (5#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory' (6#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'clk_x_pntrs' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd:213]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'synchronizer_ff' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd:138]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'synchronizer_ff' (7#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/synchronizer_ff.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'clk_x_pntrs' (8#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/clk_x_pntrs.vhd:213]
INFO: [Synth 8-638] synthesizing module 'rd_logic' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr' (9#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_as' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd:171]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
	Parameter C_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare' (10#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_as' (11#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_as.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rd_fwft' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:154]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft' (12#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic' (13#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'wr_logic' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr' (14#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_as' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd:172]
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_as' (15#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_as.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'wr_logic' (16#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DIN_WIDTH bound to: 62 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 62 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk' (17#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo' (18#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized0' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized0' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized0' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DIN_WIDTH bound to: 73 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 73 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized0' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized0' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized0' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized1' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized1' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized1' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DIN_WIDTH bound to: 3 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 3 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized1' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized1' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized1' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 2 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 1 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 15 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized2' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized2' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized2' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_DIN_WIDTH bound to: 68 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 68 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized2' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized2' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized2' (19#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth' (20#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0' (21#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_clock_converter_v2_1_axi_clock_converter' (22#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_clock_converter_v2_1/852f5724/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v:71]
INFO: [Synth 8-256] done synthesizing module 'mb_auto_cc_0' (23#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_cc_0/synth/mb_auto_cc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_cc' of module 'mb_auto_cc_0' requires 82 connections, but only 80 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:335]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1ULZJWI' (24#1) [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:12]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_8TWPTO' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:418]
INFO: [Synth 8-638] synthesizing module 'mb_auto_ds_0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_0/synth/mb_auto_ds_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter P_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 26 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized0' (24#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 26 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized3' (24#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 26 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 26 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized3' (24#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized3' (24#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized0' (24#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd:175]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
	Parameter C_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized0' (24#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss' (25#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized0' (25#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized0' (25#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd:178]
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss' (26#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized0' (26#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 26 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 26 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 26 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized3' (26#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized3' (26#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized3' (26#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized0' (26#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized0' (26#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen' (27#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 9 - type: integer 
	Parameter C_FIFO_TYPE bound to: lut - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 5 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 31 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 30 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized4' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_RD_DEPTH bound to: 32 - type: integer 
	Parameter C_WR_DEPTH bound to: 32 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 32 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized4' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized4' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_DIN_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 9 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 5 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 6 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized4' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized4' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized4' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized1' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized1' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_fifo_gen__parameterized0' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_fifo__parameterized0' (28#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer' (29#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_downsizer' (30#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_b_downsizer' (31#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 256 - type: integer 
	Parameter C_MAX_SPLIT_BEATS_LOG bound to: 8 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_DOUBLE_LEN bound to: 40'b0000000000000000000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_downsizer__parameterized0' (31#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_RESP_OKAY bound to: 2'b00 
	Parameter C_RESP_EXOKAY bound to: 2'b01 
	Parameter C_RESP_SLVERROR bound to: 2'b10 
	Parameter C_RESP_DECERR bound to: 2'b11 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_downsizer' (32#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_downsizer' (33#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v:71]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top' (34#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'mb_auto_ds_0' (35#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_0/synth/mb_auto_ds_0.v:57]
INFO: [Synth 8-638] synthesizing module 'mb_auto_pc_0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_pc_0/synth/mb_auto_pc_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector' (36#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice' (37#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized0' (37#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized1' (37#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized2' (37#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi' (38#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice' (39#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_incr_cmd' (40#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v:11]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wrap_cmd' (41#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v:11]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_cmd_translator' (42#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v:17]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_wr_cmd_fsm' (43#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_aw_channel' (44#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 9 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 9 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo' (45#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0' (45#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_b_channel' (46#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v:10]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_rd_cmd_fsm' (47#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v:10]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_ar_channel' (48#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v:5]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 2 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1' (48#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2' (48#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v:9]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s_r_channel' (49#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v:21]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized0' (49#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized3' (49#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized4' (49#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized5' (49#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized6' (49#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized0' (49#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized0' (49#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_b2s' (50#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_b2s.v:39]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter' (51#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'mb_auto_pc_0' (52#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_pc_0/synth/mb_auto_pc_0.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mb_auto_pc_0' requires 56 connections, but only 53 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:765]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_8TWPTO' (53#1) [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:418]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1VY5CJJ' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:821]
INFO: [Synth 8-638] synthesizing module 'mb_auto_ds_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_1/synth/mb_auto_ds_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'mb_auto_ds_1' (54#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_1/synth/mb_auto_ds_1.v:57]
INFO: [Synth 8-638] synthesizing module 'mb_auto_pc_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_pc_1/synth/mb_auto_pc_1.v:57]
INFO: [Synth 8-256] done synthesizing module 'mb_auto_pc_1' (55#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_pc_1/synth/mb_auto_pc_1.v:57]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'mb_auto_pc_1' requires 56 connections, but only 54 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1172]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1VY5CJJ' (56#1) [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:821]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_5VZGPS' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:3127]
INFO: [Synth 8-638] synthesizing module 'mb_auto_pc_2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_pc_2/synth/mb_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_IGNORE_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0' (56#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/fcff1c57/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v:62]
INFO: [Synth 8-256] done synthesizing module 'mb_auto_pc_2' (57#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_pc_2/synth/mb_auto_pc_2.v:57]
INFO: [Synth 8-638] synthesizing module 'mb_auto_us_0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_0/synth/mb_auto_us_0.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized7' (57#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized8' (57#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized9' (57#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized10' (57#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized1' (57#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_command_fifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_command_fifo' (58#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v:62]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer' (59#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_w_upsizer' (60#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_ID_QUEUE bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b010 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 6 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 30 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_a_upsizer__parameterized0' (60#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_r_upsizer' (61#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized1' (61#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 62 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized11' (61#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized12' (61#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized13' (61#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized1' (61#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized2' (61#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer' (62#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized0' (62#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'mb_auto_us_0' (63#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_0/synth/mb_auto_us_0.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'mb_auto_us_0' requires 72 connections, but only 70 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:3442]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_5VZGPS' (64#1) [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:3127]
INFO: [Synth 8-638] synthesizing module 's01_couplers_imp_1XMYHY6' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:3515]
INFO: [Synth 8-638] synthesizing module 'mb_auto_us_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_1/synth/mb_auto_us_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_MAX_SPLIT_BEATS bound to: 16 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 0 - type: integer 
	Parameter C_RATIO_LOG bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
	Parameter P_MAX_SPLIT_BEATS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORTS_ID bound to: 0 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 0 - type: integer 
	Parameter C_FIFO_MODE bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_RATIO bound to: 1 - type: integer 
	Parameter C_M_AXI_ACLK_RATIO bound to: 2 - type: integer 
	Parameter C_AXI_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 3 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 2 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_CONV_LIGHT_WT bound to: 0 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter P_SI_LT_MI bound to: 1'b1 
	Parameter P_ACLK_RATIO bound to: 2 - type: integer 
	Parameter P_NO_FIFO bound to: 0 - type: integer 
	Parameter P_PKTFIFO bound to: 1 - type: integer 
	Parameter P_PKTFIFO_CLK bound to: 2 - type: integer 
	Parameter P_DATAFIFO bound to: 3 - type: integer 
	Parameter P_DATAFIFO_CLK bound to: 4 - type: integer 
	Parameter P_CLK_CONV bound to: 1'b0 
	Parameter C_M_AXI_AW_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter P_RID_QUEUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 54 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 58 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 62 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 62 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized3' (64#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_axi_upsizer__parameterized0' (64#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:72]
INFO: [Synth 8-256] done synthesizing module 'axi_dwidth_converter_v2_1_top__parameterized1' (64#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_top.v:79]
INFO: [Synth 8-256] done synthesizing module 'mb_auto_us_1' (65#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_1/synth/mb_auto_us_1.v:57]
WARNING: [Synth 8-350] instance 'auto_us' of module 'mb_auto_us_1' requires 40 connections, but only 39 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:3669]
INFO: [Synth 8-256] done synthesizing module 's01_couplers_imp_1XMYHY6' (66#1) [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:3515]
INFO: [Synth 8-638] synthesizing module 'mb_xbar_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_xbar_1/synth/mb_xbar_1.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_axi_crossbar' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000011011 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 2'b01 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_crossbar' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000001100000111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 2'b11 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 2'b01 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 64'b0000000000000000000000000000001000000000000000000000000000000001 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_R_ACCEPT_WIDTH bound to: 64'b0000000000000000000000000000000100000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 64 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 4'b1111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 4'b1111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 128'b11111111111111111111111111111111000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 128'b11111111111111111111111111111111000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 64'b1111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 64'b1111111111111111111111111111100011111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 128'b00000000000000000000000000000001000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 67 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000001100000111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 69 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000001100000111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_TARGET_QUAL bound to: 4'b0111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b100000000000000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_carry_and' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_carry_and' (67#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v:62]
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static' (68#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010001001010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized0' (68#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000000110000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_comparator_static__parameterized1' (68#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder' (69#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 69 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc' (70#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E' (71#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl' (72#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo' (73#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor' (74#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 1 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b0 
	Parameter C_HIGH_ID bound to: 1'b0 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000001100000111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_RATIO bound to: 4 - type: integer 
	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized0' (74#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized0' (74#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_splitter' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_splitter' (75#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v:72]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo' (76#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router' (77#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_SI bound to: 1 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 3 - type: integer 
	Parameter C_NUM_M_LOG bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE bound to: 2 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 0 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 1'b1 
	Parameter C_HIGH_ID bound to: 1'b1 
	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000001100000000000000000000000000000000000000000000000000000010001001010000000000000000000000000000000000000000000000000000010000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000001100000111111111111111100000000000000000000000000000000010001001010000011111111111111110000000000000000000000000000000010000111111111111111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 3'b111 
	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 5 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 2 - type: integer 
	Parameter P_M_AXILITE bound to: 3'b000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 2 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 1 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 1 - type: integer 
	Parameter P_NUM_THREADS bound to: 1 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 3'b000 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized0' (77#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_si_transactor__parameterized1' (77#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_si_transactor.v:81]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 4 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 3 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 3 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0' (77#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_router__parameterized0' (77#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_router.v:67]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b001 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized0' (77#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_TARGETS bound to: 2 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 1 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 0 - type: integer 
	Parameter C_BASE_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 128'b00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_TARGET_QUAL bound to: 3'b011 
	Parameter C_RESOLUTION bound to: 0 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_decoder__parameterized1' (77#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v:69]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_ndeep_srl__parameterized0' (77#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v:58]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1' (77#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized1' (77#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized1' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_axi2vector__parameterized2' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 31 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized14' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axic_register_slice__parameterized15' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:62]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 68 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 23 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 27 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 31 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 31 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 72 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 3 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 64 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 66 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 67 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 68 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_vector2axi__parameterized2' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/e13550d2/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_axi_register_slice__parameterized4' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v:64]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized0' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 1 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized2' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_WMESG_WIDTH bound to: 74 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:157]
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_wdata_mux__parameterized1' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_wdata_mux.v:68]
INFO: [Synth 8-638] synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_data_fifo_v2_1_axic_srl_fifo__parameterized3' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/fcdb10ca/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v:61]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_addr_arbiter' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_NUM_S bound to: 2 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 4 - type: integer 
	Parameter C_MESG_WIDTH bound to: 64 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_PRIO_MASK bound to: 2'b00 
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized2' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-638] synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'generic_baseblocks_v2_1_mux_enc__parameterized3' (78#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v:63]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_arbiter.next_rr_hot_reg' and it is trimmed from '16' to '2' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:276]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_addr_arbiter' (79#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter.v:65]
INFO: [Synth 8-638] synthesizing module 'axi_crossbar_v2_1_decerr_slave' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:195]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_decerr_slave' (80#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v:64]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_crossbar' (81#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar.v:90]
INFO: [Synth 8-256] done synthesizing module 'axi_crossbar_v2_1_axi_crossbar' (82#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v:54]
INFO: [Synth 8-256] done synthesizing module 'mb_xbar_1' (83#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_xbar_1/synth/mb_xbar_1.v:57]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'mb_xbar_1' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:2861]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'mb_xbar_1' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:2878]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'mb_xbar_1' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:2879]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'mb_xbar_1' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:2881]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'mb_xbar_1' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:2882]
WARNING: [Synth 8-350] instance 'xbar' of module 'mb_xbar_1' requires 78 connections, but only 76 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:2811]
INFO: [Synth 8-256] done synthesizing module 'mb_axi_mem_intercon_1' (84#1) [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1871]
INFO: [Synth 8-638] synthesizing module 'mb_axi_uartlite_0_0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/synth/mb_axi_uartlite_0_0.vhd:86]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_uartlite' declared at 'c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd:173' bound to instance 'U0' of component 'axi_uartlite' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/synth/mb_axi_uartlite_0_0.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_uartlite__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd:243]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd:192]
INFO: [Synth 8-4472] Detected and applied attribute max_fanout = 10000 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd:193]
INFO: [Synth 8-638] synthesizing module 'uartlite_core' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd:189]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_BAUDRATE bound to: 9600 - type: integer 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'baudrate' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/baudrate.vhd:142]
	Parameter C_RATIO bound to: 651 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'baudrate' (85#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/baudrate.vhd:142]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd:455]
INFO: [Synth 8-638] synthesizing module 'uartlite_rx' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_rx.vhd:174]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:251]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:252]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:253]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:254]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:255]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:256]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (86#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd:194]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 1'b0 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f' (87#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd:194]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
	Parameter C_SIZE bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-638] synthesizing module 'MUXCY_L' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671]
INFO: [Synth 8-256] done synthesizing module 'MUXCY_L' (88#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
INFO: [Synth 8-638] synthesizing module 'XORCY' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678]
INFO: [Synth 8-256] done synthesizing module 'XORCY' (89#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-638] synthesizing module 'FDS__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS__parameterized0' (90#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (91#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (92#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (93#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (94#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'uartlite_rx' (95#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_rx.vhd:174]
INFO: [Synth 8-638] synthesizing module 'uartlite_tx' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_tx.vhd:168]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_BITS bound to: 8 - type: integer 
	Parameter C_USE_PARITY bound to: 0 - type: integer 
	Parameter C_ODD_PARITY bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dynshreg_i_f__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd:194]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 1 - type: integer 
	Parameter C_INIT_VALUE bound to: 16'b1000000000000000 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_i_f__parameterized0' (95#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_i_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'uartlite_tx' (96#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_tx.vhd:168]
INFO: [Synth 8-256] done synthesizing module 'uartlite_core' (97#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/uartlite_core.vhd:189]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 4 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (98#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (98#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (98#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (98#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd:169]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (99#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd:188]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:401]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (100#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (101#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'axi_uartlite__parameterized0' (102#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_uartlite_v2_0/6e58ba99/hdl/src/vhdl/axi_uartlite.vhd:243]
INFO: [Synth 8-256] done synthesizing module 'mb_axi_uartlite_0_0' (103#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/synth/mb_axi_uartlite_0_0.vhd:86]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'mb_axi_uartlite_0_0' requires 22 connections, but only 21 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1616]
INFO: [Synth 8-638] synthesizing module 'mb_axi_vdma_0_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_1/synth/mb_axi_vdma_0_1.vhd:109]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'axi_vdma' declared at 'c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma.vhd:153' bound to instance 'U0' of component 'axi_vdma' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_1/synth/mb_axi_vdma_0_1.vhd:330]
INFO: [Synth 8-638] synthesizing module 'axi_vdma__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma.vhd:591]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_INTERNAL_GENLOCK bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_MODE bound to: 0 - type: integer 
	Parameter C_MM2S_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_MM2S_GENLOCK_REPEAT_EN bound to: 0 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 0 - type: integer 
	Parameter C_MM2S_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_MM2S_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_MM2S_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S2MM_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_S2MM_GENLOCK_REPEAT_EN bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_S2MM_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_S2MM_MAX_BURST_LENGTH bound to: 8 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INSTANCE bound to: axi_vdma - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_rst_module.vhd:259]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_rst_module.vhd:397]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_rst_module.vhd:398]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_rst_module.vhd:400]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reset.vhd:198]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:132]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:133]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:134]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:135]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:136]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:137]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:138]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (103#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (103#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (104#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reset.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (105#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_rst_module.vhd:259]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_VERSION_MAJOR bound to: 4'b0110 
	Parameter C_VERSION_MINOR bound to: 8'b00100000 
	Parameter C_VERSION_REVISION bound to: 4'b0000 
	Parameter C_REVISION_NUMBER bound to: Build Number: P80 - type: string 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:383]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:384]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:385]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:386]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:387]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:388]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:389]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:390]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:391]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:392]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_lite_if.vhd:248]
	Parameter C_MM2S_IS bound to: 0 - type: integer 
	Parameter C_S2MM_IS bound to: 1 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_NUM_CE bound to: 62 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_lite_if.vhd:332]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_lite_if.vhd:333]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_lite_if.vhd:337]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_lite_if.vhd:338]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_lite_if.vhd:342]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_lite_if.vhd:343]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_lite_if.vhd:376]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_lite_if.vhd:377]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
	Parameter C_CDC_TYPE bound to: 0 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (105#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (106#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_lite_if.vhd:248]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (106#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (107#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_if.vhd:329]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
	Parameter C_INCLUDE_CH1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INCLUDE_CH2 bound to: 1 - type: integer 
	Parameter C_INCLUDE_DLYTMR bound to: 1 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (108#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_intrpt.vhd:256]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_skid_buf.vhd:200]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_skid_buf.vhd:201]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_skid_buf.vhd:204]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_skid_buf.vhd:205]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (109#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_skid_buf.vhd:175]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 1 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 1 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 32 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized4' (109#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd:104]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_register.vhd:294]
	Parameter C_NUM_REGISTERS bound to: 8 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_LINEBUFFER_THRESH bound to: 4 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (110#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_register.vhd:294]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
	Parameter C_NUM_REGISTERS bound to: 19 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (111#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_regdirect.vhd:264]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
	Parameter C_TOTAL_NUM_REGISTER bound to: 62 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_CHANNEL_IS_MM2S bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ENABLE_VIDPRMTR_READS bound to: 1 - type: integer 
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute dont_touch = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_mux.vhd:328]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (112#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_mux.vhd:293]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (113#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_reg_module.vhd:350]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_SG_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_sm.vhd:252]
	Parameter C_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_EXTEND_DM_COMMAND bound to: 0 - type: integer 
	Parameter C_PRMY_CMDFIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_MM2S_SOF_ENABLE bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (114#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_sm.vhd:252]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_DM_STATUS_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (115#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:262]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (116#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_sts_mngr.vhd:180]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_DYNAMIC_RESOLUTION bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (117#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vregister.vhd:190]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (118#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vaddrreg_mux.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (119#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vidreg_module.vhd:239]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
	Parameter C_GENLOCK_MODE bound to: 2 - type: integer 
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
	Parameter C_NUM_FSTORES bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
	Parameter C_GENLOCK_NUM_MASTERS bound to: 1 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (120#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_genlock_mux.vhd:177]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
	Parameter C_DWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (121#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
	Parameter C_DWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (121#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_greycoder.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (122#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_genlock_mngr.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (123#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_mngr.vhd:432]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_MM2S_FSYNC bound to: 0 - type: integer 
	Parameter ENABLE_FLUSH_ON_S2MM_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_SOF_ENABLE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (124#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_fsync_gen.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter C_GENLOCK_MSTR_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_GENLOCK_SLVE_PTR_DWIDTH bound to: 6 - type: integer 
	Parameter C_INTERNAL_GENLOCK_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:230]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:231]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:232]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:233]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:235]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:236]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (125#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_vid_cdc.vhd:207]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (126#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_sof_gen.vhd:159]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_s2mm_linebuf' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:299]
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_SOF_ENABLE bound to: 1 - type: integer 
	Parameter C_S_AXIS_S2MM_TUSER_BITS bound to: 1 - type: integer 
	Parameter C_TOPLVL_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_DEPTH bound to: 512 - type: integer 
	Parameter C_LINEBUFFER_AF_THRESH bound to: 4 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 1 - type: integer 
	Parameter ENABLE_FLUSH_ON_FSYNC bound to: 1 - type: integer 
	Parameter C_USE_S2MM_FSYNC bound to: 2 - type: integer 
	Parameter C_USE_FSYNC bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_ALL bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_0 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_1 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_2 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_3 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_4 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_5 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_6 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_7 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_8 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_9 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_10 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_11 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_12 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_13 bound to: 0 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_14 bound to: 1 - type: integer 
	Parameter C_ENABLE_DEBUG_INFO_15 bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:365]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:366]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:373]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:374]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2452]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:2453]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
	Parameter PL_FIFO_TYPE bound to: BUILT_IN - type: string 
	Parameter PL_READ_MODE bound to: FWFT - type: string 
	Parameter PL_FASTER_CLOCK bound to: RD_CLK - type: string 
	Parameter PL_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter PL_DATA_WIDTH bound to: 33 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter PL_FIFO_DEPTH bound to: 512 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_FREQ bound to: 10 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 4 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_HAS_SRST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: (null) - type: string 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 4 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: (null) - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: (null) - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 10 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_builtin' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/fifo_generator_v12_0_builtin.vhd:253]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_IMPLEMENTATION_TYPE bound to: 6 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x72 - type: string 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_RD_FREQ bound to: 10 - type: integer 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_RATIO_DEPTH_RD bound to: 1 - type: integer 
	Parameter C_RATIO_DEPTH_WR bound to: 1 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_USE_LOW_LATENCY_BI_FIFO bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-63] RTL assertion: " DEPTH = 512 WIDTH = 72 C_RD_PRIM_WIDTH = 72 C_RD_PRIM_DEPTH = 512 DEEP = 1 WIDE = 1" [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/fifo_generator_v12_0_builtin.vhd:404]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized5' (126#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'reset_builtin' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/reset_builtin.vhd:155]
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_RST_DURATION bound to: 5 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/reset_builtin.vhd:163]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/reset_builtin.vhd:164]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/reset_builtin.vhd:167]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/reset_builtin.vhd:168]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/reset_builtin.vhd:169]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/reset_builtin.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'reset_builtin' (127#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/reset_builtin.vhd:155]
INFO: [Synth 8-638] synthesizing module 'builtin_top_v6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:244]
	Parameter C_FAMILY bound to: 7SERIES - type: string 
	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 
	Parameter C_NUM_PRIM_WIDE bound to: 1 - type: integer 
	Parameter C_NUM_PRIM_DEEP bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_READ_FASTER bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 33 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_WR_DEPTH bound to: 512 - type: integer 
	Parameter C_RD_DEPTH bound to: 512 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_USE_LOW_LATENCY_BI_FIFO bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0000 - type: string 
INFO: [Synth 8-638] synthesizing module 'builtin_extdepth_v6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_extdepth_v6.vhd:219]
	Parameter C_FAMILY bound to: 7SERIES - type: string 
	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 
	Parameter C_NUM_PRIM_DEEP bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_READ_FASTER bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 362 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 352 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 10 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 9 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 000000000000000000 - type: string 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_extdepth_v6.vhd:359]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_extdepth_v6.vhd:360]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_extdepth_v6.vhd:363]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_extdepth_v6.vhd:364]
INFO: [Synth 8-63] RTL assertion: "Actual FIFO Depth = 513" [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_extdepth_v6.vhd:408]
INFO: [Synth 8-638] synthesizing module 'builtin_prim_v6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_prim_v6.vhd:191]
	Parameter C_FAMILY bound to: 7SERIES - type: string 
	Parameter C_PRIM_WIDTH bound to: 72 - type: integer 
	Parameter C_PRIM_FIFO36 bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRIM_PNTR_WIDTH bound to: 9 - type: integer 
	Parameter FULL_OFFSET bound to: 151 - type: integer 
	Parameter EMPTY_OFFSET bound to: 10 - type: integer 
	Parameter C_USE_ECC_ENC bound to: 0 - type: integer 
	Parameter C_USE_ECC_DEC bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 0 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 000000000000000000 - type: string 
	Parameter ALMOST_EMPTY_OFFSET bound to: 13'b0000000001010 
	Parameter ALMOST_FULL_OFFSET bound to: 13'b0000010010111 
	Parameter DATA_WIDTH bound to: 72 - type: integer 
	Parameter DO_REG bound to: 1 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter EN_SYN bound to: 0 - type: bool 
	Parameter FIFO_MODE bound to: FIFO36_72 - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: 1 - type: bool 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'sngfifo36e1' to cell 'FIFO36E1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_prim_v6.vhd:471]
INFO: [Synth 8-256] done synthesizing module 'builtin_prim_v6' (128#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_prim_v6.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'builtin_extdepth_v6' (129#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_extdepth_v6.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'builtin_top_v6' (130#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:244]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 33 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 33 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 2 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized5' (130#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v12_0_builtin does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/fifo_generator_v12_0_builtin.vhd:349]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_builtin' (131#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/fifo_generator_v12_0_builtin.vhd:253]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized5 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:263]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized5' (131#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized2' (131#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized2' (131#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (132#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_afifo_builtin.vhd:116]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_s2mm_linebuf' (133#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_s2mm_linebuf.vhd:299]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover.vhd:570]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_M_AXI_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_M_AXI_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_INCLUDE_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_MM2S_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_ADV_SIG bound to: 0 - type: integer 
	Parameter C_ENABLE_MM2S_ADV_SIG bound to: 0 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_omit_wrap' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:309]
	Parameter C_INCLUDE_MM2S bound to: 0 - type: integer 
	Parameter C_MM2S_ARID bound to: 0 - type: integer 
	Parameter C_MM2S_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MM2S_MDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MM2S_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_STSFIFO bound to: 1 - type: integer 
	Parameter C_MM2S_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MM2S_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_MM2S_BTT_USED bound to: 16 - type: integer 
	Parameter C_MM2S_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_omit_wrap' (134#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mm2s_omit_wrap.vhd:309]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_S2MM_AWID bound to: 1 - type: integer 
	Parameter C_S2MM_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2MM_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_STSFIFO bound to: 1 - type: integer 
	Parameter C_S2MM_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_S2MM_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 8 - type: integer 
	Parameter C_S2MM_BTT_USED bound to: 16 - type: integer 
	Parameter C_S2MM_SUPPORT_INDET_BTT bound to: 1 - type: integer 
	Parameter C_S2MM_ADDR_PIPE_DEPTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_INCLUDE_S2MM_GP_SF bound to: 1 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_reset.vhd:171]
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'sig_cmd_stat_rst_int_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_reset.vhd:209]
INFO: [Synth 8-4471] merging register 'sig_mmap_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_reset.vhd:212]
INFO: [Synth 8-4471] merging register 'sig_stream_rst_reg_n_reg' into 'sig_cmd_stat_rst_user_reg_n_cdc_from_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_reset.vhd:215]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (135#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_reset.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_STSFIFO bound to: 1 - type: integer 
	Parameter C_STSCMD_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_STSCMD_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_CACHE_USER bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
	Parameter C_SIZE bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-3491] module 'MUXCY_L' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16671' bound to instance 'MUXCY_L_I' of component 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:211]
INFO: [Synth 8-3491] module 'XORCY' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35678' bound to instance 'XORCY_I' of component 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:218]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-3491] module 'FDS' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137' bound to instance 'FDS_I' of component 'FDS' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:224]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (135#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 68 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-638] synthesizing module 'SRLC16E__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613]
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRLC16E__parameterized0' (136#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (136#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (136#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (136#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (137#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 32 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-3491] module 'SRLC16E' declared at 'C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34613' bound to instance 'SRLC16E_I' of component 'SRLC16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:281]
INFO: [Common 17-14] Message 'Synth 8-3491' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (137#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (137#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (137#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (137#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (138#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_cmd_status.vhd:197]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:276]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_STS_FIFO_DEPTH bound to: 6 - type: integer 
	Parameter C_STS_WIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
	Parameter C_SIZE bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (138#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cntr_incr_decr_addn_f.vhd:146]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (138#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (138#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (138#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (138#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
	Parameter C_DEPTH bound to: 6 - type: integer 
	Parameter C_DWIDTH bound to: 23 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (138#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (138#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (138#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (138#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (139#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_wr_status_cntl.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
	Parameter C_SF_XFER_BYTES_WIDTH bound to: 6 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_CMD_WIDTH bound to: 68 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_NATIVE_XFER_WIDTH bound to: 32 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_ibttcc.vhd:828]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_ibttcc.vhd:829]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (140#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_ibttcc.vhd:408]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_INCLUDE_DRE bound to: 0 - type: integer 
	Parameter C_DRE_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_SUPPORT_SCATTER bound to: 1 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_STRT_SF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 27 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (140#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (140#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (140#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (140#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_DRE_ALIGN_WIDTH bound to: 1 - type: integer 
	Parameter C_BTT_USED bound to: 16 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:460]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:143]
	Parameter C_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:170]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:171]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:173]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:195]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:196]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:197]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:198]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:129]
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_INDEX_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (141#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_ms_strb_set.vhd:129]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (142#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_mssai_skid_buf.vhd:143]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
	Parameter C_OP_MODE bound to: 0 - type: integer 
	Parameter C_STRB_WIDTH bound to: 4 - type: integer 
	Parameter C_OFFSET_WIDTH bound to: 2 - type: integer 
	Parameter C_NUM_BYTES_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (143#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_strb_gen2.vhd:156]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_slice.vhd:78]
	Parameter C_DATA_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (144#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_slice.vhd:78]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DWIDTH bound to: 5 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (144#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (144#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (144#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (144#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (145#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_s2mm_scatter.vhd:239]
INFO: [Synth 8-4471] merging register 'sig_sm_ld_scatter_cmd_reg' into 'sig_sm_ld_dre_cmd_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:797]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (146#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_s2mm_realign.vhd:298]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
	Parameter C_SF_FIFO_DEPTH bound to: 128 - type: integer 
	Parameter C_IBTT_XFER_BYTES_WIDTH bound to: 6 - type: integer 
	Parameter C_STRT_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_BURST_LEN bound to: 8 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_ENABLE_SKID_BUF bound to: 11100 - type: string 
	Parameter C_ENABLE_S2MM_TKEEP bound to: 0 - type: integer 
	Parameter C_ENABLE_DRE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:119]
	Parameter C_STROBE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (147#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_stbs_set_nodre.vhd:119]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
	Parameter C_DWIDTH bound to: 8 - type: integer 
	Parameter C_DEPTH bound to: 16 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 5 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 1 - type: integer 
	Parameter C_USE_BLKMEM bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/sync_fifo_fg.vhd:248]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 5 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 0 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_READ_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized1' (147#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized6' (147#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_MEMORY_TYPE bound to: 2 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'dmem__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 16 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dmem__parameterized5' (147#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dmem.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized5' (147#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_RD_DEPTH bound to: 16 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DEPTH bound to: 16 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized1' (147#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd:175]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
INFO: [Synth 8-4471] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized0' (147#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'dc_ss' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dc_ss.vhd:148]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'updn_cntr' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/updn_cntr.vhd:148]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'updn_cntr' (148#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss' (149#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dc_ss.vhd:148]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_handshaking_flags.vhd:156]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags' (150#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized1' (150#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 13 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 12 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized1' (150#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd:178]
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized0' (150#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-638] synthesizing module 'wr_handshaking_flags' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_handshaking_flags.vhd:153]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_handshaking_flags' (151#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_handshaking_flags.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized1' (151#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_DIN_WIDTH bound to: 8 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 8 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 4 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized6' (151#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized5' (151#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized6' (151#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized3' (151#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized3' (151#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (152#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/sync_fifo_fg.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (153#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
	Parameter C_DWIDTH bound to: 34 - type: integer 
	Parameter C_DEPTH bound to: 128 - type: integer 
	Parameter C_DATA_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_NEED_ALMOST_EMPTY bound to: 0 - type: integer 
	Parameter C_NEED_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_USE_BLKMEM bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/sync_fifo_fg.vhd:248]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DCOUNT_WIDTH bound to: 8 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_DCOUNT bound to: 1 - type: integer 
	Parameter C_HAS_RD_ACK bound to: 1 - type: integer 
	Parameter C_HAS_RD_ERR bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_ERR bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PORTS_DIFFER bound to: 0 - type: integer 
	Parameter C_RD_ACK_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_READ_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_READ_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_ERR_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_ERR_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_WRITE_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_v12_0_synth__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WR_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RD_CHANNEL bound to: 0 - type: integer 
	Parameter C_HAS_SLAVE_CE bound to: 0 - type: integer 
	Parameter C_HAS_MASTER_CE bound to: 0 - type: integer 
	Parameter C_ADD_NGC_CONSTRAINT bound to: 0 - type: integer 
	Parameter C_USE_COMMON_OVERFLOW bound to: 0 - type: integer 
	Parameter C_USE_COMMON_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_USE_DEFAULT_SETTINGS bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_LEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_LOCK_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_HAS_AXI_AWUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_WUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_BUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ARUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXI_RUSER bound to: 0 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TDATA bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TID bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TDEST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TREADY bound to: 1 - type: integer 
	Parameter C_HAS_AXIS_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TSTRB bound to: 0 - type: integer 
	Parameter C_HAS_AXIS_TKEEP bound to: 0 - type: integer 
	Parameter C_AXIS_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXIS_TID_WIDTH bound to: 8 - type: integer 
	Parameter C_AXIS_TDEST_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TUSER_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_AXIS_TKEEP_WIDTH bound to: 4 - type: integer 
	Parameter C_WACH_TYPE bound to: 0 - type: integer 
	Parameter C_WDCH_TYPE bound to: 0 - type: integer 
	Parameter C_WRCH_TYPE bound to: 0 - type: integer 
	Parameter C_RACH_TYPE bound to: 0 - type: integer 
	Parameter C_RDCH_TYPE bound to: 0 - type: integer 
	Parameter C_AXIS_TYPE bound to: 0 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_WRCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RACH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_RDCH bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE_AXIS bound to: 1 - type: integer 
	Parameter C_APPLICATION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_APPLICATION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE_WACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_WRCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RACH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_RDCH bound to: 512x36 - type: string 
	Parameter C_PRIM_FIFO_TYPE_AXIS bound to: 512x36 - type: string 
	Parameter C_USE_ECC_WACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_WRCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RACH bound to: 0 - type: integer 
	Parameter C_USE_ECC_RDCH bound to: 0 - type: integer 
	Parameter C_USE_ECC_AXIS bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_WRCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RACH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_RDCH bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE_AXIS bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH_WACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_WDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_WRCH bound to: 2 - type: integer 
	Parameter C_DIN_WIDTH_RACH bound to: 32 - type: integer 
	Parameter C_DIN_WIDTH_RDCH bound to: 64 - type: integer 
	Parameter C_DIN_WIDTH_AXIS bound to: 1 - type: integer 
	Parameter C_WR_DEPTH_WACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_WDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_WRCH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RACH bound to: 16 - type: integer 
	Parameter C_WR_DEPTH_RDCH bound to: 1024 - type: integer 
	Parameter C_WR_DEPTH_AXIS bound to: 1024 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_WRCH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RACH bound to: 4 - type: integer 
	Parameter C_WR_PNTR_WIDTH_RDCH bound to: 10 - type: integer 
	Parameter C_WR_PNTR_WIDTH_AXIS bound to: 10 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNTS_AXIS bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_WRCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RACH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_RDCH bound to: 0 - type: integer 
	Parameter C_HAS_PROG_FLAGS_AXIS bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_FULL_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH bound to: 1023 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS bound to: 1023 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_WRCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RACH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_RDCH bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_TYPE_AXIS bound to: 5 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH bound to: 1022 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS bound to: 1022 - type: integer 
	Parameter C_REG_SLICE_MODE_WACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_WRCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RACH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_RDCH bound to: 0 - type: integer 
	Parameter C_REG_SLICE_MODE_AXIS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_top__parameterized7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PRIM_FIFO_TYPE bound to: 512x36 - type: string 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_WR_RST bound to: 0 - type: integer 
	Parameter C_HAS_RD_RST bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_POWER_SAVING_MODE bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_COUNT_TYPE bound to: 0 - type: integer 
	Parameter C_DEFAULT_VALUE bound to: BlankString - type: string 
	Parameter C_ENABLE_RLOCS bound to: 0 - type: integer 
	Parameter C_HAS_BACKUP bound to: 0 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_HAS_MEMINIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_WR_PNTR_VAL bound to: 0 - type: integer 
	Parameter C_MIF_FILE_NAME bound to: BlankString - type: string 
	Parameter C_OPTIMIZATION_MODE bound to: 0 - type: integer 
	Parameter C_RD_FREQ bound to: 1 - type: integer 
	Parameter C_USE_FIFO16_FLAGS bound to: 0 - type: integer 
	Parameter C_WR_FREQ bound to: 1 - type: integer 
	Parameter C_WR_RESPONSE_LATENCY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_ramfifo__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_SYNCHRONIZER_STAGE bound to: 2 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'reset_blk_ramfifo__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_WR_RST_MAXFAN bound to: 2 - type: integer 
	Parameter C_RD_RST_MAXFAN bound to: 3 - type: integer 
	Parameter C_MSGON_VAL bound to: 1 - type: integer 
	Parameter C_ENABLE_RST_SYNC bound to: 1 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reset_blk_ramfifo__parameterized2' (153#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/reset_blk_ramfifo.vhd:222]
INFO: [Synth 8-638] synthesizing module 'input_blk__parameterized7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_IMPLEMENTATION_TYPE bound to: 0 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_HAS_INT_CLK bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
	Parameter C_USE_INPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_OUTPUT_CE bound to: 0 - type: integer 
	Parameter C_USE_SYNC_CLK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'input_blk__parameterized7' (153#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/input_blk.vhd:278]
INFO: [Synth 8-638] synthesizing module 'memory__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_USE_DOUT_RST bound to: 1 - type: integer 
	Parameter C_DOUT_RST_VAL bound to: 0 - type: string 
	Parameter C_MEMORY_TYPE bound to: 1 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_LARGER_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_SMALLER_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_PIPELINE_REG bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_ERROR_INJECTION_TYPE bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 34 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 34 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 34 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 34 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: (null) - type: string 
	Parameter C_COUNT_18K_BRAM bound to: (null) - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: (null) - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: ECCHSIAO32-7 - type: string 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: no_mem_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 34 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 34 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 3 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 34 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 128 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 000000000 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 34 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 128 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 128 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd:392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 34 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 7 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 34 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 34 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block' (154#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd:450]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 3 - type: integer 
	Parameter C_USER_WIDTH bound to: 34 - type: integer 
	Parameter C_USER_DEPTH bound to: 128 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 1 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 512 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000010010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000010001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 34 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 2 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 000000000 - type: string 
	Parameter C_HAS_REGCEB bound to: 1 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 34 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 34 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 34 - type: integer 
	Parameter C_USER_DEPTH bound to: 128 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 34 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 34'b0000000000000000000000000000000000 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 34'b0000000000000000000000000000000000 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 7 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: (null) - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_USER_WIDTH bound to: 34 - type: integer 
	Parameter C_USER_DEPTH bound to: 128 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 36 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 512 - type: integer 
	Parameter C_USED_WIDTH bound to: 34 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 36 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 36 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 9 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 36'b000000000000000000000000000000000000 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 36 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 9 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 7 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 7 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:8868]
	Parameter DOA_REG bound to: 1 - type: integer 
	Parameter DOB_REG bound to: 1 - type: integer 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 20'b00000000000000000000 
	Parameter INIT_B bound to: 20'b00000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_MODE bound to: SDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 36 - type: integer 
	Parameter READ_WIDTH_B bound to: 0 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 20'b00000000000000000000 
	Parameter SRVAL_B bound to: 20'b00000000000000000000 
	Parameter WRITE_MODE_A bound to: READ_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 0 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 36 - type: integer 
INFO: [Synth 8-113] binding component instance 'ram' to cell 'RAMB18E1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:8911]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper' (155#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width' (156#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr' (157#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd:214]
	Parameter C_MEM_TYPE bound to: 1 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 34 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 34 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block' (158#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top' (159#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth' (160#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized0' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'memory__parameterized6' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/memory.vhd:217]
INFO: [Synth 8-638] synthesizing module 'rd_logic__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_RD_DEPTH bound to: 128 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DEPTH bound to: 128 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_ASSERT_VAL bound to: 2 - type: integer 
	Parameter C_PROG_EMPTY_THRESH_NEGATE_VAL bound to: 3 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'rd_bin_cntr__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_bin_cntr__parameterized2' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_bin_cntr.vhd:151]
INFO: [Synth 8-638] synthesizing module 'rd_status_flags_ss__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd:175]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'compare__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
	Parameter C_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'compare__parameterized1' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/compare.vhd:138]
INFO: [Synth 8-4471] merging register 'ram_empty_fb_i_reg' into 'ram_empty_i_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd:272]
INFO: [Synth 8-256] done synthesizing module 'rd_status_flags_ss__parameterized1' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_status_flags_ss.vhd:175]
INFO: [Synth 8-638] synthesizing module 'dc_ss__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dc_ss.vhd:148]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'updn_cntr__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/updn_cntr.vhd:148]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_COUNTER_RESET_VAL bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'updn_cntr__parameterized0' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/updn_cntr.vhd:148]
INFO: [Synth 8-256] done synthesizing module 'dc_ss__parameterized0' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/dc_ss.vhd:148]
INFO: [Synth 8-638] synthesizing module 'rd_handshaking_flags__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_handshaking_flags.vhd:156]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_UNDERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_USE_EMBEDDED_REG bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rd_handshaking_flags__parameterized0' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_handshaking_flags.vhd:156]
INFO: [Synth 8-638] synthesizing module 'rd_fwft__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:154]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_VALID_LOW bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:255]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:579]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:664]
INFO: [Synth 8-4471] merging register 'empty_fwft_fb_reg' into 'empty_fwft_i_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:452]
INFO: [Synth 8-4471] merging register 'aempty_fwft_fb_reg' into 'aempty_fwft_i_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:538]
INFO: [Synth 8-256] done synthesizing module 'rd_fwft__parameterized0' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_fwft.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'rd_logic__parameterized2' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/rd_logic.vhd:234]
INFO: [Synth 8-638] synthesizing module 'wr_logic__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_WR_ACK_LOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_OVERFLOW_LOW bound to: 0 - type: integer 
	Parameter C_PRELOAD_LATENCY bound to: 0 - type: integer 
	Parameter C_PRELOAD_REGS bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_RD bound to: 1 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_THRESH_ASSERT_VAL bound to: 125 - type: integer 
	Parameter C_PROG_FULL_THRESH_NEGATE_VAL bound to: 124 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'wr_bin_cntr__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_WR_RD_RATIO bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'wr_bin_cntr__parameterized2' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_bin_cntr.vhd:156]
INFO: [Synth 8-638] synthesizing module 'wr_status_flags_ss__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd:178]
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_HAS_RST bound to: 0 - type: integer 
	Parameter C_HAS_SRST bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_FULL_FLAGS_RST_VAL bound to: 0 - type: integer 
INFO: [Synth 8-4471] merging register 'ram_full_fb_i_reg' into 'ram_full_i_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd:318]
INFO: [Synth 8-256] done synthesizing module 'wr_status_flags_ss__parameterized1' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_status_flags_ss.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'wr_logic__parameterized2' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/wr_logic.vhd:228]
INFO: [Synth 8-638] synthesizing module 'output_blk__parameterized7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
	Parameter C_COMMON_CLOCK bound to: 1 - type: integer 
	Parameter C_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_DIN_WIDTH bound to: 34 - type: integer 
	Parameter C_DOUT_WIDTH bound to: 34 - type: integer 
	Parameter C_PKTFIFO_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_HAS_ALMOST_EMPTY bound to: 1 - type: integer 
	Parameter C_HAS_ALMOST_FULL bound to: 0 - type: integer 
	Parameter C_HAS_DATA_COUNT bound to: 1 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_RD_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_VALID bound to: 1 - type: integer 
	Parameter C_HAS_WR_ACK bound to: 1 - type: integer 
	Parameter C_HAS_WR_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_PROG_EMPTY_TYPE bound to: 0 - type: integer 
	Parameter C_PROG_FULL_TYPE bound to: 0 - type: integer 
	Parameter C_DEPTH_RATIO_WR bound to: 1 - type: integer 
	Parameter C_RD_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_RD_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_PNTR_WIDTH bound to: 7 - type: integer 
	Parameter C_WR_DATA_COUNT_WIDTH bound to: 7 - type: integer 
	Parameter C_USE_FWFT_DATA_COUNT bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_FIFO_TYPE bound to: 0 - type: integer 
	Parameter C_BYTE_STRB_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'output_blk__parameterized7' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/common/output_blk.vhd:268]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_ramfifo__parameterized6' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/ramfifo/fifo_generator_ramfifo.vhd:310]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_top__parameterized7' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:275]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0_synth__parameterized4' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0_synth.vhd:681]
INFO: [Synth 8-256] done synthesizing module 'fifo_generator_v12_0__parameterized4' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_v12_0.vhd:664]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/sync_fifo_fg.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (161#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_sfifo_autord.vhd:158]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
	Parameter C_WDATA_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid_buf.vhd:156]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid_buf.vhd:157]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid_buf.vhd:159]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid_buf.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (162#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid_buf.vhd:134]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (163#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_indet_btt.vhd:261]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
	Parameter C_ADDR_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_ID bound to: 1 - type: integer 
	Parameter C_ADDR_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:369]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:375]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_IS_ASYNC bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 2 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_DWIDTH bound to: 59 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (163#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/dynshreg_f.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (163#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_rbu_f.vhd:194]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (163#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/srl_fifo_f.vhd:165]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (163#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_fifo.vhd:170]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (164#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_addr_cntl.vhd:292]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:424]
	Parameter C_REALIGNER_INCLUDED bound to: 1 - type: integer 
	Parameter C_ENABLE_INDET_BTT bound to: 1 - type: integer 
	Parameter C_SF_BYTES_RCVD_WIDTH bound to: 16 - type: integer 
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_DATA_CNTL_FIFO_DEPTH bound to: 4 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
	Parameter C_TAG_WIDTH bound to: 4 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (165#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_wrdata_cntl.vhd:424]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:145]
	Parameter C_MDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_SDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ADDR_LSB_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:170]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:171]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:173]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:174]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_wr_demux.vhd:142]
	Parameter C_SEL_ADDR_WIDTH bound to: 2 - type: integer 
	Parameter C_MMAP_DWIDTH bound to: 32 - type: integer 
	Parameter C_STREAM_DWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (166#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_wr_demux.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (167#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_skid2mm_buf.vhd:145]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (168#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover_s2mm_full_wrap.vhd:396]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (169#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_datamover_v5_1/6a177436/hdl/src/vhdl/axi_datamover.vhd:570]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma__parameterized0' (170#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma.vhd:591]
INFO: [Synth 8-256] done synthesizing module 'mb_axi_vdma_0_1' (171#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_1/synth/mb_axi_vdma_0_1.vhd:109]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'mb_axi_vdma_0_1' requires 45 connections, but only 43 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1638]
INFO: [Synth 8-638] synthesizing module 'mb_clk_wiz_1_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1.v:71]
INFO: [Synth 8-638] synthesizing module 'mb_clk_wiz_1_1_clk_wiz' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1_clk_wiz.v:69]
INFO: [Synth 8-638] synthesizing module 'IBUF' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10250]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (172#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:10250]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 40 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (173#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (174#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'mb_clk_wiz_1_1_clk_wiz' (175#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1_clk_wiz.v:69]
INFO: [Synth 8-256] done synthesizing module 'mb_clk_wiz_1_1' (176#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1.v:71]
INFO: [Synth 8-638] synthesizing module 'mb_mdm_1_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_1/synth/mb_mdm_1_1.vhd:73]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1055]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
	Parameter C_USE_BSCAN bound to: 0 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute buffer_type = none [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1746]
	Parameter DISABLE_JTAG bound to: FALSE - type: string 
	Parameter JTAG_CHAIN bound to: 2 - type: integer 
INFO: [Synth 8-113] binding component instance 'BSCANE2_I' to cell 'BSCANE2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1805]
INFO: [Synth 8-113] binding component instance 'BUFG_DRCK' to cell 'BUFG' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1929]
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MDM_Core__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:624]
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_BASEADDR bound to: -1 - type: integer 
	Parameter C_HIGHADDR bound to: 0 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 100000000 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'JTAG_CONTROL__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:336]
	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
	Parameter C_USE_UART bound to: 0 - type: integer 
	Parameter C_UART_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_WIDTH bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDC_I' to cell 'FDC_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:559]
INFO: [Synth 8-4472] Detected and applied attribute keep = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:576]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 16'b0000000000000010 
INFO: [Synth 8-113] binding component instance 'LUT_Delay' to cell 'LUT4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:580]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SYNC_FDRE' to cell 'FDRE_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:645]
	Parameter INIT bound to: 16'b0000000101100111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_1' to cell 'SRL16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:676]
	Parameter INIT bound to: 16'b0100001010000111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_2' to cell 'SRL16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:690]
	Parameter INIT bound to: 16'b0100010001000011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_1' to cell 'SRL16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:753]
	Parameter INIT bound to: 16'b0101100001001101 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'SRL16E_ID_2' to cell 'SRL16E' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:767]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:893]
INFO: [Synth 8-256] done synthesizing module 'JTAG_CONTROL__parameterized0' (177#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd:336]
INFO: [Synth 8-256] done synthesizing module 'MDM_Core__parameterized0' (178#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd:624]
INFO: [Synth 8-256] done synthesizing module 'MDM__parameterized0' (179#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd:1055]
INFO: [Synth 8-256] done synthesizing module 'mb_mdm_1_1' (180#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_1/synth/mb_mdm_1_1.vhd:73]
INFO: [Synth 8-638] synthesizing module 'mb_microblaze_0_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_1/synth/mb_microblaze_0_1.vhd:115]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: mb_microblaze_0_1 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_ICACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_DCACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MicroBlaze__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:836]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: mb_microblaze_0_1 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: mb_microblaze_0_1 - type: string 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MicroBlaze_Core__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:865]
	Parameter C_SCO bound to: 0 - type: integer 
	Parameter C_FREQ bound to: 100000000 - type: integer 
	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_INSTANCE bound to: mb_microblaze_0_1 - type: string 
	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
	Parameter C_PC_WIDTH bound to: 32 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:3614]
INFO: [Synth 8-4472] Detected and applied attribute async_reg = TRUE [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:3696]
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'interrupt_mode_converter__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd:156]
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'interrupt_mode_converter__parameterized0' (181#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd:156]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: bool 
	Parameter C_PC_START_ADDR bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'Decode_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:545]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: bool 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute keep = true [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:928]
INFO: [Common 17-14] Message 'Synth 8-4472' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PC_Module_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:295]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_BTC_PARITY bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'MUXCY_I' to cell 'MUXCY_L' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:432]
INFO: [Synth 8-113] binding component instance 'XOR_I' to cell 'XORCY' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:439]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Gen_Instr_DFF' to cell 'FDR' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:540]
INFO: [Synth 8-113] binding component instance 'PC_Mux_MUXF7' to cell 'MUXF7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:523]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PC_Module_gti__parameterized0' (182#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module_gti.vhd:295]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'PreFetch_Buffer_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd:197]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b0000000000000000000000000000000011001100111100001010101011001100 
	Parameter INIT bound to: 64'b0000000000000000111111111111111111001100111100001010101011001100 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1111111100000000111111111111111110101110000010101010111000001010 
	Parameter INIT bound to: 1'b1 
	Parameter INIT bound to: 64'b0000000011111111000000000000000001010001111101010101000111110101 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PreFetch_Buffer_gti__parameterized0' (183#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer_gti.vhd:197]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carry_and__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:161]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'carry_and__parameterized0' (184#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_and.vhd:161]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000001001000000001001 
	Parameter INIT bound to: 64'b1001000000001001000000000000000000000000000000000000000000000000 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'jump_logic' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd:194]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'jump_logic' (185#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/jump_logic_gti.vhd:194]
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'carry_or__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd:161]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'carry_or__parameterized0' (186#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/carry_or.vhd:161]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'WB_Div_Overflow_reg' into 'ex_start_div_i_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5925]
INFO: [Synth 8-256] done synthesizing module 'Decode_gti__parameterized0' (187#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:545]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_EXCEPTION_ADDR bound to: 32'b00000000000000000000000000100000 
	Parameter C_INTERRUPT_ADDR bound to: 32'b00000000000000000000000000010000 
	Parameter C_EXT_BRK_ADDR bound to: 32'b00000000000000000000000000011000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Data_Flow_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:607]
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_FSL_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'Register_File_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd:218]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Register_File_gti__parameterized0' (188#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_gti.vhd:218]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Operand_Select_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:280]
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:315]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:400]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:472]
INFO: [Synth 8-256] done synthesizing module 'Operand_Select_gti__parameterized0' (189#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_gti.vhd:280]
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ALU__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:213]
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized0' (190#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 0 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'ALU_Bit__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_LAST_BIT bound to: 1 - type: bool 
	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
	Parameter INIT bound to: 16'b1111101000001010 
INFO: [Synth 8-256] done synthesizing module 'ALU_Bit__parameterized2' (190#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd:187]
INFO: [Synth 8-256] done synthesizing module 'ALU__parameterized0' (191#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd:213]
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Shift_Logic_Module_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:192]
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101010110010101010101000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101010101111110010101010000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
	Parameter INIT bound to: 64'b1100101011111111110010100000000000000000000000000000000000000000 
WARNING: [Synth 8-3848] Net mask_0_15_orig in module/entity Shift_Logic_Module_gti__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:227]
WARNING: [Synth 8-3848] Net mask_16_23_orig in module/entity Shift_Logic_Module_gti__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:228]
INFO: [Synth 8-256] done synthesizing module 'Shift_Logic_Module_gti__parameterized0' (192#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:192]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'mul_unit' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'mul_unit' (193#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd:187]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'Barrel_Shifter_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd:193]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'Barrel_Shifter_gti__parameterized0' (194#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/barrel_shifter_gti.vhd:193]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WB_Mux__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd:223]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: bool 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'WB_Mux_Bit__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd:185]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WB_Mux_Bit__parameterized0' (195#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_bit_gti.vhd:185]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_LUT_SIZE bound to: 6 - type: integer 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'WB_Mux__parameterized0' (196#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/wb_mux_gti.vhd:223]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Zero_Detect_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd:194]
	Parameter C_TARGET bound to: 17 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Zero_Detect_gti__parameterized0' (197#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect_gti.vhd:194]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:258]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:360]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:371]
INFO: [Synth 8-256] done synthesizing module 'Byte_Doublet_Handle_gti__parameterized0' (198#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle_gti.vhd:258]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Data_Flow_Logic__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd:222]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_Logic__parameterized0' (199#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_logic_gti.vhd:222]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'msr_reg_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd:209]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'msr_reg_gti__parameterized0' (200#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_gti.vhd:209]
	Parameter INIT bound to: 64'b0000000011111111000000001111111111111110111111101111111011111110 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_SAVE_PC_IN_EAR bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'exception_registers_gti__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd:209]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: bool 
	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: bool 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
	Parameter C_SAVE_PC_IN_EAR bound to: 0 - type: bool 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mux_bus__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd:176]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
INFO: [Synth 8-256] done synthesizing module 'mux_bus__parameterized0' (201#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd:176]
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
	Parameter INIT bound to: 64'b1001011010010110100101101001011011111111000000001010101010101010 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'exception_registers_gti__parameterized0' (202#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/exception_registers_gti.vhd:209]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'Fpu' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd:200]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'Fpu' (203#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/fpu.vhd:200]
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PVR__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd:282]
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_D_AXI bound to: 1 - type: integer 
	Parameter C_D_LMB bound to: 1 - type: integer 
	Parameter C_I_AXI bound to: 0 - type: integer 
	Parameter C_I_LMB bound to: 1 - type: integer 
	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
	Parameter C_D_PLB bound to: 0 - type: integer 
	Parameter C_I_PLB bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: bool 
	Parameter C_USE_BARREL bound to: 0 - type: bool 
	Parameter C_USE_DIV bound to: 0 - type: bool 
	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_BTC bound to: 0 - type: bool 
	Parameter C_USE_MUL64 bound to: 0 - type: bool 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_BTC_SIZE bound to: 0 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ADDR_TAG_BITS bound to: 17 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_CACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_ADDR_TAG bound to: 17 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
	Parameter C_DCACHE_BYTE_SIZE bound to: 8192 - type: integer 
	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_RESET_MSR bound to: 15'b000000000000000 
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PVR__parameterized0' (204#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd:282]
INFO: [Synth 8-256] done synthesizing module 'Data_Flow_gti__parameterized0' (205#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow_gti.vhd:607]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_USE_D_Ext bound to: 1 - type: bool 
	Parameter C_USE_D_LMB bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'read_data_mux__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd:154]
	Parameter C_USE_D_EXT bound to: 1 - type: bool 
	Parameter C_USE_D_LMB bound to: 1 - type: bool 
	Parameter C_USE_DCACHE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'read_data_mux__parameterized0' (206#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/read_data_mux_gti.vhd:154]
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
	Parameter C_OUTPUT_DFFS bound to: 0 - type: bool 
INFO: [Synth 8-638] synthesizing module 'DAXI_interface__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd:231]
	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
	Parameter C_OUTPUT_DFFS bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'DAXI_interface__parameterized0' (207#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd:231]
	Parameter IS_SRI_INVERTED bound to: 1'b0 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_I_EXT bound to: 0 - type: bool 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_USE_I_LMB bound to: 1 - type: bool 
INFO: [Synth 8-638] synthesizing module 'instr_mux__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd:173]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_USE_I_EXT bound to: 0 - type: bool 
	Parameter C_USE_ICACHE bound to: 0 - type: bool 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
	Parameter C_USE_I_LMB bound to: 1 - type: bool 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_SIZE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'instr_mux__parameterized0' (208#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd:173]
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'Debug__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:395]
	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
	Parameter C_AREA_OPTIMIZED bound to: 0 - type: integer 
	Parameter C_USE_BARREL bound to: 0 - type: integer 
	Parameter C_USE_DIV bound to: 0 - type: integer 
	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
	Parameter C_USE_FPU bound to: 0 - type: integer 
	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
	Parameter C_FSL_LINKS bound to: 0 - type: integer 
	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
	Parameter C_PVR bound to: 0 - type: integer 
	Parameter C_PVR_USER1 bound to: 8'b00000000 
	Parameter C_PVR_USER2 bound to: 0 - type: integer 
	Parameter C_MB_VERSION bound to: 8'b00100000 
	Parameter C_INTERCONNECT bound to: 2 - type: integer 
	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
	Parameter C_ENDIANNESS bound to: 1 - type: integer 
	Parameter C_USE_ICACHE bound to: 0 - type: integer 
	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_USE_DCACHE bound to: 0 - type: integer 
	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_DATA_SIZE bound to: 32 - type: integer 
	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_PC_BRK bound to: 1 - type: integer 
	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
	Parameter C_USE_REORDER_INSTR bound to: 1 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000011011 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000011011 
	Parameter INIT bound to: 16'b0000000000011011 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized0' (209#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized2' (209#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized4' (209#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized6' (209#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b1111111111111111 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0011111111111111 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000001100100 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized8' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000001100100 
	Parameter INIT bound to: 16'b0000000001100100 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized8' (209#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0010000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRL16E__parameterized10' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0010000000000000 
	Parameter INIT bound to: 16'b0010000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRL16E__parameterized10' (209#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:167]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter C_STATIC bound to: 1 - type: bool 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:1353]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FIRST bound to: 1 - type: bool 
	Parameter C_TRACE bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter No_Bits bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'address_hit__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd:175]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_FIRST bound to: 1 - type: bool 
	Parameter C_TRACE bound to: 0 - type: bool 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter No_Bits bound to: 32 - type: integer 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'MB_SRLC16E__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:243]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'MB_SRLC16E__parameterized0' (210#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd:243]
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
	Parameter C_USE_SRL16 bound to: yes - type: string 
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'address_hit__parameterized0' (211#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/address_hit.vhd:175]
INFO: [Synth 8-256] done synthesizing module 'Debug__parameterized0' (212#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:395]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_TLB_WRITE bound to: 0 - type: bool 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PARITY bound to: 0 - type: bool 
	Parameter C_MMU_ENDIAN bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-638] synthesizing module 'MMU__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd:262]
	Parameter C_TARGET bound to: 17 - type: integer 
	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
	Parameter C_USE_MMU bound to: 0 - type: integer 
	Parameter C_MMU_DTLB_SIZE bound to: 4 - type: integer 
	Parameter C_MMU_ITLB_SIZE bound to: 2 - type: integer 
	Parameter C_MMU_TLB_READ bound to: 0 - type: bool 
	Parameter C_MMU_TLB_WRITE bound to: 0 - type: bool 
	Parameter C_MMU_ZONES bound to: 16 - type: integer 
	Parameter C_MMU_PARITY bound to: 0 - type: bool 
	Parameter C_MMU_ENDIAN bound to: 1 - type: bool 
	Parameter C_ENABLE_ACE bound to: 0 - type: integer 
	Parameter C_USE_LUTRAM bound to: yes - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMU__parameterized0' (213#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mmu.vhd:262]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze_Core__parameterized0' (214#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd:865]
INFO: [Synth 8-256] done synthesizing module 'MicroBlaze__parameterized0' (215#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:836]
INFO: [Synth 8-256] done synthesizing module 'mb_microblaze_0_1' (216#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_1/synth/mb_microblaze_0_1.vhd:115]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'mb_microblaze_0_1' requires 51 connections, but only 50 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1701]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_Z0DGSF' [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:2890]
INFO: [Synth 8-638] synthesizing module 'mb_dlmb_bram_if_cntlr_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_bram_if_cntlr_1/synth/mb_dlmb_bram_if_cntlr_1.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_MASK bound to: 32'b10000000001000000000000000000000 
	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 32767 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: -2145386496 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: -2145386496 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: -2145386496 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: -2145386496 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: -2145386496 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask' (217#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized0' (218#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized0' (219#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'mb_dlmb_bram_if_cntlr_1' (220#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_bram_if_cntlr_1/synth/mb_dlmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mb_dlmb_v10_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_1/synth/mb_dlmb_v10_1.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd:144]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'FDS' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'FDS' (220#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3137]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized0' (221#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd:144]
INFO: [Synth 8-256] done synthesizing module 'mb_dlmb_v10_1' (222#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_1/synth/mb_dlmb_v10_1.vhd:89]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'mb_dlmb_v10_1' requires 25 connections, but only 24 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:3039]
INFO: [Synth 8-638] synthesizing module 'mb_ilmb_bram_if_cntlr_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_bram_if_cntlr_1/synth/mb_ilmb_bram_if_cntlr_1.vhd:84]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 32'b00000000000000000111111111111111 
	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_MASK bound to: 32'b00000000000000000000000000000000 
	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_HIGHADDR bound to: 32767 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: 0 - type: integer 
	Parameter C_INTERCONNECT bound to: 0 - type: integer 
	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
	Parameter C_BASEADDR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
	Parameter C_MASK1 bound to: 8388608 - type: integer 
	Parameter C_MASK2 bound to: 8388608 - type: integer 
	Parameter C_MASK3 bound to: 8388608 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_NUM_LMB bound to: 1 - type: integer 
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
	Parameter C_AW bound to: 32 - type: integer 
	Parameter C_BAR bound to: 0 - type: integer 
	Parameter C_MASK bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0' (222#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized2' (222#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized2' (222#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'mb_ilmb_bram_if_cntlr_1' (223#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_bram_if_cntlr_1/synth/mb_ilmb_bram_if_cntlr_1.vhd:84]
INFO: [Synth 8-638] synthesizing module 'mb_ilmb_v10_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_1/synth/mb_ilmb_v10_1.vhd:89]
	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mb_ilmb_v10_1' (224#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_1/synth/mb_ilmb_v10_1.vhd:89]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'mb_ilmb_v10_1' requires 25 connections, but only 24 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:3085]
INFO: [Synth 8-638] synthesizing module 'mb_lmb_bram_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_lmb_bram_1/synth/mb_lmb_bram_1.vhd:78]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: mb_lmb_bram_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: mb_lmb_bram_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 8 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     20.388 mW - type: string 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: mb_lmb_bram_1.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_top__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_ALGORITHM_i bound to: 0 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 2 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 8192 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB_ALGO bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 8192 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'blk_mem_input_block__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd:392]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
	Parameter C_WEA_I_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_WIDTH_A_CORE bound to: 32 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_ADDRA_WIDTH_CORE bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_WIDTH_B_CORE bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_ADDRB_WIDTH_CORE bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_input_block__parameterized0' (224#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd:392]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd:450]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_PRIM_TYPE_i bound to: 2 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_TOTAL_PRIMS bound to: 8 - type: integer 
	Parameter C_DEPTH_RESOLUTION bound to: 4096 - type: integer 
	Parameter C_START_WIDTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000011000000000000000000000000000001000000000000000000000000000000010100000000000000000000000000000110000000000000000000000000000001110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_START_DEPTH bound to: 320000'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_WIDTH bound to: 320000'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_PRIM_DEPTH bound to: 320000'b0000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_USED_WIDTH bound to: 320000'b0000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000... (message truncated)
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEA_i bound to: 1 - type: integer 
	Parameter C_WE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_USE_BYTE_WEB_i bound to: 1 - type: integer 
	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
INFO: [Synth 8-638] synthesizing module 'bindec' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_bindec.vhd:167]
	Parameter C_NUM_PRIM_DEPTH bound to: 2 - type: integer 
	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bindec' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_bindec.vhd:167]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 0 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized0' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized0' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 4 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 4 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized1' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized1' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 8 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 8 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized2' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized2' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 12 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 12 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized3' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized3' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 16 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 16 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized4' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized4' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 20 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 20 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized5' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized5' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 24 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 24 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized6' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized6' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_width__parameterized7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 28 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RSTA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 4'b0000 
	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1042]
INFO: [Synth 8-3919] null assignment ignored [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1043]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
	Parameter C_USER_WIDTH bound to: 32 - type: integer 
	Parameter C_USER_DEPTH bound to: 8192 - type: integer 
	Parameter C_START_WIDTH bound to: 28 - type: integer 
	Parameter C_START_DEPTH bound to: 0 - type: integer 
	Parameter C_PRIM_WIDTH bound to: 4 - type: integer 
	Parameter C_PRIM_DEPTH bound to: 8192 - type: integer 
	Parameter C_USED_WIDTH bound to: 4 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_SSRA bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_SINITA_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_WA bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 4 - type: integer 
	Parameter C_RATIO_RA bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_HAS_SSRB bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_SINITB_VAL bound to: 4'b0000 
	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_WB bound to: 1 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 4 - type: integer 
	Parameter C_RATIO_RB bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
	Parameter C_COMMON_CLK bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_MEM_ADDR_WIDTH_A bound to: 13 - type: integer 
	Parameter C_MEM_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter DOA_REG bound to: 0 - type: integer 
	Parameter DOB_REG bound to: 0 - type: integer 
	Parameter EN_ECC_READ bound to: 0 - type: bool 
	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
	Parameter INIT_FILE bound to: NONE - type: string 
	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
	Parameter RAM_MODE bound to: TDP - type: string 
	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
	Parameter READ_WIDTH_A bound to: 4 - type: integer 
	Parameter READ_WIDTH_B bound to: 4 - type: integer 
	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
	Parameter WRITE_WIDTH_A bound to: 4 - type: integer 
	Parameter WRITE_WIDTH_B bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_wrapper__parameterized7' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd:399]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_prim_width__parameterized7' (225#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:400]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd:284]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_MUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY bound to: CE - type: string 
	Parameter C_RSTRAM bound to: 0 - type: integer 
	Parameter C_INIT_VAL bound to: 0 - type: integer 
	Parameter C_MUX_REGCE_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_MUX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INPUT_MUX_DEPTH bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_ECC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux' (226#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_mux__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd:284]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_RST_TYPE bound to: sync - type: string 
	Parameter C_HAS_RST bound to: 1 - type: integer 
	Parameter C_MUX_RST_WIDTH bound to: 1 - type: integer 
	Parameter C_RST_PRIORITY bound to: CE - type: string 
	Parameter C_RSTRAM bound to: 0 - type: integer 
	Parameter C_INIT_VAL bound to: 0 - type: integer 
	Parameter C_MUX_REGCE_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE bound to: WRITE_FIRST - type: string 
	Parameter C_ADDR_WIDTH_B bound to: 13 - type: integer 
	Parameter C_MUX_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INPUT_MUX_DEPTH bound to: 2 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_ECC_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_mux__parameterized0' (226#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_mux.vhd:284]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_generic_cstr__parameterized0' (226#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd:450]
INFO: [Synth 8-638] synthesizing module 'blk_mem_output_block__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd:214]
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A_CORE bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B_CORE bound to: 32 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'blk_mem_output_block__parameterized0' (226#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd:214]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_top__parameterized0' (226#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd:444]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2_synth__parameterized0' (226#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd:316]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_v8_2__parameterized2' (226#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd:257]
INFO: [Synth 8-256] done synthesizing module 'mb_lmb_bram_1' (227#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_lmb_bram_1/synth/mb_lmb_bram_1.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_Z0DGSF' (228#1) [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:2890]
INFO: [Synth 8-638] synthesizing module 'mb_mig_7series_0_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1.v:71]
INFO: [Synth 8-638] synthesizing module 'mb_mig_7series_0_1_mig' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:74]
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 0 - type: integer 
	Parameter MEM_DENSITY bound to: 1Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 25E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 134217728 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_iodelay_ctrl' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter REFCLK_TYPE bound to: USE_SYSTEM_CLOCK - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'IDELAYCTRL' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12246]
INFO: [Synth 8-256] done synthesizing module 'IDELAYCTRL' (229#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12246]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_iodelay_ctrl' (230#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_iodelay_ctrl.v:80]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_clk_ibuf' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_clk_ibuf' (231#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_clk_ibuf.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_tempmon' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'XADC' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35488]
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'XADC' (232#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:35488]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_tempmon' (233#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:69]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_infrastructure' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:78]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter VCO_PERIOD bound to: 769 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1538 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 3076 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 49216 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 12304 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 6152 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 12.304000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 6.152000 - type: float 
	Parameter MMCM_VCO_MIN_FREQ bound to: 600 - type: integer 
	Parameter MMCM_VCO_MAX_FREQ bound to: 1200 - type: integer 
	Parameter MMCM_VCO_MIN_PERIOD bound to: 833.333333 - type: float 
	Parameter MMCM_VCO_MAX_PERIOD bound to: 1666.666667 - type: float 
	Parameter MMCM_MULT_F_MID bound to: 9.843200 - type: float 
	Parameter MMCM_EXPECTED_PERIOD bound to: 1250.000000 - type: float 
	Parameter MMCM_MULT_F bound to: 9.843200 - type: float 
	Parameter MMCM_VCO_FREQ bound to: 0.800000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:26057]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKFBOUT_MULT bound to: 13 - type: integer 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 2 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (234#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:26057]
INFO: [Synth 8-638] synthesizing module 'BUFH' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-256] done synthesizing module 'BUFH' (235#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:795]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter CLKFBOUT_MULT_F bound to: 9.843200 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 12.304000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 9.843200 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV__parameterized0' (235#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15994]
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:129]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:130]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:131]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:132]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:133]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_infrastructure' (236#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:78]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_memc_ui_top_axi' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 128 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_mem_intfc' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 2 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter CWL_T bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_mc' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_mc.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 5 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tCKE bound to: 7500 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 40000 - type: integer 
	Parameter tRCD bound to: 15000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter tRP bound to: 12500 - type: integer 
	Parameter tRRD bound to: 10000 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nRFC bound to: 42 - type: integer 
	Parameter nWR_CK bound to: 5 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter nRRD_CK bound to: 4 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter CL_M bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_mach' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v:71]
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_cntrl' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 15 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 3 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 4 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 11 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 3 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'SRLC32E__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRLC32E__parameterized0' (236#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34674]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_cntrl' (237#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_rank_cntrl.v:79]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_rank_common' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_rank_common.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 16 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb' (238#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v2_0_round_robin_arb__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:153]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized0' (238#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_common' (239#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_rank_common.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_rank_mach' (240#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_rank_mach.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_mach' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v:72]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRFC bound to: 42 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nWTP bound to: 13 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_compare' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:74]
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '13' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:251]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_compare' (241#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_compare.v:74]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state' (242#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue' (243#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl' (244#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized0' (244#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized0' (244#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized0' (244#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized1' (244#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized1' (244#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized1' (244#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_state__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 5 - type: integer 
	Parameter nRTP bound to: 3 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 2 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 1 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_state__parameterized2' (244#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_state.v:141]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_queue__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_queue__parameterized2' (244#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_queue.v:174]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_cntrl__parameterized2' (244#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_cntrl.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_bank_common' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_common.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 42 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 11 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_common' (245#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_common.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_mux' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_row_col' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:83]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 4 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 13 - type: integer 
	Parameter nRCD bound to: 5 - type: integer 
	Parameter nWR bound to: 5 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:143]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_round_robin_arb__parameterized1' (245#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:121]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_row_col' (246#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_arb_row_col.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_arb_select' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:75]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 51 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v2_0_arb_select does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:390]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_select' (247#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:75]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_arb_mux' (248#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_arb_mux.v:69]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_bank_mach' (249#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_bank_mach.v:72]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v2_0_bank_mach' requires 74 connections, but only 73 given [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_mc.v:670]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_col_mach' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:88]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 26 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'RAM32M__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:27987]
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'RAM32M__parameterized0' (250#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:27987]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:396]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_col_mach' (251#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_col_mach.v:88]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_mc' (252#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_mc.v:73]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_top' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: OFF - type: string 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_mc_phy_wrapper' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 4 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000010000000000110011000000011010000000011001000000110010000000111010000000110100000000011000000000110110000000010010000000010001000000010111000000010101 
	Parameter BANK_MAP bound to: 36'b000000010011000000010110000000011011 
	Parameter CAS_MAP bound to: 12'b000000111001 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111000 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110101 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000110111 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010100 
	Parameter WE_MAP bound to: 12'b000000111011 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter DATA0_MAP bound to: 96'b000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter DATA1_MAP bound to: 96'b000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100010000000101000000000100000000000100100000000100111000000100101000000100110000000100001000000001000000000000100000000001001000000000111000000000101000000000001000000000110000000000011 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000000010 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000100 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.252099 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: -0.264498 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OBUF' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17305]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBUF' (253#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17305]
INFO: [Synth 8-638] synthesizing module 'OBUFT' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17466]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OBUFT' (254#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17466]
INFO: [Synth 8-638] synthesizing module 'IOBUF_INTERMDISABLE' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13528]
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IOBUF_INTERMDISABLE' (255#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13528]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS_INTERMDISABLE' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13123]
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS_INTERMDISABLE' (256#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:13123]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo' (257#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1303]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized0' (257#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1320]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v2_0_ddr_of_pre_fifo' requires 8 connections, but only 7 given [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1337]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_mc_phy' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v:70]
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 0 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000001000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b0101 
	Parameter PHY_0_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: TRUE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 3077 - type: integer 
	Parameter N_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: FALSE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 3077 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1538.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 865.478400 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 890.728400 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 575.972800 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1466.701200 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 12.015625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 1610.298800 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 12.015625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 756.984375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 865.478400 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1466.701200 - type: float 
	Parameter PO_DELAY bound to: 2187.638700 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 2065 - type: integer 
	Parameter PO_DELAY_INT bound to: 2188 - type: integer 
	Parameter PI_OFFSET bound to: 123.000000 - type: float 
	Parameter PI_STG2_DELAY_CAND bound to: 123.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 123.000000 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 10 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0111 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0101 
	Parameter BITLANES bound to: 48'b111111111100001111110111111111111111001111111110 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000001000000000000000000000000000000100 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: TRUE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0101 
	Parameter PC_CMD_OFFSET bound to: 9 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: FALSE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 2 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BUFIO' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-256] done synthesizing module 'BUFIO' (258#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:820]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_if_post_fifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:68]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:110]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_if_post_fifo' (259#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_if_post_fifo.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_of_pre_fifo__parameterized1' (259#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-638] synthesizing module 'PHASER_IN_PHY' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25743]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter PHASEREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PHASER_IN_PHY' (260#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25743]
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter PO bound to: 3'b111 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter OCLK_DELAY bound to: 8 - type: integer 
	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY' (261#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-638] synthesizing module 'IN_FIFO' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12862]
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IN_FIFO' (262#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12862]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO' (263#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'ISERDESE2' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15266]
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter NUM_CE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ISERDESE2' (264#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15266]
INFO: [Synth 8-638] synthesizing module 'IDELAYE2' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12258]
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'IDELAYE2' (265#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:12258]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2' (266#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized0' (266#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20628]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (267#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20628]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io' (268#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane' (269#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'PHASER_OUT_PHY__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter PO bound to: 3'b111 
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter OCLK_DELAY bound to: 8 - type: integer 
	Parameter MEMREFCLK_PERIOD bound to: 3.077000 - type: float 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.538500 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PHASER_OUT_PHY__parameterized0' (269#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25880]
INFO: [Synth 8-638] synthesizing module 'OUT_FIFO__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OUT_FIFO__parameterized0' (269#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21314]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-638] synthesizing module 'OSERDESE2__parameterized1' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'OSERDESE2__parameterized1' (269#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:21200]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized0' (269#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized0' (269#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b001000000000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized1' (269#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized1' (269#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 10 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 8 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 3077.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.538500 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 3.077000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
	Parameter BITLANES bound to: 12'b111111111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: MB_MIG_7SERIES_0_1_IODELAY_MIG - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_group_io__parameterized2' (269#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:69]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17319]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (270#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:17319]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_byte_lane__parameterized2' (270#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:70]
INFO: [Synth 8-638] synthesizing module 'PHY_CONTROL' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MULTI_REGION bound to: FALSE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 9 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PHY_CONTROL' (271#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25971]
INFO: [Synth 8-638] synthesizing module 'PHASER_REF' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25955]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'PHASER_REF' (272#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:25955]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:1493]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:725]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:726]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:727]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_4lanes' (273#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_4lanes.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_mc_phy' (274#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy.v:70]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v2_0_ddr_mc_phy' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1543]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v2_0_ddr_mc_phy' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1551]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v2_0_ddr_mc_phy' requires 86 connections, but only 85 given [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v2_0_ddr_mc_phy_wrapper does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:220]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_mc_phy_wrapper' (275#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_calib_top' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:82]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000 
	Parameter CTL_BYTE_LANE bound to: 8'b00001101 
	Parameter CTL_BANK bound to: 3'b000 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 1 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_prbs_gen' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v:92]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_prbs_gen' (276#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_prbs_gen.v:92]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_init' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:89]
	Parameter tCK bound to: 3077 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter tRFC bound to: 127500 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 50 - type: string 
	Parameter RTT_WR bound to: 120 - type: string 
	Parameter WRLVL bound to: OFF - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 50 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 3077 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 17 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 17 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 32 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 22 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 5 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0001 
	Parameter REG_RC11 bound to: 8'b10001011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter INIT_IDLE bound to: 6'b000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 6'b000001 
	Parameter INIT_LOAD_MR bound to: 6'b000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 6'b000011 
	Parameter INIT_ZQCL bound to: 6'b000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 6'b000101 
	Parameter INIT_WRLVL_START bound to: 6'b000110 
	Parameter INIT_WRLVL_WAIT bound to: 6'b000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 6'b001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 6'b001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 6'b001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 6'b001011 
	Parameter INIT_RDLVL_ACT bound to: 6'b001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 6'b001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 6'b001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 6'b001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 6'b010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 6'b010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 6'b010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 6'b010011 
	Parameter INIT_PRECHARGE bound to: 6'b010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 6'b010101 
	Parameter INIT_DONE bound to: 6'b010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 6'b010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 6'b011000 
	Parameter INIT_REFRESH bound to: 6'b011001 
	Parameter INIT_REFRESH_WAIT bound to: 6'b011010 
	Parameter INIT_REG_WRITE bound to: 6'b011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 6'b011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 6'b011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 6'b011110 
	Parameter INIT_WRCAL_ACT bound to: 6'b011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 6'b100000 
	Parameter INIT_WRCAL_WRITE bound to: 6'b100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 6'b100010 
	Parameter INIT_WRCAL_READ bound to: 6'b100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 6'b100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 6'b100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 6'b100110 
	Parameter INIT_MPR_RDEN bound to: 6'b100111 
	Parameter INIT_MPR_WAIT bound to: 6'b101000 
	Parameter INIT_MPR_READ bound to: 6'b101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 6'b101010 
	Parameter INIT_MPR_DISABLE bound to: 6'b101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 6'b101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 6'b101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 6'b101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 6'b101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 6'b110000 
	Parameter INIT_OCLKDELAY_READ bound to: 6'b110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 6'b110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 6'b110011 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1685]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1685]
INFO: [Synth 8-226] default block is never used [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4404]
INFO: [Synth 8-4471] merging register 'calib_cas_slot_reg[1:0]' into 'single_rank.chip_cnt_r_reg[1:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3295]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1018]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1020]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1022]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3351]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v2_0_ddr_phy_init does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:247]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_init' (277#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:89]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_wrcal' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:77]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 6 - type: integer 
	Parameter FINE_CNT bound to: 44 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:1115]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[1:0]' into 'po_stg2_wrcal_cnt_reg[1:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:423]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_wrcal' (278#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:77]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_wrlvl_off_delay' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v:68]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 3077 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter PO_INITIAL_DLY bound to: 60 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 2 - type: integer 
	Parameter TAP_LIMIT bound to: 63 - type: integer 
	Parameter TDQSS_DLY bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_wrlvl_off_delay' (279#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrlvl_off_delay.v:68]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_dqs_found_cal_hr' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:79]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 1 - type: integer 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter HIGHEST_BANK bound to: 1 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b0101 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 4 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000000101 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v2_0_ddr_phy_dqs_found_cal_hr does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:131]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_dqs_found_cal_hr' (280#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:79]
WARNING: [Synth 8-689] width (2) of port connection 'fine_adjust_lane_cnt' does not match port width (1) of module 'mig_7series_v2_0_ddr_phy_dqs_found_cal_hr' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:1569]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_rdlvl' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:81]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 12308 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR2 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:2701]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[1:0]' into 'rd_mux_sel_r_reg[1:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:586]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_rdlvl' (281#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:81]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_phy_tempmon' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_tempmon' (282#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_tempmon.v:69]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v2_0_ddr_calib_top does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:508]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_calib_top' (283#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:82]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v2_0_ddr_calib_top' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v:1175]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_phy_top' (284#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_top.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_mem_intfc' (285#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v2_0_mem_intfc.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_top' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_top.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_cmd' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v:70]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 27 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 13 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_cmd' (286#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_cmd.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_wr_data' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:131]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 144 - type: integer 
	Parameter FULL_RAM_CNT bound to: 24 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 24 - type: integer 
	Parameter RAM_WIDTH bound to: 144 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:380]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy1_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:265]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy2_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:181]
INFO: [Synth 8-4471] merging register 'app_wdf_rdy_r_copy3_reg' into 'occupied_counter.app_wdf_rdy_r_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:267]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_wr_data' (287#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:131]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ui_rd_data' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:140]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 128 - type: integer 
	Parameter FULL_RAM_CNT bound to: 21 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 22 - type: integer 
	Parameter RAM_WIDTH bound to: 132 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:392]
INFO: [Synth 8-4471] merging register 'not_strict_mode.app_rd_data_valid_copy_reg' into 'not_strict_mode.app_rd_data_valid_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:380]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_rd_data' (288#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:140]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ui_top' (289#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_top.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc.v:90]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 4 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 1 - type: integer 
	Parameter C_AW_SIZE bound to: 63 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 8 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
	Parameter C_WDATA_LEN bound to: 64 - type: integer 
	Parameter C_WID_RIGHT bound to: 73 - type: integer 
	Parameter C_WID_LEN bound to: 1 - type: integer 
	Parameter C_W_SIZE bound to: 74 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 1 - type: integer 
	Parameter C_B_SIZE bound to: 3 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 1 - type: integer 
	Parameter C_AR_SIZE bound to: 63 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 64 - type: integer 
	Parameter C_RID_RIGHT bound to: 67 - type: integer 
	Parameter C_RID_LEN bound to: 1 - type: integer 
	Parameter C_R_SIZE bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice' (290#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized0' (290#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized1' (290#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized2' (290#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice' (291#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axi_upsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_upsizer.v:71]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_AW_REGISTER bound to: 1 - type: integer 
	Parameter C_M_AXI_W_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_AR_REGISTER bound to: 1 - type: integer 
	Parameter C_S_AXI_R_REGISTER bound to: 0 - type: integer 
	Parameter C_M_AXI_R_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_LIGHTWT bound to: 7 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 1 - type: integer 
	Parameter C_AW_SIZE bound to: 63 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 8 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 9 - type: integer 
	Parameter C_WDATA_LEN bound to: 64 - type: integer 
	Parameter C_WID_RIGHT bound to: 73 - type: integer 
	Parameter C_WID_LEN bound to: 1 - type: integer 
	Parameter C_W_SIZE bound to: 74 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 1 - type: integer 
	Parameter C_B_SIZE bound to: 3 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 1 - type: integer 
	Parameter C_AR_SIZE bound to: 63 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 64 - type: integer 
	Parameter C_RID_RIGHT bound to: 67 - type: integer 
	Parameter C_RID_LEN bound to: 1 - type: integer 
	Parameter C_R_SIZE bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized3' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized3' (291#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized4' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 74 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized4' (291#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized5' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized5' (291#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized6' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 68 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized6' (291#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized0' (291#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 1 - type: integer 
	Parameter C_AW_SIZE bound to: 63 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
	Parameter C_WDATA_LEN bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 145 - type: integer 
	Parameter C_WID_LEN bound to: 1 - type: integer 
	Parameter C_W_SIZE bound to: 146 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 1 - type: integer 
	Parameter C_B_SIZE bound to: 3 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 1 - type: integer 
	Parameter C_AR_SIZE bound to: 63 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 131 - type: integer 
	Parameter C_RID_LEN bound to: 1 - type: integer 
	Parameter C_R_SIZE bound to: 132 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized7' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized7' (291#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized8' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 146 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized8' (291#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized9' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:183]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized9' (291#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized1' (291#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_a_upsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v:62]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 0 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-638] synthesizing module 'MUXCY' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646]
INFO: [Synth 8-256] done synthesizing module 'MUXCY' (292#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:16646]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_carry_latch_and' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_and.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'AND2B1L' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:36]
	Parameter IS_SRI_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'AND2B1L' (293#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:36]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_carry_latch_and' (294#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_carry_and' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_and.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_carry_and' (295#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_and.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_command_fifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_command_fifo.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_ENABLE_S_VALID_CARRY bound to: 1 - type: integer 
	Parameter C_ENABLE_REGISTERED_OUTPUT bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_FIFO_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_carry_latch_or' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_or.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-638] synthesizing module 'OR2L' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20857]
	Parameter IS_SRI_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'OR2L' (296#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:20857]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_carry_latch_or' (297#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_latch_or.v:61]
INFO: [Synth 8-638] synthesizing module 'FDRE__parameterized0' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDRE__parameterized0' (298#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3014]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_command_fifo' (299#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_command_fifo.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_a_upsizer' (300#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_w_upsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_w_upsizer.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_comparator_sel_static' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_VALUE bound to: 4'b0000 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
	Parameter C_NUM_LUT bound to: 2 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_comparator_sel_static' (301#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_carry_or' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_or.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_carry_or' (302#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_carry_or.v:61]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized3' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15930]
	Parameter INIT bound to: 64'b0101101001011010010110100110011011110000111100001111000011001100 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized3' (303#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15930]
INFO: [Synth 8-638] synthesizing module 'LUT6_2__parameterized4' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15930]
	Parameter INIT bound to: 64'b0011001100111100010101010101101011111111111100001111111111110000 
INFO: [Synth 8-256] done synthesizing module 'LUT6_2__parameterized4' (303#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15930]
INFO: [Synth 8-638] synthesizing module 'LUT4__parameterized1' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15825]
	Parameter INIT bound to: 16'b1100110011001010 
INFO: [Synth 8-256] done synthesizing module 'LUT4__parameterized1' (304#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15825]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized9' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15914]
	Parameter INIT bound to: 64'b1010101010101100101010101010110010101010101011001010101010101100 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized9' (305#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15914]
INFO: [Synth 8-638] synthesizing module 'FDSE' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3150]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_S_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'FDSE' (306#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:3150]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_comparator_sel_static__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_VALUE bound to: 8'b00000000 
	Parameter C_DATA_WIDTH bound to: 8 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 2 - type: integer 
	Parameter C_NUM_LUT bound to: 4 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_comparator_sel_static__parameterized0' (306#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel_static.v:60]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_comparator_sel' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel.v:60]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 4 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 1 - type: integer 
	Parameter C_NUM_LUT bound to: 4 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_comparator_sel' (307#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_comparator_sel.v:60]
INFO: [Synth 8-638] synthesizing module 'LUT6__parameterized10' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15914]
	Parameter INIT bound to: 64'b1111000011110000111100001111000011001100110011000000000010101010 
INFO: [Synth 8-256] done synthesizing module 'LUT6__parameterized10' (307#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:15914]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_w_upsizer' (308#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_w_upsizer.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_a_upsizer__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v:62]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_M_AXI_REGISTER bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_CHANNEL bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_S_AXI_NATIVE_SIZE bound to: 3'b011 
	Parameter C_M_AXI_NATIVE_SIZE bound to: 3'b100 
	Parameter C_DOUBLE_LEN bound to: 24'b000000000000000011111111 
	Parameter C_FIX_BURST bound to: 2'b00 
	Parameter C_INCR_BURST bound to: 2'b01 
	Parameter C_WRAP_BURST bound to: 2'b10 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 5 - type: integer 
	Parameter C_BURST_BYTES_LOG bound to: 7 - type: integer 
	Parameter C_SI_UNUSED_LOG bound to: 29 - type: integer 
	Parameter C_MI_UNUSED_LOG bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_a_upsizer__parameterized0' (308#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_a_upsizer.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_r_upsizer' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_r_upsizer.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_S_AXI_REGISTER bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter C_SUPPORT_BURSTS bound to: 1 - type: integer 
	Parameter C_S_AXI_BYTES_LOG bound to: 3 - type: integer 
	Parameter C_M_AXI_BYTES_LOG bound to: 4 - type: integer 
	Parameter C_RATIO bound to: 2 - type: integer 
	Parameter C_RATIO_LOG bound to: 1 - type: integer 
	Parameter C_NEVER_PACK bound to: 0 - type: integer 
	Parameter C_DEFAULT_PACK bound to: 1 - type: integer 
	Parameter C_ALWAYS_PACK bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_r_upsizer' (309#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_r_upsizer.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axi_upsizer' (310#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_upsizer.v:71]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 32 - type: integer 
	Parameter C_AWID_RIGHT bound to: 62 - type: integer 
	Parameter C_AWID_LEN bound to: 1 - type: integer 
	Parameter C_AW_SIZE bound to: 63 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 16 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 17 - type: integer 
	Parameter C_WDATA_LEN bound to: 128 - type: integer 
	Parameter C_WID_RIGHT bound to: 145 - type: integer 
	Parameter C_WID_LEN bound to: 1 - type: integer 
	Parameter C_W_SIZE bound to: 146 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 1 - type: integer 
	Parameter C_B_SIZE bound to: 3 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 32 - type: integer 
	Parameter C_ARID_RIGHT bound to: 62 - type: integer 
	Parameter C_ARID_LEN bound to: 1 - type: integer 
	Parameter C_AR_SIZE bound to: 63 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 128 - type: integer 
	Parameter C_RID_RIGHT bound to: 131 - type: integer 
	Parameter C_RID_LEN bound to: 1 - type: integer 
	Parameter C_R_SIZE bound to: 132 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized10' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 146 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized10' (310#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized11' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 132 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axic_register_slice__parameterized11' (310#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axic_register_slice.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_ddr_axi_register_slice__parameterized2' (310#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_ddr_axi_register_slice.v:63]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_aw_channel' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_aw_channel.v:57]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_cmd_translator' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_incr_cmd' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_incr_cmd' (311#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_wrap_cmd' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_wrap_cmd' (312#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_cmd_translator' (313#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_wr_cmd_fsm' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wr_cmd_fsm.v:76]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_wr_cmd_fsm' (314#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wr_cmd_fsm.v:76]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_aw_channel' (315#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_aw_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_w_channel' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v:64]
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v2_0_axi_mc_w_channel does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v:96]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_w_channel' (316#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_w_channel.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_b_channel' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_b_channel.v:83]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter P_WIDTH bound to: 1 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_fifo' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 1 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_fifo' (317#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_b_channel' (318#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_b_channel.v:83]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_ar_channel' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_ar_channel.v:57]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_cmd_translator__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v:62]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 27'b111111111111111111111111000 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_incr_cmd__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v:64]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_incr_cmd__parameterized0' (318#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_incr_cmd.v:64]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_wrap_cmd__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v:97]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_AXSIZE bound to: 4 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_wrap_cmd__parameterized0' (318#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_wrap_cmd.v:97]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_cmd_translator__parameterized0' (318#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_translator.v:62]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_cmd_fsm' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_fsm.v:72]
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_cmd_fsm' (319#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_fsm.v:72]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_ar_channel' (320#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_ar_channel.v:57]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_r_channel' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v:67]
	Parameter C_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 128 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 129 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_fifo__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 129 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_fifo__parameterized0' (320#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_fifo__parameterized1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_fifo__parameterized1' (320#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_fifo.v:70]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v:315]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_r_channel' (321#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_r_channel.v:67]
INFO: [Synth 8-638] synthesizing module 'mig_7series_v2_0_axi_mc_cmd_arbiter' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_arbiter.v:61]
	Parameter C_MC_ADDR_WIDTH bound to: 27 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc_cmd_arbiter' (322#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc_cmd_arbiter.v:61]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_axi_mc' (323#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/axi/mig_7series_v2_0_axi_mc.v:90]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v2_0_memc_ui_top_axi does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v:519]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v2_0_memc_ui_top_axi does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v:465]
INFO: [Synth 8-256] done synthesizing module 'mig_7series_v2_0_memc_ui_top_axi' (324#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v2_0_memc_ui_top_axi.v:72]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:669]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:671]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:673]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:675]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:678]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:681]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:683]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:686]
WARNING: [Synth 8-3848] Net clk_ref_p in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:696]
WARNING: [Synth 8-3848] Net clk_ref_n in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:697]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity mb_mig_7series_0_1_mig does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:700]
INFO: [Synth 8-256] done synthesizing module 'mb_mig_7series_0_1_mig' (325#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1_mig.v:74]
INFO: [Synth 8-256] done synthesizing module 'mb_mig_7series_0_1' (326#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/mb_mig_7series_0_1.v:71]
WARNING: [Synth 8-350] instance 'mig_7series_0' of module 'mb_mig_7series_0_1' requires 61 connections, but only 57 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1774]
INFO: [Synth 8-638] synthesizing module 'mb_ov7670_top_0_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ov7670_top_0_1/synth/mb_ov7670_top_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'ov7670_top' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/ov7670_top.v:23]
INFO: [Synth 8-638] synthesizing module 'debounce' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/debounce.v:23]
INFO: [Synth 8-256] done synthesizing module 'debounce' (327#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/debounce.v:23]
INFO: [Synth 8-638] synthesizing module 'ov7670_capture' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/ov7670_capture.v:23]
	Parameter s_idle bound to: 6'b000000 
	Parameter s_fsf bound to: 6'b000001 
	Parameter s_fsn bound to: 6'b000010 
	Parameter s_eolf bound to: 6'b000011 
	Parameter s_eoln bound to: 6'b000100 
	Parameter s_framef bound to: 6'b000101 
	Parameter s_framen bound to: 6'b000110 
INFO: [Synth 8-256] done synthesizing module 'ov7670_capture' (328#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/ov7670_capture.v:23]
INFO: [Synth 8-638] synthesizing module 'I2C_AV_Config' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/I2C_AV_Config.v:16]
	Parameter LUT_SIZE bound to: 193 - type: integer 
	Parameter CLK_Freq bound to: 25000000 - type: integer 
	Parameter I2C_Freq bound to: 10000 - type: integer 
INFO: [Synth 8-638] synthesizing module 'I2C_OV7670_RGB444_Config' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/I2C_OV7670_RGB444_Config.v:17]
	Parameter Read_DATA bound to: 0 - type: integer 
	Parameter SET_OV7670 bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'I2C_OV7670_RGB444_Config' (329#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/I2C_OV7670_RGB444_Config.v:17]
INFO: [Synth 8-638] synthesizing module 'I2C_Controller' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/I2C_Controller.v:16]
INFO: [Synth 8-256] done synthesizing module 'I2C_Controller' (330#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/I2C_Controller.v:16]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/I2C_AV_Config.v:103]
INFO: [Synth 8-256] done synthesizing module 'I2C_AV_Config' (331#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/I2C_AV_Config.v:16]
INFO: [Synth 8-256] done synthesizing module 'ov7670_top' (332#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/ov7670_top_v1_0/de316b4c/ov7670_top.v:23]
INFO: [Synth 8-256] done synthesizing module 'mb_ov7670_top_0_1' (333#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ov7670_top_0_1/synth/mb_ov7670_top_0_1.v:57]
INFO: [Synth 8-638] synthesizing module 'mb_rst_clk_wiz_1_100M_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_1/synth/mb_rst_clk_wiz_1_100M_1.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd:136]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34508]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'SRL16' (334#1) [C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v:34508]
INFO: [Synth 8-256] done synthesizing module 'lpf' (335#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-638] synthesizing module 'sequence' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd:126]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (336#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd:126]
INFO: [Synth 8-256] done synthesizing module 'sequence' (337#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd:146]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized0' (338#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'mb_rst_clk_wiz_1_100M_1' (339#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_1/synth/mb_rst_clk_wiz_1_100M_1.vhd:74]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'mb_rst_clk_wiz_1_100M_1' requires 10 connections, but only 9 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1849]
INFO: [Synth 8-638] synthesizing module 'mb_rst_mig_7series_0_81M_1' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_1/synth/mb_rst_mig_7series_0_81M_1.vhd:74]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset__parameterized2' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd:199]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'lpf__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd:136]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'lpf__parameterized0' (339#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd:136]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset__parameterized2' (339#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'mb_rst_mig_7series_0_81M_1' (340#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_1/synth/mb_rst_mig_7series_0_81M_1.vhd:74]
WARNING: [Synth 8-350] instance 'rst_mig_7series_0_81M' of module 'mb_rst_mig_7series_0_81M_1' requires 10 connections, but only 6 given [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1859]
INFO: [Synth 8-638] synthesizing module 'mb_util_vector_logic_0_0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_util_vector_logic_0_0/synth/mb_util_vector_logic_0_0.vhd:66]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'util_vector_logic__parameterized0' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/23c3b177/hdl/util_vector_logic.vhd:88]
	Parameter C_OPERATION bound to: not - type: string 
	Parameter C_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'util_vector_logic__parameterized0' (341#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/util_vector_logic_v1_0/23c3b177/hdl/util_vector_logic.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'mb_util_vector_logic_0_0' (342#1) [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_util_vector_logic_0_0/synth/mb_util_vector_logic_0_0.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'mb' (343#1) [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb.v:1230]
INFO: [Synth 8-256] done synthesizing module 'mb_wrapper' (344#1) [C:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/hdl/mb_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:11:42 ; elapsed = 00:11:52 . Memory (MB): peak = 791.539 ; gain = 660.770
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[35] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINA[17] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[35] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \prim_noinit.ram :DINB[17] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd:1056]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[71] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[70] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[69] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[68] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[67] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[66] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[65] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[64] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[63] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[62] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[61] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[60] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[59] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[58] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[57] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[56] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[55] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[54] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[53] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[52] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[51] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[50] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[49] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[48] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[47] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[46] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[45] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[44] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[43] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[42] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[41] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[40] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[39] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[38] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[37] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[36] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[35] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[34] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \gextw[1].gnll_fifo.inst_extd :DIN[33] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/builtin_top_v6.vhd:354]
INFO: [Synth 8-3295] tying undriven pin \v7_bi_fifo.fblk :INT_CLK to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/fifo_generator_v12_0_builtin.vhd:620]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clk to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clkdiv to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_rst to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[47] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[46] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[45] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[44] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[43] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[42] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[41] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:oserdes_dq[40] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clk to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_clkdiv to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin ddr_byte_group_io:iserdes_rst to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:625]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[319] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[318] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[317] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[316] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[311] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[310] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[309] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[308] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[303] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[302] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[301] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[300] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[279] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[278] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[277] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[276] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[271] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[270] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[269] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[268] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[263] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[262] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[261] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[260] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[255] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[254] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[253] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[252] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[251] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[250] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[249] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[248] to constant 0 [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:1452]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 629 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml
Loading io standards from C:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml
Loading device configuration modes from C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'mb_i/mig_7series_0/u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:669]

Processing XDC Constraints
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_1/mb_microblaze_0_1.xdc] for cell 'mb_i/microblaze_0/U0'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_microblaze_0_1/mb_microblaze_0_1.xdc] for cell 'mb_i/microblaze_0/U0'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_1/mb_dlmb_v10_1.xdc] for cell 'mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_dlmb_v10_1/mb_dlmb_v10_1.xdc] for cell 'mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_1/mb_ilmb_v10_1.xdc] for cell 'mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_ilmb_v10_1/mb_ilmb_v10_1.xdc] for cell 'mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_1/mb_mdm_1_1.xdc] for cell 'mb_i/mdm_1/U0'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mdm_1_1/mb_mdm_1_1.xdc] for cell 'mb_i/mdm_1/U0'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1.xdc] for cell 'mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1.xdc] for cell 'mb_i/clk_wiz_1/inst'
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/mb_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1_board.xdc] for cell 'mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_clk_wiz_1_1/mb_clk_wiz_1_1_board.xdc] for cell 'mb_i/clk_wiz_1/inst'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_1/mb_rst_clk_wiz_1_100M_1.xdc] for cell 'mb_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_1/mb_rst_clk_wiz_1_100M_1.xdc] for cell 'mb_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_1/mb_rst_clk_wiz_1_100M_1_board.xdc] for cell 'mb_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_clk_wiz_1_100M_1/mb_rst_clk_wiz_1_100M_1_board.xdc] for cell 'mb_i/rst_clk_wiz_1_100M'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/constraints/mb_mig_7series_0_1.xdc] for cell 'mb_i/mig_7series_0'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/constraints/mb_mig_7series_0_1.xdc] for cell 'mb_i/mig_7series_0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/constraints/mb_mig_7series_0_1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/mb_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1_board.xdc] for cell 'mb_i/mig_7series_0'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1_board.xdc] for cell 'mb_i/mig_7series_0'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_1/mb_rst_mig_7series_0_81M_1.xdc] for cell 'mb_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_1/mb_rst_mig_7series_0_81M_1.xdc] for cell 'mb_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_1/mb_rst_mig_7series_0_81M_1_board.xdc] for cell 'mb_i/rst_mig_7series_0_81M'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_rst_mig_7series_0_81M_1/mb_rst_mig_7series_0_81M_1_board.xdc] for cell 'mb_i/rst_mig_7series_0_81M'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_1/mb_axi_vdma_0_1.xdc] for cell 'mb_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_1/mb_axi_vdma_0_1.xdc] for cell 'mb_i/axi_vdma_0/U0'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0_board.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_uartlite_0_0/mb_axi_uartlite_0_0_board.xdc] for cell 'mb_i/axi_uartlite_0/U0'
Parsing XDC File [C:/Xilinx_proj/dm_test/dm_test.srcs/constrs_1/new/dm.xdc]
WARNING: [Vivado 12-507] No nets matched 'OV7670_PCLK_IBUF'. [C:/Xilinx_proj/dm_test/dm_test.srcs/constrs_1/new/dm.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Xilinx_proj/dm_test/dm_test.srcs/constrs_1/new/dm.xdc:22]
Finished Parsing XDC File [C:/Xilinx_proj/dm_test/dm_test.srcs/constrs_1/new/dm.xdc]
Parsing XDC File [C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/mb_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_1/mb_axi_vdma_0_1_clocks.xdc] for cell 'mb_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_axi_vdma_0_1/mb_axi_vdma_0_1_clocks.xdc] for cell 'mb_i/axi_vdma_0/U0'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_cc_0/mb_auto_cc_0_clocks.xdc] for cell 'mb_i/axi_mem_intercon/m00_couplers/auto_cc/inst'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_cc_0/mb_auto_cc_0_clocks.xdc] for cell 'mb_i/axi_mem_intercon/m00_couplers/auto_cc/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_cc_0/mb_auto_cc_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mb_wrapper_propImpl.xdc].
Resolution: To avoid this message, exclude constraints listed in [.Xil/mb_wrapper_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_0/mb_auto_ds_0_clocks.xdc] for cell 'mb_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_0/mb_auto_ds_0_clocks.xdc] for cell 'mb_i/axi_mem_intercon/m01_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_1/mb_auto_ds_1_clocks.xdc] for cell 'mb_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_ds_1/mb_auto_ds_1_clocks.xdc] for cell 'mb_i/axi_mem_intercon/m02_couplers/auto_ds/inst'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_0/mb_auto_us_0_clocks.xdc] for cell 'mb_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_0/mb_auto_us_0_clocks.xdc] for cell 'mb_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_1/mb_auto_us_1_clocks.xdc] for cell 'mb_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_auto_us_1/mb_auto_us_1_clocks.xdc] for cell 'mb_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 576 instances were transformed.
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 126 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 41 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, OBUFTDS, OBUFTDS, INV): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 120 instances
  MULT_AND => LUT2: 1 instances
  MUXCY_L => MUXCY: 167 instances
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 67 instances
  SRL16 => SRL16E: 2 instances


---------------------------------------------------------------------------------
Start RTL Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:12:25 ; elapsed = 00:12:43 . Memory (MB): peak = 1119.602 ; gain = 988.832
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mb_i. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for microblaze_0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 10).
Applied set_property DONT_TOUCH = true for dlmb_v10. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for ilmb_v10. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 16).
Applied set_property DONT_TOUCH = true for dlmb_bram_if_cntlr. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property DONT_TOUCH = true for ilmb_bram_if_cntlr. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 22).
Applied set_property DONT_TOUCH = true for lmb_bram. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 25).
Applied set_property DONT_TOUCH = true for mdm_1. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 28).
Applied set_property DONT_TOUCH = true for clk_wiz_1. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 31).
Applied set_property DONT_TOUCH = true for rst_clk_wiz_1_100M. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 34).
Applied set_property DONT_TOUCH = true for mig_7series_0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 37).
Applied set_property DONT_TOUCH = true for axi_mem_intercon. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 40).
Applied set_property DONT_TOUCH = true for rst_mig_7series_0_81M. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 43).
Applied set_property DONT_TOUCH = true for axi_vdma_0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 46).
Applied set_property DONT_TOUCH = true for xbar. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 49).
Applied set_property DONT_TOUCH = true for ov7670_top_0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 52).
Applied set_property DONT_TOUCH = true for util_vector_logic_0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 55).
Applied set_property DONT_TOUCH = true for axi_uartlite_0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 58).
Applied set_property DONT_TOUCH = true for auto_cc. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 61).
Applied set_property DONT_TOUCH = true for auto_ds. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 64).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 67).
Applied set_property DONT_TOUCH = true for auto_ds. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 70).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 73).
Applied set_property DONT_TOUCH = true for auto_pc. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 76).
Applied set_property DONT_TOUCH = true for auto_us. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 79).
Applied set_property DONT_TOUCH = true for auto_us. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 82).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 85).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 90).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 95).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 106).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 111).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 143).
Applied set_property DONT_TOUCH = true for U0. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 155).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 163).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 168).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 175).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 184).
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Xilinx_proj/dm_test/dm_test.runs/synth_1/dont_touch.xdc, line 189).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:12:31 ; elapsed = 00:12:46 . Memory (MB): peak = 1119.602 ; gain = 988.832
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:12:31 ; elapsed = 00:12:46 . Memory (MB): peak = 1119.602 ; gain = 988.832
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'first_mi_word_reg' into 'first_word_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v:303]
INFO: [Synth 8-4471] merging register 'first_word_reg' into 'first_mi_word_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v:308]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'dmacntrl_cs_reg' in module 'axi_vdma_sm'
INFO: [Synth 8-4471] merging register 'cmnd_pending_reg' into 's_axis_cmd_tvalid_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma_cmdsts_if.vhd:334]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.d_tready_sof_late_reg' into 'GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_sof_late_err_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma.vhd:3207]
INFO: [Synth 8-4471] merging register 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.strm_not_finished_no_dwidth_reg' into 'GEN_SPRT_FOR_S2MM.GEN_NO_AXIS_S2MM_DWIDTH_CONV.chnl_ready_no_dwidth_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_vdma_v6_2/06e55109/hdl/src/vhdl/axi_vdma.vhd:3775]
INFO: [Synth 8-4471] merging register 'ex_MSR_clear_decode_reg' into 'ex_MSR_set_decode_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2224]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_SHR_reg' into 'ex_MSR_set_decode_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5003]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_EAR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2247]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_EDR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2248]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_FSR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2249]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_PVR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2250]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_BTR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2251]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_SLR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2252]
INFO: [Synth 8-4471] merging register 'ex_Sel_SPR_SHR_reg' into 'ex_Sel_SPR_ESR_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:2253]
INFO: [Synth 8-4471] merging register 'ex_Take_Intr_or_Exc_keep_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:1306]
INFO: [Synth 8-4471] merging register 'EX_CLZ_Instr_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3106]
INFO: [Synth 8-4471] merging register 'ex_is_mul_instr_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3570]
INFO: [Synth 8-4471] merging register 'ex_is_fpu_instr_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3589]
INFO: [Synth 8-4471] merging register 'ex_is_bs_instr_I_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3615]
INFO: [Synth 8-4471] merging register 'EX_Div_Unsigned_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3633]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_ESR_reg' into 'wb_is_fpu_instr_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4996]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_EAR_reg' into 'wb_is_fpu_instr_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4997]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_EDR_reg' into 'wb_is_fpu_instr_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4998]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_FSR_reg' into 'wb_is_fpu_instr_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4999]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_BTR_reg' into 'wb_is_fpu_instr_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5001]
INFO: [Synth 8-4471] merging register 'WB_Sel_SPR_SLR_reg' into 'wb_is_fpu_instr_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5002]
INFO: [Synth 8-4471] merging register 'ex_potential_exception_reg' into 'ex_Interrupt_Brk_combo_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5203]
INFO: [Synth 8-4471] merging register 'wb_clr_ESR_l_reg' into 'wb_is_fpu_instr_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:5881]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_EAR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4607]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_EDR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4608]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_FSR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4609]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_PVR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4610]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_BTR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4611]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_SLR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4612]
INFO: [Synth 8-4471] merging register 'mem_Sel_SPR_SHR_I_reg' into 'mem_Sel_SPR_ESR_I_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4613]
INFO: [Synth 8-4471] merging register 'ex_start_fpu_i_reg' into 'ex_Write_ICache_i_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:3587]
INFO: [Synth 8-4471] merging register 'ex_Write_DCache_decode_reg' into 'ex_Write_ICache_i_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode_gti.vhd:4127]
INFO: [Synth 8-4471] merging register 'Performace_Debug_Control.ex_pc_brk_reg' into 'Performace_Debug_Control.ex_dbg_hit_reg[0:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd:2729]
INFO: [Synth 8-4471] merging register 'xadc_supplied_temperature.xadc_den_reg' into 'xadc_supplied_temperature.sample_timer_clr_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_tempmon.v:286]
INFO: [Synth 8-802] inferred FSM for state register 'xadc_supplied_temperature.tempmon_state_reg' in module 'mig_7series_v2_0_tempmon'
INFO: [Synth 8-4471] merging register 'gen_div4_ca_tieoff.phy_cas_n_reg[3:2]' into 'gen_div4_ca_tieoff.phy_ras_n_reg[3:2]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3139]
INFO: [Synth 8-4471] merging register 'gen_div4_ca_tieoff.phy_we_n_reg[3:2]' into 'gen_div4_ca_tieoff.phy_ras_n_reg[3:2]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3140]
INFO: [Synth 8-4471] merging register 'prbs_rdlvl_start_reg' into 'wrcal_final_chk_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1056]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3370]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:3371]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_address_reg[25:13]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4524]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[1].phy_bank_reg[5:3]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4525]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[2].phy_address_reg[38:26]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4524]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[2].phy_bank_reg[8:6]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4525]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[3].phy_address_reg[51:39]' into 'gen_no_mirror.div_clk_loop[0].phy_address_reg[12:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4524]
INFO: [Synth 8-4471] merging register 'gen_no_mirror.div_clk_loop[3].phy_bank_reg[11:9]' into 'gen_no_mirror.div_clk_loop[0].phy_bank_reg[2:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:4525]
INFO: [Synth 8-4471] merging register 'temp_wrcal_done_reg' into 'wrcal_act_req_reg' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:1103]
INFO: [Synth 8-4471] merging register 'po_coarse_tap_cnt_reg[1][2:0]' into 'po_coarse_tap_cnt_reg[0][2:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:411]
INFO: [Synth 8-4471] merging register 'po_fine_tap_cnt_reg[1][5:0]' into 'po_fine_tap_cnt_reg[0][5:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:412]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_fall2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall2_r_reg[0:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:781]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise3_r_reg[0:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:786]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall0_r_reg[0:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:803]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].early1_match_fall1_r_reg[0:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_fall3_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_fall3_r_reg[0:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise0_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise0_r_reg[0:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:798]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise1_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].early1_match_rise1_r_reg[0:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:808]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[0].early2_match_rise2_r_reg[0:0]' into 'gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0:0]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:818]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_fall0_r_reg[1:1]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:761]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_fall2_r_reg[1:1]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:781]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise0_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_rise0_r_reg[1:1]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:756]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise2_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].pat_match_rise2_r_reg[1:1]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:776]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_fall1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall1_r_reg[1:1]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:813]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_fall3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_fall3_r_reg[1:1]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:833]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_rise1_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise1_r_reg[1:1]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:808]
INFO: [Synth 8-4471] merging register 'gen_pat_match_div4.gen_pat_match[1].early2_match_rise3_r_reg[1:1]' into 'gen_pat_match_div4.gen_pat_match[1].early1_match_rise3_r_reg[1:1]' [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:828]
INFO: [Common 17-14] Message 'Synth 8-4471' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'fine_adj_state_r_reg' in module 'mig_7series_v2_0_ddr_phy_dqs_found_cal_hr'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:2701]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_rdlvl.v:2562]
INFO: [Synth 8-3898] No Re-encoding of one hot register 'tempmon_state_reg' in module 'mig_7series_v2_0_ddr_phy_tempmon'
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_wr_data.v:380]
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/ui/mig_7series_v2_0_ui_rd_data.v:392]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'mig_7series_v2_0_axi_mc_r_channel'
INFO: [Synth 8-802] inferred FSM for state register 's_reg' in module 'ov7670_capture'
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_axi_upsizer__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_dwidth_converter_v2_1/61739fa5/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v:210]
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2'
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3'
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-3354] encoded FSM with state register 'dmacntrl_cs_reg' using encoding 'one-hot' in module 'axi_vdma_sm'
WARNING: [Synth 8-3848] Net int_clk_i in module/entity fifo_generator_v12_0_builtin does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/builtin/fifo_generator_v12_0_builtin.vhd:349]
WARNING: [Synth 8-3848] Net DATA_COUNT in module/entity fifo_generator_top__parameterized5 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/924f3d25/hdl/fifo_generator_top.vhd:263]
WARNING: [Synth 8-3848] Net mask_0_15_orig in module/entity Shift_Logic_Module_gti__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:227]
WARNING: [Synth 8-3848] Net mask_16_23_orig in module/entity Shift_Logic_Module_gti__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_gti.vhd:228]
INFO: [Synth 8-3354] encoded FSM with state register 'xadc_supplied_temperature.tempmon_state_reg' using encoding 'one-hot' in module 'mig_7series_v2_0_tempmon'
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:129]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:130]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:131]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:132]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v2_0_infrastructure does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v2_0_infrastructure.v:133]
WARNING: [Synth 8-3848] Net inh_group in module/entity mig_7series_v2_0_round_robin_arb__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_round_robin_arb.v:153]
WARNING: [Synth 8-3848] Net col_row_r in module/entity mig_7series_v2_0_arb_select does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/controller/mig_7series_v2_0_arb_select.v:390]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized0 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:263]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized1 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:264]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:137]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:138]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:139]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v2_0_ddr_byte_group_io__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_group_io.v:90]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:143]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:189]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:191]
WARNING: [Synth 8-3848] Net pi_counter_read_val in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:192]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:194]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v2_0_ddr_byte_lane__parameterized2 does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v2_0_ddr_mc_phy_wrapper does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_mc_phy_wrapper.v:220]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v2_0_ddr_phy_init does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:247]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v2_0_ddr_phy_wrcal does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_wrcal.v:155]
INFO: [Synth 8-3354] encoded FSM with state register 'fine_adj_state_r_reg' using encoding 'one-hot' in module 'mig_7series_v2_0_ddr_phy_dqs_found_cal_hr'
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v2_0_ddr_phy_dqs_found_cal_hr does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-3848] Net done_dqs_tap_inc in module/entity mig_7series_v2_0_ddr_calib_top does not have driver. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_calib_top.v:508]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'mig_7series_v2_0_axi_mc_r_channel'
INFO: [Synth 8-3354] encoded FSM with state register 's_reg' using encoding 'one-hot' in module 'ov7670_capture'

Report RTL Partitions: 
+------+----------------------------------------------------+------------+----------+
|      |RTL Partition                                       |Replication |Instances |
+------+----------------------------------------------------+------------+----------+
|1     |mb_clk_wiz_1_1_clk_wiz__GC0                         |           1|         6|
|2     |mig_7series_v2_0_ddr_byte_lane__parameterized2__GC0 |           1|       499|
|3     |mig_7series_v2_0_ddr_phy_4lanes__GC0                |           1|      2876|
|4     |mig_7series_v2_0_ddr_mc_phy__GC0                    |           1|       115|
|5     |mig_7series_v2_0_ddr_mc_phy_wrapper__GC0            |           1|       633|
|6     |mig_7series_v2_0_ddr_phy_top__GC0                   |           1|     13969|
|7     |mig_7series_v2_0_mc                                 |           1|      4146|
|8     |mig_7series_v2_0_memc_ui_top_axi__GC0               |           1|      6824|
|9     |mb_mig_7series_0_1_mig__GC0                         |           1|       329|
|10    |mb__GCB0                                            |           1|     36967|
|11    |mb__GCB1                                            |           1|     13985|
+------+----------------------------------------------------+------------+----------+

---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register LOCKSTEP_Out_reg [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:2130]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 7     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   2 Input     13 Bit       Adders := 3     
	   2 Input     12 Bit       Adders := 27    
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 11    
	   2 Input      9 Bit       Adders := 6     
	   3 Input      8 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 38    
	   2 Input      7 Bit       Adders := 7     
	   2 Input      6 Bit       Adders := 39    
	   3 Input      6 Bit       Adders := 3     
	   3 Input      5 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 65    
	   2 Input      4 Bit       Adders := 55    
	   3 Input      3 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 35    
	   5 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 70    
	   8 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 5     
	   5 Input      1 Bit       Adders := 1     
	  10 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   9 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 7     
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 402   
	   4 Input      1 Bit         XORs := 1     
+---XORs : 
	                4 Bit    Wide XORs := 10    
	                3 Bit    Wide XORs := 10    
	                2 Bit    Wide XORs := 10    
+---Registers : 
	             4096 Bit    Registers := 1     
	              144 Bit    Registers := 1     
	              132 Bit    Registers := 2     
	              128 Bit    Registers := 6     
	               80 Bit    Registers := 3     
	               73 Bit    Registers := 1     
	               72 Bit    Registers := 2     
	               68 Bit    Registers := 11    
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 2     
	               62 Bit    Registers := 13    
	               52 Bit    Registers := 1     
	               40 Bit    Registers := 2     
	               36 Bit    Registers := 4     
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 83    
	               30 Bit    Registers := 3     
	               28 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               26 Bit    Registers := 4     
	               16 Bit    Registers := 29    
	               15 Bit    Registers := 5     
	               13 Bit    Registers := 14    
	               12 Bit    Registers := 37    
	               11 Bit    Registers := 6     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 21    
	                8 Bit    Registers := 95    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 76    
	                5 Bit    Registers := 111   
	                4 Bit    Registers := 227   
	                3 Bit    Registers := 100   
	                2 Bit    Registers := 188   
	                1 Bit    Registers := 2797  
+---Multipliers : 
	                  3x4  Multipliers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 6     
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     62 Bit        Muxes := 4     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     40 Bit        Muxes := 1     
	   2 Input     36 Bit        Muxes := 4     
	   2 Input     33 Bit        Muxes := 6     
	  12 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 85    
	   4 Input     32 Bit        Muxes := 3     
	   9 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 6     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 22    
	   8 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 47    
	  16 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 10    
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 18    
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 16    
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 7     
	   2 Input     10 Bit        Muxes := 7     
	   4 Input      9 Bit        Muxes := 6     
	   2 Input      9 Bit        Muxes := 24    
	   4 Input      8 Bit        Muxes := 2     
	  59 Input      8 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 213   
	   8 Input      8 Bit        Muxes := 3     
	   6 Input      7 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 21    
	   3 Input      7 Bit        Muxes := 1     
	  36 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 6     
	   7 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 2     
	  36 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 77    
	  16 Input      6 Bit        Muxes := 1     
	  34 Input      6 Bit        Muxes := 3     
	  34 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 90    
	   4 Input      5 Bit        Muxes := 9     
	   2 Input      4 Bit        Muxes := 95    
	   4 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 85    
	   7 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 25    
	   4 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	  34 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 248   
	   8 Input      2 Bit        Muxes := 5     
	   5 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 26    
	   3 Input      1 Bit        Muxes := 31    
	   4 Input      1 Bit        Muxes := 259   
	   6 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1255  
	  12 Input      1 Bit        Muxes := 5     
	   7 Input      1 Bit        Muxes := 19    
	   8 Input      1 Bit        Muxes := 14    
	  34 Input      1 Bit        Muxes := 32    
	  59 Input      1 Bit        Muxes := 14    
	  10 Input      1 Bit        Muxes := 20    
	  16 Input      1 Bit        Muxes := 22    
	  41 Input      1 Bit        Muxes := 15    
	  53 Input      1 Bit        Muxes := 1     

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register LOCKSTEP_Out_reg [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd:2130]
Hierarchical RTL Component report 
Module mb_wrapper 
Detailed RTL Component Info : 
Module mb_clk_wiz_1_1_clk_wiz 
Detailed RTL Component Info : 
Module mb_clk_wiz_1_1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_round_robin_arb 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
Module mig_7series_v2_0_round_robin_arb__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_rank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	  10 Input      1 Bit       Adders := 1     
	   4 Input      1 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
	   7 Input      1 Bit       Adders := 1     
	   9 Input      1 Bit       Adders := 1     
	   8 Input      1 Bit       Adders := 1     
	   5 Input      1 Bit       Adders := 1     
	   6 Input      1 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 9     
Module mig_7series_v2_0_rank_cntrl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      3 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
	   2 Input      1 Bit       Adders := 3     
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_rank_mach 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_common 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   8 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 3     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_round_robin_arb__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module mig_7series_v2_0_round_robin_arb__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module mig_7series_v2_0_round_robin_arb__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module mig_7series_v2_0_round_robin_arb__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
Module mig_7series_v2_0_arb_row_col 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
Module mig_7series_v2_0_arb_select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 22    
	   2 Input     13 Bit        Muxes := 4     
	   2 Input      6 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module mig_7series_v2_0_arb_mux 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_compare 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_state 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_queue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 13    
Module mig_7series_v2_0_bank_cntrl 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_compare__3 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_state__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_queue__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module mig_7series_v2_0_bank_cntrl__parameterized0 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_compare__2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_state__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_queue__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      2 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 5     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module mig_7series_v2_0_bank_cntrl__parameterized1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_compare__1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_state__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_bank_queue__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      2 Bit       Adders := 1     
	   5 Input      2 Bit       Adders := 1     
	   4 Input      2 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module mig_7series_v2_0_bank_cntrl__parameterized2 
Detailed RTL Component Info : 
Module mig_7series_v2_0_bank_mach 
Detailed RTL Component Info : 
Module mig_7series_v2_0_col_mach 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module mig_7series_v2_0_mc 
Detailed RTL Component Info : 
+---Registers : 
	               52 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized2 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_byte_lane__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_ddr_if_post_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v2_0_ddr_byte_lane 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized0 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_byte_lane__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_ddr_if_post_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_byte_group_io__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mig_7series_v2_0_ddr_byte_lane__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_phy_4lanes 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   4 Input      9 Bit        Muxes := 5     
	   2 Input      9 Bit        Muxes := 12    
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 62    
	   4 Input      1 Bit        Muxes := 62    
Module mig_7series_v2_0_ddr_mc_phy 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 6     
Module mig_7series_v2_0_ddr_of_pre_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_of_pre_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_mc_phy_wrapper 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 2     
Module mig_7series_v2_0_ddr_prbs_gen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---XORs : 
	   4 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	               64 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_ddr_phy_init 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 86    
+---Muxes : 
	   8 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 8     
	   2 Input     12 Bit        Muxes := 2     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   3 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 27    
	   2 Input      5 Bit        Muxes := 18    
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 6     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	  53 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_phy_wrcal 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 303   
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 5     
	  10 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 64    
	  10 Input      1 Bit        Muxes := 19    
	   2 Input      1 Bit        Muxes := 16    
Module mig_7series_v2_0_ddr_phy_wrlvl_off_delay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 25    
Module mig_7series_v2_0_ddr_phy_dqs_found_cal_hr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                6 Bit    Registers := 9     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 16    
	  16 Input     16 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 13    
	  17 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 21    
	   2 Input      1 Bit        Muxes := 30    
Module mig_7series_v2_0_ddr_phy_rdlvl 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 4     
	   2 Input      5 Bit       Adders := 14    
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               80 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 12    
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 6     
	                1 Bit    Registers := 679   
+---Multipliers : 
	                  3x4  Multipliers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 48    
	  36 Input      7 Bit        Muxes := 1     
	  34 Input      6 Bit        Muxes := 3     
	  36 Input      6 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	  34 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 16    
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 9     
	   2 Input      3 Bit        Muxes := 2     
	  34 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 7     
	  34 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 168   
	   4 Input      1 Bit        Muxes := 64    
Module mig_7series_v2_0_ddr_phy_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 15    
+---Registers : 
	               12 Bit    Registers := 18    
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input     11 Bit        Muxes := 1     
	  12 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 7     
Module mig_7series_v2_0_ddr_calib_top 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 29    
Module mig_7series_v2_0_ddr_phy_top 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v2_0_mem_intfc 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ui_cmd 
Detailed RTL Component Info : 
+---Registers : 
	               27 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module mig_7series_v2_0_ui_wr_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	              144 Bit    Registers := 1     
	              128 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ui_rd_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ui_top 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__3 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axi_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               63 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized5__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	              132 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_ddr_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_ddr_carry_and 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__18 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__19 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__20 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_or 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__21 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__22 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__23 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_command_fifo 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_carry_latch_and__9 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_and__10 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_and__11 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_and 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_carry_and__9 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__10 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_comparator_sel_static 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__25 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__26 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__27 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__28 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_and__6 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__29 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__30 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_or 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__31 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__32 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__33 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_and__7 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__34 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__5 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__6 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__7 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__8 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_comparator_sel_static__parameterized0 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__2 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__3 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__4 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_comparator_sel 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__35 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__36 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__37 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_and__8 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_w_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
Module mig_7series_v2_0_ddr_carry_and__24 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__53 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__52 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__51 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_or__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__50 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__49 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__48 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_command_fifo__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_carry_latch_and__2 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_and__3 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_and__4 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_and__5 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module mig_7series_v2_0_ddr_carry_and__47 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__46 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_comparator_sel_static__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__11 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__12 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__13 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__14 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_or__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__15 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__16 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_latch_and__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__45 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__44 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__43 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__42 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_comparator_sel_static__parameterized0__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__17 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_or__2 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__41 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__40 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__39 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_carry_and__38 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_comparator_sel__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_r_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module mig_7series_v2_0_ddr_axi_upsizer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_ddr_axic_register_slice__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__2 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
Module mig_7series_v2_0_ddr_axi_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_axi_mc_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_axi_mc_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_axi_mc_cmd_translator 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_axi_mc_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_axi_mc_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module mig_7series_v2_0_axi_mc_w_channel 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 2     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_axi_mc_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_axi_mc_b_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v2_0_axi_mc_incr_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_axi_mc_wrap_cmd__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_axi_mc_cmd_translator__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_axi_mc_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module mig_7series_v2_0_axi_mc_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_axi_mc_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_axi_mc_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_axi_mc_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module mig_7series_v2_0_axi_mc_cmd_arbiter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module mig_7series_v2_0_axi_mc 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v2_0_memc_ui_top_axi 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mig_7series_v2_0_iodelay_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
Module mig_7series_v2_0_clk_ibuf 
Detailed RTL Component Info : 
Module mig_7series_v2_0_tempmon 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module mig_7series_v2_0_infrastructure 
Detailed RTL Component Info : 
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mb_mig_7series_0_1_mig 
Detailed RTL Component Info : 
Module mb_mig_7series_0_1 
Detailed RTL Component Info : 
Module lmb_bram_if_cntlr_v4_0_pselect_mask 
Detailed RTL Component Info : 
Module lmb_mux__parameterized0 
Detailed RTL Component Info : 
Module lmb_bram_if_cntlr__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mb_dlmb_bram_if_cntlr_1 
Detailed RTL Component Info : 
Module lmb_v10__parameterized0 
Detailed RTL Component Info : 
Module mb_dlmb_v10_1 
Detailed RTL Component Info : 
Module lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0 
Detailed RTL Component Info : 
Module lmb_mux__parameterized2 
Detailed RTL Component Info : 
Module lmb_bram_if_cntlr__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module mb_ilmb_bram_if_cntlr_1 
Detailed RTL Component Info : 
Module lmb_v10__parameterized0__1 
Detailed RTL Component Info : 
Module mb_ilmb_v10_1 
Detailed RTL Component Info : 
Module blk_mem_input_block__parameterized0 
Detailed RTL Component Info : 
Module blk_mem_output_block__parameterized0 
Detailed RTL Component Info : 
Module bindec__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module bindec 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module blk_mem_gen_prim_wrapper__parameterized0 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width__parameterized0 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper__parameterized1 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width__parameterized1 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper__parameterized2 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width__parameterized2 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper__parameterized3 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width__parameterized3 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper__parameterized4 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width__parameterized4 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper__parameterized5 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width__parameterized5 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper__parameterized6 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width__parameterized6 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper__parameterized7 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width__parameterized7 
Detailed RTL Component Info : 
Module blk_mem_gen_mux 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_mux__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module blk_mem_gen_generic_cstr__parameterized0 
Detailed RTL Component Info : 
Module blk_mem_gen_top__parameterized0 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2_synth__parameterized0 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2__parameterized2 
Detailed RTL Component Info : 
Module mb_lmb_bram_1 
Detailed RTL Component Info : 
Module microblaze_0_local_memory_imp_Z0DGSF 
Detailed RTL Component Info : 
Module interrupt_mode_converter__parameterized0 
Detailed RTL Component Info : 
Module PC_Module_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PreFetch_Buffer_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module carry_and__parameterized0__1 
Detailed RTL Component Info : 
Module carry_and__parameterized0__2 
Detailed RTL Component Info : 
Module jump_logic 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 9     
+---Muxes : 
	   7 Input      1 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 5     
Module carry_or__parameterized0__1 
Detailed RTL Component Info : 
Module carry_and__parameterized0__3 
Detailed RTL Component Info : 
Module carry_and__parameterized0__4 
Detailed RTL Component Info : 
Module carry_and__parameterized0__5 
Detailed RTL Component Info : 
Module carry_and__parameterized0__6 
Detailed RTL Component Info : 
Module carry_and__parameterized0__7 
Detailed RTL Component Info : 
Module carry_and__parameterized0__8 
Detailed RTL Component Info : 
Module carry_and__parameterized0__9 
Detailed RTL Component Info : 
Module carry_and__parameterized0__10 
Detailed RTL Component Info : 
Module carry_and__parameterized0__11 
Detailed RTL Component Info : 
Module carry_and__parameterized0__12 
Detailed RTL Component Info : 
Module carry_and__parameterized0__13 
Detailed RTL Component Info : 
Module carry_and__parameterized0__14 
Detailed RTL Component Info : 
Module carry_and__parameterized0 
Detailed RTL Component Info : 
Module Decode_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 109   
+---Muxes : 
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 7     
	   3 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 47    
Module Register_File_gti__parameterized0 
Detailed RTL Component Info : 
Module Operand_Select_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 6     
Module ALU_Bit__parameterized0__1 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__2 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__3 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__4 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__5 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__6 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__7 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__8 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__9 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__10 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__11 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__12 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__13 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__14 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__15 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__16 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__17 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__18 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__19 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__20 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__21 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__22 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__23 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__24 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__25 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__26 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__27 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__28 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__29 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0__30 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized0 
Detailed RTL Component Info : 
Module ALU_Bit__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module ALU__parameterized0 
Detailed RTL Component Info : 
Module Shift_Logic_Module_gti__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module mul_unit 
Detailed RTL Component Info : 
Module Barrel_Shifter_gti__parameterized0 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__1 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__2 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__3 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__4 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__5 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__6 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__7 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__8 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__9 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__10 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__11 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__12 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__13 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__14 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__15 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__16 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__17 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__18 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__19 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__20 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__21 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__22 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__23 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__24 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__25 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__26 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__27 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__28 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__29 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__30 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0__31 
Detailed RTL Component Info : 
Module WB_Mux_Bit__parameterized0 
Detailed RTL Component Info : 
Module WB_Mux__parameterized0 
Detailed RTL Component Info : 
Module Zero_Detect_gti__parameterized0 
Detailed RTL Component Info : 
Module Byte_Doublet_Handle_gti__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      2 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
Module Data_Flow_Logic__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module msr_reg_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               15 Bit    Registers := 1     
+---Muxes : 
	   2 Input     15 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module mux_bus__parameterized0 
Detailed RTL Component Info : 
Module exception_registers_gti__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 8     
	               13 Bit    Registers := 2     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module Fpu 
Detailed RTL Component Info : 
Module PVR__parameterized0 
Detailed RTL Component Info : 
Module Data_Flow_gti__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module carry_or__parameterized0 
Detailed RTL Component Info : 
Module read_data_mux__parameterized0 
Detailed RTL Component Info : 
Module mux_bus__parameterized0__1 
Detailed RTL Component Info : 
Module instr_mux__parameterized0 
Detailed RTL Component Info : 
Module MMU__parameterized0 
Detailed RTL Component Info : 
Module DAXI_interface__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 6     
Module MB_SRL16E__parameterized0 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized2__1 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized8 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized10 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized2__2 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized2__3 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized4__1 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized6__1 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized2__4 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized2__5 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized4 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized6 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized2__6 
Detailed RTL Component Info : 
Module MB_SRL16E__parameterized2 
Detailed RTL Component Info : 
Module MB_SRLC16E__parameterized0__1 
Detailed RTL Component Info : 
Module MB_SRLC16E__parameterized0__2 
Detailed RTL Component Info : 
Module MB_SRLC16E__parameterized0__3 
Detailed RTL Component Info : 
Module MB_SRLC16E__parameterized0__4 
Detailed RTL Component Info : 
Module MB_SRLC16E__parameterized0__5 
Detailed RTL Component Info : 
Module MB_SRLC16E__parameterized0__6 
Detailed RTL Component Info : 
Module MB_SRLC16E__parameterized0__7 
Detailed RTL Component Info : 
Module MB_SRLC16E__parameterized0 
Detailed RTL Component Info : 
Module address_hit__parameterized0 
Detailed RTL Component Info : 
Module Debug__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               28 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 70    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 59    
Module MicroBlaze_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
Module MicroBlaze__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	             4096 Bit    Registers := 1     
Module mb_microblaze_0_1 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__8 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module input_blk__2 
Detailed RTL Component Info : 
Module output_blk__2 
Detailed RTL Component Info : 
Module dmem__2 
Detailed RTL Component Info : 
Module memory__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
Module synchronizer_ff__30 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__29 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__28 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__27 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__26 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__25 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__15 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__8 
Detailed RTL Component Info : 
Module wr_bin_cntr__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__8 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__2 
Detailed RTL Component Info : 
Module fifo_generator_top__2 
Detailed RTL Component Info : 
Module reset_blk_ramfifo 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module input_blk__parameterized0 
Detailed RTL Component Info : 
Module output_blk__parameterized0 
Detailed RTL Component Info : 
Module dmem__parameterized0 
Detailed RTL Component Info : 
Module memory__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 1     
Module synchronizer_ff__2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__4 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__5 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__6 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic 
Detailed RTL Component Info : 
Module wr_bin_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized0 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__7 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module input_blk__parameterized1 
Detailed RTL Component Info : 
Module output_blk__parameterized1 
Detailed RTL Component Info : 
Module dmem__parameterized1 
Detailed RTL Component Info : 
Module memory__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module synchronizer_ff__24 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__23 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__22 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__21 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__20 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__19 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__14 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__7 
Detailed RTL Component Info : 
Module wr_bin_cntr__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__7 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized1 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized1 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__6 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module input_blk 
Detailed RTL Component Info : 
Module output_blk 
Detailed RTL Component Info : 
Module dmem 
Detailed RTL Component Info : 
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
Module synchronizer_ff__18 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__17 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__16 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__15 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__14 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__13 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__13 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__6 
Detailed RTL Component Info : 
Module wr_bin_cntr__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__6 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo 
Detailed RTL Component Info : 
Module fifo_generator_top 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
Module input_blk__parameterized2 
Detailed RTL Component Info : 
Module output_blk__parameterized2 
Detailed RTL Component Info : 
Module dmem__parameterized2 
Detailed RTL Component Info : 
Module memory__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 1     
Module synchronizer_ff__12 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__11 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__10 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__9 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__8 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module synchronizer_ff__7 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module clk_x_pntrs__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---XORs : 
	                4 Bit    Wide XORs := 2     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 2     
+---Registers : 
	                4 Bit    Registers := 4     
Module rd_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__12 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__5 
Detailed RTL Component Info : 
Module wr_bin_cntr__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_as__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__5 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized2 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized2 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth 
Detailed RTL Component Info : 
Module fifo_generator_v12_0 
Detailed RTL Component Info : 
Module axi_clock_converter_v2_1_axi_clock_converter 
Detailed RTL Component Info : 
Module mb_auto_cc_0 
Detailed RTL Component Info : 
Module m00_couplers_imp_1ULZJWI 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized3 
Detailed RTL Component Info : 
Module output_blk__parameterized3 
Detailed RTL Component Info : 
Module dmem__parameterized3 
Detailed RTL Component Info : 
Module memory__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__parameterized0__1 
Detailed RTL Component Info : 
Module wr_bin_cntr__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__parameterized0__1 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized3 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized3 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized4 
Detailed RTL Component Info : 
Module output_blk__parameterized4 
Detailed RTL Component Info : 
Module dmem__parameterized4 
Detailed RTL Component Info : 
Module memory__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__parameterized0 
Detailed RTL Component Info : 
Module wr_bin_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__parameterized0 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized4 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized4 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized1 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__parameterized0 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_1_a_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module axi_dwidth_converter_v2_1_w_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_b_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module reset_blk_ramfifo__parameterized0__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized3__1 
Detailed RTL Component Info : 
Module output_blk__parameterized3__1 
Detailed RTL Component Info : 
Module dmem__parameterized3__1 
Detailed RTL Component Info : 
Module memory__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__parameterized0__2 
Detailed RTL Component Info : 
Module wr_bin_cntr__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__parameterized0__2 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized3__1 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized3__1 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized0__1 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized0__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__1 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_1_a_downsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_dwidth_converter_v2_1_r_downsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_axi_downsizer 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_1_top 
Detailed RTL Component Info : 
Module mb_auto_ds_0 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_axi2vector 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
Module axi_register_slice_v2_1_axic_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_register_slice_v2_1_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
Module axi_register_slice_v2_1_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_vector2axi 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_infrastructure_v1_1_axi2vector__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized3__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized4 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized5 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized6 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_vector2axi__parameterized0 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized0 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_axi_protocol_converter 
Detailed RTL Component Info : 
Module mb_auto_pc_0 
Detailed RTL Component Info : 
Module m01_couplers_imp_8TWPTO 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__parameterized0__5 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized3__3 
Detailed RTL Component Info : 
Module output_blk__parameterized3__3 
Detailed RTL Component Info : 
Module dmem__parameterized3__3 
Detailed RTL Component Info : 
Module memory__parameterized3__3 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__11 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__parameterized0__5 
Detailed RTL Component Info : 
Module wr_bin_cntr__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__parameterized0__5 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized3__3 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized3__3 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized0__3 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized0__3 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__3 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__3 
Detailed RTL Component Info : 
Module reset_blk_ramfifo__parameterized0__4 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized4__1 
Detailed RTL Component Info : 
Module output_blk__parameterized4__1 
Detailed RTL Component Info : 
Module dmem__parameterized4__1 
Detailed RTL Component Info : 
Module memory__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__10 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__parameterized0__4 
Detailed RTL Component Info : 
Module wr_bin_cntr__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__parameterized0__4 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized4__1 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized4__1 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized1__1 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized1__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__parameterized0__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__parameterized0__1 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_1_a_downsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module axi_dwidth_converter_v2_1_w_downsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_b_downsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module reset_blk_ramfifo__parameterized0__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module input_blk__parameterized3__2 
Detailed RTL Component Info : 
Module output_blk__parameterized3__2 
Detailed RTL Component Info : 
Module dmem__parameterized3__2 
Detailed RTL Component Info : 
Module memory__parameterized3__2 
Detailed RTL Component Info : 
+---Registers : 
	               26 Bit    Registers := 1     
Module rd_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module rd_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__9 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module rd_logic__parameterized0__3 
Detailed RTL Component Info : 
Module wr_bin_cntr__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 2     
Module compare__parameterized0__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module compare__parameterized0__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module wr_status_flags_ss__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module wr_logic__parameterized0__3 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized3__2 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized3__2 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized0__2 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized0__2 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_fifo_gen__2 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_fifo__2 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_1_a_downsizer__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 6     
	   8 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_dwidth_converter_v2_1_r_downsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_axi_downsizer__1 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_1_top__1 
Detailed RTL Component Info : 
Module mb_auto_ds_1 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_axi2vector__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
Module axi_register_slice_v2_1_axic_register_slice__parameterized0__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module axi_register_slice_v2_1_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     62 Bit        Muxes := 1     
Module axi_register_slice_v2_1_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               36 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_vector2axi__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__1 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
Module axi_protocol_converter_v2_1_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module axi_infrastructure_v1_1_axi2vector__parameterized0__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized3__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized4__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized5__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized3__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized6__1 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_vector2axi__parameterized0__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized0__1 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_axi_protocol_converter__1 
Detailed RTL Component Info : 
Module mb_auto_pc_1 
Detailed RTL Component Info : 
Module m02_couplers_imp_1VY5CJJ 
Detailed RTL Component Info : 
Module axi_protocol_converter_v2_1_axi_protocol_converter__parameterized0 
Detailed RTL Component Info : 
Module mb_auto_pc_2 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_axi2vector__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized7__2 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized8 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_vector2axi__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_command_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_a_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_w_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module generic_baseblocks_v2_1_command_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_a_upsizer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_r_upsizer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_infrastructure_v1_1_axi2vector__parameterized1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized11__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized12 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized9__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized11 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_infrastructure_v1_1_vector2axi__parameterized1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized2 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_1_axi_upsizer 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_1_top__parameterized0 
Detailed RTL Component Info : 
Module mb_auto_us_0 
Detailed RTL Component Info : 
Module s00_couplers_imp_5VZGPS 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_axi2vector__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized7__1 
Detailed RTL Component Info : 
+---Registers : 
	               62 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized8__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized11__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
Module axi_infrastructure_v1_1_vector2axi__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_command_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_dwidth_converter_v2_1_a_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   8 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
Module axi_dwidth_converter_v2_1_w_upsizer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 17    
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 21    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 19    
Module axi_dwidth_converter_v2_1_axi_upsizer__parameterized0 
Detailed RTL Component Info : 
Module axi_dwidth_converter_v2_1_top__parameterized1 
Detailed RTL Component Info : 
Module mb_auto_us_1 
Detailed RTL Component Info : 
Module s01_couplers_imp_1XMYHY6 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized2__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized3__1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module generic_baseblocks_v2_1_mux_enc__parameterized2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_mux_enc__parameterized3 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 5     
Module axi_crossbar_v2_1_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 8     
Module generic_baseblocks_v2_1_carry_and__11 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__12 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__13 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__14 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__6 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__7 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__8 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__9 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__10 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__3 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__4 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__5 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_ndeep_srl__33 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__34 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__35 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__36 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__37 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__38 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__39 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module generic_baseblocks_v2_1_carry_and__44 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__43 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__42 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__41 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__40 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__39 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__38 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__37 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__36 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__35 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0__2 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__34 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__33 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__32 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__31 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__30 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1__2 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_ndeep_srl__56 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__55 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__54 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__53 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__52 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__51 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__50 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__49 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_splitter__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_ndeep_srl__30 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__31 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__32 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module axi_crossbar_v2_1_wdata_router 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__29 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__28 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__27 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__26 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__25 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__24 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__23 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__22 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__21 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__20 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized0__1 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__19 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__18 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__17 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__16 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_carry_and__15 
Detailed RTL Component Info : 
Module generic_baseblocks_v2_1_comparator_static__parameterized1__1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module generic_baseblocks_v2_1_mux_enc__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_ndeep_srl__22 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__23 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__24 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__25 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__26 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__27 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__28 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__29 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_si_transactor__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_ndeep_srl__19 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__20 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__21 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 6     
Module axi_crossbar_v2_1_wdata_router__parameterized0 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_addr_decoder__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_mux_enc__parameterized1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_wdata_mux 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__2 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__3 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__4 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__5 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__6 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__7 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__parameterized0__8 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_axi2vector__parameterized2__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized14__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized12__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized15__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized14__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized13__2 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_infrastructure_v1_1_vector2axi__parameterized2__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized4__1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized0__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_addr_decoder__parameterized1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_ndeep_srl__48 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_mux_enc__parameterized1__3 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_wdata_mux__parameterized0__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__47 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__46 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__45 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__44 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__43 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__42 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__41 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__40 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_axi2vector__parameterized2__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized14__5 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized12__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized15__2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized14__4 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized13__3 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_infrastructure_v1_1_vector2axi__parameterized2__2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized4__2 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_addr_decoder__parameterized1__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_ndeep_srl__18 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_mux_enc__parameterized1__2 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_wdata_mux__parameterized0 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__10 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__11 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__12 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__13 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__14 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__15 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__16 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__17 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_axi2vector__parameterized2__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized14__7 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized12__4 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized15__3 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized14__6 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized13__4 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_infrastructure_v1_1_vector2axi__parameterized2__3 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized4__3 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_addr_decoder__parameterized1__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_crossbar_v2_1_addr_decoder__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_ndeep_srl__9 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_reg_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module generic_baseblocks_v2_1_mux_enc__parameterized1__1 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_wdata_mux__parameterized1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__1 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__2 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__3 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__4 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__5 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__6 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__7 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_ndeep_srl__8 
Detailed RTL Component Info : 
Module axi_data_fifo_v2_1_axic_srl_fifo__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_infrastructure_v1_1_axi2vector__parameterized2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized14__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized12__1 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_axic_register_slice__parameterized14 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axic_register_slice__parameterized13__1 
Detailed RTL Component Info : 
+---Registers : 
	               68 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_infrastructure_v1_1_vector2axi__parameterized2 
Detailed RTL Component Info : 
Module axi_register_slice_v2_1_axi_register_slice__parameterized4 
Detailed RTL Component Info : 
Module axi_crossbar_v2_1_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_axi_crossbar 
Detailed RTL Component Info : 
Module mb_xbar_1 
Detailed RTL Component Info : 
Module mb_axi_mem_intercon_1 
Detailed RTL Component Info : 
Module baudrate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module cdc_sync 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module dynshreg_i_f 
Detailed RTL Component Info : 
Module cntr_incr_decr_addn_f 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module dynshreg_f 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f 
Detailed RTL Component Info : 
Module uartlite_rx 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 15    
Module dynshreg_i_f__parameterized0 
Detailed RTL Component Info : 
Module cntr_incr_decr_addn_f__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module dynshreg_f__1 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__1 
Detailed RTL Component Info : 
Module uartlite_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module uartlite_core 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 9     
Module axi_lite_ipif 
Detailed RTL Component Info : 
Module axi_uartlite__parameterized0 
Detailed RTL Component Info : 
Module mb_axi_uartlite_0_0 
Detailed RTL Component Info : 
Module cdc_sync__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cdc_sync__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cdc_sync__parameterized0__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized0__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cdc_sync__parameterized1__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cdc_sync__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized1__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cdc_sync__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module axi_vdma_reset 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 11    
Module axi_vdma_rst_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module cdc_sync__parameterized2__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_vdma_lite_if 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 64    
Module cdc_sync__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_vdma_reg_if 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module axi_vdma_intrpt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module axi_datamover_mm2s_omit_wrap 
Detailed RTL Component Info : 
Module axi_datamover_reset 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cntr_incr_decr_addn_f__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module dynshreg_f__parameterized0 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized0 
Detailed RTL Component Info : 
Module axi_datamover_fifo 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized0__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module dynshreg_f__parameterized1 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized1 
Detailed RTL Component Info : 
Module axi_datamover_fifo__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_cmd_status 
Detailed RTL Component Info : 
Module cntr_incr_decr_addn_f__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module dynshreg_f__parameterized2 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized2 
Detailed RTL Component Info : 
Module axi_datamover_fifo__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module cntr_incr_decr_addn_f__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module dynshreg_f__parameterized3 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized3 
Detailed RTL Component Info : 
Module axi_datamover_fifo__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wr_status_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module cntr_incr_decr_addn_f__parameterized0__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module dynshreg_f__parameterized6 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized6 
Detailed RTL Component Info : 
Module axi_datamover_fifo__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_addr_cntl 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module axi_datamover_strb_gen2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module cntr_incr_decr_addn_f__parameterized0__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module dynshreg_f__parameterized4 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized4 
Detailed RTL Component Info : 
Module axi_datamover_fifo__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_wrdata_cntl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 23    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module axi_datamover_wr_demux 
Detailed RTL Component Info : 
Module axi_datamover_skid2mm_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_ibttcc 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 4     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 13    
	                1 Bit    Registers := 40    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 9     
	   7 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      7 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 5     
Module cntr_incr_decr_addn_f__parameterized0__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module dynshreg_f__parameterized4__1 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized4__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized4__1 
Detailed RTL Component Info : 
Module axi_datamover_fifo__parameterized3__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_ms_strb_set 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
Module axi_datamover_mssai_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_strb_gen2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module axi_datamover_slice 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cntr_incr_decr_addn_f__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
Module dynshreg_f__parameterized5 
Detailed RTL Component Info : 
Module srl_fifo_rbu_f__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module srl_fifo_f__parameterized5 
Detailed RTL Component Info : 
Module axi_datamover_fifo__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
Module axi_datamover_s2mm_scatter 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     16 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_datamover_s2mm_realign 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo__parameterized1 
Detailed RTL Component Info : 
Module input_blk__parameterized6 
Detailed RTL Component Info : 
Module output_blk__parameterized6 
Detailed RTL Component Info : 
Module dmem__parameterized5 
Detailed RTL Component Info : 
Module memory__parameterized5 
Detailed RTL Component Info : 
Module rd_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 3     
Module compare__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module rd_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module updn_cntr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module dc_ss 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rd_logic__parameterized1 
Detailed RTL Component Info : 
Module wr_bin_cntr__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
Module compare__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module compare__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module wr_status_flags_ss__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_handshaking_flags 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_logic__parameterized1 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized5 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized6 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized3 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized3 
Detailed RTL Component Info : 
Module sync_fifo_fg 
Detailed RTL Component Info : 
Module axi_datamover_sfifo_autord 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 1     
Module reset_blk_ramfifo__parameterized2 
Detailed RTL Component Info : 
Module input_blk__parameterized7 
Detailed RTL Component Info : 
Module output_blk__parameterized7 
Detailed RTL Component Info : 
Module blk_mem_input_block 
Detailed RTL Component Info : 
Module blk_mem_output_block 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_wrapper 
Detailed RTL Component Info : 
Module blk_mem_gen_prim_width 
Detailed RTL Component Info : 
Module blk_mem_gen_generic_cstr 
Detailed RTL Component Info : 
Module blk_mem_gen_top 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2_synth 
Detailed RTL Component Info : 
Module blk_mem_gen_v8_2__parameterized0 
Detailed RTL Component Info : 
Module memory__parameterized6 
Detailed RTL Component Info : 
Module rd_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 3     
Module compare__parameterized1__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized1__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module rd_status_flags_ss__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_handshaking_flags__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
Module rd_fwft__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module updn_cntr__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
Module dc_ss__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module rd_logic__parameterized2 
Detailed RTL Component Info : 
Module wr_bin_cntr__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
Module compare__parameterized1__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module compare__parameterized1__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
Module wr_status_flags_ss__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_handshaking_flags__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module wr_logic__parameterized2 
Detailed RTL Component Info : 
Module fifo_generator_ramfifo__parameterized6 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized7 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized4 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized4 
Detailed RTL Component Info : 
Module sync_fifo_fg__parameterized0 
Detailed RTL Component Info : 
Module axi_datamover_sfifo_autord__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module axi_datamover_stbs_set_nodre__1 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_stbs_set_nodre 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input      4 Bit        Muxes := 1     
Module axi_datamover_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               40 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     40 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_indet_btt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_datamover_s2mm_full_wrap 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module axi_datamover 
Detailed RTL Component Info : 
Module axi_vdma_register 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_reg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	  12 Input     32 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 1     
Module axi_vdma_regdirect 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_reg_module 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
Module cdc_sync__parameterized2__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_vdma_sm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               72 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input      7 Bit        Muxes := 6     
	   6 Input      7 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module axi_vdma_cmdsts_if 
Detailed RTL Component Info : 
+---Registers : 
	               72 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_sts_mngr 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module axi_vdma_vregister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	                5 Bit    Registers := 1     
Module axi_vdma_vaddrreg_mux 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
Module axi_vdma_vidreg_module 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module axi_vdma_genlock_mux 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 1     
Module axi_vdma_greycoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module axi_vdma_greycoder__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
Module axi_vdma_genlock_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module axi_vdma_mngr 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 9     
	                1 Bit    Registers := 12    
+---Muxes : 
	   3 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 10    
Module axi_vdma_fsync_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module cdc_sync__parameterized2__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized2__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized2__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized2__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized2__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized2__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module axi_vdma_vid_cdc 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 6     
	                1 Bit    Registers := 2     
Module axi_vdma_sof_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module cdc_sync__parameterized4__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cdc_sync__parameterized4__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cdc_sync__parameterized2__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized2__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized4__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module input_blk__parameterized5 
Detailed RTL Component Info : 
Module output_blk__parameterized5 
Detailed RTL Component Info : 
Module reset_builtin 
Detailed RTL Component Info : 
+---Registers : 
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 2     
Module builtin_prim_v6 
Detailed RTL Component Info : 
Module builtin_extdepth_v6 
Detailed RTL Component Info : 
Module builtin_top_v6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module fifo_generator_v12_0_builtin 
Detailed RTL Component Info : 
Module fifo_generator_top__parameterized5 
Detailed RTL Component Info : 
Module fifo_generator_v12_0_synth__parameterized2 
Detailed RTL Component Info : 
Module fifo_generator_v12_0__parameterized2 
Detailed RTL Component Info : 
Module axi_vdma_afifo_builtin 
Detailed RTL Component Info : 
Module axi_vdma_s2mm_linebuf 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 6     
Module axi_vdma_skid_buf 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module cdc_sync__parameterized2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	                1 Bit    Registers := 7     
Module cdc_sync__parameterized4__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module cdc_sync__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module axi_vdma__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     13 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module mb_axi_vdma_0_1 
Detailed RTL Component Info : 
Module JTAG_CONTROL__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
Module MDM_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module MDM__parameterized0 
Detailed RTL Component Info : 
Module mb_mdm_1_1 
Detailed RTL Component Info : 
Module debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module ov7670_capture 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 8     
	   7 Input      6 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module I2C_OV7670_RGB444_Config 
Detailed RTL Component Info : 
Module I2C_Controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	  59 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	  41 Input      1 Bit        Muxes := 15    
	  59 Input      1 Bit        Muxes := 14    
Module I2C_AV_Config 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
Module ov7670_top 
Detailed RTL Component Info : 
Module mb_ov7670_top_0_1 
Detailed RTL Component Info : 
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mb_rst_clk_wiz_1_100M_1 
Detailed RTL Component Info : 
Module lpf__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
Module upcnt_n__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence__1 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 5     
Module proc_sys_reset__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 5     
Module mb_rst_mig_7series_0_81M_1 
Detailed RTL Component Info : 
Module util_vector_logic__parameterized0 
Detailed RTL Component Info : 
Module mb_util_vector_logic_0_0 
Detailed RTL Component Info : 
Module mb 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (\has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ) is unused and will be removed from module blk_mem_gen_generic_cstr__parameterized0.
INFO: [Synth 8-3332] Sequential element (\has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] ) is unused and will be removed from module blk_mem_gen_generic_cstr__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\shift_datain_reg[0] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[5] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[7] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[8] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\shift_datain_reg[0] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[5] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[7] ) is unused and will be removed from module Debug__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\sample_2_reg[8] ) is unused and will be removed from module Debug__parameterized0.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[2] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__1.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2__1.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[1] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_rep[0].fifoaddr_reg[0] ) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized3.
INFO: [Synth 8-3332] Sequential element (M_VALID_i_reg) is unused and will be removed from module axi_data_fifo_v2_1_axic_srl_fifo__parameterized3.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[31] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[30] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[29] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[28] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[27] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[26] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].w_issuing_cnt_reg[25] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[23] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[22] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[21] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[20] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[19] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].w_issuing_cnt_reg[18] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[15] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[14] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[13] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[12] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[11] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].w_issuing_cnt_reg[10] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[7] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[6] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[5] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].w_issuing_cnt_reg[4] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[31] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[30] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[29] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[28] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[27] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[26] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[3].r_issuing_cnt_reg[25] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[23] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[22] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[21] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[20] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[19] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[2].r_issuing_cnt_reg[18] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[15] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[14] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[13] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[12] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[11] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[1].r_issuing_cnt_reg[10] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[7] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[6] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[5] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
INFO: [Synth 8-3332] Sequential element (\gen_master_slots[0].r_issuing_cnt_reg[4] ) is unused and will be removed from module axi_crossbar_v2_1_crossbar.
WARNING: [Synth 8-3332] Sequential element (\arb_row_col0/sent_col_lcl_r_reg ) is unused and will be removed from module mig_7series_v2_0_arb_mux.
WARNING: [Synth 8-3332] Sequential element (\arb_select0/col_mux.col_rmw_r_reg ) is unused and will be removed from module mig_7series_v2_0_arb_mux.
WARNING: [Synth 8-3332] Sequential element (\arb_select0/col_mux.col_size_r_reg ) is unused and will be removed from module mig_7series_v2_0_arb_mux.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized1.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\bank_compare0/req_cmd_r_reg[2] ) is unused and will be removed from module mig_7series_v2_0_bank_cntrl__parameterized2.
WARNING: [Synth 8-3332] Sequential element (\rank_mach0/rank_common0/periodic_read_request.periodic_rd_arb0/grant_r_reg[0] ) is unused and will be removed from module mig_7series_v2_0_mc.
WARNING: [Synth 8-3332] Sequential element (\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4] ) is unused and will be removed from module mig_7series_v2_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7] ) is unused and will be removed from module mig_7series_v2_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_empty_reg[7] ) is unused and will be removed from module mig_7series_v2_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\of_pre_fifo_gen.u_ddr_of_pre_fifo/my_full_reg[4] ) is unused and will be removed from module mig_7series_v2_0_ddr_byte_lane__parameterized0.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[14] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[13] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[12] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[11] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[10] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[9] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[8] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[7] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\oclkdelay_start_dly_r_reg[6] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (wr_level_dqs_asrt_r1_reg) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (wl_sm_start_reg) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\wrcal_start_dly_r_reg[14] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\wrcal_start_dly_r_reg[13] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\wrcal_start_dly_r_reg[12] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
WARNING: [Synth 8-3332] Sequential element (\wrcal_start_dly_r_reg[11] ) is unused and will be removed from module mig_7series_v2_0_ddr_phy_init.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1022]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '15' to '14' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/bd/mb/ip/mb_mig_7series_0_1/mb_mig_7series_0_1/user_design/rtl/phy/mig_7series_v2_0_ddr_phy_init.v:1020]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '52' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '52' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg' and it is trimmed from '62' to '52' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg' and it is trimmed from '3' to '2' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg' and it is trimmed from '62' to '52' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
WARNING: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [c:/Xilinx_proj/dm_test/dm_test.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v:121]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:13:12 ; elapsed = 00:13:20 . Memory (MB): peak = 1119.602 ; gain = 988.832
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+---------------+--------------------------------------------------------------------------------------------------------------+
|Module Name                                         | RTL Object                                                                                                                                                                             | Inference Criteria | Size (depth X width) | Primitives    | Hierarchical Name                                                                                            | 
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+---------------+--------------------------------------------------------------------------------------------------------------+
|mig_7series_v2_0_ddr_byte_lane__parameterized2__GC0 | of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                                                              | Implied            | 16 X 80              | RAM32M x 14   | ram__39                                                                                                      | 
|mig_7series_v2_0_ddr_phy_4lanes__GC0                | ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                  | Implied            | 4 X 80               | RAM32M x 14   | ram__41                                                                                                      | 
|mig_7series_v2_0_ddr_phy_4lanes__GC0                | ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                              | Implied            | 16 X 80              | RAM32M x 14   | ram__43                                                                                                      | 
|mig_7series_v2_0_ddr_phy_4lanes__GC0                | ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                              | Implied            | 16 X 80              | RAM32M x 14   | ram__45                                                                                                      | 
|mig_7series_v2_0_ddr_phy_4lanes__GC0                | ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/mem_reg                                                                                                  | Implied            | 4 X 80               | RAM32M x 14   | ram__47                                                                                                      | 
|mig_7series_v2_0_ddr_phy_4lanes__GC0                | ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/mem_reg                                                                                                              | Implied            | 16 X 80              | RAM32M x 14   | ram__49                                                                                                      | 
|fifo_generator_v12_0                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                     | User Attribute     | 16 X 62              | RAM32M x 11   | mb_axi_mem_intercon_1/mb_auto_cc_0/axi_clock_converter_v2_1_axi_clock_converter/fifo_generator_v12_0/ram__51 | 
|fifo_generator_v12_0                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                     | User Attribute     | 16 X 73              | RAM32M x 13   | mb_axi_mem_intercon_1/mb_auto_cc_0/axi_clock_converter_v2_1_axi_clock_converter/fifo_generator_v12_0/ram__53 | 
|fifo_generator_v12_0                                | inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                     | User Attribute     | 16 X 3               | RAM32M x 1    | mb_axi_mem_intercon_1/mb_auto_cc_0/axi_clock_converter_v2_1_axi_clock_converter/fifo_generator_v12_0/ram__55 | 
|fifo_generator_v12_0                                | inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                      | User Attribute     | 16 X 62              | RAM32M x 11   | mb_axi_mem_intercon_1/mb_auto_cc_0/axi_clock_converter_v2_1_axi_clock_converter/fifo_generator_v12_0/ram__57 | 
|fifo_generator_v12_0                                | inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                      | User Attribute     | 16 X 68              | RAM32M x 12   | mb_axi_mem_intercon_1/mb_auto_cc_0/axi_clock_converter_v2_1_axi_clock_converter/fifo_generator_v12_0/ram__59 | 
|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                                                 | User Attribute     | 32 X 26              | RAM32M x 5    | mb_axi_mem_intercon_1/mb_auto_ds_0/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__61                | 
|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                                                 | User Attribute     | 32 X 9               | RAM32M x 2    | mb_axi_mem_intercon_1/mb_auto_ds_0/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__63                | 
|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                                                 | User Attribute     | 32 X 26              | RAM32M x 5    | mb_axi_mem_intercon_1/mb_auto_ds_0/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__65                | 
|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                                                 | User Attribute     | 32 X 26              | RAM32M x 5    | mb_axi_mem_intercon_1/mb_auto_ds_1/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__67                | 
|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                                                 | User Attribute     | 32 X 9               | RAM32M x 2    | mb_axi_mem_intercon_1/mb_auto_ds_1/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__69                | 
|fifo_generator_v12_0                                | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg                                                                                                                 | User Attribute     | 32 X 26              | RAM32M x 5    | mb_axi_mem_intercon_1/mb_auto_ds_1/axi_dwidth_converter_v2_1_top/fifo_generator_v12_0/ram__71                | 
|axi_datamover_s2mm_full_wrap                        | GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg | User Attribute     | 16 X 8               | RAM32M x 2    | mb_axi_vdma_0_1/axi_vdma/axi_datamover_s2mm_full_wrap/ram__73                                                | 
+----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+---------------+--------------------------------------------------------------------------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/cal1_dlyinc_dq_r_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r1_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrlvl_byte_done_r_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_done_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_active_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_final_chk_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrcal_act_req_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_resume_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[1][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr1_r_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/phy_data_full_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_single_slot_odt.tmp_mr2_r_reg[1][1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/new_burst_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_stg2_f_incdec_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_stg2_incdec_c_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_we_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_ras_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/DDR3_1rank.phy_int_cs_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/even_cwl.phy_cas_n_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/gen_div4_ca_tieoff.phy_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_2_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/calib_data_offset_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/single_rank.chip_cnt_r_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/single_rank.chip_cnt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/dbg_pi_f_en_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\calib_sel_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r2_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrcal_sanity_chk_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_done_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/mpr_end_if_reset_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_active_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_s2_incdec_f_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\mb_wrlvl_off.u_phy_wrlvl_off_delay/po_s2_incdec_c_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r3_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_rdlvl_done_r2_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_wrcal/wrcal_sanity_chk_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/mpr_valid_r1_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r4_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r5_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r6_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrlvl_rank_done_r7_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/\u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/\u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_ras_n_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/\u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_cas_slot_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/axi_mc_r_channel_0/r_ignore_end_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_addr_r1_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/u_memc_ui_top_axii_5/\u_ui_top/ui_cmd0/app_hi_pri_r1_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/u_memc_ui_top_axii_5/\u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/u_mb_mig_7series_0_1_migi_6/\temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/\u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\cmd_pipe_plus.mc_data_offset_1_reg[5] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/pi_dqs_found_lanes_r1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/\cal1_cnt_cpt_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/\u_ddr_phy_init/wrdq_div2_4to1_rdlvl_first.phy_wrdata_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/ddr_phy_top0i_4/u_ddr_calib_top/u_ddr_phy_rdlvl/\rd_mux_sel_r_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/\u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[1].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/\u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[0].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/\u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[2].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/\u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\bank_mach0/bank_cntrl[3].bank0/bank_compare0/req_col_r_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/\u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/\u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0 /\rank_mach0/rank_common0/app_zq_r_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (mb_i/mig_7series_0/u_ddr_mc_phy_wrapperi_3/\phy_ctl_wd_i1_reg[26] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:14:04 ; elapsed = 00:14:17 . Memory (MB): peak = 1180.730 ; gain = 1049.961
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:14:08 ; elapsed = 00:14:21 . Memory (MB): peak = 1180.730 ; gain = 1049.961
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:14:13 ; elapsed = 00:14:26 . Memory (MB): peak = 1180.730 ; gain = 1049.961
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:14:43 ; elapsed = 00:15:01 . Memory (MB): peak = 1202.520 ; gain = 1071.750
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [1]. Fanout reduced from 136 to 46 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 100 on net \u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/ARESET . Fanout reduced from 677 to 100 by creating 7 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 64 to 32 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 40 on net \u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty [4]. Fanout reduced from 192 to 39 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \n_0_u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg . Fanout reduced from 477 to 48 by creating 10 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/state [0]. Fanout reduced from 141 to 47 by creating 2 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 50 on net \u_mb_mig_7series_0_1_mig/u_ddr2_infrastructure/rstdiv0_sync_r1 . Fanout reduced from 617 to 50 by creating 12 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
WARNING: [Synth 8-4617] Design mb_auto_pc_0 has 4 max_fanout violations that cannot be satisfied.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [0]. Fanout reduced from 16 to 8 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read [1]. Fanout reduced from 15 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [0]. Fanout reduced from 45 to 9 by creating 5 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [1]. Fanout reduced from 44 to 10 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [2]. Fanout reduced from 42 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [3]. Fanout reduced from 41 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read [4]. Fanout reduced from 40 to 9 by creating 4 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [1]. Fanout reduced from 29 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/state [0]. Fanout reduced from 30 to 15 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [1]. Fanout reduced from 25 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 20 on net \inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state [0]. Fanout reduced from 26 to 13 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 19 to 10 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 17 to 9 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[3]_rep__2 . Fanout reduced from 12 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[2]_rep__2 . Fanout reduced from 11 to 6 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[1]_rep__2 . Fanout reduced from 14 to 7 by creating 1 replicas.
INFO: [Synth 8-4618] Found max_fanout attribute set to 10 on net \n_0_inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read_reg[0]_rep__2_rep . Fanout reduced from 11 to 6 by creating 1 replicas.
WARNING: [Synth 8-4617] Design mb_auto_pc_1 has 4 max_fanout violations that cannot be satisfied.

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:14:47 ; elapsed = 00:15:05 . Memory (MB): peak = 1202.520 ; gain = 1071.750
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:14:47 ; elapsed = 00:15:05 . Memory (MB): peak = 1202.520 ; gain = 1071.750
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:14:50 ; elapsed = 00:15:08 . Memory (MB): peak = 1202.520 ; gain = 1071.750
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name        | RTL Name                                                                                                                                                                                            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/cmd_delay_start_r6_reg                                                        | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_done_r4_reg                                                             | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_done_r4_reg                                                          | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|mb_mig_7series_0_1 | u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/mcGo_r_reg[15]                                                                                 | 16     | 1     | YES          | NO                 | NO                | 1      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[15][0]                                                                                                                               | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_uartlite       | UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[15][0]                                                                                                                    | 16     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_vdma           | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg                                                             | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|axi_vdma           | AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]                 | 4      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]                 | 4      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31]                | 32     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31]                | 32     | 2          | 0      | 2       | 0      | 0      | 0      | 
|dsrl__4     | USE_RTL_FIFO.data_srl_reg[31] | 32     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[15]     | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15]     | 16     | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[15]     | 16     | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__8     | INFERRED_GEN.data_reg[15]     | 16     | 5          | 5      | 0       | 0      | 0      | 0      | 
|dsrl__9     | PC_Buffer_reg[3]              | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__10    | ibuffer_reg[3]                | 4      | 43         | 43     | 0       | 0      | 0      | 0      | 
|dsrl__11    | memory_reg[7]                 | 8      | 1          | 1      | 0       | 0      | 0      | 0      | 
|dsrl__12    | memory_reg[31]                | 32     | 129        | 0      | 129     | 0      | 0      | 0      | 
|dsrl__13    | memory_reg[29]                | 32     | 4          | 0      | 4       | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |AND2B1L               |    11|
|2     |BSCANE2               |     1|
|3     |BUFG                  |     8|
|4     |BUFH                  |     2|
|5     |BUFIO                 |     1|
|6     |CARRY4                |   266|
|7     |FIFO36E1              |     1|
|8     |GND                   |     2|
|9     |IDELAYCTRL            |     1|
|10    |IDELAYE2              |    16|
|11    |INV                   |     5|
|12    |IN_FIFO               |     2|
|13    |ISERDESE2             |    16|
|14    |LUT1                  |   743|
|15    |LUT2                  |  1699|
|16    |LUT3                  |  3055|
|17    |LUT4                  |  2408|
|18    |LUT5                  |  2229|
|19    |LUT6                  |  4076|
|20    |LUT6_2                |   104|
|21    |MMCME2_ADV            |     2|
|22    |MULT_AND              |     1|
|23    |MUXCY                 |   140|
|24    |MUXCY_L               |   154|
|25    |MUXF7                 |   159|
|26    |MUXF8                 |     2|
|27    |ODDR                  |     5|
|28    |OR2L                  |     2|
|29    |OSERDESE2             |    22|
|30    |OSERDESE2_1           |     2|
|31    |OSERDESE2_2           |    18|
|32    |OUT_FIFO              |     2|
|33    |OUT_FIFO_1            |     2|
|34    |PHASER_IN_PHY         |     2|
|35    |PHASER_OUT_PHY        |     2|
|36    |PHASER_OUT_PHY_1      |     2|
|37    |PHASER_REF            |     1|
|38    |PHY_CONTROL           |     1|
|39    |PLLE2_ADV             |     1|
|40    |RAM32M                |   218|
|41    |RAMB18E1              |     1|
|42    |RAMB36E1              |     8|
|43    |SRL16                 |     2|
|44    |SRL16E                |   155|
|45    |SRLC16E               |   182|
|46    |SRLC32E               |   362|
|47    |XADC                  |     1|
|48    |XORCY                 |   190|
|49    |FDCE                  |   685|
|50    |FDC_1                 |     1|
|51    |FDE                   |    32|
|52    |FDPE                  |   201|
|53    |FDR                   |    87|
|54    |FDRE                  | 16245|
|55    |FDRE_1                |     1|
|56    |FDS                   |    41|
|57    |FDSE                  |   333|
|58    |IBUF                  |    15|
|59    |IOBUF                 |     1|
|60    |IOBUFDS_INTERMDISABLE |     2|
|61    |IOBUF_INTERMDISABLE   |    16|
|62    |OBUF                  |    27|
|63    |OBUFDS                |     1|
|64    |OBUFT                 |     2|
+------+----------------------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------+
|      |Instance                                                                                                                                     |Module                                        |Cells |
+------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------+
|1     |top                                                                                                                                          |                                              | 33975|
|2     |  mb_i                                                                                                                                       |mb                                            | 33955|
|3     |    clk_wiz_1                                                                                                                                |mb_clk_wiz_1_1                                |     7|
|4     |      inst                                                                                                                                   |mb_clk_wiz_1_1_clk_wiz                        |     7|
|5     |    mig_7series_0                                                                                                                            |mb_mig_7series_0_1                            | 11353|
|6     |      \u_mb_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl                                    |mig_7series_v2_0_ddr_phy_rdlvl                |  1736|
|7     |    microblaze_0                                                                                                                             |mb_microblaze_0_1                             |  7316|
|8     |      U0                                                                                                                                     |MicroBlaze__parameterized0                    |  7316|
|9     |        \MicroBlaze_Core_I/Performance.Data_Flow_I/Register_File_I                                                                           |Register_File_gti__parameterized0             |    16|
|10    |    axi_mem_intercon                                                                                                                         |mb_axi_mem_intercon_1                         | 10008|
|11    |      \m00_couplers/auto_cc                                                                                                                  |mb_auto_cc_0                                  |  1191|
|12    |        inst                                                                                                                                 |axi_clock_converter_v2_1_axi_clock_converter  |  1191|
|13    |          \gen_clock_conv.gen_async_conv.asyncfifo_axi                                                                                       |fifo_generator_v12_0                          |  1190|
|14    |      \m01_couplers/auto_ds                                                                                                                  |mb_auto_ds_0                                  |  1607|
|15    |        inst                                                                                                                                 |axi_dwidth_converter_v2_1_top                 |  1607|
|16    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                      |fifo_generator_v12_0__parameterized0          |   125|
|17    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst      |fifo_generator_v12_0__parameterized1          |    88|
|18    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                        |fifo_generator_v12_0__parameterized0__1       |   125|
|19    |      \m01_couplers/auto_pc                                                                                                                  |mb_auto_pc_0                                  |  1072|
|20    |      \m02_couplers/auto_ds                                                                                                                  |mb_auto_ds_1                                  |  1607|
|21    |        inst                                                                                                                                 |axi_dwidth_converter_v2_1_top__1              |  1607|
|22    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst                      |fifo_generator_v12_0__parameterized0__3       |   125|
|23    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst      |fifo_generator_v12_0__parameterized1__1       |    88|
|24    |          \gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst                        |fifo_generator_v12_0__parameterized0__2       |   125|
|25    |      \m02_couplers/auto_pc                                                                                                                  |mb_auto_pc_1                                  |  1072|
|26    |      \s00_couplers/auto_pc                                                                                                                  |mb_auto_pc_2                                  |     0|
|27    |      \s00_couplers/auto_us                                                                                                                  |mb_auto_us_0                                  |  1168|
|28    |        inst                                                                                                                                 |axi_dwidth_converter_v2_1_top__parameterized0 |  1168|
|29    |      \s01_couplers/auto_us                                                                                                                  |mb_auto_us_1                                  |   572|
|30    |        inst                                                                                                                                 |axi_dwidth_converter_v2_1_top__parameterized1 |   572|
|31    |      xbar                                                                                                                                   |mb_xbar_1                                     |  1717|
|32    |    axi_uartlite_0                                                                                                                           |mb_axi_uartlite_0_0                           |   229|
|33    |      U0                                                                                                                                     |axi_uartlite__parameterized0                  |   229|
|34    |        \UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3                                                                                    |cdc_sync                                      |     4|
|35    |    axi_vdma_0                                                                                                                               |mb_axi_vdma_0_1                               |  4075|
|36    |      U0                                                                                                                                     |axi_vdma__parameterized0                      |  4075|
|37    |        \I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                                          |cdc_sync__parameterized0__4                   |     9|
|38    |        \I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                                           |cdc_sync__parameterized1__6                   |     5|
|39    |        \I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                                            |cdc_sync__parameterized1__7                   |     5|
|40    |        \I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                                            |cdc_sync__parameterized0__5                   |     9|
|41    |        \I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                                          |cdc_sync__parameterized0__6                   |     9|
|42    |        \I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                                           |cdc_sync__parameterized1__8                   |     5|
|43    |        \I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                                            |cdc_sync__parameterized1__9                   |     5|
|44    |        \I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                                            |cdc_sync__parameterized0                      |     9|
|45    |        \I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                                        |cdc_sync__parameterized1__10                  |     5|
|46    |        \I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                                        |cdc_sync__parameterized1                      |     5|
|47    |        \AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I     |cdc_sync__parameterized2__20                  |    10|
|48    |        \AXI_LITE_REG_INTERFACE_I/GEN_S2MM_LITE_CROSSINGS.GEN_S2MM_CROSSINGS_ASYNC.S2MM_INTRPT_CROSSING_I                                    |cdc_sync__parameterized3                      |     6|
|49    |        \GEN_SPRT_FOR_S2MM.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF  |cdc_sync__parameterized2__19                  |    10|
|50    |        \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.M_PTR_OUT_CDC_I                                                                  |cdc_sync__parameterized2__13                  |    10|
|51    |        \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.OTHR_FSYNC_CDC_I                                                                 |cdc_sync__parameterized2__14                  |    10|
|52    |        \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                                        |cdc_sync__parameterized2__15                  |    10|
|53    |        \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I                                                                   |cdc_sync__parameterized2__16                  |    10|
|54    |        \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                                                  |cdc_sync__parameterized2__17                  |    10|
|55    |        \GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.PRMTR_UPDT_CDC_I                                                                 |cdc_sync__parameterized2__18                  |    10|
|56    |        \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I                             |cdc_sync__parameterized4__5                   |     7|
|57    |        \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.RUNSTOP_AXIS_0_CDC_I_FLUSH_SOF                 |cdc_sync__parameterized4__6                   |     7|
|58    |        \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF                      |cdc_sync__parameterized2__11                  |    10|
|59    |        \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.TUSER_CDC_I_FLUSH_SOF                          |cdc_sync__parameterized2__12                  |    10|
|60    |        \GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.MMAP_NOT_FINISHED_CDC_I_FLUSH_SOF              |cdc_sync__parameterized4__7                   |     7|
|61    |        \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_PRM_UPDT_CDC_I                                                  |cdc_sync__parameterized2                      |    10|
|62    |        \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.S2MM_HALTED_CDC_I                                                    |cdc_sync__parameterized4__8                   |     7|
|63    |        \GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.GEN_FOR_ASYNC_FLUSH_SOF.SOF_LATE_CDC_I                                                       |cdc_sync__parameterized4                      |     7|
|64    |    mdm_1                                                                                                                                    |mb_mdm_1_1                                    |   215|
|65    |      U0                                                                                                                                     |MDM__parameterized0                           |   215|
|66    |    ov7670_top_0                                                                                                                             |mb_ov7670_top_0_1                             |   598|
|67    |    rst_clk_wiz_1_100M                                                                                                                       |mb_rst_clk_wiz_1_100M_1                       |    64|
|68    |    rst_mig_7series_0_81M                                                                                                                    |mb_rst_mig_7series_0_81M_1                    |    64|
|69    |    util_vector_logic_0                                                                                                                      |mb_util_vector_logic_0_0                      |     1|
|70    |    microblaze_0_local_memory                                                                                                                |microblaze_0_local_memory_imp_Z0DGSF          |    25|
|71    |      dlmb_bram_if_cntlr                                                                                                                     |mb_dlmb_bram_if_cntlr_1                       |     8|
|72    |      dlmb_v10                                                                                                                               |mb_dlmb_v10_1                                 |     1|
|73    |        U0                                                                                                                                   |lmb_v10__parameterized0                       |     1|
|74    |      ilmb_bram_if_cntlr                                                                                                                     |mb_ilmb_bram_if_cntlr_1                       |     7|
|75    |      ilmb_v10                                                                                                                               |mb_ilmb_v10_1                                 |     1|
|76    |        U0                                                                                                                                   |lmb_v10__parameterized0__1                    |     1|
|77    |      lmb_bram                                                                                                                               |mb_lmb_bram_1                                 |     8|
+------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:14:51 ; elapsed = 00:15:09 . Memory (MB): peak = 1202.520 ; gain = 1071.750
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 1388 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:14:51 ; elapsed = 00:15:09 . Memory (MB): peak = 1202.520 ; gain = 1071.750
INFO: [Netlist 29-17] Analyzing 727 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 267 inverter(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 792 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 98 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 32 instances
  FDR => FDRE: 87 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 41 instances
  INV => LUT1: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 104 instances
  MULT_AND => LUT2: 1 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 218 instances
  SRL16 => SRL16E: 2 instances
  SRLC16E => SRL16E: 175 instances
  SRLC32E => SRL16E: 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
1959 Infos, 248 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:14:56 ; elapsed = 00:15:15 . Memory (MB): peak = 1202.520 ; gain = 935.063
# write_checkpoint mb_wrapper.dcp
# report_utilization -file mb_wrapper_utilization_synth.rpt -pb mb_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.405 . Memory (MB): peak = 1202.520 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Feb 26 04:25:53 2015...
