{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627679376832 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627679376832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 14:09:36 2021 " "Processing started: Fri Jul 30 14:09:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627679376832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679376832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679376832 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679377800 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1627679377828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "finalProject/synthesis/finalProject.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalProject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_irq_mapper " "Found entity 1: finalProject_irq_mapper" {  } { { "finalProject/synthesis/submodules/finalProject_irq_mapper.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0 " "Found entity 1: finalProject_mm_interconnect_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_006" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalProject/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "finalProject/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalProject_mm_interconnect_0_rsp_mux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385497 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_mux " "Found entity 1: finalProject_mm_interconnect_0_rsp_mux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_demux_001 " "Found entity 1: finalProject_mm_interconnect_0_rsp_demux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_demux " "Found entity 1: finalProject_mm_interconnect_0_rsp_demux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_mux_001 " "Found entity 1: finalProject_mm_interconnect_0_cmd_mux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_mux " "Found entity 1: finalProject_mm_interconnect_0_cmd_mux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalProject_mm_interconnect_0_cmd_demux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_demux " "Found entity 1: finalProject_mm_interconnect_0_cmd_demux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385517 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385517 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385517 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385517 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385517 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385521 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_008_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_008_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385529 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_008 " "Found entity 2: finalProject_mm_interconnect_0_router_008" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_003_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385529 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_003 " "Found entity 2: finalProject_mm_interconnect_0_router_003" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385529 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_002_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385533 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_002 " "Found entity 2: finalProject_mm_interconnect_0_router_002" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_001_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385533 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_001 " "Found entity 2: finalProject_mm_interconnect_0_router_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385533 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385537 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385537 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router " "Found entity 2: finalProject_mm_interconnect_0_router" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_voiceidx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_voiceidx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_voiceIdx " "Found entity 1: finalProject_voiceIdx" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_usb_rst " "Found entity 1: finalProject_usb_rst" {  } { { "finalProject/synthesis/submodules/finalProject_usb_rst.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_usb_gpx " "Found entity 1: finalProject_usb_gpx" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_timer " "Found entity 1: finalProject_timer" {  } { { "finalProject/synthesis/submodules/finalProject_timer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sysid_qsys_0 " "Found entity 1: finalProject_sysid_qsys_0" {  } { { "finalProject/synthesis/submodules/finalProject_sysid_qsys_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_spi_0 " "Found entity 1: finalProject_spi_0" {  } { { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproject/synthesis/submodules/finalproject_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sdram_pll_dffpipe_l2c " "Found entity 1: finalProject_sdram_pll_dffpipe_l2c" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385561 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_sdram_pll_stdsync_sv6 " "Found entity 2: finalProject_sdram_pll_stdsync_sv6" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385561 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_sdram_pll_altpll_vg92 " "Found entity 3: finalProject_sdram_pll_altpll_vg92" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385561 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_sdram_pll " "Found entity 4: finalProject_sdram_pll" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sdram_input_efifo_module " "Found entity 1: finalProject_sdram_input_efifo_module" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385563 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_sdram " "Found entity 2: finalProject_sdram" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_phase_incr0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_phase_incr0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_phase_incr0 " "Found entity 1: finalProject_phase_incr0" {  } { { "finalProject/synthesis/submodules/finalProject_phase_incr0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_phase_incr0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_onchip_memory2_0 " "Found entity 1: finalProject_onchip_memory2_0" {  } { { "finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_noteidx0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_noteidx0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_noteIdx0 " "Found entity 1: finalProject_noteIdx0" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0 " "Found entity 1: finalProject_nios2_gen2_0" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalProject_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalProject_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalProject_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalProject_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalProject_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalProject_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalProject_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalProject_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalProject_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalProject_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalProject_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalProject_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalProject_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalProject_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalProject_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalProject_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalProject_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalProject_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalProject_nios2_gen2_0_cpu " "Found entity 21: finalProject_nios2_gen2_0_cpu" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalProject_nios2_gen2_0_cpu_test_bench" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_leds_pio " "Found entity 1: finalProject_leds_pio" {  } { { "finalProject/synthesis/submodules/finalProject_leds_pio.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_keycode " "Found entity 1: finalProject_keycode" {  } { { "finalProject/synthesis/submodules/finalProject_keycode.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_key.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_key " "Found entity 1: finalProject_key" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/finalproject_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_jtag_uart_sim_scfifo_w " "Found entity 1: finalProject_jtag_uart_sim_scfifo_w" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385599 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_jtag_uart_scfifo_w " "Found entity 2: finalProject_jtag_uart_scfifo_w" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385599 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_jtag_uart_sim_scfifo_r " "Found entity 3: finalProject_jtag_uart_sim_scfifo_r" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385599 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_jtag_uart_scfifo_r " "Found entity 4: finalProject_jtag_uart_scfifo_r" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385599 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalProject_jtag_uart " "Found entity 5: finalProject_jtag_uart" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385603 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679385603 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679385607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679385607 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679385607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385607 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679385607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385611 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679385611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385615 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679385615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_hex_digits_pio " "Found entity 1: finalProject_hex_digits_pio" {  } { { "finalProject/synthesis/submodules/finalProject_hex_digits_pio.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_5 " "Found entity 1: triRom4096_5" {  } { { "IP_files/triRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_4 " "Found entity 1: triRom4096_4" {  } { { "IP_files/triRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_3 " "Found entity 1: triRom4096_3" {  } { { "IP_files/triRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_2 " "Found entity 1: triRom4096_2" {  } { { "IP_files/triRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_1 " "Found entity 1: triRom4096_1" {  } { { "IP_files/triRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385631 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IP_files/tableInterpROM.v " "Can't analyze file -- file IP_files/tableInterpROM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1627679385631 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IP_files/tableIndexROM.v " "Can't analyze file -- file IP_files/tableIndexROM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1627679385635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_6.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_6 " "Found entity 1: sqrRom4096_6" {  } { { "IP_files/sqrRom4096_6.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_6.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_5 " "Found entity 1: sqrRom4096_5" {  } { { "IP_files/sqrRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_4 " "Found entity 1: sqrRom4096_4" {  } { { "IP_files/sqrRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_3 " "Found entity 1: sqrRom4096_3" {  } { { "IP_files/sqrRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_2 " "Found entity 1: sqrRom4096_2" {  } { { "IP_files/sqrRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_1 " "Found entity 1: sqrRom4096_1" {  } { { "IP_files/sqrRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sinerom4096.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sinerom4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 sineRom4096 " "Found entity 1: sineRom4096" {  } { { "IP_files/sineRom4096.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sineRom4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_6.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_6 " "Found entity 1: sawRom4096_6" {  } { { "IP_files/sawRom4096_6.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_6.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_5 " "Found entity 1: sawRom4096_5" {  } { { "IP_files/sawRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_4 " "Found entity 1: sawRom4096_4" {  } { { "IP_files/sawRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_3 " "Found entity 1: sawRom4096_3" {  } { { "IP_files/sawRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_2 " "Found entity 1: sawRom4096_2" {  } { { "IP_files/sawRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_1 " "Found entity 1: sawRom4096_1" {  } { { "IP_files/sawRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/parlleladd64x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/parlleladd64x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 parllelAdd64x4 " "Found entity 1: parllelAdd64x4" {  } { { "IP_files/parllelAdd64x4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/parllelAdd64x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/paralleladder.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/paralleladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallelAdder " "Found entity 1: parallelAdder" {  } { { "IP_files/parallelAdder.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/parallelAdder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/onchipfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/onchipfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 onChipFIFO " "Found entity 1: onChipFIFO" {  } { { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult32x32add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult32x32add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32x32Add2_ip " "Found entity 1: mult32x32Add2_ip" {  } { { "IP_files/mult32x32Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult32x32Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x64add4_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x64add4_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64Add4_ip " "Found entity 1: mult16x64Add4_ip" {  } { { "IP_files/mult16x64Add4_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x64Add4_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x64add4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x64add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64Add4 " "Found entity 1: mult16x64Add4" {  } { { "IP_files/mult16x64Add4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x64Add4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x64.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64 " "Found entity 1: mult16x64" {  } { { "IP_files/mult16x64.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x32add2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x32add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x32Add2 " "Found entity 1: mult16x32Add2" {  } { { "IP_files/mult16x32Add2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x32Add2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x20add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x20add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x20Add2_ip " "Found entity 1: mult16x20Add2_ip" {  } { { "IP_files/mult16x20Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x20Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16Add2_ip " "Found entity 1: mult16Add2_ip" {  } { { "IP_files/mult16Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385679 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IP_files/mult16Add_ip.v " "Can't analyze file -- file IP_files/mult16Add_ip.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1627679385681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_ip " "Found entity 1: mult16_ip" {  } { { "IP_files/mult16_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult8x24_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult8x24_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8x24_ip " "Found entity 1: mult8x24_ip" {  } { { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult8x16_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult8x16_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8x16_ip " "Found entity 1: mult8x16_ip" {  } { { "IP_files/mult8x16_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x16_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385685 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fpgaSynth.sv(645) " "Verilog HDL Module Instantiation warning at fpgaSynth.sv(645): ignored dangling comma in List of Port Connections" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 645 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1627679385689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth " "Found entity 1: fpgaSynth" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_onehot.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_onehot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oneHot " "Found entity 1: mux_oneHot" {  } { { "mux_oneHot.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mux_oneHot.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385689 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "mux_oneHot.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mux_oneHot.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_N " "Found entity 1: shiftreg_N" {  } { { "shiftreg_N.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/shiftreg_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasor.sv 1 1 " "Found 1 design units, including 1 entities, in source file phasor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phasor " "Found entity 1: phasor" {  } { { "phasor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/phasor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385693 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679385693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fmsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FMSM " "Found entity 1: FMSM" {  } { { "FMSM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/FMSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr_modulus.sv 1 1 " "Found 1 design units, including 1 entities, in source file cntr_modulus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_modulus " "Found entity 1: cntr_modulus" {  } { { "cntr_modulus.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/cntr_modulus.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bilinearinterpolator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bilinearinterpolator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bilinearInterpolator " "Found entity 1: bilinearInterpolator" {  } { { "bilinearInterpolator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/bilinearInterpolator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitudeparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file amplitudeparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amplitudeParser " "Found entity 1: amplitudeParser" {  } { { "amplitudeParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/amplitudeParser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noteparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file noteparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noteParser " "Found entity 1: noteParser" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsrenv.sv 1 1 " "Found 1 design units, including 1 entities, in source file adsrenv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADSRenv " "Found entity 1: ADSRenv" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveformrombank.sv 1 1 " "Found 1 design units, including 1 entities, in source file waveformrombank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveformROMbank " "Found entity 1: waveformROMbank" {  } { { "waveformROMbank.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octaveparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file octaveparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 octaveParser " "Found entity 1: octaveParser" {  } { { "octaveParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/octaveParser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetableidxrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavetableidxrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tableIdxROM " "Found entity 1: tableIdxROM" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_core " "Found entity 1: i2s_core" {  } { { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679385709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679385709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sampGenEn fpgaSynth.sv(112) " "Verilog HDL Implicit Net warning at fpgaSynth.sv(112): created implicit net for \"sampGenEn\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 112 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679385709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sampReq fpgaSynth.sv(449) " "Verilog HDL Implicit Net warning at fpgaSynth.sv(449): created implicit net for \"sampReq\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 449 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679385709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sampFull fpgaSynth.sv(451) " "Verilog HDL Implicit Net warning at fpgaSynth.sv(451): created implicit net for \"sampFull\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 451 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679385709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "streamOutR fpgaSynth.sv(452) " "Verilog HDL Implicit Net warning at fpgaSynth.sv(452): created implicit net for \"streamOutR\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 452 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679385709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "FCLK i2s_core.sv(58) " "Verilog HDL Implicit Net warning at i2s_core.sv(58): created implicit net for \"FCLK\"" {  } { { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679385709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sampleRequest i2s_core.sv(59) " "Verilog HDL Implicit Net warning at i2s_core.sv(59): created implicit net for \"sampleRequest\"" {  } { { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679385709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EnL i2s_core.sv(74) " "Verilog HDL Implicit Net warning at i2s_core.sv(74): created implicit net for \"EnL\"" {  } { { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 74 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679385709 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "EnR i2s_core.sv(87) " "Verilog HDL Implicit Net warning at i2s_core.sv(87): created implicit net for \"EnR\"" {  } { { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679385709 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(318) " "Verilog HDL or VHDL warning at finalProject_sdram.v(318): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1627679385733 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(328) " "Verilog HDL or VHDL warning at finalProject_sdram.v(328): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1627679385733 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(338) " "Verilog HDL or VHDL warning at finalProject_sdram.v(338): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1627679385733 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_sdram.v(682) " "Verilog HDL or VHDL warning at finalProject_sdram.v(682): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1627679385733 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "finalProject_spi_0.v(402) " "Verilog HDL or VHDL warning at finalProject_spi_0.v(402): conditional expression evaluates to a constant" {  } { { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 402 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1627679385733 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fpgaSynth " "Elaborating entity \"fpgaSynth\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627679385950 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sigs fpgaSynth.sv(235) " "Verilog HDL or VHDL warning at fpgaSynth.sv(235): object \"sigs\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 235 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627679385954 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "newNote fpgaSynth.sv(236) " "Verilog HDL or VHDL warning at fpgaSynth.sv(236): object \"newNote\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 236 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627679385954 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rStep fpgaSynth.sv(345) " "Verilog HDL or VHDL warning at fpgaSynth.sv(345): object \"rStep\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 345 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627679385954 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "envs fpgaSynth.sv(346) " "Verilog HDL or VHDL warning at fpgaSynth.sv(346): object \"envs\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 346 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627679385954 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "finalOutput fpgaSynth.sv(362) " "Verilog HDL or VHDL warning at fpgaSynth.sv(362): object \"finalOutput\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 362 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627679385954 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i2s_tristate_en fpgaSynth.sv(464) " "Verilog HDL or VHDL warning at fpgaSynth.sv(464): object \"i2s_tristate_en\" assigned a value but never read" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 464 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627679385954 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 fpgaSynth.sv(22) " "Output port \"HEX4\" at fpgaSynth.sv(22) has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1627679385982 "|fpgaSynth"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 fpgaSynth.sv(23) " "Output port \"HEX5\" at fpgaSynth.sv(23) has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1627679385986 "|fpgaSynth"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "fmWeights " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"fmWeights\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1627679386050 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "multOut " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"multOut\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1627679386050 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "interpSamples " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"interpSamples\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1627679386050 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "antiInterpSamples " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"antiInterpSamples\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1627679386050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "waveformROMbank waveformROMbank:ROMbank " "Elaborating entity \"waveformROMbank\" for hierarchy \"waveformROMbank:ROMbank\"" {  } { { "fpgaSynth.sv" "ROMbank" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386082 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 waveformROMbank.sv(36) " "Verilog HDL assignment warning at waveformROMbank.sv(36): truncated value with size 32 to match size of target (12)" {  } { { "waveformROMbank.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679386082 "|fpgaSynth|waveformROMbank:ROMbank"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sawSamps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sawSamps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1627679386098 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "sqrSamps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"sqrSamps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1627679386098 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "triSamps " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"triSamps\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1627679386098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sineRom4096 waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst " "Elaborating entity \"sineRom4096\" for hierarchy \"waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\"" {  } { { "waveformROMbank.sv" "sineRom4096_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sineRom4096.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sineRom4096.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386254 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sineRom4096.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sineRom4096.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sineMIF_4096.mif " "Parameter \"init_file\" = \"sineMIF_4096.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386266 ""}  } { { "IP_files/sineRom4096.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sineRom4096.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679386266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_au42.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_au42.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_au42 " "Found entity 1: altsyncram_au42" {  } { { "db/altsyncram_au42.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_au42.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679386322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679386322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_au42 waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_au42:auto_generated " "Elaborating entity \"altsyncram_au42\" for hierarchy \"waveformROMbank:ROMbank\|sineRom4096:sineRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_au42:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawRom4096_1 waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst " "Elaborating entity \"sawRom4096_1\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\"" {  } { { "waveformROMbank.sv" "sawRom4096_1inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sawRom4096_1.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_1.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386446 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sawRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_1.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386458 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sawMIF3/sawMIF_doubleHarmonics2.mif " "Parameter \"init_file\" = \"./sawMIF3/sawMIF_doubleHarmonics2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386458 ""}  } { { "IP_files/sawRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_1.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679386458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e272 " "Found entity 1: altsyncram_e272" {  } { { "db/altsyncram_e272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_e272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679386502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679386502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e272 waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component\|altsyncram_e272:auto_generated " "Elaborating entity \"altsyncram_e272\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_1:sawRom4096_1inst\|altsyncram:altsyncram_component\|altsyncram_e272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawRom4096_2 waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst " "Elaborating entity \"sawRom4096_2\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\"" {  } { { "waveformROMbank.sv" "sawRom4096_2inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sawRom4096_2.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386610 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sawRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_2.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sawMIF3/sawMIF_doubleHarmonics4.mif " "Parameter \"init_file\" = \"./sawMIF3/sawMIF_doubleHarmonics4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386622 ""}  } { { "IP_files/sawRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_2.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679386622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f272 " "Found entity 1: altsyncram_f272" {  } { { "db/altsyncram_f272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_f272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679386662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679386662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f272 waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_f272:auto_generated " "Elaborating entity \"altsyncram_f272\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_2:sawRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_f272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawRom4096_3 waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst " "Elaborating entity \"sawRom4096_3\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\"" {  } { { "waveformROMbank.sv" "sawRom4096_3inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sawRom4096_3.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_3.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sawRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_3.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sawMIF3/sawMIF_doubleHarmonics6.mif " "Parameter \"init_file\" = \"./sawMIF3/sawMIF_doubleHarmonics6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386786 ""}  } { { "IP_files/sawRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_3.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679386786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h272 " "Found entity 1: altsyncram_h272" {  } { { "db/altsyncram_h272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_h272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679386834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679386834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h272 waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_h272:auto_generated " "Elaborating entity \"altsyncram_h272\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_3:sawRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_h272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawRom4096_4 waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst " "Elaborating entity \"sawRom4096_4\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\"" {  } { { "waveformROMbank.sv" "sawRom4096_4inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sawRom4096_4.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_4.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sawRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_4.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679386958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sawMIF3/sawMIF_doubleHarmonics8.mif " "Parameter \"init_file\" = \"./sawMIF3/sawMIF_doubleHarmonics8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679386958 ""}  } { { "IP_files/sawRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_4.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679386958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j272 " "Found entity 1: altsyncram_j272" {  } { { "db/altsyncram_j272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_j272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679387002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679387002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j272 waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_j272:auto_generated " "Elaborating entity \"altsyncram_j272\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_4:sawRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_j272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sawRom4096_5 waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst " "Elaborating entity \"sawRom4096_5\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\"" {  } { { "waveformROMbank.sv" "sawRom4096_5inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sawRom4096_5.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_5.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387106 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sawRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_5.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sawMIF3/sawMIF_doubleHarmonics10.mif " "Parameter \"init_file\" = \"./sawMIF3/sawMIF_doubleHarmonics10.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387118 ""}  } { { "IP_files/sawRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_5.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679387118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p372 " "Found entity 1: altsyncram_p372" {  } { { "db/altsyncram_p372.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_p372.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679387162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679387162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p372 waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_p372:auto_generated " "Elaborating entity \"altsyncram_p372\" for hierarchy \"waveformROMbank:ROMbank\|sawRom4096_5:sawRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_p372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_oneHot waveformROMbank:ROMbank\|mux_oneHot:sawMuxInterp\[1\] " "Elaborating entity \"mux_oneHot\" for hierarchy \"waveformROMbank:ROMbank\|mux_oneHot:sawMuxInterp\[1\]\"" {  } { { "waveformROMbank.sv" "sawMuxInterp\[1\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387242 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mux_oneHot.sv(12) " "Verilog HDL Case Statement information at mux_oneHot.sv(12): all case item expressions in this case statement are onehot" {  } { { "mux_oneHot.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mux_oneHot.sv" 12 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627679387242 "|fpgaSynth|waveformROMbank:ROMbank|mux_oneHot:sawMuxInterp[1]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrRom4096_1 waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst " "Elaborating entity \"sqrRom4096_1\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\"" {  } { { "waveformROMbank.sv" "sqrRom4096_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sqrRom4096_1.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_1.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387278 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sqrRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_1.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sqrMIF3/sqrMIF_doubleHarmonics2.mif " "Parameter \"init_file\" = \"./sqrMIF3/sqrMIF_doubleHarmonics2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387290 ""}  } { { "IP_files/sqrRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_1.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679387290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0372 " "Found entity 1: altsyncram_0372" {  } { { "db/altsyncram_0372.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_0372.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679387334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679387334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0372 waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_0372:auto_generated " "Elaborating entity \"altsyncram_0372\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_1:sqrRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_0372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrRom4096_2 waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst " "Elaborating entity \"sqrRom4096_2\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\"" {  } { { "waveformROMbank.sv" "sqrRom4096_2inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sqrRom4096_2.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sqrRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_2.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sqrMIF3/sqrMIF_doubleHarmonics4.mif " "Parameter \"init_file\" = \"./sqrMIF3/sqrMIF_doubleHarmonics4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387454 ""}  } { { "IP_files/sqrRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_2.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679387454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2372 " "Found entity 1: altsyncram_2372" {  } { { "db/altsyncram_2372.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_2372.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679387498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679387498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2372 waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_2372:auto_generated " "Elaborating entity \"altsyncram_2372\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_2:sqrRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_2372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrRom4096_3 waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst " "Elaborating entity \"sqrRom4096_3\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\"" {  } { { "waveformROMbank.sv" "sqrRom4096_3inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sqrRom4096_3.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_3.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sqrRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_3.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sqrMIF3/sqrMIF_doubleHarmonics6.mif " "Parameter \"init_file\" = \"./sqrMIF3/sqrMIF_doubleHarmonics6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387614 ""}  } { { "IP_files/sqrRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_3.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679387614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4372 " "Found entity 1: altsyncram_4372" {  } { { "db/altsyncram_4372.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_4372.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679387658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679387658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4372 waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_4372:auto_generated " "Elaborating entity \"altsyncram_4372\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_3:sqrRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_4372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrRom4096_4 waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst " "Elaborating entity \"sqrRom4096_4\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\"" {  } { { "waveformROMbank.sv" "sqrRom4096_4inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sqrRom4096_4.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_4.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sqrRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_4.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sqrMIF3/sqrMIF_doubleHarmonics8.mif " "Parameter \"init_file\" = \"./sqrMIF3/sqrMIF_doubleHarmonics8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387774 ""}  } { { "IP_files/sqrRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_4.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679387774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6372.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6372.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6372 " "Found entity 1: altsyncram_6372" {  } { { "db/altsyncram_6372.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_6372.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679387826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679387826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6372 waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_6372:auto_generated " "Elaborating entity \"altsyncram_6372\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_4:sqrRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_6372:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sqrRom4096_5 waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst " "Elaborating entity \"sqrRom4096_5\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\"" {  } { { "waveformROMbank.sv" "sqrRom4096_5inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sqrRom4096_5.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_5.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387930 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/sqrRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_5.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./sqrMIF3/sqrMIF_doubleHarmonics10.mif " "Parameter \"init_file\" = \"./sqrMIF3/sqrMIF_doubleHarmonics10.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679387938 ""}  } { { "IP_files/sqrRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_5.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679387938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f472.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f472.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f472 " "Found entity 1: altsyncram_f472" {  } { { "db/altsyncram_f472.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_f472.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679387982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679387982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f472 waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_f472:auto_generated " "Elaborating entity \"altsyncram_f472\" for hierarchy \"waveformROMbank:ROMbank\|sqrRom4096_5:sqrRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_f472:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679387982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triRom4096_1 waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst " "Elaborating entity \"triRom4096_1\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\"" {  } { { "waveformROMbank.sv" "triRom4096_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/triRom4096_1.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_1.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/triRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_1.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388094 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./triMIF3/triMIF_doubleHarmonics2.mif " "Parameter \"init_file\" = \"./triMIF3/triMIF_doubleHarmonics2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388094 ""}  } { { "IP_files/triRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_1.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679388094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i272 " "Found entity 1: altsyncram_i272" {  } { { "db/altsyncram_i272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_i272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679388142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679388142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i272 waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_i272:auto_generated " "Elaborating entity \"altsyncram_i272\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_1:triRom4096_inst\|altsyncram:altsyncram_component\|altsyncram_i272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triRom4096_2 waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst " "Elaborating entity \"triRom4096_2\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\"" {  } { { "waveformROMbank.sv" "triRom4096_2inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/triRom4096_2.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_2.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/triRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_2.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388258 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./triMIF3/triMIF_doubleHarmonics4.mif " "Parameter \"init_file\" = \"./triMIF3/triMIF_doubleHarmonics4.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388258 ""}  } { { "IP_files/triRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_2.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679388258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k272 " "Found entity 1: altsyncram_k272" {  } { { "db/altsyncram_k272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679388302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679388302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k272 waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_k272:auto_generated " "Elaborating entity \"altsyncram_k272\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_2:triRom4096_2inst\|altsyncram:altsyncram_component\|altsyncram_k272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triRom4096_3 waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst " "Elaborating entity \"triRom4096_3\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\"" {  } { { "waveformROMbank.sv" "triRom4096_3inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/triRom4096_3.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_3.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388430 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/triRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_3.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./triMIF3/triMIF_doubleHarmonics6.mif " "Parameter \"init_file\" = \"./triMIF3/triMIF_doubleHarmonics6.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388438 ""}  } { { "IP_files/triRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_3.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679388438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p272 " "Found entity 1: altsyncram_p272" {  } { { "db/altsyncram_p272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_p272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679388482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679388482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p272 waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_p272:auto_generated " "Elaborating entity \"altsyncram_p272\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_3:triRom4096_3inst\|altsyncram:altsyncram_component\|altsyncram_p272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triRom4096_4 waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst " "Elaborating entity \"triRom4096_4\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\"" {  } { { "waveformROMbank.sv" "triRom4096_4inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/triRom4096_4.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_4.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/triRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_4.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./triMIF3/triMIF_doubleHarmonics8.mif " "Parameter \"init_file\" = \"./triMIF3/triMIF_doubleHarmonics8.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388598 ""}  } { { "IP_files/triRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_4.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679388598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q272.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q272.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q272 " "Found entity 1: altsyncram_q272" {  } { { "db/altsyncram_q272.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_q272.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679388642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679388642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q272 waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_q272:auto_generated " "Elaborating entity \"altsyncram_q272\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_4:triRom4096_4inst\|altsyncram:altsyncram_component\|altsyncram_q272:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triRom4096_5 waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst " "Elaborating entity \"triRom4096_5\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\"" {  } { { "waveformROMbank.sv" "triRom4096_5inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/triRom4096_5.v" "altsyncram_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_5.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388754 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component\"" {  } { { "IP_files/triRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_5.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388766 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./triMIF3/triMIF_doubleHarmonics10.mif " "Parameter \"init_file\" = \"./triMIF3/triMIF_doubleHarmonics10.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679388766 ""}  } { { "IP_files/triRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_5.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679388766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1472.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1472.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1472 " "Found entity 1: altsyncram_1472" {  } { { "db/altsyncram_1472.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_1472.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679388810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679388810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1472 waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_1472:auto_generated " "Elaborating entity \"altsyncram_1472\" for hierarchy \"waveformROMbank:ROMbank\|triRom4096_5:triRom4096_5inst\|altsyncram:altsyncram_component\|altsyncram_1472:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tableIdxROM tableIdxROM:tableROM " "Elaborating entity \"tableIdxROM\" for hierarchy \"tableIdxROM:tableROM\"" {  } { { "fpgaSynth.sv" "tableROM" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388898 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 wavetableIdxROM.sv(23) " "Verilog HDL warning at wavetableIdxROM.sv(23): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 23 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1627679388898 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "128 0 128 wavetableIdxROM.sv(26) " "Verilog HDL warning at wavetableIdxROM.sv(26): number of words (128) in memory file does not match the number of elements in the address range \[0:128\]" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(1) " "Verilog HDL assignment warning at tableInterps.txt(1): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(2) " "Verilog HDL assignment warning at tableInterps.txt(2): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(3) " "Verilog HDL assignment warning at tableInterps.txt(3): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 3 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(4) " "Verilog HDL assignment warning at tableInterps.txt(4): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 4 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(5) " "Verilog HDL assignment warning at tableInterps.txt(5): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(6) " "Verilog HDL assignment warning at tableInterps.txt(6): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(7) " "Verilog HDL assignment warning at tableInterps.txt(7): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(8) " "Verilog HDL assignment warning at tableInterps.txt(8): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(9) " "Verilog HDL assignment warning at tableInterps.txt(9): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(10) " "Verilog HDL assignment warning at tableInterps.txt(10): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(11) " "Verilog HDL assignment warning at tableInterps.txt(11): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(12) " "Verilog HDL assignment warning at tableInterps.txt(12): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(13) " "Verilog HDL assignment warning at tableInterps.txt(13): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(14) " "Verilog HDL assignment warning at tableInterps.txt(14): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(15) " "Verilog HDL assignment warning at tableInterps.txt(15): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(16) " "Verilog HDL assignment warning at tableInterps.txt(16): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(17) " "Verilog HDL assignment warning at tableInterps.txt(17): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(18) " "Verilog HDL assignment warning at tableInterps.txt(18): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(19) " "Verilog HDL assignment warning at tableInterps.txt(19): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(20) " "Verilog HDL assignment warning at tableInterps.txt(20): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(21) " "Verilog HDL assignment warning at tableInterps.txt(21): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(22) " "Verilog HDL assignment warning at tableInterps.txt(22): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(23) " "Verilog HDL assignment warning at tableInterps.txt(23): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(24) " "Verilog HDL assignment warning at tableInterps.txt(24): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(25) " "Verilog HDL assignment warning at tableInterps.txt(25): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(26) " "Verilog HDL assignment warning at tableInterps.txt(26): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(27) " "Verilog HDL assignment warning at tableInterps.txt(27): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(28) " "Verilog HDL assignment warning at tableInterps.txt(28): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(29) " "Verilog HDL assignment warning at tableInterps.txt(29): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(30) " "Verilog HDL assignment warning at tableInterps.txt(30): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(31) " "Verilog HDL assignment warning at tableInterps.txt(31): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(32) " "Verilog HDL assignment warning at tableInterps.txt(32): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(33) " "Verilog HDL assignment warning at tableInterps.txt(33): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(34) " "Verilog HDL assignment warning at tableInterps.txt(34): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(35) " "Verilog HDL assignment warning at tableInterps.txt(35): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(36) " "Verilog HDL assignment warning at tableInterps.txt(36): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(37) " "Verilog HDL assignment warning at tableInterps.txt(37): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(38) " "Verilog HDL assignment warning at tableInterps.txt(38): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(39) " "Verilog HDL assignment warning at tableInterps.txt(39): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(40) " "Verilog HDL assignment warning at tableInterps.txt(40): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(41) " "Verilog HDL assignment warning at tableInterps.txt(41): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(42) " "Verilog HDL assignment warning at tableInterps.txt(42): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(43) " "Verilog HDL assignment warning at tableInterps.txt(43): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(44) " "Verilog HDL assignment warning at tableInterps.txt(44): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(45) " "Verilog HDL assignment warning at tableInterps.txt(45): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(46) " "Verilog HDL assignment warning at tableInterps.txt(46): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(47) " "Verilog HDL assignment warning at tableInterps.txt(47): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388906 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(48) " "Verilog HDL assignment warning at tableInterps.txt(48): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(49) " "Verilog HDL assignment warning at tableInterps.txt(49): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(50) " "Verilog HDL assignment warning at tableInterps.txt(50): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(51) " "Verilog HDL assignment warning at tableInterps.txt(51): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(52) " "Verilog HDL assignment warning at tableInterps.txt(52): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(53) " "Verilog HDL assignment warning at tableInterps.txt(53): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(54) " "Verilog HDL assignment warning at tableInterps.txt(54): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(55) " "Verilog HDL assignment warning at tableInterps.txt(55): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(56) " "Verilog HDL assignment warning at tableInterps.txt(56): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(57) " "Verilog HDL assignment warning at tableInterps.txt(57): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(58) " "Verilog HDL assignment warning at tableInterps.txt(58): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(59) " "Verilog HDL assignment warning at tableInterps.txt(59): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(60) " "Verilog HDL assignment warning at tableInterps.txt(60): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(61) " "Verilog HDL assignment warning at tableInterps.txt(61): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(62) " "Verilog HDL assignment warning at tableInterps.txt(62): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(63) " "Verilog HDL assignment warning at tableInterps.txt(63): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(64) " "Verilog HDL assignment warning at tableInterps.txt(64): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(65) " "Verilog HDL assignment warning at tableInterps.txt(65): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(66) " "Verilog HDL assignment warning at tableInterps.txt(66): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(67) " "Verilog HDL assignment warning at tableInterps.txt(67): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(68) " "Verilog HDL assignment warning at tableInterps.txt(68): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(69) " "Verilog HDL assignment warning at tableInterps.txt(69): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(70) " "Verilog HDL assignment warning at tableInterps.txt(70): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(71) " "Verilog HDL assignment warning at tableInterps.txt(71): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(72) " "Verilog HDL assignment warning at tableInterps.txt(72): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(73) " "Verilog HDL assignment warning at tableInterps.txt(73): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(74) " "Verilog HDL assignment warning at tableInterps.txt(74): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(75) " "Verilog HDL assignment warning at tableInterps.txt(75): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(76) " "Verilog HDL assignment warning at tableInterps.txt(76): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(77) " "Verilog HDL assignment warning at tableInterps.txt(77): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(78) " "Verilog HDL assignment warning at tableInterps.txt(78): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(79) " "Verilog HDL assignment warning at tableInterps.txt(79): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(80) " "Verilog HDL assignment warning at tableInterps.txt(80): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(81) " "Verilog HDL assignment warning at tableInterps.txt(81): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(82) " "Verilog HDL assignment warning at tableInterps.txt(82): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(83) " "Verilog HDL assignment warning at tableInterps.txt(83): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(84) " "Verilog HDL assignment warning at tableInterps.txt(84): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(85) " "Verilog HDL assignment warning at tableInterps.txt(85): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(86) " "Verilog HDL assignment warning at tableInterps.txt(86): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(87) " "Verilog HDL assignment warning at tableInterps.txt(87): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(88) " "Verilog HDL assignment warning at tableInterps.txt(88): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(89) " "Verilog HDL assignment warning at tableInterps.txt(89): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(90) " "Verilog HDL assignment warning at tableInterps.txt(90): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(91) " "Verilog HDL assignment warning at tableInterps.txt(91): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(92) " "Verilog HDL assignment warning at tableInterps.txt(92): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(93) " "Verilog HDL assignment warning at tableInterps.txt(93): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(94) " "Verilog HDL assignment warning at tableInterps.txt(94): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(95) " "Verilog HDL assignment warning at tableInterps.txt(95): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(96) " "Verilog HDL assignment warning at tableInterps.txt(96): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(97) " "Verilog HDL assignment warning at tableInterps.txt(97): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(98) " "Verilog HDL assignment warning at tableInterps.txt(98): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(99) " "Verilog HDL assignment warning at tableInterps.txt(99): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(100) " "Verilog HDL assignment warning at tableInterps.txt(100): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(101) " "Verilog HDL assignment warning at tableInterps.txt(101): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(102) " "Verilog HDL assignment warning at tableInterps.txt(102): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(103) " "Verilog HDL assignment warning at tableInterps.txt(103): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(104) " "Verilog HDL assignment warning at tableInterps.txt(104): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(105) " "Verilog HDL assignment warning at tableInterps.txt(105): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(106) " "Verilog HDL assignment warning at tableInterps.txt(106): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(107) " "Verilog HDL assignment warning at tableInterps.txt(107): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(108) " "Verilog HDL assignment warning at tableInterps.txt(108): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(109) " "Verilog HDL assignment warning at tableInterps.txt(109): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(110) " "Verilog HDL assignment warning at tableInterps.txt(110): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(111) " "Verilog HDL assignment warning at tableInterps.txt(111): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(112) " "Verilog HDL assignment warning at tableInterps.txt(112): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(113) " "Verilog HDL assignment warning at tableInterps.txt(113): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(114) " "Verilog HDL assignment warning at tableInterps.txt(114): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(115) " "Verilog HDL assignment warning at tableInterps.txt(115): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(116) " "Verilog HDL assignment warning at tableInterps.txt(116): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(117) " "Verilog HDL assignment warning at tableInterps.txt(117): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(118) " "Verilog HDL assignment warning at tableInterps.txt(118): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(119) " "Verilog HDL assignment warning at tableInterps.txt(119): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(120) " "Verilog HDL assignment warning at tableInterps.txt(120): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(121) " "Verilog HDL assignment warning at tableInterps.txt(121): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388910 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(122) " "Verilog HDL assignment warning at tableInterps.txt(122): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388914 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(123) " "Verilog HDL assignment warning at tableInterps.txt(123): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388914 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(124) " "Verilog HDL assignment warning at tableInterps.txt(124): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388914 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(125) " "Verilog HDL assignment warning at tableInterps.txt(125): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388914 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(126) " "Verilog HDL assignment warning at tableInterps.txt(126): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388914 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(127) " "Verilog HDL assignment warning at tableInterps.txt(127): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388914 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tableInterps.txt(128) " "Verilog HDL assignment warning at tableInterps.txt(128): truncated value with size 32 to match size of target (8)" {  } { { "./interpMem/tableInterps.txt" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/interpMem/tableInterps.txt" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388914 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 wavetableIdxROM.sv(34) " "Verilog HDL assignment warning at wavetableIdxROM.sv(34): truncated value with size 32 to match size of target (8)" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679388918 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idxROM.data_a 0 wavetableIdxROM.sv(17) " "Net \"idxROM.data_a\" at wavetableIdxROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627679388922 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idxROM.waddr_a 0 wavetableIdxROM.sv(17) " "Net \"idxROM.waddr_a\" at wavetableIdxROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627679388922 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "interpROM.data_a 0 wavetableIdxROM.sv(19) " "Net \"interpROM.data_a\" at wavetableIdxROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627679388922 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "interpROM.waddr_a 0 wavetableIdxROM.sv(19) " "Net \"interpROM.waddr_a\" at wavetableIdxROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627679388922 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "idxROM.we_a 0 wavetableIdxROM.sv(17) " "Net \"idxROM.we_a\" at wavetableIdxROM.sv(17) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 17 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627679388922 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "interpROM.we_a 0 wavetableIdxROM.sv(19) " "Net \"interpROM.we_a\" at wavetableIdxROM.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627679388922 "|fpgaSynth|tableIdxROM:tableROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult8x24_ip mult8x24_ip:fmMult0\[3\] " "Elaborating entity \"mult8x24_ip\" for hierarchy \"mult8x24_ip:fmMult0\[3\]\"" {  } { { "fpgaSynth.sv" "fmMult0\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679388934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\"" {  } { { "IP_files/mult8x24_ip.v" "lpm_mult_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\"" {  } { { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 32 " "Parameter \"lpm_widthp\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389034 ""}  } { { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679389034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l9t " "Found entity 1: mult_l9t" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679389078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679389078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_l9t mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated " "Elaborating entity \"mult_l9t\" for hierarchy \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallelAdder parallelAdder:fmAdd\[3\] " "Elaborating entity \"parallelAdder\" for hierarchy \"parallelAdder:fmAdd\[3\]\"" {  } { { "fpgaSynth.sv" "fmAdd\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parallel_add parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component " "Elaborating entity \"parallel_add\" for hierarchy \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\"" {  } { { "IP_files/parallelAdder.v" "parallel_add_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/parallelAdder.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component " "Elaborated megafunction instantiation \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\"" {  } { { "IP_files/parallelAdder.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/parallelAdder.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component " "Instantiated megafunction \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "msw_subtract NO " "Parameter \"msw_subtract\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pipeline 1 " "Parameter \"pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation UNSIGNED " "Parameter \"representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "result_alignment LSB " "Parameter \"result_alignment\" = \"LSB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift 0 " "Parameter \"shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "size 4 " "Parameter \"size\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 32 " "Parameter \"width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthr 34 " "Parameter \"widthr\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389362 ""}  } { { "IP_files/parallelAdder.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/parallelAdder.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679389362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/par_add_vcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/par_add_vcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 par_add_vcf " "Found entity 1: par_add_vcf" {  } { { "db/par_add_vcf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/par_add_vcf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679389410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679389410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "par_add_vcf parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated " "Elaborating entity \"par_add_vcf\" for hierarchy \"parallelAdder:fmAdd\[3\]\|parallel_add:parallel_add_component\|par_add_vcf:auto_generated\"" {  } { { "parallel_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/parallel_add.tdf" 148 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMSM FMSM:fm_stateMachine " "Elaborating entity \"FMSM\" for hierarchy \"FMSM:fm_stateMachine\"" {  } { { "fpgaSynth.sv" "fm_stateMachine" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_modulus cntr_modulus:voiceCntr " "Elaborating entity \"cntr_modulus\" for hierarchy \"cntr_modulus:voiceCntr\"" {  } { { "fpgaSynth.sv" "voiceCntr" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389470 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 cntr_modulus.sv(42) " "Verilog HDL assignment warning at cntr_modulus.sv(42): truncated value with size 32 to match size of target (2)" {  } { { "cntr_modulus.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/cntr_modulus.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679389470 "|fpgaSynth|cntr_modulus:voiceCntr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "noteParser noteParser:noteParsers\[3\] " "Elaborating entity \"noteParser\" for hierarchy \"noteParser:noteParsers\[3\]\"" {  } { { "fpgaSynth.sv" "noteParsers\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389474 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "noteParser.sv(18) " "Verilog HDL Case Statement information at noteParser.sv(18): all case item expressions in this case statement are onehot" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 18 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627679389474 "|fpgaSynth|noteParser:noteParsers[3]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amplitudeParser amplitudeParser:amplitudeParser_inst " "Elaborating entity \"amplitudeParser\" for hierarchy \"amplitudeParser:amplitudeParser_inst\"" {  } { { "fpgaSynth.sv" "amplitudeParser_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phasor phasor:phaseRegs\[3\] " "Elaborating entity \"phasor\" for hierarchy \"phasor:phaseRegs\[3\]\"" {  } { { "fpgaSynth.sv" "phaseRegs\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bilinearInterpolator bilinearInterpolator:interpolators\[3\] " "Elaborating entity \"bilinearInterpolator\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\"" {  } { { "fpgaSynth.sv" "interpolators\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult16x20Add2_ip bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\] " "Elaborating entity \"mult16x20Add2_ip\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\"" {  } { { "bilinearInterpolator.sv" "sampleInterpolator\[1\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/bilinearInterpolator.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\"" {  } { { "IP_files/mult16x20Add2_ip.v" "ALTMULT_ADD_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x20Add2_ip.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389654 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\"" {  } { { "IP_files/mult16x20Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x20Add2_ip.v" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389666 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 20 " "Parameter \"width_b\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 37 " "Parameter \"width_result\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389666 ""}  } { { "IP_files/mult16x20Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x20Add2_ip.v" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679389666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_8jm2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_8jm2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_8jm2 " "Found entity 1: mult_add_8jm2" {  } { { "db/mult_add_8jm2.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_8jm2.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679389714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679389714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_8jm2 bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated " "Elaborating entity \"mult_add_8jm2\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_4091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_4091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_4091 " "Found entity 1: ded_mult_4091" {  } { { "db/ded_mult_4091.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_4091.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679389742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679389742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_4091 bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\|ded_mult_4091:ded_mult1 " "Elaborating entity \"ded_mult_4091\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\|ded_mult_4091:ded_mult1\"" {  } { { "db/mult_add_8jm2.tdf" "ded_mult1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_8jm2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_20e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_20e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_20e1 " "Found entity 1: ded_mult_20e1" {  } { { "db/ded_mult_20e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_20e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679389762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679389762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_20e1 bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\|ded_mult_4091:ded_mult1\|ded_mult_20e1:left_mult " "Elaborating entity \"ded_mult_20e1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\|ded_mult_4091:ded_mult1\|ded_mult_20e1:left_mult\"" {  } { { "db/ded_mult_4091.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_4091.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_d3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_d3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_d3c " "Found entity 1: dffpipe_d3c" {  } { { "db/dffpipe_d3c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_d3c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679389786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679389786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_d3c bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\|ded_mult_4091:ded_mult1\|ded_mult_20e1:left_mult\|dffpipe_d3c:pre_result " "Elaborating entity \"dffpipe_d3c\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\|ded_mult_4091:ded_mult1\|ded_mult_20e1:left_mult\|dffpipe_d3c:pre_result\"" {  } { { "db/ded_mult_20e1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_20e1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_p1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_p1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_p1e1 " "Found entity 1: ded_mult_p1e1" {  } { { "db/ded_mult_p1e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_p1e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679389806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679389806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_p1e1 bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\|ded_mult_4091:ded_mult1\|ded_mult_p1e1:right_mult " "Elaborating entity \"ded_mult_p1e1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\|ded_mult_4091:ded_mult1\|ded_mult_p1e1:right_mult\"" {  } { { "db/ded_mult_4091.tdf" "right_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_4091.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_b3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_b3c " "Found entity 1: dffpipe_b3c" {  } { { "db/dffpipe_b3c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_b3c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679389826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679389826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_b3c bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\|ded_mult_4091:ded_mult1\|ded_mult_p1e1:right_mult\|dffpipe_b3c:pre_result " "Elaborating entity \"dffpipe_b3c\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult16x20Add2_ip:sampleInterpolator\[1\]\|altmult_add:ALTMULT_ADD_component\|mult_add_8jm2:auto_generated\|ded_mult_4091:ded_mult1\|ded_mult_p1e1:right_mult\|dffpipe_b3c:pre_result\"" {  } { { "db/ded_mult_p1e1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_p1e1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult32x32Add2_ip bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator " "Elaborating entity \"mult32x32Add2_ip\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\"" {  } { { "bilinearInterpolator.sv" "tableInterpolator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/bilinearInterpolator.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\"" {  } { { "IP_files/mult32x32Add2_ip.v" "ALTMULT_ADD_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult32x32Add2_ip.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\"" {  } { { "IP_files/mult32x32Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult32x32Add2_ip.v" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389950 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 2 " "Parameter \"number_of_multipliers\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 65 " "Parameter \"width_result\" = \"65\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679389950 ""}  } { { "IP_files/mult32x32Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult32x32Add2_ip.v" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679389950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_ajm2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_ajm2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_ajm2 " "Found entity 1: mult_add_ajm2" {  } { { "db/mult_add_ajm2.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_ajm2.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679389994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679389994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_ajm2 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated " "Elaborating entity \"mult_add_ajm2\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679389998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_5091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_5091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_5091 " "Found entity 1: ded_mult_5091" {  } { { "db/ded_mult_5091.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_5091.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_5091 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1 " "Elaborating entity \"ded_mult_5091\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\"" {  } { { "db/mult_add_ajm2.tdf" "ded_mult1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_ajm2.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_k1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_k1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_k1e1 " "Found entity 1: ded_mult_k1e1" {  } { { "db/ded_mult_k1e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_k1e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_k1e1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_k1e1:left_mult " "Elaborating entity \"ded_mult_k1e1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_k1e1:left_mult\"" {  } { { "db/ded_mult_5091.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_5091.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_l1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_l1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_l1e1 " "Found entity 1: ded_mult_l1e1" {  } { { "db/ded_mult_l1e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_l1e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_l1e1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_k1e1:left_mult\|ded_mult_l1e1:left_mult " "Elaborating entity \"ded_mult_l1e1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_k1e1:left_mult\|ded_mult_l1e1:left_mult\"" {  } { { "db/ded_mult_k1e1.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_k1e1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_e3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_e3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_e3c " "Found entity 1: dffpipe_e3c" {  } { { "db/dffpipe_e3c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_e3c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_e3c bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_k1e1:left_mult\|ded_mult_l1e1:left_mult\|dffpipe_e3c:pre_result " "Elaborating entity \"dffpipe_e3c\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_k1e1:left_mult\|ded_mult_l1e1:left_mult\|dffpipe_e3c:pre_result\"" {  } { { "db/ded_mult_l1e1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_l1e1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_q1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_q1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_q1e1 " "Found entity 1: ded_mult_q1e1" {  } { { "db/ded_mult_q1e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_q1e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_q1e1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_k1e1:left_mult\|ded_mult_q1e1:right_mult " "Elaborating entity \"ded_mult_q1e1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_k1e1:left_mult\|ded_mult_q1e1:right_mult\"" {  } { { "db/ded_mult_k1e1.tdf" "right_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_k1e1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_93c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_93c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_93c " "Found entity 1: dffpipe_93c" {  } { { "db/dffpipe_93c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_93c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_93c bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_k1e1:left_mult\|ded_mult_q1e1:right_mult\|dffpipe_93c:pre_result " "Elaborating entity \"dffpipe_93c\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_k1e1:left_mult\|ded_mult_q1e1:right_mult\|dffpipe_93c:pre_result\"" {  } { { "db/ded_mult_q1e1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_q1e1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_o1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_o1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_o1e1 " "Found entity 1: ded_mult_o1e1" {  } { { "db/ded_mult_o1e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_o1e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_o1e1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_o1e1:right_mult " "Elaborating entity \"ded_mult_o1e1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_o1e1:right_mult\"" {  } { { "db/ded_mult_5091.tdf" "right_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_5091.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_r1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_r1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_r1e1 " "Found entity 1: ded_mult_r1e1" {  } { { "db/ded_mult_r1e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_r1e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_r1e1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_o1e1:right_mult\|ded_mult_r1e1:left_mult " "Elaborating entity \"ded_mult_r1e1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_o1e1:right_mult\|ded_mult_r1e1:left_mult\"" {  } { { "db/ded_mult_o1e1.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_o1e1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_t1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_t1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_t1e1 " "Found entity 1: ded_mult_t1e1" {  } { { "db/ded_mult_t1e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_t1e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_t1e1 bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_o1e1:right_mult\|ded_mult_t1e1:right_mult " "Elaborating entity \"ded_mult_t1e1\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_o1e1:right_mult\|ded_mult_t1e1:right_mult\"" {  } { { "db/ded_mult_o1e1.tdf" "right_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_o1e1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_f3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_f3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_f3c " "Found entity 1: dffpipe_f3c" {  } { { "db/dffpipe_f3c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_f3c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_f3c bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_o1e1:right_mult\|ded_mult_t1e1:right_mult\|dffpipe_f3c:pre_result " "Elaborating entity \"dffpipe_f3c\" for hierarchy \"bilinearInterpolator:interpolators\[3\]\|mult32x32Add2_ip:tableInterpolator\|altmult_add:ALTMULT_ADD_component\|mult_add_ajm2:auto_generated\|ded_mult_5091:ded_mult1\|ded_mult_o1e1:right_mult\|ded_mult_t1e1:right_mult\|dffpipe_f3c:pre_result\"" {  } { { "db/ded_mult_t1e1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_t1e1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADSRenv ADSRenv:ADSRenvelopes\[3\] " "Elaborating entity \"ADSRenv\" for hierarchy \"ADSRenv:ADSRenvelopes\[3\]\"" {  } { { "fpgaSynth.sv" "ADSRenvelopes\[3\]" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390653 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "fsmIdle ADSRenv.sv(19) " "Verilog HDL warning at ADSRenv.sv(19): object fsmIdle used but never assigned" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1627679390653 "|fpgaSynth|ADSRenv:ADSRenvelopes[3]"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "fsmIdle 0 ADSRenv.sv(19) " "Net \"fsmIdle\" at ADSRenv.sv(19) has no driver or initial value, using a default initial value '0'" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 19 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627679390657 "|fpgaSynth|ADSRenv:ADSRenvelopes[3]"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult16x64Add4_ip mult16x64Add4_ip:ADSRMultAdd " "Elaborating entity \"mult16x64Add4_ip\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\"" {  } { { "fpgaSynth.sv" "ADSRMultAdd" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altmult_add mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component " "Elaborating entity \"altmult_add\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\"" {  } { { "IP_files/mult16x64Add4_ip.v" "ALTMULT_ADD_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x64Add4_ip.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component " "Elaborated megafunction instantiation \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\"" {  } { { "IP_files/mult16x64Add4_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x64Add4_ip.v" 146 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390731 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component " "Instantiated megafunction \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 UNUSED " "Parameter \"addnsub_multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 UNUSED " "Parameter \"addnsub_multiplier_aclr3\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr3 UNUSED " "Parameter \"addnsub_multiplier_pipeline_aclr3\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register3 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 CLOCK0 " "Parameter \"addnsub_multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 CLOCK0 " "Parameter \"addnsub_multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 UNUSED " "Parameter \"input_aclr_a0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 UNUSED " "Parameter \"input_aclr_a1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 UNUSED " "Parameter \"input_aclr_a2\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 UNUSED " "Parameter \"input_aclr_a3\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 UNUSED " "Parameter \"input_aclr_b0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 UNUSED " "Parameter \"input_aclr_b1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 UNUSED " "Parameter \"input_aclr_b2\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 UNUSED " "Parameter \"input_aclr_b3\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 CLOCK0 " "Parameter \"input_register_a0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 CLOCK0 " "Parameter \"input_register_a1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 CLOCK0 " "Parameter \"input_register_a2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 CLOCK0 " "Parameter \"input_register_a3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 CLOCK0 " "Parameter \"input_register_b0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 CLOCK0 " "Parameter \"input_register_b1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 CLOCK0 " "Parameter \"input_register_b2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 CLOCK0 " "Parameter \"input_register_b3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altmult_add " "Parameter \"lpm_type\" = \"altmult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 UNUSED " "Parameter \"multiplier_aclr0\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 UNUSED " "Parameter \"multiplier_aclr1\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 UNUSED " "Parameter \"multiplier_aclr2\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 UNUSED " "Parameter \"multiplier_aclr3\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 CLOCK0 " "Parameter \"multiplier_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 CLOCK0 " "Parameter \"multiplier_register2\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 CLOCK0 " "Parameter \"multiplier_register3\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 4 " "Parameter \"number_of_multipliers\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr UNUSED " "Parameter \"output_aclr\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register CLOCK0 " "Parameter \"output_register\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a UNUSED " "Parameter \"signed_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b UNUSED " "Parameter \"signed_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a UNUSED " "Parameter \"signed_pipeline_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b UNUSED " "Parameter \"signed_pipeline_aclr_b\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a CLOCK0 " "Parameter \"signed_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b CLOCK0 " "Parameter \"signed_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 82 " "Parameter \"width_result\" = \"82\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679390731 ""}  } { { "IP_files/mult16x64Add4_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x64Add4_ip.v" 146 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679390731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_add_lur3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_add_lur3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_add_lur3 " "Found entity 1: mult_add_lur3" {  } { { "db/mult_add_lur3.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_lur3.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_add_lur3 mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated " "Elaborating entity \"mult_add_lur3\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\"" {  } { { "altmult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altmult_add.tdf" 595 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_c091.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_c091.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_c091 " "Found entity 1: ded_mult_c091" {  } { { "db/ded_mult_c091.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_c091.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_c091 mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\|ded_mult_c091:ded_mult1 " "Elaborating entity \"ded_mult_c091\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\|ded_mult_c091:ded_mult1\"" {  } { { "db/mult_add_lur3.tdf" "ded_mult1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_add_lur3.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_m1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_m1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_m1e1 " "Found entity 1: ded_mult_m1e1" {  } { { "db/ded_mult_m1e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_m1e1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_m1e1 mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\|ded_mult_c091:ded_mult1\|ded_mult_m1e1:left_mult " "Elaborating entity \"ded_mult_m1e1\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\|ded_mult_c091:ded_mult1\|ded_mult_m1e1:left_mult\"" {  } { { "db/ded_mult_c091.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_c091.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_n1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_n1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_n1e1 " "Found entity 1: ded_mult_n1e1" {  } { { "db/ded_mult_n1e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_n1e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_n1e1 mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\|ded_mult_c091:ded_mult1\|ded_mult_m1e1:left_mult\|ded_mult_n1e1:left_mult " "Elaborating entity \"ded_mult_n1e1\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\|ded_mult_c091:ded_mult1\|ded_mult_m1e1:left_mult\|ded_mult_n1e1:left_mult\"" {  } { { "db/ded_mult_m1e1.tdf" "left_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_m1e1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_73c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_73c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_73c " "Found entity 1: dffpipe_73c" {  } { { "db/dffpipe_73c.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_73c.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_73c mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\|ded_mult_c091:ded_mult1\|ded_mult_m1e1:left_mult\|ded_mult_n1e1:left_mult\|dffpipe_73c:pre_result " "Elaborating entity \"dffpipe_73c\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\|ded_mult_c091:ded_mult1\|ded_mult_m1e1:left_mult\|ded_mult_n1e1:left_mult\|dffpipe_73c:pre_result\"" {  } { { "db/ded_mult_n1e1.tdf" "pre_result" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_n1e1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ded_mult_s1e1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ded_mult_s1e1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ded_mult_s1e1 " "Found entity 1: ded_mult_s1e1" {  } { { "db/ded_mult_s1e1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_s1e1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679390899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ded_mult_s1e1 mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\|ded_mult_c091:ded_mult1\|ded_mult_m1e1:left_mult\|ded_mult_s1e1:right_mult " "Elaborating entity \"ded_mult_s1e1\" for hierarchy \"mult16x64Add4_ip:ADSRMultAdd\|altmult_add:ALTMULT_ADD_component\|mult_add_lur3:auto_generated\|ded_mult_c091:ded_mult1\|ded_mult_m1e1:left_mult\|ded_mult_s1e1:right_mult\"" {  } { { "db/ded_mult_m1e1.tdf" "right_mult" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ded_mult_m1e1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390899 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockdivider_aw.sv 1 1 " "Using design file clockdivider_aw.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider_AW " "Found entity 1: clockDivider_AW" {  } { { "clockdivider_aw.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/clockdivider_aw.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679390987 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1627679390987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider_AW clockDivider_AW:clockDivider_2 " "Elaborating entity \"clockDivider_AW\" for hierarchy \"clockDivider_AW:clockDivider_2\"" {  } { { "fpgaSynth.sv" "clockDivider_2" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390987 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 clockdivider_aw.sv(16) " "Verilog HDL assignment warning at clockdivider_aw.sv(16): truncated value with size 32 to match size of target (2)" {  } { { "clockdivider_aw.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/clockdivider_aw.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679390987 "|fpgaSynth|clockDivider_AW:clockDivider_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2s_core i2s_core:i2s_core_inst " "Elaborating entity \"i2s_core\" for hierarchy \"i2s_core:i2s_core_inst\"" {  } { { "fpgaSynth.sv" "i2s_core_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679390995 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FCLK 0 i2s_core.sv(58) " "Net \"FCLK\" at i2s_core.sv(58) has no driver or initial value, using a default initial value '0'" {  } { { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627679390995 "|fpgaSynth|i2s_core:i2s_core_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sampleRequest 0 i2s_core.sv(59) " "Net \"sampleRequest\" at i2s_core.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1627679390995 "|fpgaSynth|i2s_core:i2s_core_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onChipFIFO i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst " "Elaborating entity \"onChipFIFO\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\"" {  } { { "i2s_core.sv" "onChipFIFO_inst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "IP_files/onChipFIFO.v" "dcfifo_component" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\"" {  } { { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679391407 ""}  } { { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679391407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_5jq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_5jq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_5jq1 " "Found entity 1: dcfifo_5jq1" {  } { { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_5jq1 i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated " "Elaborating entity \"dcfifo_5jq1\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kra.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kra.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kra " "Found entity 1: a_gray2bin_kra" {  } { { "db/a_gray2bin_kra.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_gray2bin_kra.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kra i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kra\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_gray2bin_kra:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_5jq1.tdf" "rdptr_g_gray2bin" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jg6 " "Found entity 1: a_graycounter_jg6" {  } { { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_graycounter_jg6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jg6 i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_graycounter_jg6:rdptr_g1p " "Elaborating entity \"a_graycounter_jg6\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_graycounter_jg6:rdptr_g1p\"" {  } { { "db/dcfifo_5jq1.tdf" "rdptr_g1p" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fub " "Found entity 1: a_graycounter_fub" {  } { { "db/a_graycounter_fub.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_graycounter_fub.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fub i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_graycounter_fub:wrptr_g1p " "Elaborating entity \"a_graycounter_fub\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|a_graycounter_fub:wrptr_g1p\"" {  } { { "db/dcfifo_5jq1.tdf" "wrptr_g1p" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 63 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5681.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5681.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5681 " "Found entity 1: altsyncram_5681" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5681 i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram " "Elaborating entity \"altsyncram_5681\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\"" {  } { { "db/dcfifo_5jq1.tdf" "fifo_ram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|dffpipe_gd9:rs_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|dffpipe_gd9:rs_brp\"" {  } { { "db/dcfifo_5jq1.tdf" "rs_brp" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_5jq1.tdf" "rs_dgwp" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe13\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe13" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_5jq1.tdf" "ws_dgrp" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5h5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5h5 " "Found entity 1: cmpr_5h5" {  } { { "db/cmpr_5h5.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/cmpr_5h5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679391819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679391819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5h5 i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|cmpr_5h5:rdempty_eq_comp " "Elaborating entity \"cmpr_5h5\" for hierarchy \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|cmpr_5h5:rdempty_eq_comp\"" {  } { { "db/dcfifo_5jq1.tdf" "rdempty_eq_comp" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 83 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg_N i2s_core:i2s_core_inst\|shiftreg_N:shiftregL " "Elaborating entity \"shiftreg_N\" for hierarchy \"i2s_core:i2s_core_inst\|shiftreg_N:shiftregL\"" {  } { { "i2s_core.sv" "shiftregL" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391831 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 shiftreg_N.sv(30) " "Verilog HDL assignment warning at shiftreg_N.sv(30): truncated value with size 33 to match size of target (32)" {  } { { "shiftreg_N.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/shiftreg_N.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679391835 "|fpgaSynth|i2s_core:i2s_core_inst|shiftreg_N:shiftregL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_driver4 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_driver4\"" {  } { { "fpgaSynth.sv" "hex_driver4" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject finalProject:u0 " "Elaborating entity \"finalProject\" for hierarchy \"finalProject:u0\"" {  } { { "fpgaSynth.sv" "u0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_hex_digits_pio finalProject:u0\|finalProject_hex_digits_pio:hex_digits_pio " "Elaborating entity \"finalProject_hex_digits_pio\" for hierarchy \"finalProject:u0\|finalProject_hex_digits_pio:hex_digits_pio\"" {  } { { "finalProject/synthesis/finalProject.v" "hex_digits_pio" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679391999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c finalProject:u0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\"" {  } { { "finalProject/synthesis/finalProject.v" "i2c_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392023 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(255) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(255): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679392023 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(256) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(256): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679392023 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(257) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(257): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679392023 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(267) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(267): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679392023 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(268) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(268): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679392023 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 altera_avalon_i2c_csr.v(269) " "Verilog HDL assignment warning at altera_avalon_i2c_csr.v(269): truncated value with size 32 to match size of target (5)" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1627679392023 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_csr:u_csr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392135 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627679392135 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392163 ""}  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679392163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d6b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d6b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d6b1 " "Found entity 1: altsyncram_d6b1" {  } { { "db/altsyncram_d6b1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_d6b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679392207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679392207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d6b1 finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_d6b1:auto_generated " "Elaborating entity \"altsyncram_d6b1\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_d6b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392219 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1627679392219 "|fpgaSynth|finalProject:u0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392247 ""}  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679392247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3b1 " "Found entity 1: altsyncram_r3b1" {  } { { "db/altsyncram_r3b1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_r3b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679392291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679392291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3b1 finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_r3b1:auto_generated " "Elaborating entity \"altsyncram_r3b1\" for hierarchy \"finalProject:u0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_r3b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_jtag_uart finalProject:u0\|finalProject_jtag_uart:jtag_uart " "Elaborating entity \"finalProject_jtag_uart\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\"" {  } { { "finalProject/synthesis/finalProject.v" "jtag_uart" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_jtag_uart_scfifo_w finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w " "Elaborating entity \"finalProject_jtag_uart_scfifo_w\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "the_finalProject_jtag_uart_scfifo_w" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "wfifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392523 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392523 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679392523 ""}  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679392523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679392571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679392571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679392591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679392591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679392611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679392611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679392663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679392663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679392719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679392719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679392771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679392771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_w:the_finalProject_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_jtag_uart_scfifo_r finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r " "Elaborating entity \"finalProject_jtag_uart_scfifo_r\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|finalProject_jtag_uart_scfifo_r:the_finalProject_jtag_uart_scfifo_r\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "the_finalProject_jtag_uart_scfifo_r" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679392783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "finalProject_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679393059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\"" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679393083 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679393083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679393083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679393083 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679393083 ""}  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679393083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalProject:u0\|finalProject_jtag_uart:jtag_uart\|alt_jtag_atlantic:finalProject_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_key finalProject:u0\|finalProject_key:key " "Elaborating entity \"finalProject_key\" for hierarchy \"finalProject:u0\|finalProject_key:key\"" {  } { { "finalProject/synthesis/finalProject.v" "key" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_keycode finalProject:u0\|finalProject_keycode:keycode " "Elaborating entity \"finalProject_keycode\" for hierarchy \"finalProject:u0\|finalProject_keycode:keycode\"" {  } { { "finalProject/synthesis/finalProject.v" "keycode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_leds_pio finalProject:u0\|finalProject_leds_pio:leds_pio " "Elaborating entity \"finalProject_leds_pio\" for hierarchy \"finalProject:u0\|finalProject_leds_pio:leds_pio\"" {  } { { "finalProject/synthesis/finalProject.v" "leds_pio" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0 finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"finalProject_nios2_gen2_0\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\"" {  } { { "finalProject/synthesis/finalProject.v" "nios2_gen2_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu " "Elaborating entity \"finalProject_nios2_gen2_0_cpu\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" "cpu" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_test_bench finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_test_bench:the_finalProject_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_test_bench\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_test_bench:the_finalProject_nios2_gen2_0_cpu_test_bench\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_register_bank_a_module finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "finalProject_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394339 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394351 ""}  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679394351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679394395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679394395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_a_module:finalProject_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_register_bank_b_module finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_register_bank_b_module:finalProject_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "finalProject_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_debug finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_debug:the_finalProject_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394495 ""}  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679394495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_break finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_break:the_finalProject_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_itrace finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_itrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode:finalProject_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace:the_finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace\|finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode:finalProject_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "finalProject_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_fifo finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo\|finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_pib finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_pib:the_finalProject_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_pib:the_finalProject_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_oci_im finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_oci_im:the_finalProject_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_avalon_reg finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalProject_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_avalon_reg:the_finalProject_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_nios2_ocimem finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "finalProject_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394771 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394771 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394771 ""}  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679394771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679394815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679394815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_nios2_ocimem:the_finalProject_nios2_gen2_0_cpu_nios2_ocimem\|finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module:finalProject_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_debug_slave_wrapper finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_debug_slave_tck finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_tck:the_finalProject_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalProject_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_nios2_gen2_0_cpu_debug_slave_sysclk finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalProject_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"finalProject_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|finalProject_nios2_gen2_0_cpu_debug_slave_sysclk:the_finalProject_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_finalProject_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "finalProject_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679394951 ""}  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679394951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394955 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|finalProject_nios2_gen2_0_cpu_nios2_oci:the_finalProject_nios2_gen2_0_cpu_nios2_oci\|finalProject_nios2_gen2_0_cpu_debug_slave_wrapper:the_finalProject_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:finalProject_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_noteIdx0 finalProject:u0\|finalProject_noteIdx0:noteidx0 " "Elaborating entity \"finalProject_noteIdx0\" for hierarchy \"finalProject:u0\|finalProject_noteIdx0:noteidx0\"" {  } { { "finalProject/synthesis/finalProject.v" "noteidx0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_onchip_memory2_0 finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"finalProject_onchip_memory2_0\" for hierarchy \"finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\"" {  } { { "finalProject/synthesis/finalProject.v" "onchip_memory2_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679394999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file finalProject_onchip_memory2_0.hex " "Parameter \"init_file\" = \"finalProject_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679395031 ""}  } { { "finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679395031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8lg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8lg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8lg1 " "Found entity 1: altsyncram_8lg1" {  } { { "db/altsyncram_8lg1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_8lg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679395083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679395083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8lg1 finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8lg1:auto_generated " "Elaborating entity \"altsyncram_8lg1\" for hierarchy \"finalProject:u0\|finalProject_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8lg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_phase_incr0 finalProject:u0\|finalProject_phase_incr0:phase_incr0 " "Elaborating entity \"finalProject_phase_incr0\" for hierarchy \"finalProject:u0\|finalProject_phase_incr0:phase_incr0\"" {  } { { "finalProject/synthesis/finalProject.v" "phase_incr0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram finalProject:u0\|finalProject_sdram:sdram " "Elaborating entity \"finalProject_sdram\" for hierarchy \"finalProject:u0\|finalProject_sdram:sdram\"" {  } { { "finalProject/synthesis/finalProject.v" "sdram" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram_input_efifo_module finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module " "Elaborating entity \"finalProject_sdram_input_efifo_module\" for hierarchy \"finalProject:u0\|finalProject_sdram:sdram\|finalProject_sdram_input_efifo_module:the_finalProject_sdram_input_efifo_module\"" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "the_finalProject_sdram_input_efifo_module" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram_pll finalProject:u0\|finalProject_sdram_pll:sdram_pll " "Elaborating entity \"finalProject_sdram_pll\" for hierarchy \"finalProject:u0\|finalProject_sdram_pll:sdram_pll\"" {  } { { "finalProject/synthesis/finalProject.v" "sdram_pll" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram_pll_stdsync_sv6 finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"finalProject_sdram_pll_stdsync_sv6\" for hierarchy \"finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "stdsync2" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram_pll_dffpipe_l2c finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_stdsync_sv6:stdsync2\|finalProject_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"finalProject_sdram_pll_dffpipe_l2c\" for hierarchy \"finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_stdsync_sv6:stdsync2\|finalProject_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "dffpipe3" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sdram_pll_altpll_vg92 finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_altpll_vg92:sd1 " "Elaborating entity \"finalProject_sdram_pll_altpll_vg92\" for hierarchy \"finalProject:u0\|finalProject_sdram_pll:sdram_pll\|finalProject_sdram_pll_altpll_vg92:sd1\"" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "sd1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_spi_0 finalProject:u0\|finalProject_spi_0:spi_0 " "Elaborating entity \"finalProject_spi_0\" for hierarchy \"finalProject:u0\|finalProject_spi_0:spi_0\"" {  } { { "finalProject/synthesis/finalProject.v" "spi_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_sysid_qsys_0 finalProject:u0\|finalProject_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"finalProject_sysid_qsys_0\" for hierarchy \"finalProject:u0\|finalProject_sysid_qsys_0:sysid_qsys_0\"" {  } { { "finalProject/synthesis/finalProject.v" "sysid_qsys_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 973 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_timer finalProject:u0\|finalProject_timer:timer " "Elaborating entity \"finalProject_timer\" for hierarchy \"finalProject:u0\|finalProject_timer:timer\"" {  } { { "finalProject/synthesis/finalProject.v" "timer" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_usb_gpx finalProject:u0\|finalProject_usb_gpx:usb_gpx " "Elaborating entity \"finalProject_usb_gpx\" for hierarchy \"finalProject:u0\|finalProject_usb_gpx:usb_gpx\"" {  } { { "finalProject/synthesis/finalProject.v" "usb_gpx" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_usb_rst finalProject:u0\|finalProject_usb_rst:usb_rst " "Elaborating entity \"finalProject_usb_rst\" for hierarchy \"finalProject:u0\|finalProject_usb_rst:usb_rst\"" {  } { { "finalProject/synthesis/finalProject.v" "usb_rst" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_voiceIdx finalProject:u0\|finalProject_voiceIdx:voiceidx " "Elaborating entity \"finalProject_voiceIdx\" for hierarchy \"finalProject:u0\|finalProject_voiceIdx:voiceidx\"" {  } { { "finalProject/synthesis/finalProject.v" "voiceidx" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"finalProject_mm_interconnect_0\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\"" {  } { { "finalProject/synthesis/finalProject.v" "mm_interconnect_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679395486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 3705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679397915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 3765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679397931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679397943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 3893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679397959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 3957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679397975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679397987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "timer_s1_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 4725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:spi_0_spi_control_port_translator\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "spi_0_spi_control_port_translator" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 7886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_agent" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 8345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 8386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 8427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router:router " "Elaborating entity \"finalProject_mm_interconnect_0_router\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router:router\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "router" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 14568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679398918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_default_decode finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router:router\|finalProject_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"finalProject_mm_interconnect_0_router_default_decode\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router:router\|finalProject_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_001 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"finalProject_mm_interconnect_0_router_001\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_001:router_001\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "router_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 14584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_001_default_decode finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_001:router_001\|finalProject_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"finalProject_mm_interconnect_0_router_001_default_decode\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_001:router_001\|finalProject_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_002 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"finalProject_mm_interconnect_0_router_002\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_002:router_002\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "router_002" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 14600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_002_default_decode finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_002:router_002\|finalProject_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"finalProject_mm_interconnect_0_router_002_default_decode\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_002:router_002\|finalProject_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_003 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"finalProject_mm_interconnect_0_router_003\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_003:router_003\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "router_003" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 14616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_003_default_decode finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_003:router_003\|finalProject_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"finalProject_mm_interconnect_0_router_003_default_decode\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_003:router_003\|finalProject_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_008 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"finalProject_mm_interconnect_0_router_008\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_008:router_008\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "router_008" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 14696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_router_008_default_decode finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_008:router_008\|finalProject_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"finalProject_mm_interconnect_0_router_008_default_decode\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_router_008:router_008\|finalProject_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 15530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_cmd_demux finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"finalProject_mm_interconnect_0_cmd_demux\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 15877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_cmd_demux_001 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"finalProject_mm_interconnect_0_cmd_demux_001\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 15918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_cmd_mux finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"finalProject_mm_interconnect_0_cmd_mux\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 15935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_cmd_mux_001 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"finalProject_mm_interconnect_0_cmd_mux_001\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 15958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_rsp_demux finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"finalProject_mm_interconnect_0_rsp_demux\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 16917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_rsp_demux_001 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"finalProject_mm_interconnect_0_rsp_demux_001\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 16940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_rsp_mux finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"finalProject_mm_interconnect_0_rsp_mux\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679399948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_rsp_mux_001 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"finalProject_mm_interconnect_0_rsp_mux_001\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400380 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627679400388 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627679400388 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1627679400388 "|fpgaSynth|finalProject:u0|finalProject_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "crosser" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_avalon_st_adapter finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"finalProject_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_avalon_st_adapter_006 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"finalProject_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 18741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|finalProject_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "finalProject_irq_mapper finalProject:u0\|finalProject_irq_mapper:irq_mapper " "Elaborating entity \"finalProject_irq_mapper\" for hierarchy \"finalProject:u0\|finalProject_irq_mapper:irq_mapper\"" {  } { { "finalProject/synthesis/finalProject.v" "irq_mapper" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalProject:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalProject:u0\|altera_reset_controller:rst_controller\"" {  } { { "finalProject/synthesis/finalProject.v" "rst_controller" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalProject:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalProject:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer finalProject:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"finalProject:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller finalProject:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"finalProject:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "finalProject/synthesis/finalProject.v" "rst_controller_001" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 1439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679400964 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1627679409690 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.07.30.14:10:12 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl " "2021.07.30.14:10:12 Progress: Loading slda7c6b933/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679412752 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679414648 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679414760 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679416641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679416729 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679416825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679416933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679416945 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679416945 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1627679417638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda7c6b933/alt_sld_fab.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679417850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679417850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679417926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679417926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679417938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679417938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679417990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679417990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679418066 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679418066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679418066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/ip/slda7c6b933/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679418122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679418122 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult3\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult3\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult3\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult3\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 140 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult3[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult2\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult2\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult2\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult2\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 132 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult2[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult1\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult1\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult1\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult1\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult1[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult0\[0\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[0]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult0\[1\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[1]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult0\[2\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[2]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1 " "Synthesized away node \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult1\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 42 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3 " "Synthesized away node \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 51 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_mult3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\] " "Synthesized away node \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|w153w\[0\]\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 60 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4 " "Synthesized away node \"mult8x24_ip:fmMult0\[3\]\|lpm_mult:lpm_mult_component\|mult_l9t:auto_generated\|mac_out4\"" {  } { { "db/mult_l9t.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/mult_l9t.tdf" 65 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 66 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 116 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679420323 "|fpgaSynth|mult8x24_ip:fmMult0[3]|lpm_mult:lpm_mult_component|mult_l9t:auto_generated|mac_out4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1627679420323 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1627679420323 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "624 " "Ignored 624 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "624 " "Ignored 624 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1627679422167 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1627679422167 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tableIdxROM:tableROM\|interpROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tableIdxROM:tableROM\|interpROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 129 " "Parameter NUMWORDS_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif " "Parameter INIT_FILE set to db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "tableIdxROM:tableROM\|idxROM_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"tableIdxROM:tableROM\|idxROM_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 129 " "Parameter NUMWORDS_A set to 129" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif " "Parameter INIT_FILE set to db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "noteParser:noteParsers\[0\]\|WideOr3_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"noteParser:noteParsers\[0\]\|WideOr3_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE finalProject.fpgaSynth0.rtl.mif " "Parameter INIT_FILE set to finalProject.fpgaSynth0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "finalProject:u0\|altera_reset_controller:rst_controller\|WideOr0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"finalProject:u0\|altera_reset_controller:rst_controller\|WideOr0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 1 " "Parameter WIDTH_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE finalProject.fpgaSynth1.rtl.mif " "Parameter INIT_FILE set to finalProject.fpgaSynth1.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "finalProject:u0\|finalProject_sdram:sdram\|rd_valid_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"finalProject:u0\|finalProject_sdram:sdram\|rd_valid_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 1 " "Parameter WIDTH set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1627679436769 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679436769 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627679436769 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|Add2 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|Add2\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "Add2" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4167 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679436773 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1627679436773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679436811 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"finalProject:u0\|finalProject_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436811 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679436811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4g1 " "Found entity 1: altsyncram_a4g1" {  } { { "db/altsyncram_a4g1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_a4g1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679436855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679436855 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0 " "Elaborated megafunction instantiation \"tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679436891 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0 " "Instantiated megafunction \"tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 129 " "Parameter \"NUMWORDS_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436891 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif " "Parameter \"INIT_FILE\" = \"db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436891 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679436891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8671.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8671.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8671 " "Found entity 1: altsyncram_8671" {  } { { "db/altsyncram_8671.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_8671.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679436931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679436931 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1627679436935 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram1_tableIdxROM_86e7f943.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1627679436935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0 " "Elaborated megafunction instantiation \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679436967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0 " "Instantiated megafunction \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 129 " "Parameter \"NUMWORDS_A\" = \"129\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif " "Parameter \"INIT_FILE\" = \"db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679436967 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679436967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k771 " "Found entity 1: altsyncram_k771" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679437011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679437011 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1627679437015 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/finalProject.ram0_tableIdxROM_86e7f943.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1627679437015 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "noteParser:noteParsers\[0\]\|altsyncram:WideOr3_rtl_0 " "Elaborated megafunction instantiation \"noteParser:noteParsers\[0\]\|altsyncram:WideOr3_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679437059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "noteParser:noteParsers\[0\]\|altsyncram:WideOr3_rtl_0 " "Instantiated megafunction \"noteParser:noteParsers\[0\]\|altsyncram:WideOr3_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE finalProject.fpgaSynth0.rtl.mif " "Parameter \"INIT_FILE\" = \"finalProject.fpgaSynth0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437059 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679437059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2mv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2mv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2mv " "Found entity 1: altsyncram_2mv" {  } { { "db/altsyncram_2mv.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_2mv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679437103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679437103 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0 " "Elaborated megafunction instantiation \"finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679437135 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0 " "Instantiated megafunction \"finalProject:u0\|altera_reset_controller:rst_controller\|altsyncram:WideOr0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 1 " "Parameter \"WIDTH_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437135 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE finalProject.fpgaSynth1.rtl.mif " "Parameter \"INIT_FILE\" = \"finalProject.fpgaSynth1.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437135 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679437135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iiv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iiv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iiv " "Found entity 1: altsyncram_iiv" {  } { { "db/altsyncram_iiv.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_iiv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679437175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679437175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0 " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679437311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0 " "Instantiated megafunction \"finalProject:u0\|finalProject_sdram:sdram\|altshift_taps:rd_valid_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437315 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 1 " "Parameter \"WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437315 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679437315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ftl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ftl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ftl " "Found entity 1: shift_taps_ftl" {  } { { "db/shift_taps_ftl.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/shift_taps_ftl.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679437359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679437359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_69a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_69a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_69a1 " "Found entity 1: altsyncram_69a1" {  } { { "db/altsyncram_69a1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_69a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679437407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679437407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q3f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_q3f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q3f " "Found entity 1: cntr_q3f" {  } { { "db/cntr_q3f.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/cntr_q3f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679437455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679437455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjg " "Found entity 1: cntr_hjg" {  } { { "db/cntr_hjg.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/cntr_hjg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679437507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679437507 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|lpm_add_sub:Add2 " "Elaborated megafunction instantiation \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|lpm_add_sub:Add2\"" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4167 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679437571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|lpm_add_sub:Add2 " "Instantiated megafunction \"finalProject:u0\|finalProject_nios2_gen2_0:nios2_gen2_0\|finalProject_nios2_gen2_0_cpu:cpu\|lpm_add_sub:Add2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1627679437571 ""}  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 4167 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1627679437571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gai " "Found entity 1: add_sub_gai" {  } { { "db/add_sub_gai.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/add_sub_gai.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679437619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679437619 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a8 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 203 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a9 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 224 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a10 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 245 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a11 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a12 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a13 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 308 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a14 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 329 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a15 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 350 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a16 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 371 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a17 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 392 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a18 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 413 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a19 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 434 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a20 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 455 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a21 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 476 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a22 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 497 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a23 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a24 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 539 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a25 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 560 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a26 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 581 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a27 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 602 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a28 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 623 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a29 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 644 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a30 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a30\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 665 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a31 " "Synthesized away node \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ram_block1a31\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679437763 "|fpgaSynth|tableIdxROM:tableROM|altsyncram:idxROM_rtl_0|altsyncram_k771:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1627679437763 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1627679437763 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "18 " "18 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1627679438786 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[2\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[2\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1627679439116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[3\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[3\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1627679439116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[7\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[7\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1627679439116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[10\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[10\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1627679439116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[11\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[11\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1627679439116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_IO\[13\] " "Inserted always-enabled tri-state buffer between \"ARDUINO_IO\[13\]\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1627679439116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "ARDUINO_RESET_N " "Inserted always-enabled tri-state buffer between \"ARDUINO_RESET_N\" and its non-tri-state driver." {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 43 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1627679439116 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1627679439116 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[4\] " "bidirectional pin \"ARDUINO_IO\[4\]\" has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1627679439116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[5\] " "bidirectional pin \"ARDUINO_IO\[5\]\" has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1627679439116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[0\] " "bidirectional pin \"ARDUINO_IO\[0\]\" has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1627679439116 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ARDUINO_IO\[1\] " "bidirectional pin \"ARDUINO_IO\[1\]\" has no driver" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1627679439116 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1627679439116 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[6\] VCC pin " "The pin \"ARDUINO_IO\[6\]\" is fed by VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1627679439116 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "ARDUINO_IO\[8\] GND pin " "The pin \"ARDUINO_IO\[8\]\" is fed by GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "Design Software" 0 -1 1627679439116 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "Analysis & Synthesis" 0 -1 1627679439116 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 356 -1 0 } } { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 352 -1 0 } } { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 243 -1 0 } } { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 132 -1 0 } } { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 398 -1 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_graycounter_jg6.tdf" 33 2 0 } } { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 253 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 37 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 36 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 37 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 46 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 54 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 245 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 36 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 35 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 47 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 56 -1 0 } } { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 273 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "db/a_graycounter_jg6.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/a_graycounter_jg6.tdf" 45 2 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 43 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 42 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 85 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 127 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 107 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 229 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 237 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 38 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 130 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 49 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 -1 0 } } { "finalProject/synthesis/submodules/finalProject_timer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_timer.v" 181 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 34 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 39 -1 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 48 -1 0 } } { "db/shift_taps_ftl.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/shift_taps_ftl.tdf" 39 2 0 } } { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 37 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1627679439228 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1627679439228 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[2\]~synth " "Node \"ARDUINO_IO\[2\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679445314 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[3\]~synth " "Node \"ARDUINO_IO\[3\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679445314 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[6\]~synth " "Node \"ARDUINO_IO\[6\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679445314 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[7\]~synth " "Node \"ARDUINO_IO\[7\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679445314 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[10\]~synth " "Node \"ARDUINO_IO\[10\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679445314 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[11\]~synth " "Node \"ARDUINO_IO\[11\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679445314 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_IO\[13\]~synth " "Node \"ARDUINO_IO\[13\]~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679445314 ""} { "Warning" "WMLS_MLS_NODE_NAME" "ARDUINO_RESET_N~synth " "Node \"ARDUINO_RESET_N~synth\"" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 43 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1627679445314 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1627679445314 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[7\] VCC " "Pin \"HEX1\[7\]\" is stuck at VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[7\] VCC " "Pin \"HEX2\[7\]\" is stuck at VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[7\] GND " "Pin \"HEX4\[7\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[7\] GND " "Pin \"HEX5\[7\]\" is stuck at GND" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|HEX5[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1627679445314 "|fpgaSynth|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1627679445314 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679446135 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1257 " "1257 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627679483374 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0\|altsyncram_8671:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"tableIdxROM:tableROM\|altsyncram:interpROM_rtl_0\|altsyncram_8671:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_8671.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_8671.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679483454 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ALTSYNCRAM 1 " "Removed 1 MSB VCC or GND address nodes from RAM block \"tableIdxROM:tableROM\|altsyncram:idxROM_rtl_0\|altsyncram_k771:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_k771.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_k771.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 82 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679483458 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a31 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a31\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483938 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a31"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a30 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a30\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483938 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a30"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a29 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a29\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483942 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a29"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a28 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483942 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a27 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483946 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a26 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483946 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a25 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483946 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a24 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483950 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a23 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483950 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a22 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483954 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a21 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483954 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a20 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483954 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a19 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483958 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a18 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483958 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a17 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483958 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a16 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483962 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483962 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a7 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679483974 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a0"}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679484014 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Analysis & Synthesis" 0 -1 1627679486008 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627679486010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627679486010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      CLK1_50 " "  20.000      CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627679486010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLK1_virt " "  20.000    CLK1_virt" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627679486010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      CLK2_50 " "  20.000      CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627679486010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 clk_dram_ext " "  20.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627679486010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627679486010 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\] " "  20.000 u0\|sdram_pll\|sd1\|pll7\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1627679486010 ""}  } {  } 0 332111 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679486010 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679486796 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 3743 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 3743 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1627679495564 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679495582 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Analysis & Synthesis" 0 -1 1627679495870 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:12 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:12" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679495902 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE10_LITE_Default 209 " "Ignored 209 assignments for entity \"DE10_LITE_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ADC_CLK_10 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to ARDUINO_IO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to ARDUINO_RESET_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_ADDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_BA\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CKE -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQM\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_DQ\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_RAS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to DRAM_WE_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[10\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[11\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[12\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[13\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[14\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[15\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[16\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[17\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[18\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[19\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[20\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[21\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[22\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[23\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[24\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[25\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[26\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[27\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[28\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[29\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[30\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[31\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[32\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[33\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[34\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[35\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GPIO\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_CS_N -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_INT\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SCLK -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDI -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to GSENSOR_SDO -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX0\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX1\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX2\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX3\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX4\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to HEX5\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3 V SCHMITT TRIGGER\" -to KEY\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to LEDR\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK1_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to MAX10_CLK2_50 -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[4\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[5\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[6\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[7\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[8\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to SW\[9\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_B\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_G\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_HS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[0\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[1\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[2\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_R\[3\] -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default " "Assignment for entity set_instance_assignment -name IO_STANDARD \"3.3-V LVTTL\" -to VGA_VS -entity DE10_LITE_Default was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1627679496358 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1627679496358 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject.map.smsg " "Generated suppressed messages file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679498369 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627679502342 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627679502342 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a28 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a28\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502879 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a28"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a27 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a27\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502880 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a27"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a26 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a26\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502882 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a26"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a25 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a25\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502883 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a25"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a24 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a24\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502883 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a24"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a23 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a23\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502884 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a23"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a22 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a22\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502888 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a22"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a21 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a21\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502889 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a21"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a20 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a20\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502890 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a20"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a19 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a19\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502891 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a19"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a18 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a18\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502893 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a18"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a17 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a17\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502894 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a17"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a16 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a16\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502894 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a16"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a15 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a15\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502894 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a15"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a14 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a14\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502907 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a14"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a13 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a13\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502907 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a13"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a12 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a12\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502907 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a12"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a11 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a11\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502907 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a11"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a10 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a10\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502908 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a10"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a9 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a9\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502908 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a9"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a8 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502908 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a8"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a6 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502908 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a5 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502909 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a4 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502909 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a3 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502909 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a2 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502909 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a1 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502909 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a0 clk0 GND " "WYSIWYG primitive \"i2s_core:i2s_core_inst\|onChipFIFO:onChipFIFO_inst\|dcfifo:dcfifo_component\|dcfifo_5jq1:auto_generated\|altsyncram_5681:fifo_ram\|ram_block11a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_5681.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/altsyncram_5681.tdf" 38 2 0 } } { "db/dcfifo_5jq1.tdf" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/db/dcfifo_5jq1.tdf" 64 0 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 0 0 } } { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 105 0 0 } } { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 67 0 0 } } { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 454 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679502910 "|fpgaSynth|i2s_core:i2s_core_inst|onChipFIFO:onChipFIFO_inst|dcfifo:dcfifo_component|dcfifo_5jq1:auto_generated|altsyncram_5681:fifo_ram|ram_block11a0"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15597 " "Implemented 15597 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627679503615 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627679503615 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "33 " "Implemented 33 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1627679503615 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14811 " "Implemented 14811 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627679503615 ""} { "Info" "ICUT_CUT_TM_RAMS" "492 " "Implemented 492 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1627679503615 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1627679503615 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "160 " "Implemented 160 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1627679503615 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627679503615 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 594 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 594 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5355 " "Peak virtual memory: 5355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627679503858 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 30 14:11:43 2021 " "Processing ended: Fri Jul 30 14:11:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627679503858 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:07 " "Elapsed time: 00:02:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627679503858 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:27 " "Total CPU time (on all processors): 00:02:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627679503858 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679503858 ""}
