set MSIP_PROJ_ROOT $env(MSIP_PROJ_ROOT)
set PROJ_HOME $MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName
set extractNetlistDir $PROJ_HOME/design/$metalStack/netlist/extract/$cellName/rcxt
set defaultP4Dir "$MSIP_PROJ_ROOT/$projectType/$projectName/$releaseName/design/$metalStack"
set tech tsmc5ff12

## PVT information for technology tsmc5ff12 and project d940

set cornerData(ssgnp0p675v125c) {VDD 0.675,VDDQ 0.45,VAA 1.1,VDD2H 0.945,TEMP 125,mos mos_ssgnp,bjt bip_s,cap cap_h,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_elvt moselvt_ssgnp,mos_hv moshv_ss,mos_lvt moslvt_ssgnp,mos_ulvt mosulvt_ssgnp,res res_s,xType rcc,beol typical,scPvt ssgnp0p675v125c}
set cornerData(ssgnp0p675vn40c) {VDD 0.675,VDDQ 0.45,VAA 1.1,VDD2H 0.945,TEMP -40,mos mos_ssgnp,bjt bip_s,cap cap_h,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_elvt moselvt_ssgnp,mos_hv moshv_ss,mos_lvt moslvt_ssgnp,mos_ulvt mosulvt_ssgnp,res res_s,xType rcc,beol typical,scPvt ssgnp0p675vn40c}
set cornerData(ssgnp1p16v25c) {VDD 1.16,VDDQ 0.684,VAA 2.16,VDD2H 1.44,TEMP 25,mos mos_ssgnp,bjt bip_s,cap cap_h,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_elvt moselvt_ssgnp,mos_hv moshv_ss,mos_lvt moslvt_ssgnp,mos_ulvt mosulvt_ssgnp,res res_s,xType rcc,beol typical,scPvt ssgnp1p16v25c}
set cornerData(ssgnp1p05v125c) {VDD 1.05,VDDQ 0.684,VAA 2.16,VDD2H 1.44,TEMP 125,mos mos_ssgnp,bjt bip_s,cap cap_h,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_elvt moselvt_ssgnp,mos_hv moshv_ss,mos_lvt moslvt_ssgnp,mos_ulvt mosulvt_ssgnp,res res_s,xType rcc,beol typical,scPvt ssgnp1p05v125c}
set cornerData(ffgnp0p825v125c) {VDD 0.825,VDDQ 0.57,VAA 1.166,VDD2H 1.21,TEMP 125,mos mos_ffgnp,bjt bip_f,cap cap_l,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_elvt moselvt_ffgnp,mos_hv moshv_ff,mos_lvt moslvt_ffgnp,mos_ulvt mosulvt_ffgnp,res res_f,xType rcc,beol typical,scPvt ffgnp0p825v125c}
set cornerData(ffgnp0p825vn40c) {VDD 0.825,VDDQ 0.57,VAA 1.166,VDD2H 1.21,TEMP -40,mos mos_ffgnp,bjt bip_f,cap cap_l,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_elvt moselvt_ffgnp,mos_hv moshv_ff,mos_lvt moslvt_ffgnp,mos_ulvt mosulvt_ffgnp,res res_f,xType rcc,beol typical,scPvt ffgnp0p825vn40c}
set cornerData(ffgnp0p75v125c) {VDD 0.75,VDDQ 0.5,VAA 1.166,VDD2H 1.05,TEMP 125,mos mos_ffgnp,bjt bip_f,cap cap_l,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_elvt moselvt_ffgnp,mos_hv moshv_ff,mos_lvt moslvt_ffgnp,mos_ulvt mosulvt_ffgnp,res res_f,xType rcc,beol typical,scPvt ffgnp0p75v125c}
set cornerData(ffgnp0p75v25c) {VDD 0.75,VDDQ 0.5,VAA 1.166,VDD2H 1.05,TEMP 25,mos mos_ffgnp,bjt bip_f,cap cap_l,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_elvt moselvt_ffgnp,mos_hv moshv_ff,mos_lvt moslvt_ffgnp,mos_ulvt mosulvt_ffgnp,res res_f,xType rcc,beol typical,scPvt ffgnp0p75v25c}
set cornerData(ffgnp1p6v25c) {VDD 1.6,VDDQ 0.684,VAA 2.16,VDD2H 1.44,TEMP 25,mos mos_ffgnp,bjt bip_f,cap cap_l,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_elvt moselvt_ffgnp,mos_hv moshv_ff,mos_lvt moslvt_ffgnp,mos_ulvt mosulvt_ffgnp,res res_f,xType rcc,beol typical,scPvt ffgnp1p6v25c}
set cornerData(ffgnp1p16v25c) {VDD 1.16,VDDQ 0.684,VAA 2.16,VDD2H 1.44,TEMP 25,mos mos_ffgnp,bjt bip_f,cap cap_l,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_elvt moselvt_ffgnp,mos_hv moshv_ff,mos_lvt moslvt_ffgnp,mos_ulvt mosulvt_ffgnp,res res_f,xType rcc,beol typical,scPvt ffgnp1p16v25c}
set cornerData(ffgnp1p05v125c) {VDD 1.05,VDDQ 0.684,VAA 2.16,VDD2H 1.44,TEMP 125,mos mos_ffgnp,bjt bip_f,cap cap_l,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_elvt moselvt_ffgnp,mos_hv moshv_ff,mos_lvt moslvt_ffgnp,mos_ulvt mosulvt_ffgnp,res res_f,xType rcc,beol typical,scPvt ffgnp1p05v125c}

set cornerData(ffg0p825v125c) {VDD 0.825,VDDQ 0.57,VAA 1.21,VDD2H 1.21,TEMP 125,mos mos_ff,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_elvt moselvt_ff,mos_hv moshv_ff,mos_lvt moslvt_ff,mos_ulvt mosulvt_ff,res res_f,xType rcc,beol typical,scPvt ffg0p825v125c}
set cornerData(ffg0p825v0c) {VDD 0.825,VDDQ 0.57,VAA 1.21,VDD2H 1.21,TEMP 0,mos mos_ff,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_elvt moselvt_ff,mos_hv moshv_ff,mos_lvt moslvt_ff,mos_ulvt mosulvt_ff,res res_f,xType rcc,beol typical,scPvt ffg0p825v0c}
set cornerData(ffg0p825vn40c) {VDD 0.825,VDDQ 0.57,VAA 1.21,VDD2H 1.21,TEMP -40,mos mos_ff,bjt bip_f,cap cap_f,diode dio_f,moscap_hv nmoscaphv_f,moscap nmoscap_f,mos_elvt moselvt_ff,mos_hv moshv_ff,mos_lvt moslvt_ff,mos_ulvt mosulvt_ff,res res_f,xType rcc,beol typical,scPvt ffg0p825vn40c}
set cornerData(ssg0p675v125c) {VDD 0.675,VDDQ 0.45,VAA 0.945,VDD2H 0.945,TEMP 125,mos mos_ss,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_elvt moselvt_ss,mos_hv moshv_ss,mos_lvt moslvt_ss,mos_ulvt mosulvt_ss,res res_s,xType rcc,beol typical,scPvt ssg0p675v125c}
set cornerData(ssg0p675v0c) {VDD 0.675,VDDQ 0.45,VAA 0.945,VDD2H 0.945,TEMP 0,mos mos_ss,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_elvt moselvt_ss,mos_hv moshv_ss,mos_lvt moslvt_ss,mos_ulvt mosulvt_ss,res res_s,xType rcc,beol typical,scPvt ssg0p675v0c}
set cornerData(ssg0p675vn40c) {VDD 0.675,VDDQ 0.45,VAA 0.945,VDD2H 0.945,TEMP -40,mos mos_ss,bjt bip_s,cap cap_s,diode dio_s,moscap_hv nmoscaphv_s,moscap nmoscap_s,mos_elvt moselvt_ss,mos_hv moshv_ss,mos_lvt moslvt_ss,mos_ulvt mosulvt_ss,res res_s,xType rcc,beol typical,scPvt ssg0p675vn40c}
set cornerData(tt0p75v25c) {VDD 0.75,VDDQ 0.5,VAA 1.05,VDD2H 1.05,TEMP 25,mos mos_tt,bjt bip_t,cap cap_t,diode dio_t,moscap_hv nmoscaphv_t,moscap nmoscap_t,mos_elvt moselvt_tt,mos_hv moshv_tt,mos_lvt moslvt_tt,mos_ulvt mosulvt_tt,res res_t,xType rcc,beol typical,scPvt tt0p75v25c}
set cornerData(tt0p75v85c) {VDD 0.75,VDDQ 0.5,VAA 1.05,VDD2H 1.05,TEMP 85,mos mos_tt,bjt bip_t,cap cap_t,diode dio_t,moscap_hv nmoscaphv_t,moscap nmoscap_t,mos_elvt moselvt_tt,mos_hv moshv_tt,mos_lvt moslvt_tt,mos_ulvt mosulvt_tt,res res_t,xType rcc,beol typical,scPvt tt0p75v85c}


set pvtCorners {ssgnp0p675v125c ssgnp0p675vn40c ssgnp1p16v25c ssgnp1p05v125c ffgnp0p825v125c ffgnp0p825vn40c ffgnp0p75v125c ffgnp0p75v25c ffgnp1p6v25c ffgnp1p16v25c ffgnp1p05v125c ffg0p825v125c ffg0p825v0c ffg0p825vn40c ssg0p675v125c ssg0p675v0c ssg0p675vn40c tt0p75v25c tt0p75v85c}
set modelLibs {mos bjt cap diode moscap_hv moscap mos_elvt mos_hv mos_lvt mos_ulvt res}


##############################################
set supplyPins {VDD VDDQ VDD2H VAA}
set groundPins {VSS}
set pininfoRelatedPowerAuto {^VIO_ VDDQ}
set pininfoRelatedPowerAuto {^VAA_ VAA}
set defaultRelatedPower VDD
set defaultRelatedGround VSS
##  Common nt source files. Probably under p4 control
set ntSourceDir $PROJ_HOME/design/macro/$cellName/nt
set ntConstraintsFile $ntSourceDir/constraints.tcl
set ntExceptionsFile $ntSourceDir/exceptions.tcl
set ntPrecheckFile $ntSourceDir/precheck.tcl
set ntPrecheckTopoFile $ntSourceDir/prechecktopo.tcl
set ntPrematchTopoFile $ntSourceDir/prematchtopo.tcl
set ntUserSettingFile $ntSourceDir/user_setting.tcl
set equivFile $ntSourceDir/$cellName.equiv
set pininfoFile $ntSourceDir/$cellName.pininfoNT
##  Munge config for fixing up non-pg lib.
##  These will default if not provided.
#set ntMungeConfig $ntSourceDir/$cellName.mungeCfg
#set ntMungeConfigPG $ntSourceDir/$cellName.pg.mungeCfg
set scriptDir $PROJ_HOME/design/timing/nt/ntFiles
set modelDir  $PROJ_HOME/cad/models/hspice_mc
##  Assumed that for each of these, there will be a PVT.db
## Updated 7/5/2016, jdc
## temporary update until AM04->US01 sync completes--jsf
# Pointing to right location

#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL97906_TSMC5FF_6T_DDR_PHY_LVT_Base_Library_Release_CQv10p0/ts05ncpllogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpllogl06hdl051f 
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL97907_TSMC5FF_6T_DDR_PHY_SVT_Base_Library_Release_CQv10p0/ts05ncpslogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpslogl06hdl051f 
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL97908_TSMC5FF_6T_DDR_PHY_ULVT_Base_Library_Release_CQv10p0/ts05ncpvlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpvlogl06hdl051f
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL97909_TSMC5FF_6T_DDR_PHY_ULTLL_Base_Library_Release_CQv10p0/ts05ncpwlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpwlogl06hdl051f

#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL99037_TSMC5FF_6T_DDR_PHY_LVT_Base_Library_Release_CQv10p2/ts05ncpllogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpllogl06hdl051f
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL99038_TSMC5FF_6T_DDR_PHY_SVT_Base_Library_Release_CQv10p2/ts05ncpslogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpslogl06hdl051f
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL99039_TSMC5FF_6T_DDR_PHY_ULVT_Base_Library_Release_CQv10p2/ts05ncpvlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpvlogl06hdl051f
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL99040_TSMC5FF_6T_DDR_PHY_ULVT_LL_Base_Library_Release_CQv10p2/ts05ncpwlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpwlogl06hdl051f
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL99041_TSMC5FF_6T_DDR_PHY_LVT_LL_Base_Library_Release_CQv10p2/ts05ncpmlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpmlogl06hdl051f

#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL100162_TSMC5FF_6T_DDR_PHY_ELVT_LVT_LVT_LL_Phase1_Libraries_Release_CQv11p0/ts05ncpelogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpelogl06hdl051f
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL100162_TSMC5FF_6T_DDR_PHY_ELVT_LVT_LVT_LL_Phase1_Libraries_Release_CQv11p0/ts05ncpllogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpllogl06hdl051f
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL100162_TSMC5FF_6T_DDR_PHY_ELVT_LVT_LVT_LL_Phase1_Libraries_Release_CQv11p0/ts05ncpmlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpmlogl06hdl051f
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL100434_TSMC5FF_6T_DDR_PHY_SVT_ULVT_ULVT_LL_Phase1_Libraries_Release_CQv11p0/ts05ncpslogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpslogl06hdl051f
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL100434_TSMC5FF_6T_DDR_PHY_SVT_ULVT_ULVT_LL_Phase1_Libraries_Release_CQv11p0/ts05ncpvlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpvlogl06hdl051f
#lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL100434_TSMC5FF_6T_DDR_PHY_SVT_ULVT_ULVT_LL_Phase1_Libraries_Release_CQv11p0/ts05ncpwlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpwlogl06hdl051f



lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL4277074_TSMC5FF_6T_DDR_PHY_Merged_Aligned_PDK1p2_LVT_Library_Release_CQv11p5/ts05ncpllogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpllogl06hdl051f
lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL4277076_TSMC5FF_6T_DDR_PHY_Merged_Aligned_PDK1p2_SVT_Library_Release_CQv11p5/ts05ncpslogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpslogl06hdl051f
lappend stdCellLibList remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL4277077_TSMC5FF_6T_DDR_PHY_Merged_Aligned_PDK1p2_LVT_LL_Library_Release_CQv11p5/ts05ncpmlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpmlogl06hdl051f
lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL4277080_TSMC5FF_6T_DDR_PHY_Merged_Aligned_PDK1p2_ULVT_Library_Release_CQv11p5/ts05ncpvlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpvlogl06hdl051f
lappend stdCellLibList /remote/proj/lpddr5x/d930-lpddr5x-tsmc5ff12/stdcell/IRL4277082_TSMC5FF_6T_DDR_PHY_Merged_Aligned_PDK1p2_ULVT_LL_Library_Release_CQv11p5/ts05ncpwlogl06hdl051f/liberty/logic_synth_lvf_nt/ts05ncpwlogl06hdl051f


set mungeScript $MSIP_PROJ_ROOT/alpha/alpha_common/bin/Munge_nanotime.pl
set ntMungeConfigHdr $PROJ_HOME/design/timing/nt/ntFiles/ntMungeConfigHdr.txt
set extraDeviceModels $PROJ_HOME/design/timing/nt/ntFiles/extraDeviceModels.sp
set spiceNetlist $PROJ_HOME/design/$metalStack/netlist/$libName/$cellName/sim/${cellName}_$tech.sp
##  By default, pbsa is on for internal timing, off for etm
set ntEnablePbsa_internal true
set ntEnablePbsa_etm false
##  Used to fix value for oc_global_voltage in NT.  Typically VDD, unless there is no VDD.
set oc_global_supply VDD
## NT version (Updated to NT 2016.12-SP2-1 release onwards to support CERBERUS environment)
set ntVersion nt/2021.06
