// As simple as it gets: 1-core system with 2 short processes

sys = {
    cores = {
        simpleCore = {
            type = "Timing";
            cores= 4;
            dcache = "l1d";
            icache = "l1i";
        };
    };

    lineSize = 64;

    caches = {
        l1d = {
            caches = 4;
            size = 65536;
            latency=2;
        };
        l1i = {
            caches = 4;
            size = 32768;
            latency=1;
        };
        l2 = {
            caches = 1;
            size = 2097152;
            children = "l1i|l1d";  // interleave
            latency=4;
        };
    };
    mem = {
        type = "DDR";
        controllers = 4;
        tech = "DDR3-1066-CL8";
    };
};

sim = {
    phaseLength = 100;
    // attachDebugger = True;
    schedQuantum = 50;  // switch threads frequently
    procStatsFilter = "l1.*|l2.*";
};

process0 = {
    //command = "ls -alh --color tests/";
    command = "./tests/qp_test";
};

process1 = {
    command = "ls -alh --color tests/";
};




