--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml hdmi_main.twx hdmi_main.ncd -o hdmi_main.twr hdmi_main.pcf

Design file:              hdmi_main.ncd
Physical constraint file: hdmi_main.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (1 component switching limit error)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.052ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: dvi_rx1/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx1/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN1
  Clock network: dvi_rx1/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13789 paths analyzed, 2756 endpoints analyzed, 0 failing endpoints
 1 timing error detected. (0 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   8.992ns.
--------------------------------------------------------------------------------

Paths for end point dvi_tx/encg/n1d_0 (SLICE_X29Y89.C1), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/vdout_4 (FF)
  Destination:          dvi_tx/encg/n1d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.470ns (Levels of Logic = 4)
  Clock Path Skew:      -0.427ns (2.011 - 2.438)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    tx_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/vdout_4 to dvi_tx/encg/n1d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y65.AQ      Tcko                  0.476   dvi_rx1/dec_g/vdout<7>
                                                       dvi_rx1/dec_g/vdout_4
    SLICE_X34Y96.A2      net (fanout=9)        4.433   dvi_rx1/dec_g/vdout<4>
    SLICE_X34Y96.A       Tilo                  0.254   N94
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1_SW1
    SLICE_X35Y97.D3      net (fanout=1)        0.575   N95
    SLICE_X35Y97.D       Tilo                  0.259   N214
                                                       Mmux_tx_blue115_SW13
    SLICE_X35Y97.C6      net (fanout=1)        0.143   N214
    SLICE_X35Y97.C       Tilo                  0.259   N214
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X29Y89.C1      net (fanout=5)        1.698   dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X29Y89.CLK     Tas                   0.373   dvi_tx/encg/n1d<0>
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>11
                                                       dvi_tx/encg/n1d_0
    -------------------------------------------------  ---------------------------
    Total                                      8.470ns (1.621ns logic, 6.849ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/vdout_1 (FF)
  Destination:          dvi_tx/encg/n1d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.457ns (Levels of Logic = 4)
  Clock Path Skew:      -0.426ns (2.011 - 2.437)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    tx_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/vdout_1 to dvi_tx/encg/n1d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.BQ      Tcko                  0.476   dvi_rx1/dec_g/vdout<3>
                                                       dvi_rx1/dec_g/vdout_1
    SLICE_X34Y96.A1      net (fanout=9)        4.420   dvi_rx1/dec_g/vdout<1>
    SLICE_X34Y96.A       Tilo                  0.254   N94
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1_SW1
    SLICE_X35Y97.D3      net (fanout=1)        0.575   N95
    SLICE_X35Y97.D       Tilo                  0.259   N214
                                                       Mmux_tx_blue115_SW13
    SLICE_X35Y97.C6      net (fanout=1)        0.143   N214
    SLICE_X35Y97.C       Tilo                  0.259   N214
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X29Y89.C1      net (fanout=5)        1.698   dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X29Y89.CLK     Tas                   0.373   dvi_tx/encg/n1d<0>
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>11
                                                       dvi_tx/encg/n1d_0
    -------------------------------------------------  ---------------------------
    Total                                      8.457ns (1.621ns logic, 6.836ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/vdout_1 (FF)
  Destination:          dvi_tx/encg/n1d_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.099ns (Levels of Logic = 4)
  Clock Path Skew:      -0.426ns (2.011 - 2.437)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    tx_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/vdout_1 to dvi_tx/encg/n1d_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.BQ      Tcko                  0.476   dvi_rx1/dec_g/vdout<3>
                                                       dvi_rx1/dec_g/vdout_1
    SLICE_X34Y96.B4      net (fanout=9)        4.163   dvi_rx1/dec_g/vdout<1>
    SLICE_X34Y96.B       Tilo                  0.254   N94
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1_SW0
    SLICE_X35Y97.D4      net (fanout=1)        0.474   N94
    SLICE_X35Y97.D       Tilo                  0.259   N214
                                                       Mmux_tx_blue115_SW13
    SLICE_X35Y97.C6      net (fanout=1)        0.143   N214
    SLICE_X35Y97.C       Tilo                  0.259   N214
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X29Y89.C1      net (fanout=5)        1.698   dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X29Y89.CLK     Tas                   0.373   dvi_tx/encg/n1d<0>
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>11
                                                       dvi_tx/encg/n1d_0
    -------------------------------------------------  ---------------------------
    Total                                      8.099ns (1.621ns logic, 6.478ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/encg/n1d_1 (SLICE_X28Y89.A3), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/vdout_4 (FF)
  Destination:          dvi_tx/encg/n1d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.276ns (Levels of Logic = 4)
  Clock Path Skew:      -0.427ns (2.011 - 2.438)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    tx_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/vdout_4 to dvi_tx/encg/n1d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y65.AQ      Tcko                  0.476   dvi_rx1/dec_g/vdout<7>
                                                       dvi_rx1/dec_g/vdout_4
    SLICE_X34Y96.A2      net (fanout=9)        4.433   dvi_rx1/dec_g/vdout<4>
    SLICE_X34Y96.A       Tilo                  0.254   N94
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1_SW1
    SLICE_X35Y97.D3      net (fanout=1)        0.575   N95
    SLICE_X35Y97.D       Tilo                  0.259   N214
                                                       Mmux_tx_blue115_SW13
    SLICE_X35Y97.C6      net (fanout=1)        0.143   N214
    SLICE_X35Y97.C       Tilo                  0.259   N214
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X28Y89.A3      net (fanout=5)        1.528   dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X28Y89.CLK     Tas                   0.349   dvi_tx/encg/n1d<2>
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>21
                                                       dvi_tx/encg/n1d_1
    -------------------------------------------------  ---------------------------
    Total                                      8.276ns (1.597ns logic, 6.679ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/vdout_1 (FF)
  Destination:          dvi_tx/encg/n1d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.263ns (Levels of Logic = 4)
  Clock Path Skew:      -0.426ns (2.011 - 2.437)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    tx_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/vdout_1 to dvi_tx/encg/n1d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.BQ      Tcko                  0.476   dvi_rx1/dec_g/vdout<3>
                                                       dvi_rx1/dec_g/vdout_1
    SLICE_X34Y96.A1      net (fanout=9)        4.420   dvi_rx1/dec_g/vdout<1>
    SLICE_X34Y96.A       Tilo                  0.254   N94
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1_SW1
    SLICE_X35Y97.D3      net (fanout=1)        0.575   N95
    SLICE_X35Y97.D       Tilo                  0.259   N214
                                                       Mmux_tx_blue115_SW13
    SLICE_X35Y97.C6      net (fanout=1)        0.143   N214
    SLICE_X35Y97.C       Tilo                  0.259   N214
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X28Y89.A3      net (fanout=5)        1.528   dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X28Y89.CLK     Tas                   0.349   dvi_tx/encg/n1d<2>
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>21
                                                       dvi_tx/encg/n1d_1
    -------------------------------------------------  ---------------------------
    Total                                      8.263ns (1.597ns logic, 6.666ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/vdout_1 (FF)
  Destination:          dvi_tx/encg/n1d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.905ns (Levels of Logic = 4)
  Clock Path Skew:      -0.426ns (2.011 - 2.437)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    tx_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/vdout_1 to dvi_tx/encg/n1d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.BQ      Tcko                  0.476   dvi_rx1/dec_g/vdout<3>
                                                       dvi_rx1/dec_g/vdout_1
    SLICE_X34Y96.B4      net (fanout=9)        4.163   dvi_rx1/dec_g/vdout<1>
    SLICE_X34Y96.B       Tilo                  0.254   N94
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1_SW0
    SLICE_X35Y97.D4      net (fanout=1)        0.474   N94
    SLICE_X35Y97.D       Tilo                  0.259   N214
                                                       Mmux_tx_blue115_SW13
    SLICE_X35Y97.C6      net (fanout=1)        0.143   N214
    SLICE_X35Y97.C       Tilo                  0.259   N214
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X28Y89.A3      net (fanout=5)        1.528   dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X28Y89.CLK     Tas                   0.349   dvi_tx/encg/n1d<2>
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>21
                                                       dvi_tx/encg/n1d_1
    -------------------------------------------------  ---------------------------
    Total                                      7.905ns (1.597ns logic, 6.308ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/encg/n1d_2 (SLICE_X28Y89.D5), 29 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/vdout_4 (FF)
  Destination:          dvi_tx/encg/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.246ns (Levels of Logic = 4)
  Clock Path Skew:      -0.427ns (2.011 - 2.438)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    tx_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/vdout_4 to dvi_tx/encg/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y65.AQ      Tcko                  0.476   dvi_rx1/dec_g/vdout<7>
                                                       dvi_rx1/dec_g/vdout_4
    SLICE_X34Y96.A2      net (fanout=9)        4.433   dvi_rx1/dec_g/vdout<4>
    SLICE_X34Y96.A       Tilo                  0.254   N94
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1_SW1
    SLICE_X35Y97.D3      net (fanout=1)        0.575   N95
    SLICE_X35Y97.D       Tilo                  0.259   N214
                                                       Mmux_tx_blue115_SW13
    SLICE_X35Y97.C6      net (fanout=1)        0.143   N214
    SLICE_X35Y97.C       Tilo                  0.259   N214
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X28Y89.D5      net (fanout=5)        1.415   dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X28Y89.CLK     Tas                   0.432   dvi_tx/encg/n1d<2>
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31_F
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       dvi_tx/encg/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                      8.246ns (1.680ns logic, 6.566ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.246ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/vdout_1 (FF)
  Destination:          dvi_tx/encg/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.233ns (Levels of Logic = 4)
  Clock Path Skew:      -0.426ns (2.011 - 2.437)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    tx_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/vdout_1 to dvi_tx/encg/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.BQ      Tcko                  0.476   dvi_rx1/dec_g/vdout<3>
                                                       dvi_rx1/dec_g/vdout_1
    SLICE_X34Y96.A1      net (fanout=9)        4.420   dvi_rx1/dec_g/vdout<1>
    SLICE_X34Y96.A       Tilo                  0.254   N94
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1_SW1
    SLICE_X35Y97.D3      net (fanout=1)        0.575   N95
    SLICE_X35Y97.D       Tilo                  0.259   N214
                                                       Mmux_tx_blue115_SW13
    SLICE_X35Y97.C6      net (fanout=1)        0.143   N214
    SLICE_X35Y97.C       Tilo                  0.259   N214
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X28Y89.D5      net (fanout=5)        1.415   dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X28Y89.CLK     Tas                   0.432   dvi_tx/encg/n1d<2>
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31_F
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       dvi_tx/encg/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                      8.233ns (1.680ns logic, 6.553ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.604ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/vdout_1 (FF)
  Destination:          dvi_tx/encg/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.426ns (2.011 - 2.437)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    tx_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/vdout_1 to dvi_tx/encg/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.BQ      Tcko                  0.476   dvi_rx1/dec_g/vdout<3>
                                                       dvi_rx1/dec_g/vdout_1
    SLICE_X34Y96.B4      net (fanout=9)        4.163   dvi_rx1/dec_g/vdout<1>
    SLICE_X34Y96.B       Tilo                  0.254   N94
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1_SW0
    SLICE_X35Y97.D4      net (fanout=1)        0.474   N94
    SLICE_X35Y97.D       Tilo                  0.259   N214
                                                       Mmux_tx_blue115_SW13
    SLICE_X35Y97.C6      net (fanout=1)        0.143   N214
    SLICE_X35Y97.C       Tilo                  0.259   N214
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>1
    SLICE_X28Y89.D5      net (fanout=5)        1.415   dvi_tx/encg/ADDERTREE_INTERNAL_Madd3_lut<0>
    SLICE_X28Y89.CLK     Tas                   0.432   dvi_tx/encg/n1d<2>
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31_F
                                                       dvi_tx/encg/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       dvi_tx/encg/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                      7.875ns (1.680ns logic, 6.195ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP (SLICE_X44Y66.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_2 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.930 - 0.889)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_2 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y66.CQ      Tcko                  0.198   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_2
    SLICE_X44Y66.DI      net (fanout=3)        0.132   dvi_rx1/dec_g/rawword<2>
    SLICE_X44Y66.CLK     Tdh         (-Th)     0.002   dvi_rx1/dec_g/cbnd/sdata<2>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.196ns logic, 0.132ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP (SLICE_X44Y66.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.077ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_3 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.930 - 0.889)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_3 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y66.DQ      Tcko                  0.198   dvi_rx1/dec_g/rawword<3>
                                                       dvi_rx1/dec_g/rawword_3
    SLICE_X44Y66.AI      net (fanout=3)        0.139   dvi_rx1/dec_g/rawword<3>
    SLICE_X44Y66.CLK     Tdh         (-Th)     0.004   dvi_rx1/dec_g/cbnd/sdata<2>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[3].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.194ns logic, 0.139ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/SP (SLICE_X44Y65.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.094ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/rawword_8 (FF)
  Destination:          dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.931 - 0.890)
  Source Clock:         dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    rx_pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/rawword_8 to dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y64.AQ      Tcko                  0.198   dvi_rx1/dec_g/rawword<9>
                                                       dvi_rx1/dec_g/rawword_8
    SLICE_X44Y65.CI      net (fanout=3)        0.128   dvi_rx1/dec_g/rawword<8>
    SLICE_X44Y65.CLK     Tdh         (-Th)    -0.024   dvi_rx1/dec_g/cbnd/sdata<6>
                                                       dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[8].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.222ns logic, 0.128ns route)
                                                       (63.4% logic, 36.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_rx_pllclk1 = PERIOD TIMEGRP "rx_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: -0.052ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: tx_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: tx_pclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN2
  Clock network: tx_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx1_pllclk0 = PERIOD TIMEGRP "dvi_rx1_pllclk0" 
TS_DVI_CLOCK1 * 10 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" 
TS_DVI_CLOCK1 * 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1198 paths analyzed, 421 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.059ns.
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/rawword_8 (SLICE_X51Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.941ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_b/des_0/iserdes_m (FF)
  Destination:          dvi_rx1/dec_b/rawword_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.883ns (Levels of Logic = 0)
  Clock Path Skew:      -0.091ns (0.698 - 0.789)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_b/des_0/iserdes_m to dvi_rx1/dec_b/rawword_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y53.Q3     Tiscko_Q              1.148   dvi_rx1/dec_b/des_0/iserdes_m
                                                       dvi_rx1/dec_b/des_0/iserdes_m
    SLICE_X51Y73.AX      net (fanout=2)        2.621   dvi_rx1/dec_b/raw5bit<3>
    SLICE_X51Y73.CLK     Tdick                 0.114   dvi_rx1/dec_b/rawword<9>
                                                       dvi_rx1/dec_b/rawword_8
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (1.262ns logic, 2.621ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/des_0/pdcounter_0 (SLICE_X53Y51.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/pdcounter_1 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.292 - 0.309)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/pdcounter_1 to dvi_rx1/dec_g/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y51.AQ      Tcko                  0.476   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/pdcounter_1
    SLICE_X53Y51.C2      net (fanout=7)        1.240   dvi_rx1/dec_g/des_0/pdcounter<1>
    SLICE_X53Y51.CMUX    Tilo                  0.337   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X54Y51.D5      net (fanout=6)        0.500   dvi_rx1/dec_g/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X54Y51.D       Tilo                  0.235   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT521
    SLICE_X54Y51.C6      net (fanout=2)        0.150   dvi_rx1/dec_g/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT52
    SLICE_X54Y51.C       Tilo                  0.235   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/_n0277_inv
    SLICE_X53Y51.CE      net (fanout=2)        0.353   dvi_rx1/dec_g/des_0/_n0277_inv
    SLICE_X53Y51.CLK     Tceck                 0.407   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.933ns (1.690ns logic, 2.243ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/pdcounter_1 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.862ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.292 - 0.309)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/pdcounter_1 to dvi_rx1/dec_g/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y51.AQ      Tcko                  0.476   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/pdcounter_1
    SLICE_X53Y51.C2      net (fanout=7)        1.240   dvi_rx1/dec_g/des_0/pdcounter<1>
    SLICE_X53Y51.C       Tilo                  0.259   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_10_o_equal_48_o<4>1
    SLICE_X54Y51.D4      net (fanout=6)        0.507   dvi_rx1/dec_g/des_0/pdcounter[4]_PWR_10_o_equal_48_o
    SLICE_X54Y51.D       Tilo                  0.235   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT521
    SLICE_X54Y51.C6      net (fanout=2)        0.150   dvi_rx1/dec_g/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT52
    SLICE_X54Y51.C       Tilo                  0.235   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/_n0277_inv
    SLICE_X53Y51.CE      net (fanout=2)        0.353   dvi_rx1/dec_g/des_0/_n0277_inv
    SLICE_X53Y51.CLK     Tceck                 0.407   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.612ns logic, 2.250ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Destination:          dvi_rx1/dec_g/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.810ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.292 - 0.309)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_g/des_0/pdcounter_2 to dvi_rx1/dec_g/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y51.BQ      Tcko                  0.476   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/pdcounter_2
    SLICE_X52Y51.A4      net (fanout=7)        1.245   dvi_rx1/dec_g/des_0/pdcounter<2>
    SLICE_X52Y51.A       Tilo                  0.254   dvi_rx1/dec_g/des_0/incdec_data_d
                                                       dvi_rx1/dec_g/des_0/_n0277_inv_SW0
    SLICE_X54Y51.C3      net (fanout=1)        0.840   N20
    SLICE_X54Y51.C       Tilo                  0.235   dvi_rx1/dec_g/des_0/pdcounter<2>
                                                       dvi_rx1/dec_g/des_0/_n0277_inv
    SLICE_X53Y51.CE      net (fanout=2)        0.353   dvi_rx1/dec_g/des_0/_n0277_inv
    SLICE_X53Y51.CLK     Tceck                 0.407   dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       dvi_rx1/dec_g/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.810ns (1.372ns logic, 2.438ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_r/des_0/pdcounter_2 (SLICE_X56Y64.B6), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/des_0/pdcounter_2 (FF)
  Destination:          dvi_rx1/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/des_0/pdcounter_2 to dvi_rx1/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.BQ      Tcko                  0.525   dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       dvi_rx1/dec_r/des_0/pdcounter_2
    SLICE_X58Y64.C1      net (fanout=7)        0.797   dvi_rx1/dec_r/des_0/pdcounter<2>
    SLICE_X58Y64.CMUX    Tilo                  0.298   dvi_rx1/dec_r/des_0/pdcounter<4>
                                                       dvi_rx1/dec_r/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X56Y64.D4      net (fanout=6)        0.556   dvi_rx1/dec_r/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X56Y64.DMUX    Tilo                  0.326   dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT3_SW1
    SLICE_X56Y64.B6      net (fanout=1)        1.105   N343
    SLICE_X56Y64.CLK     Tas                   0.339   dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT3
                                                       dvi_rx1/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (1.488ns logic, 2.458ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/des_0/pdcounter_4 (FF)
  Destination:          dvi_rx1/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.820ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.296 - 0.313)
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/des_0/pdcounter_4 to dvi_rx1/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y64.BQ      Tcko                  0.476   dvi_rx1/dec_r/des_0/pdcounter<4>
                                                       dvi_rx1/dec_r/des_0/pdcounter_4
    SLICE_X58Y64.C2      net (fanout=6)        0.720   dvi_rx1/dec_r/des_0/pdcounter<4>
    SLICE_X58Y64.CMUX    Tilo                  0.298   dvi_rx1/dec_r/des_0/pdcounter<4>
                                                       dvi_rx1/dec_r/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X56Y64.D4      net (fanout=6)        0.556   dvi_rx1/dec_r/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X56Y64.DMUX    Tilo                  0.326   dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT3_SW1
    SLICE_X56Y64.B6      net (fanout=1)        1.105   N343
    SLICE_X56Y64.CLK     Tas                   0.339   dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT3
                                                       dvi_rx1/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.820ns (1.439ns logic, 2.381ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_rx1/dec_r/des_0/pdcounter_1 (FF)
  Destination:          dvi_rx1/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.808ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_rx1/dec_r/des_0/pdcounter_1 to dvi_rx1/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y64.AQ      Tcko                  0.525   dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       dvi_rx1/dec_r/des_0/pdcounter_1
    SLICE_X58Y64.C5      net (fanout=7)        0.659   dvi_rx1/dec_r/des_0/pdcounter<1>
    SLICE_X58Y64.CMUX    Tilo                  0.298   dvi_rx1/dec_r/des_0/pdcounter<4>
                                                       dvi_rx1/dec_r/des_0/pdcounter[4]_GND_10_o_equal_50_o<4>1
    SLICE_X56Y64.D4      net (fanout=6)        0.556   dvi_rx1/dec_r/des_0/pdcounter[4]_GND_10_o_equal_50_o
    SLICE_X56Y64.DMUX    Tilo                  0.326   dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT3_SW1
    SLICE_X56Y64.B6      net (fanout=1)        1.105   N343
    SLICE_X56Y64.CLK     Tas                   0.339   dvi_rx1/dec_r/des_0/pdcounter<2>
                                                       dvi_rx1/dec_r/des_0/Mmux_pdcounter[4]_PWR_10_o_mux_63_OUT3
                                                       dvi_rx1/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.808ns (1.488ns logic, 2.320ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/flipgearx2 (SLICE_X39Y67.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_b/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx1/dec_b/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.564ns (Levels of Logic = 0)
  Clock Path Skew:      0.039ns (0.928 - 0.889)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_b/phsalgn_0/flipgear to dvi_rx1/dec_b/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y67.DQ      Tcko                  0.198   dvi_rx1/dec_b/phsalgn_0/flipgear
                                                       dvi_rx1/dec_b/phsalgn_0/flipgear
    SLICE_X39Y67.DX      net (fanout=2)        0.307   dvi_rx1/dec_b/phsalgn_0/flipgear
    SLICE_X39Y67.CLK     Tckdi       (-Th)    -0.059   dvi_rx1/dec_b/flipgearx2
                                                       dvi_rx1/dec_b/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.564ns (0.257ns logic, 0.307ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_g/flipgearx2 (SLICE_X36Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.337ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_g/phsalgn_0/flipgear (FF)
  Destination:          dvi_rx1/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.596ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.930 - 0.886)
  Source Clock:         rx_pclk rising at 0.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_g/phsalgn_0/flipgear to dvi_rx1/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y59.DQ      Tcko                  0.200   dvi_rx1/dec_g/phsalgn_0/flipgear
                                                       dvi_rx1/dec_g/phsalgn_0/flipgear
    SLICE_X36Y61.BX      net (fanout=2)        0.348   dvi_rx1/dec_g/phsalgn_0/flipgear
    SLICE_X36Y61.CLK     Tckdi       (-Th)    -0.048   dvi_rx1/dec_g/flipgearx2
                                                       dvi_rx1/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.596ns (0.248ns logic, 0.348ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point dvi_rx1/dec_b/des_0/ce_data (SLICE_X58Y57.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_rx1/dec_b/des_0/ce_data (FF)
  Destination:          dvi_rx1/dec_b/des_0/ce_data (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_rx1/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_rx1/dec_b/des_0/ce_data to dvi_rx1/dec_b/des_0/ce_data
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y57.DQ      Tcko                  0.200   dvi_rx1/dec_b/des_0/ce_data
                                                       dvi_rx1/dec_b/des_0/ce_data
    SLICE_X58Y57.D6      net (fanout=3)        0.025   dvi_rx1/dec_b/des_0/ce_data
    SLICE_X58Y57.CLK     Tah         (-Th)    -0.190   dvi_rx1/dec_b/des_0/ce_data
                                                       dvi_rx1/dec_b/des_0/ce_data_glue_set
                                                       dvi_rx1/dec_b/des_0/ce_data
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dvi_rx1_pllclk2 = PERIOD TIMEGRP "dvi_rx1_pllclk2" TS_DVI_CLOCK1 * 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: dvi_rx1/pclkx2bufg/I0
  Logical resource: dvi_rx1/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: dvi_rx1/pllclk2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_rx1/dec_g/des_0/incdec_data_d/CLK
  Logical resource: dvi_rx1/dec_g/des_0/incdec_data_d/CK
  Location pin: SLICE_X52Y51.CLK
  Clock network: dvi_rx1/pclkx2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: N331/CLK
  Logical resource: dvi_rx1/dec_g/des_0/cal_data_master/CK
  Location pin: SLICE_X56Y55.CLK
  Clock network: dvi_rx1/pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_pllclk0 = PERIOD TIMEGRP "tx_pllclk0" TS_rx_pllclk1 * 
10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 
2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 269 paths analyzed, 149 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.662ns.
--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db23 (SLICE_X10Y107.DX), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx/pixel2x/fd_db23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.472ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra0 to dvi_tx/pixel2x/fd_db23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.AQ      Tcko                  0.525   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra0
    SLICE_X10Y108.A2     net (fanout=19)       2.940   dvi_tx/pixel2x/ra<0>
    SLICE_X10Y108.A      Tilo                  0.254   dvi_tx/pixel2x/dataint<25>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP
    SLICE_X10Y107.DX     net (fanout=1)        0.668   dvi_tx/pixel2x/dataint<23>
    SLICE_X10Y107.CLK    Tdick                 0.085   dvi_tx/pixel2x/db<23>
                                                       dvi_tx/pixel2x/fd_db23
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (0.864ns logic, 3.608ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx/pixel2x/fd_db23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.102ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra1 to dvi_tx/pixel2x/fd_db23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.DQ      Tcko                  0.525   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra1
    SLICE_X10Y108.A3     net (fanout=18)       2.570   dvi_tx/pixel2x/ra<1>
    SLICE_X10Y108.A      Tilo                  0.254   dvi_tx/pixel2x/dataint<25>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP
    SLICE_X10Y107.DX     net (fanout=1)        0.668   dvi_tx/pixel2x/dataint<23>
    SLICE_X10Y107.CLK    Tdick                 0.085   dvi_tx/pixel2x/db<23>
                                                       dvi_tx/pixel2x/fd_db23
    -------------------------------------------------  ---------------------------
    Total                                      4.102ns (0.864ns logic, 3.238ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_tx/pixel2x/fd_db23 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.978ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra3 to dvi_tx/pixel2x/fd_db23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.CMUX    Tshcko                0.518   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra3
    SLICE_X10Y108.A5     net (fanout=17)       2.453   dvi_tx/pixel2x/ra<3>
    SLICE_X10Y108.A      Tilo                  0.254   dvi_tx/pixel2x/dataint<25>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[23].i_RAM16X1D_U/DP
    SLICE_X10Y107.DX     net (fanout=1)        0.668   dvi_tx/pixel2x/dataint<23>
    SLICE_X10Y107.CLK    Tdick                 0.085   dvi_tx/pixel2x/db<23>
                                                       dvi_tx/pixel2x/fd_db23
    -------------------------------------------------  ---------------------------
    Total                                      3.978ns (0.857ns logic, 3.121ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db24 (SLICE_X11Y107.AX), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx/pixel2x/fd_db24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.436ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra0 to dvi_tx/pixel2x/fd_db24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.AQ      Tcko                  0.525   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra0
    SLICE_X10Y108.B2     net (fanout=19)       2.746   dvi_tx/pixel2x/ra<0>
    SLICE_X10Y108.BMUX   Tilo                  0.326   dvi_tx/pixel2x/dataint<25>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP
    SLICE_X11Y107.AX     net (fanout=1)        0.725   dvi_tx/pixel2x/dataint<24>
    SLICE_X11Y107.CLK    Tdick                 0.114   dvi_tx/pixel2x/db<24>
                                                       dvi_tx/pixel2x/fd_db24
    -------------------------------------------------  ---------------------------
    Total                                      4.436ns (0.965ns logic, 3.471ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx/pixel2x/fd_db24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.120ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra1 to dvi_tx/pixel2x/fd_db24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.DQ      Tcko                  0.525   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra1
    SLICE_X10Y108.B3     net (fanout=18)       2.430   dvi_tx/pixel2x/ra<1>
    SLICE_X10Y108.BMUX   Tilo                  0.326   dvi_tx/pixel2x/dataint<25>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP
    SLICE_X11Y107.AX     net (fanout=1)        0.725   dvi_tx/pixel2x/dataint<24>
    SLICE_X11Y107.CLK    Tdick                 0.114   dvi_tx/pixel2x/db<24>
                                                       dvi_tx/pixel2x/fd_db24
    -------------------------------------------------  ---------------------------
    Total                                      4.120ns (0.965ns logic, 3.155ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_tx/pixel2x/fd_db24 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.946ns (Levels of Logic = 1)
  Clock Path Skew:      -0.020ns (0.290 - 0.310)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra3 to dvi_tx/pixel2x/fd_db24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.CMUX    Tshcko                0.518   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra3
    SLICE_X10Y108.B5     net (fanout=17)       2.263   dvi_tx/pixel2x/ra<3>
    SLICE_X10Y108.BMUX   Tilo                  0.326   dvi_tx/pixel2x/dataint<25>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[24].i_RAM16X1D_U/DP
    SLICE_X11Y107.AX     net (fanout=1)        0.725   dvi_tx/pixel2x/dataint<24>
    SLICE_X11Y107.CLK    Tdick                 0.114   dvi_tx/pixel2x/db<24>
                                                       dvi_tx/pixel2x/fd_db24
    -------------------------------------------------  ---------------------------
    Total                                      3.946ns (0.958ns logic, 2.988ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db26 (SLICE_X9Y103.CX), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_tx/pixel2x/fd_db26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.423ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra0 to dvi_tx/pixel2x/fd_db26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.AQ      Tcko                  0.525   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra0
    SLICE_X10Y105.A2     net (fanout=19)       2.724   dvi_tx/pixel2x/ra<0>
    SLICE_X10Y105.AMUX   Tilo                  0.326   dvi_tx/pixel2x/dataint<29>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    SLICE_X9Y103.CX      net (fanout=1)        0.734   dvi_tx/pixel2x/dataint<26>
    SLICE_X9Y103.CLK     Tdick                 0.114   dvi_tx/pixel2x/db<26>
                                                       dvi_tx/pixel2x/fd_db26
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (0.965ns logic, 3.458ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.560ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx/pixel2x/fd_db26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.243ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra1 to dvi_tx/pixel2x/fd_db26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.DQ      Tcko                  0.525   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra1
    SLICE_X10Y105.A3     net (fanout=18)       2.544   dvi_tx/pixel2x/ra<1>
    SLICE_X10Y105.AMUX   Tilo                  0.326   dvi_tx/pixel2x/dataint<29>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    SLICE_X9Y103.CX      net (fanout=1)        0.734   dvi_tx/pixel2x/dataint<26>
    SLICE_X9Y103.CLK     Tdick                 0.114   dvi_tx/pixel2x/db<26>
                                                       dvi_tx/pixel2x/fd_db26
    -------------------------------------------------  ---------------------------
    Total                                      4.243ns (0.965ns logic, 3.278ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.057ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db26 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.746ns (Levels of Logic = 1)
  Clock Path Skew:      -0.027ns (0.283 - 0.310)
  Source Clock:         tx_pclkx2 rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.CQ      Tcko                  0.430   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X10Y105.A4     net (fanout=17)       2.142   dvi_tx/pixel2x/ra<2>
    SLICE_X10Y105.AMUX   Tilo                  0.326   dvi_tx/pixel2x/dataint<29>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    SLICE_X9Y103.CX      net (fanout=1)        0.734   dvi_tx/pixel2x/dataint<26>
    SLICE_X9Y103.CLK     Tdick                 0.114   dvi_tx/pixel2x/db<26>
                                                       dvi_tx/pixel2x/fd_db26
    -------------------------------------------------  ---------------------------
    Total                                      3.746ns (0.870ns logic, 2.876ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db3 (SLICE_X24Y107.DX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.266ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.680ns (Levels of Logic = 0)
  Clock Path Skew:      0.018ns (0.700 - 0.682)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y107.A      Tshcko                0.441   dvi_tx/pixel2x/dataint<5>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP
    SLICE_X24Y107.DX     net (fanout=1)        0.191   dvi_tx/pixel2x/dataint<3>
    SLICE_X24Y107.CLK    Tckdi       (-Th)    -0.048   dvi_tx/pixel2x/db<3>
                                                       dvi_tx/pixel2x/fd_db3
    -------------------------------------------------  ---------------------------
    Total                                      0.680ns (0.489ns logic, 0.191ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.353ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.072 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.CQ      Tcko                  0.198   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X26Y107.A4     net (fanout=17)       0.760   dvi_tx/pixel2x/ra<2>
    SLICE_X26Y107.A      Tilo                  0.156   dvi_tx/pixel2x/dataint<5>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP
    SLICE_X24Y107.DX     net (fanout=1)        0.191   dvi_tx/pixel2x/dataint<3>
    SLICE_X24Y107.CLK    Tckdi       (-Th)    -0.048   dvi_tx/pixel2x/db<3>
                                                       dvi_tx/pixel2x/fd_db3
    -------------------------------------------------  ---------------------------
    Total                                      1.353ns (0.402ns logic, 0.951ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.508ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx/pixel2x/fd_db3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.510ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.072 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra1 to dvi_tx/pixel2x/fd_db3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.DQ      Tcko                  0.234   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra1
    SLICE_X26Y107.A3     net (fanout=18)       0.881   dvi_tx/pixel2x/ra<1>
    SLICE_X26Y107.A      Tilo                  0.156   dvi_tx/pixel2x/dataint<5>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[3].i_RAM16X1D_U/DP
    SLICE_X24Y107.DX     net (fanout=1)        0.191   dvi_tx/pixel2x/dataint<3>
    SLICE_X24Y107.CLK    Tckdi       (-Th)    -0.048   dvi_tx/pixel2x/db<3>
                                                       dvi_tx/pixel2x/fd_db3
    -------------------------------------------------  ---------------------------
    Total                                      1.510ns (0.438ns logic, 1.072ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db11 (SLICE_X26Y111.DX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.275ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.690ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.705 - 0.686)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y110.A      Tshcko                0.441   dvi_tx/pixel2x/dataint<13>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP
    SLICE_X26Y111.DX     net (fanout=1)        0.208   dvi_tx/pixel2x/dataint<11>
    SLICE_X26Y111.CLK    Tckdi       (-Th)    -0.041   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db11
    -------------------------------------------------  ---------------------------
    Total                                      0.690ns (0.482ns logic, 0.208ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx/pixel2x/fd_db11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.077 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra1 to dvi_tx/pixel2x/fd_db11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.DQ      Tcko                  0.234   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra1
    SLICE_X26Y110.A3     net (fanout=18)       0.847   dvi_tx/pixel2x/ra<1>
    SLICE_X26Y110.A      Tilo                  0.156   dvi_tx/pixel2x/dataint<13>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP
    SLICE_X26Y111.DX     net (fanout=1)        0.208   dvi_tx/pixel2x/dataint<11>
    SLICE_X26Y111.CLK    Tckdi       (-Th)    -0.041   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db11
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.431ns logic, 1.055ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.578ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.585ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.077 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.CQ      Tcko                  0.198   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X26Y110.A4     net (fanout=17)       0.982   dvi_tx/pixel2x/ra<2>
    SLICE_X26Y110.A      Tilo                  0.156   dvi_tx/pixel2x/dataint<13>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP
    SLICE_X26Y111.DX     net (fanout=1)        0.208   dvi_tx/pixel2x/dataint<11>
    SLICE_X26Y111.CLK    Tckdi       (-Th)    -0.041   dvi_tx/pixel2x/db<11>
                                                       dvi_tx/pixel2x/fd_db11
    -------------------------------------------------  ---------------------------
    Total                                      1.585ns (0.395ns logic, 1.190ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------

Paths for end point dvi_tx/pixel2x/fd_db17 (SLICE_X25Y109.BX), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.289ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_tx/pixel2x/fd_db17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.704ns (Levels of Logic = 0)
  Clock Path Skew:      0.019ns (0.704 - 0.685)
  Source Clock:         tx_pclk rising at 0.000ns
  Destination Clock:    tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP to dvi_tx/pixel2x/fd_db17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y109.B      Tshcko                0.449   dvi_tx/pixel2x/dataint<17>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP
    SLICE_X25Y109.BX     net (fanout=1)        0.196   dvi_tx/pixel2x/dataint<17>
    SLICE_X25Y109.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<17>
                                                       dvi_tx/pixel2x/fd_db17
    -------------------------------------------------  ---------------------------
    Total                                      0.704ns (0.508ns logic, 0.196ns route)
                                                       (72.2% logic, 27.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.487ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_tx/pixel2x/fd_db17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra2 to dvi_tx/pixel2x/fd_db17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y99.CQ      Tcko                  0.198   dvi_tx/pixel2x/ra<2>
                                                       dvi_tx/pixel2x/fdc_ra2
    SLICE_X26Y109.B4     net (fanout=17)       0.884   dvi_tx/pixel2x/ra<2>
    SLICE_X26Y109.B      Tilo                  0.156   dvi_tx/pixel2x/dataint<17>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP
    SLICE_X25Y109.BX     net (fanout=1)        0.196   dvi_tx/pixel2x/dataint<17>
    SLICE_X25Y109.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<17>
                                                       dvi_tx/pixel2x/fd_db17
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (0.413ns logic, 1.080ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_tx/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_tx/pixel2x/fd_db17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.550ns (Levels of Logic = 1)
  Clock Path Skew:      0.006ns (0.076 - 0.070)
  Source Clock:         tx_pclkx2 rising at 5.000ns
  Destination Clock:    tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_tx/pixel2x/fdc_ra1 to dvi_tx/pixel2x/fd_db17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y99.DQ      Tcko                  0.234   dvi_tx/pixel2x/ra<1>
                                                       dvi_tx/pixel2x/fdc_ra1
    SLICE_X26Y109.B3     net (fanout=18)       0.905   dvi_tx/pixel2x/ra<1>
    SLICE_X26Y109.B      Tilo                  0.156   dvi_tx/pixel2x/dataint<17>
                                                       dvi_tx/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP
    SLICE_X25Y109.BX     net (fanout=1)        0.196   dvi_tx/pixel2x/dataint<17>
    SLICE_X25Y109.CLK    Tckdi       (-Th)    -0.059   dvi_tx/pixel2x/db<17>
                                                       dvi_tx/pixel2x/fd_db17
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (0.449ns logic, 1.101ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_tx_pllclk2 = PERIOD TIMEGRP "tx_pllclk2" TS_rx_pllclk1 * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.334ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: tx0_pclkx2_buf/I0
  Logical resource: tx0_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: tx_pllclk2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_tx/pixel2x/db<23>/CLK
  Logical resource: dvi_tx/pixel2x/fd_db25/CK
  Location pin: SLICE_X10Y107.CLK
  Clock network: tx_pclkx2
--------------------------------------------------------------------------------
Slack: 4.520ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: dvi_tx/pixel2x/db<23>/CLK
  Logical resource: dvi_tx/pixel2x/fd_db23/CK
  Location pin: SLICE_X10Y107.CLK
  Clock network: tx_pclkx2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_DVI_CLOCK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK1                  |     10.000ns|      3.334ns|      9.324ns|            1|            1|            0|        15256|
| TS_rx_pllclk1                 |     10.000ns|      8.992ns|      9.324ns|            1|            0|        13789|          269|
|  TS_tx_pllclk0                |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_tx_pllclk2                |      5.000ns|      4.662ns|          N/A|            0|            0|          269|            0|
| TS_dvi_rx1_pllclk0            |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| TS_dvi_rx1_pllclk2            |      5.000ns|      4.059ns|          N/A|            0|            0|         1198|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock RX1_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX1_TMDS<3>    |    8.992|         |         |         |
RX1_TMDSB<3>   |    8.992|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX1_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX1_TMDS<3>    |    8.992|         |         |         |
RX1_TMDSB<3>   |    8.992|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 2  Score: 104  (Setup/Max: 0, Hold: 0, Component Switching Limit: 104)

Constraints cover 15256 paths, 0 nets, and 4083 connections

Design statistics:
   Minimum period:   8.992ns{1}   (Maximum frequency: 111.210MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon May 26 19:55:03 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 281 MB



