<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="en" xml:lang="en">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <meta name="author" content="Minh Luu" />
  <title>Minh Luu - About me</title>
  <link rel="stylesheet" href="src/reset.css" />
  <link rel="stylesheet" href="src/index.css" />
</head>
<body>

<table class="header">
  <tr>
    <td colspan="2" rowspan="2" class="width-auto">
      <h1 class="title">Minh Luu</h1>
      <span class="subtitle">Digital IC & RTL Design | Embedded Linux • SoC | FPGA</span>
    </td>
    <th>Version</th>
    <td class="width-min">v1.0</td>
  </tr>
  <tr>
    <th>Updated</th>
    <td class="width-min"><time style="white-space: pre;">2025-07</time></td>
  </tr>
  <tr>
    <th class="width-min">Contact</th>
    <td class="width-auto">minhluu2711@gmail.com • github.com/minhhluu</td>
    <th class="width-min">Location</th>
    <td>Vietnam</td>
  </tr>
</table>

<nav id="TOC" role="doc-toc">
<h2 id="toc-title">Contents</h2>
<ul class="incremental">
  <li><a href="#summary">Summary</a></li>
  <li><a href="#skills">Technical Skills</a></li>
  <li><a href="#projects">Projects</a></li>
  <li><a href="#education">Education</a></li>
</ul>
</nav>

<h2 id="summary">Summary</h2>
<p>Hardware Systems Engineer with hands-on experience in analog simulation, Verilog RTL design, and FPGA prototyping. 
  Enjoys building complete systems from transistor-level layouts to integrating digital IP. Skilled in C, Verilog, and familiar with standard EDA tools.</p>

<h2 id="skills">Technical Skills</h2>
<ul class="incremental">
  <li>Languages: Verilog, C, Assembly, Python</li>
  <li>Tools: LTSpice, Microwind, GTKWave, Quartus, Vivado, Scilab</li>
  <li>Design Areas: RTL Design, Analog Simulation, FPGA Prototyping, Digital Layout</li>
  <li>Boards: Altera DE2, Zynq-7000</li>
</ul>

<h2 id="projects">Projects</h2> 
<ul class="incremental">
  <li><strong>4-bit ALU in Verilog (Vivado, GTKWave)</strong><br/>Designed and verified a modular ALU supporting ADD, SUB, AND, OR operations. Simulated waveforms and deployed on Basys3 Xilinx board.</li>
  <li><strong>Serial Protocols: I2C, UART, 1-Wire & FSM Control (Verilog)</strong><br/>Integrated with temperature sensors and LCD, deployed on Altera DE2 FPGA.</li>
  <li><strong>Signal Modulation Techniques (SciLab)</strong><br/>Explored and simulated <strong>Analog, Frequency, and Digital Modulation</strong> schemes using SciLab. Demonstrated signal transformation and spectrum analysis.</li>
  <li><strong>Op-Amp Band-Pass Filter (LTSpice)</strong><br/>Designed and simulated active filter using 741 Op-Amp. Verified frequency response via AC analysis.</li>
  <li><strong>6T SRAM Cell Design (LTSpice)</strong><br/>Simulated stability and performance of 6T SRAM under read/write operations.</li>
  <li><strong>CMOS NAND/NOR, Half-Adder Layout (Microwind)</strong><br/>Created layout and analyzed sizing, area, and logical correctness.</li>
  <li><strong>8086-microprocessor Assembly Programming</strong><br/>Wrote 8-bit multiplication, 16-bit addition/subtraction routines using registers and memory.</li>
  <li><strong>RFID-RC522 & PWM Servo Module Integration</strong><br/>Designed a toll station management system using the RFID-RC522 module on ESP32, programmed via Arduino IDE. Data was transmitted to the cloud using the Blynk IoT platform.</li>
</ul>

<h2 id="education">Education</h2>

<p><strong>B.Eng in Chip Design – FPT University</strong></p>

<h3>Semester 1: Foundations & Programming Integration – GPA 3.5/4.0</h3>
<ul class="incremental">
  <li>Hardware programming using <strong>C</strong> and <strong>8086 Assembly</strong></li>
  <li>Core knowledge of automation and embedded systems</li>
  <li>Digital & analog circuit fundamentals: ROM, RAM, Flip-Flops (SR, JK, D, T)</li>
  <li>Introduction to EDA tools: <strong>LTSpice, Proteus</strong></li>
</ul>

<h3>Semester 2: Systems & RTL Design – GPA 3.72/4.0</h3>
<ul class="incremental">
  <li>Designed and simulated a <strong>4-bit ALU</strong> from scratch (Verilog)</li>
  <li>Implemented <strong>I2C, UART, 1-Wire</strong> communication on FPGA (Zynq-7000)</li>
  <li>Simulated <strong>6T SRAM cells</strong> and op-amp filters in LTSpice</li>
  <li>Created CMOS <strong>NAND, NOR, MUX, Half-Adder</strong> layouts in Microwind</li>
  <li>RTL design and integration using <strong>Vivado, Verilog</strong></li>
</ul>
</br>
<strong># life x tech abstract</strong>


<pre>
</br>
█▀▀ █▀▀ █░█ █▀█   █░░ █▀█ █▀▀ █ █▀▀
██▄ █▄▄ █▀█ █▄█   █▄▄ █▄█ █▄█ █ █▄▄
  ──┬──
    │                       tech                ┌─────────────────┐
    │                       ┌─────────────────► │░░░░░░░░░░░░░░░░░│
┌───┴────┐   act      ╭─────┴─────╮             │░░░░░░░░░░░░░░░░░│
│  Mind  │──────────► │  Science  │             │░░░░░░░░░░░░░░░░░│
└────────┘            ╰───────────╯             │░ Logic░░░░░░░░░░│
    │                       clarity             │░░░░░░░░░░░░░░░░░│
    │                       ┌─────────────────► │░░░ xStructure ░░│
┌───┴────┐   act      ╭─────┴─────╮             │░░░░░░░░░░░░░░░░░│
│  Body  │──────────► │  Rhythm   │             │░░░░░░░Intuition░│
└────────┘            ╰───────────╯             │░░░░░░░░░░░░░░░░░│
    │                       embodiment          │░░░░░░░░░░░░░░░░░│
    │                       ┌─────────────────► │░░░░░░░░░░░░░░░░░│
┌───┴────┐   act      ╭─────┴─────╮             └─────────────────┘
│  Soul  │──────────► │    Art    │
└────────┘            ╰───────────╯ 
</pre>

<hr>
© 2025 Minh Luu
<p> The Monospace Web by <a href="https://github.com/owickstrom/the-monospace-web">Oskar Wickström</a></p>

</body>
</html>
