{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 18 03:03:04 2019 " "Info: Processing started: Sat May 18 03:03:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[2\] " "Warning: Node \"control:ctrl\|pcsrc\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[0\] " "Warning: Node \"control:ctrl\|pcsrc\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcsrc\[1\] " "Warning: Node \"control:ctrl\|pcsrc\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwrite " "Warning: Node \"control:ctrl\|pcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alulogic\[1\] " "Warning: Node \"control:ctrl\|alulogic\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|pcwritecond " "Warning: Node \"control:ctrl\|pcwritecond\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alulogic\[0\] " "Warning: Node \"control:ctrl\|alulogic\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluoutwrite " "Warning: Node \"control:ctrl\|aluoutwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 22 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[2\] " "Warning: Node \"control:ctrl\|alusrcb\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|irwrite " "Warning: Node \"control:ctrl\|irwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|mdrwrite " "Warning: Node \"control:ctrl\|mdrwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 28 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[2\] " "Warning: Node \"control:ctrl\|aluop\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[1\] " "Warning: Node \"control:ctrl\|aluop\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|aluop\[0\] " "Warning: Node \"control:ctrl\|aluop\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|epcwrite " "Warning: Node \"control:ctrl\|epcwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 41 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[0\] " "Warning: Node \"control:ctrl\|alusrca\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrca\[1\] " "Warning: Node \"control:ctrl\|alusrca\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memrw " "Warning: Node \"control:ctrl\|memrw\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[1\] " "Warning: Node \"control:ctrl\|alusrcb\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|alusrcb\[0\] " "Warning: Node \"control:ctrl\|alusrcb\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[2\] " "Warning: Node \"control:ctrl\|nextState\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[3\] " "Warning: Node \"control:ctrl\|nextState\[3\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[5\] " "Warning: Node \"control:ctrl\|nextState\[5\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[4\] " "Warning: Node \"control:ctrl\|nextState\[4\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[1\] " "Warning: Node \"control:ctrl\|nextState\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|nextState\[0\] " "Warning: Node \"control:ctrl\|nextState\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|inccontrol " "Warning: Node \"control:ctrl\|inccontrol\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[2\] " "Warning: Node \"control:ctrl\|iord\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[0\] " "Warning: Node \"control:ctrl\|iord\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|iord\[1\] " "Warning: Node \"control:ctrl\|iord\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dsrcontrol\[1\] " "Warning: Node \"control:ctrl\|dsrcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regwrite " "Warning: Node \"control:ctrl\|regwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 16 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dlrcontrol\[1\] " "Warning: Node \"control:ctrl\|dlrcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[2\] " "Warning: Node \"control:ctrl\|memtoreg\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[1\] " "Warning: Node \"control:ctrl\|memtoreg\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|memtoreg\[0\] " "Warning: Node \"control:ctrl\|memtoreg\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|muxhigh " "Warning: Node \"control:ctrl\|muxhigh\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|highwrite " "Warning: Node \"control:ctrl\|highwrite\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[0\] " "Warning: Node \"control:ctrl\|regdest\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|regdest\[1\] " "Warning: Node \"control:ctrl\|regdest\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dsrcontrol\[0\] " "Warning: Node \"control:ctrl\|dsrcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|mloadab " "Warning: Node \"control:ctrl\|mloadab\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 29 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dloadab " "Warning: Node \"control:ctrl\|dloadab\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 31 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[0\] " "Warning: Node \"control:ctrl\|shiftcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[1\] " "Warning: Node \"control:ctrl\|shiftcontrol\[1\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shiftcontrol\[2\] " "Warning: Node \"control:ctrl\|shiftcontrol\[2\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|shamtcontrol " "Warning: Node \"control:ctrl\|shamtcontrol\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control:ctrl\|dlrcontrol\[0\] " "Warning: Node \"control:ctrl\|dlrcontrol\[0\]\" is a latch" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "41 " "Warning: Found 41 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr26~0 " "Info: Detected gated clock \"control:ctrl\|WideOr26~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 537 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr26~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~3 " "Info: Detected gated clock \"control:ctrl\|Mux5~3\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal1~0 " "Info: Detected gated clock \"control:ctrl\|Equal1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~4 " "Info: Detected gated clock \"control:ctrl\|Mux5~4\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal1~1 " "Info: Detected gated clock \"control:ctrl\|Equal1~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 691 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal1~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Equal3~0 " "Info: Detected gated clock \"control:ctrl\|Equal3~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 1480 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Equal3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux6~22 " "Info: Detected gated clock \"control:ctrl\|Mux6~22\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux6~22" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~5 " "Info: Detected gated clock \"control:ctrl\|Mux5~5\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~2 " "Info: Detected gated clock \"control:ctrl\|Mux5~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr28~0 " "Info: Detected gated clock \"control:ctrl\|WideOr28~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 2082 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr28~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~2 " "Info: Detected gated clock \"control:ctrl\|Decoder2~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr31_26\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr31_26\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr31_26\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr7~0 " "Info: Detected gated clock \"control:ctrl\|WideOr7~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 306 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr7~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder1~0 " "Info: Detected gated clock \"control:ctrl\|Decoder1~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 2082 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~6 " "Info: Detected gated clock \"control:ctrl\|Mux5~6\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~1 " "Info: Detected gated clock \"control:ctrl\|Mux5~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux11~0 " "Info: Detected gated clock \"control:ctrl\|Mux11~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~0 " "Info: Detected gated clock \"control:ctrl\|Mux5~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux5~7 " "Info: Detected gated clock \"control:ctrl\|Mux5~7\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux5~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr84~2 " "Info: Detected gated clock \"control:ctrl\|WideOr84~2\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr84~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Mux11~1 " "Info: Detected gated clock \"control:ctrl\|Mux11~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Mux11~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[5\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[5\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[4\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[4\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[3\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[3\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[1\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[1\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~9 " "Info: Detected gated clock \"control:ctrl\|Decoder2~9\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[2\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[2\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|WideOr84~1 " "Info: Detected gated clock \"control:ctrl\|WideOr84~1\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|WideOr84~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[0\] " "Info: Detected ripple clock \"control:ctrl\|state\[0\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[1\] " "Info: Detected ripple clock \"control:ctrl\|state\[1\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[4\] " "Info: Detected ripple clock \"control:ctrl\|state\[4\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[5\] " "Info: Detected ripple clock \"control:ctrl\|state\[5\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[3\] " "Info: Detected ripple clock \"control:ctrl\|state\[3\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control:ctrl\|Decoder2~0 " "Info: Detected gated clock \"control:ctrl\|Decoder2~0\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|Decoder2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control:ctrl\|state\[2\] " "Info: Detected ripple clock \"control:ctrl\|state\[2\]\" as buffer" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "control:ctrl\|state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Instr_Reg:ir\|Instr15_0\[0\] " "Info: Detected ripple clock \"Instr_Reg:ir\|Instr15_0\[0\]\" as buffer" {  } { { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Instr_Reg:ir\|Instr15_0\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control:ctrl\|alusrcb\[1\] register control:ctrl\|nextState\[0\] 45.87 MHz 21.802 ns Internal " "Info: Clock \"clk\" has Internal fmax of 45.87 MHz between source register \"control:ctrl\|alusrcb\[1\]\" and destination register \"control:ctrl\|nextState\[0\]\" (period= 21.802 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.087 ns + Longest register register " "Info: + Longest register to register delay is 10.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|alusrcb\[1\] 1 REG LCCOMB_X10_Y10_N16 34 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 34; REG Node = 'control:ctrl\|alusrcb\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|alusrcb[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.608 ns) + CELL(0.228 ns) 0.836 ns mux32_8x1:mux_alusrcb\|out\[0\]~0 2 COMB LCCOMB_X13_Y10_N18 3 " "Info: 2: + IC(0.608 ns) + CELL(0.228 ns) = 0.836 ns; Loc. = LCCOMB_X13_Y10_N18; Fanout = 3; COMB Node = 'mux32_8x1:mux_alusrcb\|out\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.836 ns" { control:ctrl|alusrcb[1] mux32_8x1:mux_alusrcb|out[0]~0 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.225 ns) 1.283 ns Ula32:alu\|carry_temp\[0\]~1 3 COMB LCCOMB_X13_Y10_N20 3 " "Info: 3: + IC(0.222 ns) + CELL(0.225 ns) = 1.283 ns; Loc. = LCCOMB_X13_Y10_N20; Fanout = 3; COMB Node = 'Ula32:alu\|carry_temp\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.447 ns" { mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.555 ns Ula32:alu\|carry_temp\[1\]~2 4 COMB LCCOMB_X13_Y10_N8 6 " "Info: 4: + IC(0.219 ns) + CELL(0.053 ns) = 1.555 ns; Loc. = LCCOMB_X13_Y10_N8; Fanout = 6; COMB Node = 'Ula32:alu\|carry_temp\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.519 ns) + CELL(0.053 ns) 2.127 ns Ula32:alu\|carry_temp\[3\]~25 5 COMB LCCOMB_X14_Y10_N20 2 " "Info: 5: + IC(0.519 ns) + CELL(0.053 ns) = 2.127 ns; Loc. = LCCOMB_X14_Y10_N20; Fanout = 2; COMB Node = 'Ula32:alu\|carry_temp\[3\]~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[3]~25 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.053 ns) 2.484 ns Ula32:alu\|carry_temp\[4\]~5 6 COMB LCCOMB_X13_Y10_N6 2 " "Info: 6: + IC(0.304 ns) + CELL(0.053 ns) = 2.484 ns; Loc. = LCCOMB_X13_Y10_N6; Fanout = 2; COMB Node = 'Ula32:alu\|carry_temp\[4\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.357 ns" { Ula32:alu|carry_temp[3]~25 Ula32:alu|carry_temp[4]~5 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.225 ns) 2.929 ns Ula32:alu\|carry_temp\[5\]~6 7 COMB LCCOMB_X13_Y10_N10 5 " "Info: 7: + IC(0.220 ns) + CELL(0.225 ns) = 2.929 ns; Loc. = LCCOMB_X13_Y10_N10; Fanout = 5; COMB Node = 'Ula32:alu\|carry_temp\[5\]~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.445 ns" { Ula32:alu|carry_temp[4]~5 Ula32:alu|carry_temp[5]~6 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.053 ns) 3.197 ns Ula32:alu\|carry_temp\[7\]~40 8 COMB LCCOMB_X13_Y10_N12 1 " "Info: 8: + IC(0.215 ns) + CELL(0.053 ns) = 3.197 ns; Loc. = LCCOMB_X13_Y10_N12; Fanout = 1; COMB Node = 'Ula32:alu\|carry_temp\[7\]~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.268 ns" { Ula32:alu|carry_temp[5]~6 Ula32:alu|carry_temp[7]~40 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.228 ns) 3.671 ns Ula32:alu\|carry_temp\[7\]~42 9 COMB LCCOMB_X13_Y10_N16 4 " "Info: 9: + IC(0.246 ns) + CELL(0.228 ns) = 3.671 ns; Loc. = LCCOMB_X13_Y10_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[7\]~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { Ula32:alu|carry_temp[7]~40 Ula32:alu|carry_temp[7]~42 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 3.935 ns Ula32:alu\|carry_temp\[9\]~7 10 COMB LCCOMB_X13_Y10_N30 4 " "Info: 10: + IC(0.211 ns) + CELL(0.053 ns) = 3.935 ns; Loc. = LCCOMB_X13_Y10_N30; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[9\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:alu|carry_temp[7]~42 Ula32:alu|carry_temp[9]~7 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.549 ns) + CELL(0.053 ns) 4.537 ns Ula32:alu\|carry_temp\[11\]~8 11 COMB LCCOMB_X14_Y11_N0 4 " "Info: 11: + IC(0.549 ns) + CELL(0.053 ns) = 4.537 ns; Loc. = LCCOMB_X14_Y11_N0; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[11\]~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { Ula32:alu|carry_temp[9]~7 Ula32:alu|carry_temp[11]~8 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 4.814 ns Ula32:alu\|carry_temp\[13\]~9 12 COMB LCCOMB_X14_Y11_N20 4 " "Info: 12: + IC(0.224 ns) + CELL(0.053 ns) = 4.814 ns; Loc. = LCCOMB_X14_Y11_N20; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[13\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:alu|carry_temp[11]~8 Ula32:alu|carry_temp[13]~9 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 5.078 ns Ula32:alu\|carry_temp\[15\]~10 13 COMB LCCOMB_X14_Y11_N10 4 " "Info: 13: + IC(0.211 ns) + CELL(0.053 ns) = 5.078 ns; Loc. = LCCOMB_X14_Y11_N10; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[15\]~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:alu|carry_temp[13]~9 Ula32:alu|carry_temp[15]~10 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.340 ns Ula32:alu\|carry_temp\[17\]~11 14 COMB LCCOMB_X14_Y11_N30 4 " "Info: 14: + IC(0.209 ns) + CELL(0.053 ns) = 5.340 ns; Loc. = LCCOMB_X14_Y11_N30; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[17\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:alu|carry_temp[15]~10 Ula32:alu|carry_temp[17]~11 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.602 ns Ula32:alu\|carry_temp\[19\]~12 15 COMB LCCOMB_X14_Y11_N18 4 " "Info: 15: + IC(0.209 ns) + CELL(0.053 ns) = 5.602 ns; Loc. = LCCOMB_X14_Y11_N18; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[19\]~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:alu|carry_temp[17]~11 Ula32:alu|carry_temp[19]~12 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.346 ns) 6.213 ns Ula32:alu\|carry_temp\[21\]~13 16 COMB LCCOMB_X14_Y11_N4 4 " "Info: 16: + IC(0.265 ns) + CELL(0.346 ns) = 6.213 ns; Loc. = LCCOMB_X14_Y11_N4; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[21\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.611 ns" { Ula32:alu|carry_temp[19]~12 Ula32:alu|carry_temp[21]~13 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 6.477 ns Ula32:alu\|carry_temp\[23\]~14 17 COMB LCCOMB_X14_Y11_N26 4 " "Info: 17: + IC(0.211 ns) + CELL(0.053 ns) = 6.477 ns; Loc. = LCCOMB_X14_Y11_N26; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[23\]~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:alu|carry_temp[21]~13 Ula32:alu|carry_temp[23]~14 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.053 ns) 7.439 ns Ula32:alu\|carry_temp\[25\]~15 18 COMB LCCOMB_X5_Y11_N10 4 " "Info: 18: + IC(0.909 ns) + CELL(0.053 ns) = 7.439 ns; Loc. = LCCOMB_X5_Y11_N10; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[25\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Ula32:alu|carry_temp[23]~14 Ula32:alu|carry_temp[25]~15 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.053 ns) 7.724 ns Ula32:alu\|carry_temp\[27\]~16 19 COMB LCCOMB_X5_Y11_N16 4 " "Info: 19: + IC(0.232 ns) + CELL(0.053 ns) = 7.724 ns; Loc. = LCCOMB_X5_Y11_N16; Fanout = 4; COMB Node = 'Ula32:alu\|carry_temp\[27\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.285 ns" { Ula32:alu|carry_temp[25]~15 Ula32:alu|carry_temp[27]~16 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.224 ns) + CELL(0.053 ns) 8.001 ns Ula32:alu\|carry_temp\[29\]~17 20 COMB LCCOMB_X5_Y11_N14 7 " "Info: 20: + IC(0.224 ns) + CELL(0.053 ns) = 8.001 ns; Loc. = LCCOMB_X5_Y11_N14; Fanout = 7; COMB Node = 'Ula32:alu\|carry_temp\[29\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.277 ns" { Ula32:alu|carry_temp[27]~16 Ula32:alu|carry_temp[29]~17 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.053 ns) 8.293 ns Ula32:alu\|carry_temp\[31\]~20 21 COMB LCCOMB_X5_Y11_N4 8 " "Info: 21: + IC(0.239 ns) + CELL(0.053 ns) = 8.293 ns; Loc. = LCCOMB_X5_Y11_N4; Fanout = 8; COMB Node = 'Ula32:alu\|carry_temp\[31\]~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.292 ns" { Ula32:alu|carry_temp[29]~17 Ula32:alu|carry_temp[31]~20 } "NODE_NAME" } } { "ula32.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.788 ns) + CELL(0.228 ns) 9.309 ns control:ctrl\|Mux6~5 22 COMB LCCOMB_X2_Y10_N0 1 " "Info: 22: + IC(0.788 ns) + CELL(0.228 ns) = 9.309 ns; Loc. = LCCOMB_X2_Y10_N0; Fanout = 1; COMB Node = 'control:ctrl\|Mux6~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.016 ns" { Ula32:alu|carry_temp[31]~20 control:ctrl|Mux6~5 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.207 ns) + CELL(0.053 ns) 9.569 ns control:ctrl\|Mux6~13 23 COMB LCCOMB_X2_Y10_N20 1 " "Info: 23: + IC(0.207 ns) + CELL(0.053 ns) = 9.569 ns; Loc. = LCCOMB_X2_Y10_N20; Fanout = 1; COMB Node = 'control:ctrl\|Mux6~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.260 ns" { control:ctrl|Mux6~5 control:ctrl|Mux6~13 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 9.831 ns control:ctrl\|Mux6~18 24 COMB LCCOMB_X2_Y10_N4 1 " "Info: 24: + IC(0.209 ns) + CELL(0.053 ns) = 9.831 ns; Loc. = LCCOMB_X2_Y10_N4; Fanout = 1; COMB Node = 'control:ctrl\|Mux6~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { control:ctrl|Mux6~13 control:ctrl|Mux6~18 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.203 ns) + CELL(0.053 ns) 10.087 ns control:ctrl\|nextState\[0\] 25 REG LCCOMB_X2_Y10_N24 1 " "Info: 25: + IC(0.203 ns) + CELL(0.053 ns) = 10.087 ns; Loc. = LCCOMB_X2_Y10_N24; Fanout = 1; REG Node = 'control:ctrl\|nextState\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.256 ns" { control:ctrl|Mux6~18 control:ctrl|nextState[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.434 ns ( 24.13 % ) " "Info: Total cell delay = 2.434 ns ( 24.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.653 ns ( 75.87 % ) " "Info: Total interconnect delay = 7.653 ns ( 75.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.087 ns" { control:ctrl|alusrcb[1] mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[3]~25 Ula32:alu|carry_temp[4]~5 Ula32:alu|carry_temp[5]~6 Ula32:alu|carry_temp[7]~40 Ula32:alu|carry_temp[7]~42 Ula32:alu|carry_temp[9]~7 Ula32:alu|carry_temp[11]~8 Ula32:alu|carry_temp[13]~9 Ula32:alu|carry_temp[15]~10 Ula32:alu|carry_temp[17]~11 Ula32:alu|carry_temp[19]~12 Ula32:alu|carry_temp[21]~13 Ula32:alu|carry_temp[23]~14 Ula32:alu|carry_temp[25]~15 Ula32:alu|carry_temp[27]~16 Ula32:alu|carry_temp[29]~17 Ula32:alu|carry_temp[31]~20 control:ctrl|Mux6~5 control:ctrl|Mux6~13 control:ctrl|Mux6~18 control:ctrl|nextState[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.087 ns" { control:ctrl|alusrcb[1] {} mux32_8x1:mux_alusrcb|out[0]~0 {} Ula32:alu|carry_temp[0]~1 {} Ula32:alu|carry_temp[1]~2 {} Ula32:alu|carry_temp[3]~25 {} Ula32:alu|carry_temp[4]~5 {} Ula32:alu|carry_temp[5]~6 {} Ula32:alu|carry_temp[7]~40 {} Ula32:alu|carry_temp[7]~42 {} Ula32:alu|carry_temp[9]~7 {} Ula32:alu|carry_temp[11]~8 {} Ula32:alu|carry_temp[13]~9 {} Ula32:alu|carry_temp[15]~10 {} Ula32:alu|carry_temp[17]~11 {} Ula32:alu|carry_temp[19]~12 {} Ula32:alu|carry_temp[21]~13 {} Ula32:alu|carry_temp[23]~14 {} Ula32:alu|carry_temp[25]~15 {} Ula32:alu|carry_temp[27]~16 {} Ula32:alu|carry_temp[29]~17 {} Ula32:alu|carry_temp[31]~20 {} control:ctrl|Mux6~5 {} control:ctrl|Mux6~13 {} control:ctrl|Mux6~18 {} control:ctrl|nextState[0] {} } { 0.000ns 0.608ns 0.222ns 0.219ns 0.519ns 0.304ns 0.220ns 0.215ns 0.246ns 0.211ns 0.549ns 0.224ns 0.211ns 0.209ns 0.209ns 0.265ns 0.211ns 0.909ns 0.232ns 0.224ns 0.239ns 0.788ns 0.207ns 0.209ns 0.203ns } { 0.000ns 0.228ns 0.225ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.149 ns - Smallest " "Info: - Smallest clock skew is -0.149 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.840 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 5.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.712 ns) 2.547 ns Instr_Reg:ir\|Instr31_26\[2\] 2 REG LCFF_X2_Y11_N5 16 " "Info: 2: + IC(0.981 ns) + CELL(0.712 ns) = 2.547 ns; Loc. = LCFF_X2_Y11_N5; Fanout = 16; REG Node = 'Instr_Reg:ir\|Instr31_26\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.693 ns" { clk Instr_Reg:ir|Instr31_26[2] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.053 ns) 2.842 ns control:ctrl\|Mux11~0 3 COMB LCCOMB_X2_Y11_N0 2 " "Info: 3: + IC(0.242 ns) + CELL(0.053 ns) = 2.842 ns; Loc. = LCCOMB_X2_Y11_N0; Fanout = 2; COMB Node = 'control:ctrl\|Mux11~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.295 ns" { Instr_Reg:ir|Instr31_26[2] control:ctrl|Mux11~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.053 ns) 3.372 ns control:ctrl\|Mux5~7 4 COMB LCCOMB_X6_Y11_N20 1 " "Info: 4: + IC(0.477 ns) + CELL(0.053 ns) = 3.372 ns; Loc. = LCCOMB_X6_Y11_N20; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.530 ns" { control:ctrl|Mux11~0 control:ctrl|Mux5~7 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.000 ns) 4.682 ns control:ctrl\|Mux5~7clkctrl 5 COMB CLKCTRL_G0 5 " "Info: 5: + IC(1.310 ns) + CELL(0.000 ns) = 4.682 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'control:ctrl\|Mux5~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.930 ns) + CELL(0.228 ns) 5.840 ns control:ctrl\|nextState\[0\] 6 REG LCCOMB_X2_Y10_N24 1 " "Info: 6: + IC(0.930 ns) + CELL(0.228 ns) = 5.840 ns; Loc. = LCCOMB_X2_Y10_N24; Fanout = 1; REG Node = 'control:ctrl\|nextState\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.158 ns" { control:ctrl|Mux5~7clkctrl control:ctrl|nextState[0] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 32.53 % ) " "Info: Total cell delay = 1.900 ns ( 32.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.940 ns ( 67.47 % ) " "Info: Total interconnect delay = 3.940 ns ( 67.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { clk Instr_Reg:ir|Instr31_26[2] control:ctrl|Mux11~0 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[2] {} control:ctrl|Mux11~0 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[0] {} } { 0.000ns 0.000ns 0.981ns 0.242ns 0.477ns 1.310ns 0.930ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.989 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.989 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.712 ns) 2.559 ns control:ctrl\|state\[5\] 2 REG LCFF_X5_Y11_N25 50 " "Info: 2: + IC(0.993 ns) + CELL(0.712 ns) = 2.559 ns; Loc. = LCFF_X5_Y11_N25; Fanout = 50; REG Node = 'control:ctrl\|state\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clk control:ctrl|state[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.225 ns) 3.580 ns control:ctrl\|WideOr84~1 3 COMB LCCOMB_X1_Y10_N28 2 " "Info: 3: + IC(0.796 ns) + CELL(0.225 ns) = 3.580 ns; Loc. = LCCOMB_X1_Y10_N28; Fanout = 2; COMB Node = 'control:ctrl\|WideOr84~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { control:ctrl|state[5] control:ctrl|WideOr84~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.225 ns) 4.020 ns control:ctrl\|Decoder2~1 4 COMB LCCOMB_X1_Y10_N10 1 " "Info: 4: + IC(0.215 ns) + CELL(0.225 ns) = 4.020 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'control:ctrl\|Decoder2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { control:ctrl|WideOr84~1 control:ctrl|Decoder2~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.000 ns) 5.019 ns control:ctrl\|Decoder2~1clkctrl 5 COMB CLKCTRL_G2 42 " "Info: 5: + IC(0.999 ns) + CELL(0.000 ns) = 5.019 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'control:ctrl\|Decoder2~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { control:ctrl|Decoder2~1 control:ctrl|Decoder2~1clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.917 ns) + CELL(0.053 ns) 5.989 ns control:ctrl\|alusrcb\[1\] 6 REG LCCOMB_X10_Y10_N16 34 " "Info: 6: + IC(0.917 ns) + CELL(0.053 ns) = 5.989 ns; Loc. = LCCOMB_X10_Y10_N16; Fanout = 34; REG Node = 'control:ctrl\|alusrcb\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.970 ns" { control:ctrl|Decoder2~1clkctrl control:ctrl|alusrcb[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.069 ns ( 34.55 % ) " "Info: Total cell delay = 2.069 ns ( 34.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.920 ns ( 65.45 % ) " "Info: Total interconnect delay = 3.920 ns ( 65.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { clk control:ctrl|state[5] control:ctrl|WideOr84~1 control:ctrl|Decoder2~1 control:ctrl|Decoder2~1clkctrl control:ctrl|alusrcb[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { clk {} clk~combout {} control:ctrl|state[5] {} control:ctrl|WideOr84~1 {} control:ctrl|Decoder2~1 {} control:ctrl|Decoder2~1clkctrl {} control:ctrl|alusrcb[1] {} } { 0.000ns 0.000ns 0.993ns 0.796ns 0.215ns 0.999ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { clk Instr_Reg:ir|Instr31_26[2] control:ctrl|Mux11~0 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[2] {} control:ctrl|Mux11~0 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[0] {} } { 0.000ns 0.000ns 0.981ns 0.242ns 0.477ns 1.310ns 0.930ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { clk control:ctrl|state[5] control:ctrl|WideOr84~1 control:ctrl|Decoder2~1 control:ctrl|Decoder2~1clkctrl control:ctrl|alusrcb[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { clk {} clk~combout {} control:ctrl|state[5] {} control:ctrl|WideOr84~1 {} control:ctrl|Decoder2~1 {} control:ctrl|Decoder2~1clkctrl {} control:ctrl|alusrcb[1] {} } { 0.000ns 0.000ns 0.993ns 0.796ns 0.215ns 0.999ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.665 ns + " "Info: + Micro setup delay of destination is 0.665 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.087 ns" { control:ctrl|alusrcb[1] mux32_8x1:mux_alusrcb|out[0]~0 Ula32:alu|carry_temp[0]~1 Ula32:alu|carry_temp[1]~2 Ula32:alu|carry_temp[3]~25 Ula32:alu|carry_temp[4]~5 Ula32:alu|carry_temp[5]~6 Ula32:alu|carry_temp[7]~40 Ula32:alu|carry_temp[7]~42 Ula32:alu|carry_temp[9]~7 Ula32:alu|carry_temp[11]~8 Ula32:alu|carry_temp[13]~9 Ula32:alu|carry_temp[15]~10 Ula32:alu|carry_temp[17]~11 Ula32:alu|carry_temp[19]~12 Ula32:alu|carry_temp[21]~13 Ula32:alu|carry_temp[23]~14 Ula32:alu|carry_temp[25]~15 Ula32:alu|carry_temp[27]~16 Ula32:alu|carry_temp[29]~17 Ula32:alu|carry_temp[31]~20 control:ctrl|Mux6~5 control:ctrl|Mux6~13 control:ctrl|Mux6~18 control:ctrl|nextState[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.087 ns" { control:ctrl|alusrcb[1] {} mux32_8x1:mux_alusrcb|out[0]~0 {} Ula32:alu|carry_temp[0]~1 {} Ula32:alu|carry_temp[1]~2 {} Ula32:alu|carry_temp[3]~25 {} Ula32:alu|carry_temp[4]~5 {} Ula32:alu|carry_temp[5]~6 {} Ula32:alu|carry_temp[7]~40 {} Ula32:alu|carry_temp[7]~42 {} Ula32:alu|carry_temp[9]~7 {} Ula32:alu|carry_temp[11]~8 {} Ula32:alu|carry_temp[13]~9 {} Ula32:alu|carry_temp[15]~10 {} Ula32:alu|carry_temp[17]~11 {} Ula32:alu|carry_temp[19]~12 {} Ula32:alu|carry_temp[21]~13 {} Ula32:alu|carry_temp[23]~14 {} Ula32:alu|carry_temp[25]~15 {} Ula32:alu|carry_temp[27]~16 {} Ula32:alu|carry_temp[29]~17 {} Ula32:alu|carry_temp[31]~20 {} control:ctrl|Mux6~5 {} control:ctrl|Mux6~13 {} control:ctrl|Mux6~18 {} control:ctrl|nextState[0] {} } { 0.000ns 0.608ns 0.222ns 0.219ns 0.519ns 0.304ns 0.220ns 0.215ns 0.246ns 0.211ns 0.549ns 0.224ns 0.211ns 0.209ns 0.209ns 0.265ns 0.211ns 0.909ns 0.232ns 0.224ns 0.239ns 0.788ns 0.207ns 0.209ns 0.203ns } { 0.000ns 0.228ns 0.225ns 0.053ns 0.053ns 0.053ns 0.225ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.346ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.228ns 0.053ns 0.053ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.840 ns" { clk Instr_Reg:ir|Instr31_26[2] control:ctrl|Mux11~0 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.840 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr31_26[2] {} control:ctrl|Mux11~0 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[0] {} } { 0.000ns 0.000ns 0.981ns 0.242ns 0.477ns 1.310ns 0.930ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.989 ns" { clk control:ctrl|state[5] control:ctrl|WideOr84~1 control:ctrl|Decoder2~1 control:ctrl|Decoder2~1clkctrl control:ctrl|alusrcb[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.989 ns" { clk {} clk~combout {} control:ctrl|state[5] {} control:ctrl|WideOr84~1 {} control:ctrl|Decoder2~1 {} control:ctrl|Decoder2~1clkctrl {} control:ctrl|alusrcb[1] {} } { 0.000ns 0.000ns 0.993ns 0.796ns 0.215ns 0.999ns 0.917ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control:ctrl\|state\[4\] control:ctrl\|nextState\[2\] clk 5.049 ns " "Info: Found hold time violation between source  pin or register \"control:ctrl\|state\[4\]\" and destination pin or register \"control:ctrl\|nextState\[2\]\" for clock \"clk\" (Hold time is 5.049 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "5.897 ns + Largest " "Info: + Largest clock skew is 5.897 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 8.211 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 8.211 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.712 ns) 2.543 ns Instr_Reg:ir\|Instr15_0\[4\] 2 REG LCFF_X6_Y10_N29 18 " "Info: 2: + IC(0.977 ns) + CELL(0.712 ns) = 2.543 ns; Loc. = LCFF_X6_Y10_N29; Fanout = 18; REG Node = 'Instr_Reg:ir\|Instr15_0\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.689 ns" { clk Instr_Reg:ir|Instr15_0[4] } "NODE_NAME" } } { "Instr_Reg.vhd" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/Instr_Reg.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.756 ns) + CELL(0.053 ns) 3.352 ns control:ctrl\|Equal1~0 3 COMB LCCOMB_X10_Y10_N18 3 " "Info: 3: + IC(0.756 ns) + CELL(0.053 ns) = 3.352 ns; Loc. = LCCOMB_X10_Y10_N18; Fanout = 3; COMB Node = 'control:ctrl\|Equal1~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.809 ns" { Instr_Reg:ir|Instr15_0[4] control:ctrl|Equal1~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 691 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.053 ns) 3.723 ns control:ctrl\|Equal1~1 4 COMB LCCOMB_X9_Y10_N16 3 " "Info: 4: + IC(0.318 ns) + CELL(0.053 ns) = 3.723 ns; Loc. = LCCOMB_X9_Y10_N16; Fanout = 3; COMB Node = 'control:ctrl\|Equal1~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.371 ns" { control:ctrl|Equal1~0 control:ctrl|Equal1~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 691 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.555 ns) + CELL(0.225 ns) 4.503 ns control:ctrl\|Mux5~5 5 COMB LCCOMB_X6_Y10_N18 1 " "Info: 5: + IC(0.555 ns) + CELL(0.225 ns) = 4.503 ns; Loc. = LCCOMB_X6_Y10_N18; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { control:ctrl|Equal1~1 control:ctrl|Mux5~5 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.239 ns) + CELL(0.272 ns) 5.014 ns control:ctrl\|Mux5~6 6 COMB LCCOMB_X6_Y10_N12 2 " "Info: 6: + IC(0.239 ns) + CELL(0.272 ns) = 5.014 ns; Loc. = LCCOMB_X6_Y10_N12; Fanout = 2; COMB Node = 'control:ctrl\|Mux5~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.511 ns" { control:ctrl|Mux5~5 control:ctrl|Mux5~6 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.154 ns) 5.718 ns control:ctrl\|Mux5~7 7 COMB LCCOMB_X6_Y11_N20 1 " "Info: 7: + IC(0.550 ns) + CELL(0.154 ns) = 5.718 ns; Loc. = LCCOMB_X6_Y11_N20; Fanout = 1; COMB Node = 'control:ctrl\|Mux5~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { control:ctrl|Mux5~6 control:ctrl|Mux5~7 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.000 ns) 7.028 ns control:ctrl\|Mux5~7clkctrl 8 COMB CLKCTRL_G0 5 " "Info: 8: + IC(1.310 ns) + CELL(0.000 ns) = 7.028 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'control:ctrl\|Mux5~7clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.228 ns) 8.211 ns control:ctrl\|nextState\[2\] 9 REG LCCOMB_X5_Y10_N28 1 " "Info: 9: + IC(0.955 ns) + CELL(0.228 ns) = 8.211 ns; Loc. = LCCOMB_X5_Y10_N28; Fanout = 1; REG Node = 'control:ctrl\|nextState\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.183 ns" { control:ctrl|Mux5~7clkctrl control:ctrl|nextState[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.551 ns ( 31.07 % ) " "Info: Total cell delay = 2.551 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.660 ns ( 68.93 % ) " "Info: Total interconnect delay = 5.660 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { clk Instr_Reg:ir|Instr15_0[4] control:ctrl|Equal1~0 control:ctrl|Equal1~1 control:ctrl|Mux5~5 control:ctrl|Mux5~6 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[4] {} control:ctrl|Equal1~0 {} control:ctrl|Equal1~1 {} control:ctrl|Mux5~5 {} control:ctrl|Mux5~6 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[2] {} } { 0.000ns 0.000ns 0.977ns 0.756ns 0.318ns 0.555ns 0.239ns 0.550ns 1.310ns 0.955ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns 0.225ns 0.272ns 0.154ns 0.000ns 0.228ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.314 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.618 ns) 2.314 ns control:ctrl\|state\[4\] 2 REG LCFF_X5_Y10_N21 48 " "Info: 2: + IC(0.842 ns) + CELL(0.618 ns) = 2.314 ns; Loc. = LCFF_X5_Y10_N21; Fanout = 48; REG Node = 'control:ctrl\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.460 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 63.61 % ) " "Info: Total cell delay = 1.472 ns ( 63.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.842 ns ( 36.39 % ) " "Info: Total interconnect delay = 0.842 ns ( 36.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 0.842ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { clk Instr_Reg:ir|Instr15_0[4] control:ctrl|Equal1~0 control:ctrl|Equal1~1 control:ctrl|Mux5~5 control:ctrl|Mux5~6 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[4] {} control:ctrl|Equal1~0 {} control:ctrl|Equal1~1 {} control:ctrl|Mux5~5 {} control:ctrl|Mux5~6 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[2] {} } { 0.000ns 0.000ns 0.977ns 0.756ns 0.318ns 0.555ns 0.239ns 0.550ns 1.310ns 0.955ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns 0.225ns 0.272ns 0.154ns 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 0.842ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns - " "Info: - Micro clock to output delay of source is 0.094 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.754 ns - Shortest register register " "Info: - Shortest register to register delay is 0.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|state\[4\] 1 REG LCFF_X5_Y10_N21 48 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y10_N21; Fanout = 48; REG Node = 'control:ctrl\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|state[4] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns control:ctrl\|Mux3~0 2 COMB LCCOMB_X5_Y10_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X5_Y10_N20; Fanout = 1; COMB Node = 'control:ctrl\|Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { control:ctrl|state[4] control:ctrl|Mux3~0 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.201 ns) + CELL(0.053 ns) 0.495 ns control:ctrl\|Mux3~4 3 COMB LCCOMB_X5_Y10_N0 1 " "Info: 3: + IC(0.201 ns) + CELL(0.053 ns) = 0.495 ns; Loc. = LCCOMB_X5_Y10_N0; Fanout = 1; COMB Node = 'control:ctrl\|Mux3~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.254 ns" { control:ctrl|Mux3~0 control:ctrl|Mux3~4 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.206 ns) + CELL(0.053 ns) 0.754 ns control:ctrl\|nextState\[2\] 4 REG LCCOMB_X5_Y10_N28 1 " "Info: 4: + IC(0.206 ns) + CELL(0.053 ns) = 0.754 ns; Loc. = LCCOMB_X5_Y10_N28; Fanout = 1; REG Node = 'control:ctrl\|nextState\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.259 ns" { control:ctrl|Mux3~4 control:ctrl|nextState[2] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.347 ns ( 46.02 % ) " "Info: Total cell delay = 0.347 ns ( 46.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.407 ns ( 53.98 % ) " "Info: Total interconnect delay = 0.407 ns ( 53.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { control:ctrl|state[4] control:ctrl|Mux3~0 control:ctrl|Mux3~4 control:ctrl|nextState[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.754 ns" { control:ctrl|state[4] {} control:ctrl|Mux3~0 {} control:ctrl|Mux3~4 {} control:ctrl|nextState[2] {} } { 0.000ns 0.000ns 0.201ns 0.206ns } { 0.000ns 0.241ns 0.053ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.211 ns" { clk Instr_Reg:ir|Instr15_0[4] control:ctrl|Equal1~0 control:ctrl|Equal1~1 control:ctrl|Mux5~5 control:ctrl|Mux5~6 control:ctrl|Mux5~7 control:ctrl|Mux5~7clkctrl control:ctrl|nextState[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.211 ns" { clk {} clk~combout {} Instr_Reg:ir|Instr15_0[4] {} control:ctrl|Equal1~0 {} control:ctrl|Equal1~1 {} control:ctrl|Mux5~5 {} control:ctrl|Mux5~6 {} control:ctrl|Mux5~7 {} control:ctrl|Mux5~7clkctrl {} control:ctrl|nextState[2] {} } { 0.000ns 0.000ns 0.977ns 0.756ns 0.318ns 0.555ns 0.239ns 0.550ns 1.310ns 0.955ns } { 0.000ns 0.854ns 0.712ns 0.053ns 0.053ns 0.225ns 0.272ns 0.154ns 0.000ns 0.228ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.314 ns" { clk control:ctrl|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.314 ns" { clk {} clk~combout {} control:ctrl|state[4] {} } { 0.000ns 0.000ns 0.842ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.754 ns" { control:ctrl|state[4] control:ctrl|Mux3~0 control:ctrl|Mux3~4 control:ctrl|nextState[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.754 ns" { control:ctrl|state[4] {} control:ctrl|Mux3~0 {} control:ctrl|Mux3~4 {} control:ctrl|nextState[2] {} } { 0.000ns 0.000ns 0.201ns 0.206ns } { 0.000ns 0.241ns 0.053ns 0.053ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "div:DIV\|high\[26\] reset clk 11.267 ns register " "Info: tsu for register \"div:DIV\|high\[26\]\" (data pin = \"reset\", clock pin = \"clk\") is 11.267 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.658 ns + Longest pin register " "Info: + Longest pin to register delay is 13.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 704 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.484 ns) + CELL(0.545 ns) 5.893 ns div:DIV\|Add2~6 2 COMB LCCOMB_X10_Y15_N18 2 " "Info: 2: + IC(4.484 ns) + CELL(0.545 ns) = 5.893 ns; Loc. = LCCOMB_X10_Y15_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.029 ns" { reset div:DIV|Add2~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.928 ns div:DIV\|Add2~10 3 COMB LCCOMB_X10_Y15_N20 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.928 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~6 div:DIV|Add2~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.963 ns div:DIV\|Add2~14 4 COMB LCCOMB_X10_Y15_N22 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.963 ns; Loc. = LCCOMB_X10_Y15_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~10 div:DIV|Add2~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 5.998 ns div:DIV\|Add2~18 5 COMB LCCOMB_X10_Y15_N24 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.998 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~14 div:DIV|Add2~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.033 ns div:DIV\|Add2~22 6 COMB LCCOMB_X10_Y15_N26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.033 ns; Loc. = LCCOMB_X10_Y15_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~18 div:DIV|Add2~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.068 ns div:DIV\|Add2~26 7 COMB LCCOMB_X10_Y15_N28 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 6.068 ns; Loc. = LCCOMB_X10_Y15_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~22 div:DIV|Add2~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 6.236 ns div:DIV\|Add2~30 8 COMB LCCOMB_X10_Y15_N30 2 " "Info: 8: + IC(0.000 ns) + CELL(0.168 ns) = 6.236 ns; Loc. = LCCOMB_X10_Y15_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~26 div:DIV|Add2~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.271 ns div:DIV\|Add2~34 9 COMB LCCOMB_X10_Y14_N0 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.271 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~30 div:DIV|Add2~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.306 ns div:DIV\|Add2~38 10 COMB LCCOMB_X10_Y14_N2 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.306 ns; Loc. = LCCOMB_X10_Y14_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~34 div:DIV|Add2~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.341 ns div:DIV\|Add2~42 11 COMB LCCOMB_X10_Y14_N4 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.341 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~38 div:DIV|Add2~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.376 ns div:DIV\|Add2~46 12 COMB LCCOMB_X10_Y14_N6 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 6.376 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~42 div:DIV|Add2~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.411 ns div:DIV\|Add2~50 13 COMB LCCOMB_X10_Y14_N8 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 6.411 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~46 div:DIV|Add2~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.446 ns div:DIV\|Add2~54 14 COMB LCCOMB_X10_Y14_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 6.446 ns; Loc. = LCCOMB_X10_Y14_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~50 div:DIV|Add2~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.481 ns div:DIV\|Add2~58 15 COMB LCCOMB_X10_Y14_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 6.481 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~54 div:DIV|Add2~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 6.605 ns div:DIV\|Add2~62 16 COMB LCCOMB_X10_Y14_N14 2 " "Info: 16: + IC(0.000 ns) + CELL(0.124 ns) = 6.605 ns; Loc. = LCCOMB_X10_Y14_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~58 div:DIV|Add2~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.640 ns div:DIV\|Add2~66 17 COMB LCCOMB_X10_Y14_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 6.640 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~62 div:DIV|Add2~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.675 ns div:DIV\|Add2~70 18 COMB LCCOMB_X10_Y14_N18 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 6.675 ns; Loc. = LCCOMB_X10_Y14_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~66 div:DIV|Add2~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.710 ns div:DIV\|Add2~74 19 COMB LCCOMB_X10_Y14_N20 2 " "Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 6.710 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~70 div:DIV|Add2~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.745 ns div:DIV\|Add2~78 20 COMB LCCOMB_X10_Y14_N22 2 " "Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 6.745 ns; Loc. = LCCOMB_X10_Y14_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~74 div:DIV|Add2~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.780 ns div:DIV\|Add2~82 21 COMB LCCOMB_X10_Y14_N24 2 " "Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 6.780 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~78 div:DIV|Add2~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.815 ns div:DIV\|Add2~86 22 COMB LCCOMB_X10_Y14_N26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 6.815 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~82 div:DIV|Add2~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.850 ns div:DIV\|Add2~90 23 COMB LCCOMB_X10_Y14_N28 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 6.850 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~86 div:DIV|Add2~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 7.018 ns div:DIV\|Add2~94 24 COMB LCCOMB_X10_Y14_N30 2 " "Info: 24: + IC(0.000 ns) + CELL(0.168 ns) = 7.018 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~90 div:DIV|Add2~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.053 ns div:DIV\|Add2~98 25 COMB LCCOMB_X10_Y13_N0 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 7.053 ns; Loc. = LCCOMB_X10_Y13_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~94 div:DIV|Add2~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.088 ns div:DIV\|Add2~102 26 COMB LCCOMB_X10_Y13_N2 2 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 7.088 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~98 div:DIV|Add2~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.123 ns div:DIV\|Add2~106 27 COMB LCCOMB_X10_Y13_N4 2 " "Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 7.123 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~106'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~102 div:DIV|Add2~106 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.158 ns div:DIV\|Add2~110 28 COMB LCCOMB_X10_Y13_N6 2 " "Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 7.158 ns; Loc. = LCCOMB_X10_Y13_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~110'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~106 div:DIV|Add2~110 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.193 ns div:DIV\|Add2~114 29 COMB LCCOMB_X10_Y13_N8 2 " "Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 7.193 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~114'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~110 div:DIV|Add2~114 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.228 ns div:DIV\|Add2~118 30 COMB LCCOMB_X10_Y13_N10 2 " "Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 7.228 ns; Loc. = LCCOMB_X10_Y13_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~118'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~114 div:DIV|Add2~118 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.263 ns div:DIV\|Add2~122 31 COMB LCCOMB_X10_Y13_N12 2 " "Info: 31: + IC(0.000 ns) + CELL(0.035 ns) = 7.263 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~122'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~118 div:DIV|Add2~122 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 7.387 ns div:DIV\|Add2~126 32 COMB LCCOMB_X10_Y13_N14 2 " "Info: 32: + IC(0.000 ns) + CELL(0.124 ns) = 7.387 ns; Loc. = LCCOMB_X10_Y13_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~126'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~122 div:DIV|Add2~126 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.422 ns div:DIV\|Add2~130 33 COMB LCCOMB_X10_Y13_N16 2 " "Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 7.422 ns; Loc. = LCCOMB_X10_Y13_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~130'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~126 div:DIV|Add2~130 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.457 ns div:DIV\|Add2~134 34 COMB LCCOMB_X10_Y13_N18 2 " "Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 7.457 ns; Loc. = LCCOMB_X10_Y13_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~134'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~130 div:DIV|Add2~134 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.492 ns div:DIV\|Add2~138 35 COMB LCCOMB_X10_Y13_N20 2 " "Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 7.492 ns; Loc. = LCCOMB_X10_Y13_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~138'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~134 div:DIV|Add2~138 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.527 ns div:DIV\|Add2~142 36 COMB LCCOMB_X10_Y13_N22 2 " "Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 7.527 ns; Loc. = LCCOMB_X10_Y13_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~142'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~138 div:DIV|Add2~142 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.562 ns div:DIV\|Add2~146 37 COMB LCCOMB_X10_Y13_N24 2 " "Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 7.562 ns; Loc. = LCCOMB_X10_Y13_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~146'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~142 div:DIV|Add2~146 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.597 ns div:DIV\|Add2~150 38 COMB LCCOMB_X10_Y13_N26 2 " "Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 7.597 ns; Loc. = LCCOMB_X10_Y13_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~150'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~146 div:DIV|Add2~150 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.632 ns div:DIV\|Add2~154 39 COMB LCCOMB_X10_Y13_N28 2 " "Info: 39: + IC(0.000 ns) + CELL(0.035 ns) = 7.632 ns; Loc. = LCCOMB_X10_Y13_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~154'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~150 div:DIV|Add2~154 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 7.800 ns div:DIV\|Add2~158 40 COMB LCCOMB_X10_Y13_N30 2 " "Info: 40: + IC(0.000 ns) + CELL(0.168 ns) = 7.800 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~158'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~154 div:DIV|Add2~158 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.835 ns div:DIV\|Add2~162 41 COMB LCCOMB_X10_Y12_N0 2 " "Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 7.835 ns; Loc. = LCCOMB_X10_Y12_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~162'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~158 div:DIV|Add2~162 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.870 ns div:DIV\|Add2~166 42 COMB LCCOMB_X10_Y12_N2 2 " "Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 7.870 ns; Loc. = LCCOMB_X10_Y12_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~166'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~162 div:DIV|Add2~166 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.905 ns div:DIV\|Add2~170 43 COMB LCCOMB_X10_Y12_N4 2 " "Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 7.905 ns; Loc. = LCCOMB_X10_Y12_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~170'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~166 div:DIV|Add2~170 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.940 ns div:DIV\|Add2~174 44 COMB LCCOMB_X10_Y12_N6 2 " "Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 7.940 ns; Loc. = LCCOMB_X10_Y12_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~174'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~170 div:DIV|Add2~174 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.975 ns div:DIV\|Add2~178 45 COMB LCCOMB_X10_Y12_N8 2 " "Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 7.975 ns; Loc. = LCCOMB_X10_Y12_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~178'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~174 div:DIV|Add2~178 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.010 ns div:DIV\|Add2~182 46 COMB LCCOMB_X10_Y12_N10 2 " "Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 8.010 ns; Loc. = LCCOMB_X10_Y12_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~182'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~178 div:DIV|Add2~182 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.045 ns div:DIV\|Add2~186 47 COMB LCCOMB_X10_Y12_N12 2 " "Info: 47: + IC(0.000 ns) + CELL(0.035 ns) = 8.045 ns; Loc. = LCCOMB_X10_Y12_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~186'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~182 div:DIV|Add2~186 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 8.169 ns div:DIV\|Add2~190 48 COMB LCCOMB_X10_Y12_N14 2 " "Info: 48: + IC(0.000 ns) + CELL(0.124 ns) = 8.169 ns; Loc. = LCCOMB_X10_Y12_N14; Fanout = 2; COMB Node = 'div:DIV\|Add2~190'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~186 div:DIV|Add2~190 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.204 ns div:DIV\|Add2~194 49 COMB LCCOMB_X10_Y12_N16 2 " "Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 8.204 ns; Loc. = LCCOMB_X10_Y12_N16; Fanout = 2; COMB Node = 'div:DIV\|Add2~194'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~190 div:DIV|Add2~194 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.239 ns div:DIV\|Add2~198 50 COMB LCCOMB_X10_Y12_N18 2 " "Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 8.239 ns; Loc. = LCCOMB_X10_Y12_N18; Fanout = 2; COMB Node = 'div:DIV\|Add2~198'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~194 div:DIV|Add2~198 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.274 ns div:DIV\|Add2~202 51 COMB LCCOMB_X10_Y12_N20 2 " "Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 8.274 ns; Loc. = LCCOMB_X10_Y12_N20; Fanout = 2; COMB Node = 'div:DIV\|Add2~202'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~198 div:DIV|Add2~202 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.309 ns div:DIV\|Add2~206 52 COMB LCCOMB_X10_Y12_N22 2 " "Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 8.309 ns; Loc. = LCCOMB_X10_Y12_N22; Fanout = 2; COMB Node = 'div:DIV\|Add2~206'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~202 div:DIV|Add2~206 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.344 ns div:DIV\|Add2~210 53 COMB LCCOMB_X10_Y12_N24 2 " "Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 8.344 ns; Loc. = LCCOMB_X10_Y12_N24; Fanout = 2; COMB Node = 'div:DIV\|Add2~210'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~206 div:DIV|Add2~210 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.379 ns div:DIV\|Add2~214 54 COMB LCCOMB_X10_Y12_N26 2 " "Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 8.379 ns; Loc. = LCCOMB_X10_Y12_N26; Fanout = 2; COMB Node = 'div:DIV\|Add2~214'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~210 div:DIV|Add2~214 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.414 ns div:DIV\|Add2~218 55 COMB LCCOMB_X10_Y12_N28 2 " "Info: 55: + IC(0.000 ns) + CELL(0.035 ns) = 8.414 ns; Loc. = LCCOMB_X10_Y12_N28; Fanout = 2; COMB Node = 'div:DIV\|Add2~218'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~214 div:DIV|Add2~218 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.168 ns) 8.582 ns div:DIV\|Add2~222 56 COMB LCCOMB_X10_Y12_N30 2 " "Info: 56: + IC(0.000 ns) + CELL(0.168 ns) = 8.582 ns; Loc. = LCCOMB_X10_Y12_N30; Fanout = 2; COMB Node = 'div:DIV\|Add2~222'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.168 ns" { div:DIV|Add2~218 div:DIV|Add2~222 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.617 ns div:DIV\|Add2~226 57 COMB LCCOMB_X10_Y11_N0 2 " "Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 8.617 ns; Loc. = LCCOMB_X10_Y11_N0; Fanout = 2; COMB Node = 'div:DIV\|Add2~226'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~222 div:DIV|Add2~226 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.652 ns div:DIV\|Add2~230 58 COMB LCCOMB_X10_Y11_N2 2 " "Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 8.652 ns; Loc. = LCCOMB_X10_Y11_N2; Fanout = 2; COMB Node = 'div:DIV\|Add2~230'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~226 div:DIV|Add2~230 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.687 ns div:DIV\|Add2~234 59 COMB LCCOMB_X10_Y11_N4 2 " "Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 8.687 ns; Loc. = LCCOMB_X10_Y11_N4; Fanout = 2; COMB Node = 'div:DIV\|Add2~234'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~230 div:DIV|Add2~234 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.722 ns div:DIV\|Add2~238 60 COMB LCCOMB_X10_Y11_N6 2 " "Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 8.722 ns; Loc. = LCCOMB_X10_Y11_N6; Fanout = 2; COMB Node = 'div:DIV\|Add2~238'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~234 div:DIV|Add2~238 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.757 ns div:DIV\|Add2~242 61 COMB LCCOMB_X10_Y11_N8 2 " "Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 8.757 ns; Loc. = LCCOMB_X10_Y11_N8; Fanout = 2; COMB Node = 'div:DIV\|Add2~242'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~238 div:DIV|Add2~242 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.792 ns div:DIV\|Add2~246 62 COMB LCCOMB_X10_Y11_N10 2 " "Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 8.792 ns; Loc. = LCCOMB_X10_Y11_N10; Fanout = 2; COMB Node = 'div:DIV\|Add2~246'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~242 div:DIV|Add2~246 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 8.827 ns div:DIV\|Add2~250 63 COMB LCCOMB_X10_Y11_N12 2 " "Info: 63: + IC(0.000 ns) + CELL(0.035 ns) = 8.827 ns; Loc. = LCCOMB_X10_Y11_N12; Fanout = 2; COMB Node = 'div:DIV\|Add2~250'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add2~246 div:DIV|Add2~250 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 8.951 ns div:DIV\|Add2~254 64 COMB LCCOMB_X10_Y11_N14 1 " "Info: 64: + IC(0.000 ns) + CELL(0.124 ns) = 8.951 ns; Loc. = LCCOMB_X10_Y11_N14; Fanout = 1; COMB Node = 'div:DIV\|Add2~254'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { div:DIV|Add2~250 div:DIV|Add2~254 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.076 ns div:DIV\|Add2~257 65 COMB LCCOMB_X10_Y11_N16 161 " "Info: 65: + IC(0.000 ns) + CELL(0.125 ns) = 9.076 ns; Loc. = LCCOMB_X10_Y11_N16; Fanout = 161; COMB Node = 'div:DIV\|Add2~257'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add2~254 div:DIV|Add2~257 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 72 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.516 ns) 10.987 ns div:DIV\|Add5~2 66 COMB LCCOMB_X11_Y15_N0 2 " "Info: 66: + IC(1.395 ns) + CELL(0.516 ns) = 10.987 ns; Loc. = LCCOMB_X11_Y15_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.911 ns" { div:DIV|Add2~257 div:DIV|Add5~2 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.022 ns div:DIV\|Add5~6 67 COMB LCCOMB_X11_Y15_N2 2 " "Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 11.022 ns; Loc. = LCCOMB_X11_Y15_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~2 div:DIV|Add5~6 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.057 ns div:DIV\|Add5~10 68 COMB LCCOMB_X11_Y15_N4 2 " "Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 11.057 ns; Loc. = LCCOMB_X11_Y15_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~6 div:DIV|Add5~10 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.092 ns div:DIV\|Add5~14 69 COMB LCCOMB_X11_Y15_N6 2 " "Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 11.092 ns; Loc. = LCCOMB_X11_Y15_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~10 div:DIV|Add5~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.127 ns div:DIV\|Add5~18 70 COMB LCCOMB_X11_Y15_N8 2 " "Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 11.127 ns; Loc. = LCCOMB_X11_Y15_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~14 div:DIV|Add5~18 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.162 ns div:DIV\|Add5~22 71 COMB LCCOMB_X11_Y15_N10 2 " "Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 11.162 ns; Loc. = LCCOMB_X11_Y15_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~18 div:DIV|Add5~22 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.197 ns div:DIV\|Add5~26 72 COMB LCCOMB_X11_Y15_N12 2 " "Info: 72: + IC(0.000 ns) + CELL(0.035 ns) = 11.197 ns; Loc. = LCCOMB_X11_Y15_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~22 div:DIV|Add5~26 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 11.293 ns div:DIV\|Add5~30 73 COMB LCCOMB_X11_Y15_N14 2 " "Info: 73: + IC(0.000 ns) + CELL(0.096 ns) = 11.293 ns; Loc. = LCCOMB_X11_Y15_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add5~26 div:DIV|Add5~30 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.328 ns div:DIV\|Add5~34 74 COMB LCCOMB_X11_Y15_N16 2 " "Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 11.328 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~30 div:DIV|Add5~34 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.363 ns div:DIV\|Add5~38 75 COMB LCCOMB_X11_Y15_N18 2 " "Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 11.363 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~34 div:DIV|Add5~38 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.398 ns div:DIV\|Add5~42 76 COMB LCCOMB_X11_Y15_N20 2 " "Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 11.398 ns; Loc. = LCCOMB_X11_Y15_N20; Fanout = 2; COMB Node = 'div:DIV\|Add5~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~38 div:DIV|Add5~42 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.433 ns div:DIV\|Add5~46 77 COMB LCCOMB_X11_Y15_N22 2 " "Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 11.433 ns; Loc. = LCCOMB_X11_Y15_N22; Fanout = 2; COMB Node = 'div:DIV\|Add5~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~42 div:DIV|Add5~46 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.468 ns div:DIV\|Add5~50 78 COMB LCCOMB_X11_Y15_N24 2 " "Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 11.468 ns; Loc. = LCCOMB_X11_Y15_N24; Fanout = 2; COMB Node = 'div:DIV\|Add5~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~46 div:DIV|Add5~50 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.503 ns div:DIV\|Add5~54 79 COMB LCCOMB_X11_Y15_N26 2 " "Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 11.503 ns; Loc. = LCCOMB_X11_Y15_N26; Fanout = 2; COMB Node = 'div:DIV\|Add5~54'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~50 div:DIV|Add5~54 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.538 ns div:DIV\|Add5~58 80 COMB LCCOMB_X11_Y15_N28 2 " "Info: 80: + IC(0.000 ns) + CELL(0.035 ns) = 11.538 ns; Loc. = LCCOMB_X11_Y15_N28; Fanout = 2; COMB Node = 'div:DIV\|Add5~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~54 div:DIV|Add5~58 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 11.738 ns div:DIV\|Add5~62 81 COMB LCCOMB_X11_Y15_N30 2 " "Info: 81: + IC(0.000 ns) + CELL(0.200 ns) = 11.738 ns; Loc. = LCCOMB_X11_Y15_N30; Fanout = 2; COMB Node = 'div:DIV\|Add5~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { div:DIV|Add5~58 div:DIV|Add5~62 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.773 ns div:DIV\|Add5~66 82 COMB LCCOMB_X11_Y14_N0 2 " "Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 11.773 ns; Loc. = LCCOMB_X11_Y14_N0; Fanout = 2; COMB Node = 'div:DIV\|Add5~66'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~62 div:DIV|Add5~66 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.808 ns div:DIV\|Add5~70 83 COMB LCCOMB_X11_Y14_N2 2 " "Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 11.808 ns; Loc. = LCCOMB_X11_Y14_N2; Fanout = 2; COMB Node = 'div:DIV\|Add5~70'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~66 div:DIV|Add5~70 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.843 ns div:DIV\|Add5~74 84 COMB LCCOMB_X11_Y14_N4 2 " "Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 11.843 ns; Loc. = LCCOMB_X11_Y14_N4; Fanout = 2; COMB Node = 'div:DIV\|Add5~74'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~70 div:DIV|Add5~74 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.878 ns div:DIV\|Add5~78 85 COMB LCCOMB_X11_Y14_N6 2 " "Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 11.878 ns; Loc. = LCCOMB_X11_Y14_N6; Fanout = 2; COMB Node = 'div:DIV\|Add5~78'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~74 div:DIV|Add5~78 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.913 ns div:DIV\|Add5~82 86 COMB LCCOMB_X11_Y14_N8 2 " "Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 11.913 ns; Loc. = LCCOMB_X11_Y14_N8; Fanout = 2; COMB Node = 'div:DIV\|Add5~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~78 div:DIV|Add5~82 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.948 ns div:DIV\|Add5~86 87 COMB LCCOMB_X11_Y14_N10 2 " "Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 11.948 ns; Loc. = LCCOMB_X11_Y14_N10; Fanout = 2; COMB Node = 'div:DIV\|Add5~86'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~82 div:DIV|Add5~86 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 11.983 ns div:DIV\|Add5~90 88 COMB LCCOMB_X11_Y14_N12 2 " "Info: 88: + IC(0.000 ns) + CELL(0.035 ns) = 11.983 ns; Loc. = LCCOMB_X11_Y14_N12; Fanout = 2; COMB Node = 'div:DIV\|Add5~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~86 div:DIV|Add5~90 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 12.079 ns div:DIV\|Add5~94 89 COMB LCCOMB_X11_Y14_N14 2 " "Info: 89: + IC(0.000 ns) + CELL(0.096 ns) = 12.079 ns; Loc. = LCCOMB_X11_Y14_N14; Fanout = 2; COMB Node = 'div:DIV\|Add5~94'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { div:DIV|Add5~90 div:DIV|Add5~94 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.114 ns div:DIV\|Add5~98 90 COMB LCCOMB_X11_Y14_N16 2 " "Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 12.114 ns; Loc. = LCCOMB_X11_Y14_N16; Fanout = 2; COMB Node = 'div:DIV\|Add5~98'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~94 div:DIV|Add5~98 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.149 ns div:DIV\|Add5~102 91 COMB LCCOMB_X11_Y14_N18 2 " "Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 12.149 ns; Loc. = LCCOMB_X11_Y14_N18; Fanout = 2; COMB Node = 'div:DIV\|Add5~102'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { div:DIV|Add5~98 div:DIV|Add5~102 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 12.274 ns div:DIV\|Add5~105 92 COMB LCCOMB_X11_Y14_N20 1 " "Info: 92: + IC(0.000 ns) + CELL(0.125 ns) = 12.274 ns; Loc. = LCCOMB_X11_Y14_N20; Fanout = 1; COMB Node = 'div:DIV\|Add5~105'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { div:DIV|Add5~102 div:DIV|Add5~105 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 91 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.228 ns) 13.503 ns div:DIV\|high\[26\]~feeder 93 COMB LCCOMB_X10_Y8_N2 1 " "Info: 93: + IC(1.001 ns) + CELL(0.228 ns) = 13.503 ns; Loc. = LCCOMB_X10_Y8_N2; Fanout = 1; COMB Node = 'div:DIV\|high\[26\]~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { div:DIV|Add5~105 div:DIV|high[26]~feeder } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 13.658 ns div:DIV\|high\[26\] 94 REG LCFF_X10_Y8_N3 1 " "Info: 94: + IC(0.000 ns) + CELL(0.155 ns) = 13.658 ns; Loc. = LCFF_X10_Y8_N3; Fanout = 1; REG Node = 'div:DIV\|high\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div:DIV|high[26]~feeder div:DIV|high[26] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.778 ns ( 49.63 % ) " "Info: Total cell delay = 6.778 ns ( 49.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.880 ns ( 50.37 % ) " "Info: Total interconnect delay = 6.880 ns ( 50.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.658 ns" { reset div:DIV|Add2~6 div:DIV|Add2~10 div:DIV|Add2~14 div:DIV|Add2~18 div:DIV|Add2~22 div:DIV|Add2~26 div:DIV|Add2~30 div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~105 div:DIV|high[26]~feeder div:DIV|high[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.658 ns" { reset {} reset~combout {} div:DIV|Add2~6 {} div:DIV|Add2~10 {} div:DIV|Add2~14 {} div:DIV|Add2~18 {} div:DIV|Add2~22 {} div:DIV|Add2~26 {} div:DIV|Add2~30 {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~105 {} div:DIV|high[26]~feeder {} div:DIV|high[26] {} } { 0.000ns 0.000ns 4.484ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.395ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.001ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.125ns 0.228ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.481 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.481 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1949 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1949; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.618 ns) 2.481 ns div:DIV\|high\[26\] 3 REG LCFF_X10_Y8_N3 1 " "Info: 3: + IC(0.666 ns) + CELL(0.618 ns) = 2.481 ns; Loc. = LCFF_X10_Y8_N3; Fanout = 1; REG Node = 'div:DIV\|high\[26\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.284 ns" { clk~clkctrl div:DIV|high[26] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.33 % ) " "Info: Total cell delay = 1.472 ns ( 59.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.009 ns ( 40.67 % ) " "Info: Total interconnect delay = 1.009 ns ( 40.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl div:DIV|high[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[26] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.658 ns" { reset div:DIV|Add2~6 div:DIV|Add2~10 div:DIV|Add2~14 div:DIV|Add2~18 div:DIV|Add2~22 div:DIV|Add2~26 div:DIV|Add2~30 div:DIV|Add2~34 div:DIV|Add2~38 div:DIV|Add2~42 div:DIV|Add2~46 div:DIV|Add2~50 div:DIV|Add2~54 div:DIV|Add2~58 div:DIV|Add2~62 div:DIV|Add2~66 div:DIV|Add2~70 div:DIV|Add2~74 div:DIV|Add2~78 div:DIV|Add2~82 div:DIV|Add2~86 div:DIV|Add2~90 div:DIV|Add2~94 div:DIV|Add2~98 div:DIV|Add2~102 div:DIV|Add2~106 div:DIV|Add2~110 div:DIV|Add2~114 div:DIV|Add2~118 div:DIV|Add2~122 div:DIV|Add2~126 div:DIV|Add2~130 div:DIV|Add2~134 div:DIV|Add2~138 div:DIV|Add2~142 div:DIV|Add2~146 div:DIV|Add2~150 div:DIV|Add2~154 div:DIV|Add2~158 div:DIV|Add2~162 div:DIV|Add2~166 div:DIV|Add2~170 div:DIV|Add2~174 div:DIV|Add2~178 div:DIV|Add2~182 div:DIV|Add2~186 div:DIV|Add2~190 div:DIV|Add2~194 div:DIV|Add2~198 div:DIV|Add2~202 div:DIV|Add2~206 div:DIV|Add2~210 div:DIV|Add2~214 div:DIV|Add2~218 div:DIV|Add2~222 div:DIV|Add2~226 div:DIV|Add2~230 div:DIV|Add2~234 div:DIV|Add2~238 div:DIV|Add2~242 div:DIV|Add2~246 div:DIV|Add2~250 div:DIV|Add2~254 div:DIV|Add2~257 div:DIV|Add5~2 div:DIV|Add5~6 div:DIV|Add5~10 div:DIV|Add5~14 div:DIV|Add5~18 div:DIV|Add5~22 div:DIV|Add5~26 div:DIV|Add5~30 div:DIV|Add5~34 div:DIV|Add5~38 div:DIV|Add5~42 div:DIV|Add5~46 div:DIV|Add5~50 div:DIV|Add5~54 div:DIV|Add5~58 div:DIV|Add5~62 div:DIV|Add5~66 div:DIV|Add5~70 div:DIV|Add5~74 div:DIV|Add5~78 div:DIV|Add5~82 div:DIV|Add5~86 div:DIV|Add5~90 div:DIV|Add5~94 div:DIV|Add5~98 div:DIV|Add5~102 div:DIV|Add5~105 div:DIV|high[26]~feeder div:DIV|high[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.658 ns" { reset {} reset~combout {} div:DIV|Add2~6 {} div:DIV|Add2~10 {} div:DIV|Add2~14 {} div:DIV|Add2~18 {} div:DIV|Add2~22 {} div:DIV|Add2~26 {} div:DIV|Add2~30 {} div:DIV|Add2~34 {} div:DIV|Add2~38 {} div:DIV|Add2~42 {} div:DIV|Add2~46 {} div:DIV|Add2~50 {} div:DIV|Add2~54 {} div:DIV|Add2~58 {} div:DIV|Add2~62 {} div:DIV|Add2~66 {} div:DIV|Add2~70 {} div:DIV|Add2~74 {} div:DIV|Add2~78 {} div:DIV|Add2~82 {} div:DIV|Add2~86 {} div:DIV|Add2~90 {} div:DIV|Add2~94 {} div:DIV|Add2~98 {} div:DIV|Add2~102 {} div:DIV|Add2~106 {} div:DIV|Add2~110 {} div:DIV|Add2~114 {} div:DIV|Add2~118 {} div:DIV|Add2~122 {} div:DIV|Add2~126 {} div:DIV|Add2~130 {} div:DIV|Add2~134 {} div:DIV|Add2~138 {} div:DIV|Add2~142 {} div:DIV|Add2~146 {} div:DIV|Add2~150 {} div:DIV|Add2~154 {} div:DIV|Add2~158 {} div:DIV|Add2~162 {} div:DIV|Add2~166 {} div:DIV|Add2~170 {} div:DIV|Add2~174 {} div:DIV|Add2~178 {} div:DIV|Add2~182 {} div:DIV|Add2~186 {} div:DIV|Add2~190 {} div:DIV|Add2~194 {} div:DIV|Add2~198 {} div:DIV|Add2~202 {} div:DIV|Add2~206 {} div:DIV|Add2~210 {} div:DIV|Add2~214 {} div:DIV|Add2~218 {} div:DIV|Add2~222 {} div:DIV|Add2~226 {} div:DIV|Add2~230 {} div:DIV|Add2~234 {} div:DIV|Add2~238 {} div:DIV|Add2~242 {} div:DIV|Add2~246 {} div:DIV|Add2~250 {} div:DIV|Add2~254 {} div:DIV|Add2~257 {} div:DIV|Add5~2 {} div:DIV|Add5~6 {} div:DIV|Add5~10 {} div:DIV|Add5~14 {} div:DIV|Add5~18 {} div:DIV|Add5~22 {} div:DIV|Add5~26 {} div:DIV|Add5~30 {} div:DIV|Add5~34 {} div:DIV|Add5~38 {} div:DIV|Add5~42 {} div:DIV|Add5~46 {} div:DIV|Add5~50 {} div:DIV|Add5~54 {} div:DIV|Add5~58 {} div:DIV|Add5~62 {} div:DIV|Add5~66 {} div:DIV|Add5~70 {} div:DIV|Add5~74 {} div:DIV|Add5~78 {} div:DIV|Add5~82 {} div:DIV|Add5~86 {} div:DIV|Add5~90 {} div:DIV|Add5~94 {} div:DIV|Add5~98 {} div:DIV|Add5~102 {} div:DIV|Add5~105 {} div:DIV|high[26]~feeder {} div:DIV|high[26] {} } { 0.000ns 0.000ns 4.484ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.395ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.001ns 0.000ns } { 0.000ns 0.864ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.168ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.125ns 0.228ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.481 ns" { clk clk~clkctrl div:DIV|high[26] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.481 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|high[26] {} } { 0.000ns 0.000ns 0.343ns 0.666ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk mem_adress_in\[15\] control:ctrl\|iord\[1\] 14.220 ns register " "Info: tco from clock \"clk\" to destination pin \"mem_adress_in\[15\]\" through register \"control:ctrl\|iord\[1\]\" is 14.220 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.004 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.004 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.712 ns) 2.559 ns control:ctrl\|state\[5\] 2 REG LCFF_X5_Y11_N25 50 " "Info: 2: + IC(0.993 ns) + CELL(0.712 ns) = 2.559 ns; Loc. = LCFF_X5_Y11_N25; Fanout = 50; REG Node = 'control:ctrl\|state\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clk control:ctrl|state[5] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 116 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.225 ns) 3.580 ns control:ctrl\|WideOr84~1 3 COMB LCCOMB_X1_Y10_N28 2 " "Info: 3: + IC(0.796 ns) + CELL(0.225 ns) = 3.580 ns; Loc. = LCCOMB_X1_Y10_N28; Fanout = 2; COMB Node = 'control:ctrl\|WideOr84~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.021 ns" { control:ctrl|state[5] control:ctrl|WideOr84~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.215 ns) + CELL(0.225 ns) 4.020 ns control:ctrl\|Decoder2~1 4 COMB LCCOMB_X1_Y10_N10 1 " "Info: 4: + IC(0.215 ns) + CELL(0.225 ns) = 4.020 ns; Loc. = LCCOMB_X1_Y10_N10; Fanout = 1; COMB Node = 'control:ctrl\|Decoder2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.440 ns" { control:ctrl|WideOr84~1 control:ctrl|Decoder2~1 } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.000 ns) 5.019 ns control:ctrl\|Decoder2~1clkctrl 5 COMB CLKCTRL_G2 42 " "Info: 5: + IC(0.999 ns) + CELL(0.000 ns) = 5.019 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'control:ctrl\|Decoder2~1clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { control:ctrl|Decoder2~1 control:ctrl|Decoder2~1clkctrl } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.053 ns) 6.004 ns control:ctrl\|iord\[1\] 6 REG LCCOMB_X7_Y8_N20 11 " "Info: 6: + IC(0.932 ns) + CELL(0.053 ns) = 6.004 ns; Loc. = LCCOMB_X7_Y8_N20; Fanout = 11; REG Node = 'control:ctrl\|iord\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.985 ns" { control:ctrl|Decoder2~1clkctrl control:ctrl|iord[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.069 ns ( 34.46 % ) " "Info: Total cell delay = 2.069 ns ( 34.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.935 ns ( 65.54 % ) " "Info: Total interconnect delay = 3.935 ns ( 65.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { clk control:ctrl|state[5] control:ctrl|WideOr84~1 control:ctrl|Decoder2~1 control:ctrl|Decoder2~1clkctrl control:ctrl|iord[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { clk {} clk~combout {} control:ctrl|state[5] {} control:ctrl|WideOr84~1 {} control:ctrl|Decoder2~1 {} control:ctrl|Decoder2~1clkctrl {} control:ctrl|iord[1] {} } { 0.000ns 0.000ns 0.993ns 0.796ns 0.215ns 0.999ns 0.932ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.216 ns + Longest register pin " "Info: + Longest register to pin delay is 8.216 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control:ctrl\|iord\[1\] 1 REG LCCOMB_X7_Y8_N20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y8_N20; Fanout = 11; REG Node = 'control:ctrl\|iord\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { control:ctrl|iord[1] } "NODE_NAME" } } { "control.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/control.v" 120 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.479 ns) + CELL(0.053 ns) 1.532 ns mux32_8x1:mux_iord\|out\[14\]~9 2 COMB LCCOMB_X15_Y10_N20 23 " "Info: 2: + IC(1.479 ns) + CELL(0.053 ns) = 1.532 ns; Loc. = LCCOMB_X15_Y10_N20; Fanout = 23; COMB Node = 'mux32_8x1:mux_iord\|out\[14\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { control:ctrl|iord[1] mux32_8x1:mux_iord|out[14]~9 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.378 ns) 3.708 ns mux32_8x1:mux_iord\|out\[15\]~17 3 COMB LCCOMB_X21_Y14_N4 1 " "Info: 3: + IC(1.798 ns) + CELL(0.378 ns) = 3.708 ns; Loc. = LCCOMB_X21_Y14_N4; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord\|out\[15\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.176 ns" { mux32_8x1:mux_iord|out[14]~9 mux32_8x1:mux_iord|out[15]~17 } "NODE_NAME" } } { "mux32_8x1.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/mux32_8x1.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.556 ns) + CELL(1.952 ns) 8.216 ns mem_adress_in\[15\] 4 PIN PIN_V10 0 " "Info: 4: + IC(2.556 ns) + CELL(1.952 ns) = 8.216 ns; Loc. = PIN_V10; Fanout = 0; PIN Node = 'mem_adress_in\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.508 ns" { mux32_8x1:mux_iord|out[15]~17 mem_adress_in[15] } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.383 ns ( 29.00 % ) " "Info: Total cell delay = 2.383 ns ( 29.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.833 ns ( 71.00 % ) " "Info: Total interconnect delay = 5.833 ns ( 71.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.216 ns" { control:ctrl|iord[1] mux32_8x1:mux_iord|out[14]~9 mux32_8x1:mux_iord|out[15]~17 mem_adress_in[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.216 ns" { control:ctrl|iord[1] {} mux32_8x1:mux_iord|out[14]~9 {} mux32_8x1:mux_iord|out[15]~17 {} mem_adress_in[15] {} } { 0.000ns 1.479ns 1.798ns 2.556ns } { 0.000ns 0.053ns 0.378ns 1.952ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.004 ns" { clk control:ctrl|state[5] control:ctrl|WideOr84~1 control:ctrl|Decoder2~1 control:ctrl|Decoder2~1clkctrl control:ctrl|iord[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.004 ns" { clk {} clk~combout {} control:ctrl|state[5] {} control:ctrl|WideOr84~1 {} control:ctrl|Decoder2~1 {} control:ctrl|Decoder2~1clkctrl {} control:ctrl|iord[1] {} } { 0.000ns 0.000ns 0.993ns 0.796ns 0.215ns 0.999ns 0.932ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.225ns 0.000ns 0.053ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.216 ns" { control:ctrl|iord[1] mux32_8x1:mux_iord|out[14]~9 mux32_8x1:mux_iord|out[15]~17 mem_adress_in[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.216 ns" { control:ctrl|iord[1] {} mux32_8x1:mux_iord|out[14]~9 {} mux32_8x1:mux_iord|out[15]~17 {} mem_adress_in[15] {} } { 0.000ns 1.479ns 1.798ns 2.556ns } { 0.000ns 0.053ns 0.378ns 1.952ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "div:DIV\|divisor\[48\] reset clk -2.553 ns register " "Info: th for register \"div:DIV\|divisor\[48\]\" (data pin = \"reset\", clock pin = \"clk\") is -2.553 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.482 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.482 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 19 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 1949 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1949; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.618 ns) 2.482 ns div:DIV\|divisor\[48\] 3 REG LCFF_X9_Y16_N25 3 " "Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X9_Y16_N25; Fanout = 3; REG Node = 'div:DIV\|divisor\[48\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { clk~clkctrl div:DIV|divisor[48] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.31 % ) " "Info: Total cell delay = 1.472 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.010 ns ( 40.69 % ) " "Info: Total interconnect delay = 1.010 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl div:DIV|divisor[48] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|divisor[48] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 23 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.184 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.184 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 704 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 704; PIN Node = 'reset'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "cpu.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/cpu.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.112 ns) + CELL(0.053 ns) 5.029 ns div:DIV\|divisor~14 2 COMB LCCOMB_X9_Y16_N24 1 " "Info: 2: + IC(4.112 ns) + CELL(0.053 ns) = 5.029 ns; Loc. = LCCOMB_X9_Y16_N24; Fanout = 1; COMB Node = 'div:DIV\|divisor~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.165 ns" { reset div:DIV|divisor~14 } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.184 ns div:DIV\|divisor\[48\] 3 REG LCFF_X9_Y16_N25 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.184 ns; Loc. = LCFF_X9_Y16_N25; Fanout = 3; REG Node = 'div:DIV\|divisor\[48\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { div:DIV|divisor~14 div:DIV|divisor[48] } "NODE_NAME" } } { "div.v" "" { Text "C:/Users/vinij/Desktop/proj_hardware/boa sorte/div.v" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.072 ns ( 20.68 % ) " "Info: Total cell delay = 1.072 ns ( 20.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.112 ns ( 79.32 % ) " "Info: Total interconnect delay = 4.112 ns ( 79.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { reset div:DIV|divisor~14 div:DIV|divisor[48] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.184 ns" { reset {} reset~combout {} div:DIV|divisor~14 {} div:DIV|divisor[48] {} } { 0.000ns 0.000ns 4.112ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.482 ns" { clk clk~clkctrl div:DIV|divisor[48] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.482 ns" { clk {} clk~combout {} clk~clkctrl {} div:DIV|divisor[48] {} } { 0.000ns 0.000ns 0.343ns 0.667ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.184 ns" { reset div:DIV|divisor~14 div:DIV|divisor[48] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.184 ns" { reset {} reset~combout {} div:DIV|divisor~14 {} div:DIV|divisor[48] {} } { 0.000ns 0.000ns 4.112ns 0.000ns } { 0.000ns 0.864ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 52 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 18 03:03:06 2019 " "Info: Processing ended: Sat May 18 03:03:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
