$date
	Wed Oct 29 16:27:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module ImmGen_tb $end
$var wire 64 ! imm [63:0] $end
$var reg 64 " expected [63:0] $end
$var reg 32 # inst [31:0] $end
$var integer 32 $ errors [31:0] $end
$scope module uut $end
$var wire 32 % inst [31:0] $end
$var wire 7 & opcode [6:0] $end
$var reg 64 ' imm [63:0] $end
$upscope $end
$scope task check $end
$var reg 64 ( exp [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b101 (
b101 '
b10011 &
b10100010000000010010011 %
b0 $
b10100010000000010010011 #
b101 "
b101 !
$end
#1000
b1000 !
b1000 '
b100011 &
b1000 "
b1000 (
b100010010010000100011 #
b100010010010000100011 %
#2000
b1111111111111111111111111111111111111111111111111111111111100000 !
b1111111111111111111111111111111111111111111111111111111111100000 '
b1100011 &
b1111111111111111111111111111111111111111111111111111111111100000 "
b1111111111111111111111111111111111111111111111111111111111100000 (
b11111100001000001000000011100011 #
b11111100001000001000000011100011 %
#3000
b10101011110011011110000000000000 !
b10101011110011011110000000000000 '
b110111 &
b10101011110011011110000000000000 "
b10101011110011011110000000000000 (
b10101011110011011110000010110111 #
b10101011110011011110000010110111 %
#4000
b100010110010010001 !
b100010110010010001 '
b1101111 &
b100010110010010001 "
b100010110010010001 (
b10010001101000101000011101111 #
b10010001101000101000011101111 %
#5000
b1111111111111111111111111111111111111111111111111111111111111111 !
b1111111111111111111111111111111111111111111111111111111111111111 '
b0 &
b1111111111111111111111111111111111111111111111111111111111111111 "
b1111111111111111111111111111111111111111111111111111111111111111 (
b11111111111100010000000010000000 #
b11111111111100010000000010000000 %
#6000
