{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1573844271293 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1573844271303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 18:57:51 2019 " "Processing started: Fri Nov 15 18:57:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1573844271303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844271303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DecoderParallel -c DecoderParallel " "Command: quartus_map --read_settings_files=on --write_settings_files=off DecoderParallel -c DecoderParallel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844271303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1573844272297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1573844272297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoderp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoderp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DecoderP-structure " "Found design unit 1: DecoderP-structure" {  } { { "DecoderP.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/DecoderP.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289077 ""} { "Info" "ISGN_ENTITY_NAME" "1 DecoderP " "Found entity 1: DecoderP" {  } { { "DecoderP.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/DecoderP.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844289077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 10 5 " "Found 10 design units, including 5 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateOr2-logicFunction " "Found design unit 3: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateNor2-logicFunction " "Found design unit 4: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateXor2-logicFunction " "Found design unit 5: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289090 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289090 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289090 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateOr2 " "Found entity 3: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289090 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateNor2 " "Found entity 4: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289090 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateXor2 " "Found entity 5: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/simpleLogic.vhd" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844289090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file validation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Validation-logFunction " "Found design unit 1: Validation-logFunction" {  } { { "Validation.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/Validation.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289102 ""} { "Info" "ISGN_ENTITY_NAME" "1 Validation " "Found entity 1: Validation" {  } { { "Validation.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/Validation.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1573844289102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844289102 ""}
{ "Error" "EVRFX_VHDL_ILLEGAL_RANGE_CONSTRAINT_IN_EXPRESSION" "DecoderP.vhd(95) " "VHDL error at DecoderP.vhd(95): illegal range constraint in expression" {  } { { "DecoderP.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/DecoderP.vhd" 95 0 0 } }  } 0 10368 "VHDL error at %1!s!: illegal range constraint in expression" 0 0 "Analysis & Synthesis" 0 -1 1573844289104 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_A_TYPE" "indexed name DecoderP.vhd(95) " "VHDL error at DecoderP.vhd(95): indexed name type is used but not declared" {  } { { "DecoderP.vhd" "" { Text "C:/Users/lenin/Google Drive/UA/4ano/ACA/Pratica/Assignment1/Decoder/DecoderP.vhd" 95 0 0 } }  } 0 10479 "VHDL error at %2!s!: %1!s! type is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1573844289104 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573844289306 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 15 18:58:09 2019 " "Processing ended: Fri Nov 15 18:58:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573844289306 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573844289306 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573844289306 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1573844289306 ""}
