#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Sep 22 08:58:10 2020
# Process ID: 21268
# Current directory: C:/Users/ASUS/Desktop/Sem/filter_project_with_uart
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent44896 C:\Users\ASUS\Desktop\Sem\filter_project_with_uart\filter_project_with_uart.xpr
# Log file: C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/vivado.log
# Journal file: C:/Users/ASUS/Desktop/Sem/filter_project_with_uart\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.runs/impl_1/median_filter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.runs/impl_1/median_filter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
open_project C:/Users/ASUS/Desktop/Sem7/HDL/filter_project/filter_project.xpr
update_compile_order -fileset sources_1
current_project filter_project_with_uart
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.runs/impl_1/median_filter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.runs/impl_1/median_filter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.runs/impl_1/median_filter.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.runs/impl_1/median_filter.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
file mkdir C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.srcs/sim_1/new/mux_for_rams_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.srcs/sim_1/new/mux_for_rams_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mux_for_rams_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source mux_for_rams_tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.srcs/sim_1/new/padding_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.srcs/sim_1/new/padding_tb.vhd
update_compile_order -fileset sim_1
current_project filter_project
current_project filter_project_with_uart
current_project filter_project
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {c:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.srcs/sources_1/ip/input_output_ram/input_image.coe} CONFIG.Fill_Remaining_Memory_Locations {false}] [get_ips input_output_ram]
current_project filter_project_with_uart
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top padding_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source padding_tb.tcl
current_project filter_project
current_project filter_project_with_uart
close_sim
launch_simulation
source padding_tb.tcl
current_project filter_project
current_project filter_project_with_uart
relaunch_sim
relaunch_sim
close_sim
set_property -name {xsim.simulate.runtime} -value {5000ns} -objects [get_filesets sim_1]
launch_simulation
source padding_tb.tcl
close_sim
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_1]
launch_simulation
source padding_tb.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.srcs/sim_1/new/convolve_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.srcs/sim_1/new/convolve_tb.vhd
update_compile_order -fileset sim_1
current_project filter_project
current_project filter_project_with_uart
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.srcs/sim_1/new/control_unit_tb.vhd w ]
add_files -fileset sim_1 C:/Users/ASUS/Desktop/Sem/filter_project_with_uart/filter_project_with_uart.srcs/sim_1/new/control_unit_tb.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top control_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source control_unit_tb.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top median_filter [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
synth_design -rtl -name rtl_1
close_design
close_project
