
attach ../modelgen_0.so


verilog

`modelgen
module test_cs0(np, nn);
electrical np, nn;

analog begin
	real i;
	i = 1;
	I(np,nn) <+ i;
end

endmodule

!make test_cs0.so > /dev/null
attach ./test_cs0.so

test_cs0 dut(1,2);
vsource v1(1, 0);
resistor #(.r(10)) v2(2, 0);

list

print dc v(nodes)
dc v1 0 1 .1
