xrun(64): 19.03-s009: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun(64)	19.03-s009: Started on May 23, 2024 at 02:00:30 KST
xrun
	-f xrun_arg
		-access rwc
		-64
		-smartorder
		-SV
		-v93
		-licqueue
		-ALLOWREDEFINITION
		-relax
		-namemap_mixgen
		+DISABLEGENCHK
		-incdir ../header
		-top tb_afu_top_random
		-f filelist
			/tools/Xilinx/Vivado/2020.2/data/verilog/src/glbl.v
			../header/clst_pkg.sv
			../header/afu_axi_if_pkg.sv
			../header/cxlip_top_pkg.sv
			../header/mc_axi_if_pkg.sv
			../ip/axis_data_fifo/sim/axis_data_fifo_0.v
			../ip/axis_data_fifo/hdl/axis_data_fifo_v2_0_vl_rfs.v
			../ip/axis_data_fifo/hdl/axis_infrastructure_v1_1_vl_rfs.v
			../ip/fifo/fifo_w32_d256/sim/fifo_w32_d256.v
			../ip/fifo/fifo_w32_d256/fifo_1923/sim/fifo_w32_d256_fifo_1923_rmok3kq.v
			../src/one_hash_computation.sv
			../src/hash_computation.sv
			../src/min_computation.sv
			../src/sketch.sv
			../src/cm_sketch.sv
			../src/cam.sv
			../src/hot_tracker.sv
			../src/hot_tracker_top.sv
			../src/afu_top.sv
			../src/axis_data_fifo.sv
			./tb_afu_top_random.sv
		-incdir ../ip/axis_data_fifo/hdl
		-y /tools/Xilinx/Vivado/2020.2/data/verilog/src/unisims
		-cdslib /home/jhpark/workspace/vivado/compile_simlib/cds_unisims_ver.lib
		-top glbl
	-define WAVE
	-define SIM
	-define XILINX
	+define+W=64
	+define+NUM_HASH=4
	+define+NUM_ENTRY=25
	+define+NUM_INPUT=100
xrun: *W,MLIBEXT: -y option was used without -libext flag.
Recompiling... reason: file '../src/cam.sv' is newer than expected.
	expected: Thu May 23 01:56:59 2024
	actual:   Thu May 23 02:00:10 2024
file: ../src/one_hash_computation.sv
    $random;
          |
xmvlog: *W,NOSYST (../src/one_hash_computation.sv,35|10): System function '$random' invoked as a task. Return value will be ignored.
file: ../src/min_computation.sv
	module worklib.min_computation:sv
		errors: 0, warnings: 0
file: ../src/sketch.sv
	module worklib.sketch:sv
		errors: 0, warnings: 0
file: ../src/cm_sketch.sv
	module worklib.cm_sketch:sv
		errors: 0, warnings: 0
file: ./tb_afu_top_random.sv
`define NUM_INPUT 100 
                      |
xmvlog: *W,MACNDF (./tb_afu_top_random.sv,8|22): The text macro 'NUM_INPUT' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define W 4096
              |
xmvlog: *W,MACNDF (./tb_afu_top_random.sv,11|14): The text macro 'W' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define NUM_HASH 4
                  |
xmvlog: *W,MACNDF (./tb_afu_top_random.sv,12|18): The text macro 'NUM_HASH' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
`define NUM_ENTRY 25
                    |
xmvlog: *W,MACNDF (./tb_afu_top_random.sv,16|20): The text macro 'NUM_ENTRY' has also been defined on the command line using the -DEFINE command line option.  The compiler will ignore the definition found in the Verilog source code.
      $fscanf(trace_file, "%d\n", araddr_fifo);
            |
xmvlog: *W,NOSYST (./tb_afu_top_random.sv,149|12): System function '$fscanf' invoked as a task. Return value will be ignored.
xmvlog: *W,LIBNOU: Library "/tools/Xilinx/Vivado/2020.2/data/verilog/src/unisims" given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 5
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
		Caching library 'worklib' ....... Done
	Top level design units:
		clst_pkg
		afu_axi_if_pkg
		cxlip_top_pkg
		mc_axi_if_pkg
		$unit_0x1d809841
		tb_afu_top_random
		glbl
xmelab: *W,CUSRCH: Resolved design unit 'xpm_fifo_axis' at 'xpm_fifo_axis_inst' to 'xpm.xpm_fifo_axis:module' through a global search of all libraries.
xmelab: *W,CUSRCH: Resolved design unit 'xpm_fifo_base' at 'xpm_fifo_base_inst' to 'xpm.xpm_fifo_base:module' through a global search of all libraries.
xmelab: *W,CUSRCH: Resolved design unit 'xpm_fifo_rst' at 'xpm_fifo_rst_inst' to 'xpm.xpm_fifo_rst:module' through a global search of all libraries.
xmelab: *W,CUSRCH: Resolved design unit 'xpm_fifo_reg_bit' at 'rst_d1_inst' to 'xpm.xpm_fifo_reg_bit:module' through a global search of all libraries.
xmelab: *W,CUSRCH: Resolved design unit 'xpm_counter_updn' at 'wrp_inst' to 'xpm.xpm_counter_updn:module' through a global search of all libraries.
xmelab: *W,CUSRCH: Resolved design unit 'xpm_memory_base' at 'xpm_memory_base_inst' to 'xpm.xpm_memory_base:module' through a global search of all libraries.
xmelab: *W,CUSRCH: Resolved design unit 'xpm_cdc_sync_rst' at 'xpm_cdc_sync_rst_inst' to 'xpm.xpm_cdc_sync_rst:module' through a global search of all libraries.
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  .s_axis_tdata   ( araddr ), // {araddr[ADDR_SIZE-1:ADDR_SIZE-DATA_SIZE], {{ADDR_SIZE-DATA_SIZE}{1'b0}}}
                         |
xmelab: *W,CUVMPW (../src/hot_tracker_top.sv,325|25): port sizes differ in port connection (52/32).
  .m_axis_tdata   ( araddr_h2c   )
                             |
xmelab: *W,CUVMPW (../src/hot_tracker_top.sv,327|29): port sizes differ in port connection (28/32).
    .s_axis_tstrb(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,112|19): port sizes differ in port connection (64/4).
    .s_axis_tkeep(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,113|19): port sizes differ in port connection (64/4).
  .s_axis_tdata   ( mig_addr_h2c  ),
                               |
xmelab: *W,CUVMPW (../src/hot_tracker_top.sv,343|31): port sizes differ in port connection (28/32).
  .m_axis_tdata   ( mig_addr        )
                           |
xmelab: *W,CUVMPW (../src/hot_tracker_top.sv,345|27): port sizes differ in port connection (28/32).
    .s_axis_tstrb(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,112|19): port sizes differ in port connection (64/4).
    .s_axis_tkeep(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,113|19): port sizes differ in port connection (64/4).
  .s_axis_tdata   ( awaddr_fifo  ),
                              |
xmelab: *W,CUVMPW (./tb_afu_top_random.sv,303|30): port sizes differ in port connection (28/32).
  .m_axis_tdata   ( awaddr   ),
                         |
xmelab: *W,CUVMPW (./tb_afu_top_random.sv,307|25): port sizes differ in port connection (28/32).
    .s_axis_tstrb(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,112|19): port sizes differ in port connection (64/4).
    .s_axis_tkeep(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,113|19): port sizes differ in port connection (64/4).
  .s_axis_tdata   ( awaddr  ),
                         |
xmelab: *W,CUVMPW (./tb_afu_top_random.sv,318|25): port sizes differ in port connection (28/32).
  .m_axis_tdata   ( awaddr_r   ),
                           |
xmelab: *W,CUVMPW (./tb_afu_top_random.sv,322|27): port sizes differ in port connection (28/32).
    .s_axis_tstrb(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,112|19): port sizes differ in port connection (64/4).
    .s_axis_tkeep(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,113|19): port sizes differ in port connection (64/4).
  .s_axis_tdata   ( araddr_fifo  ),
                              |
xmelab: *W,CUVMPW (./tb_afu_top_random.sv,333|30): port sizes differ in port connection (28/32).
  .m_axis_tdata   ( araddr   ),
                         |
xmelab: *W,CUVMPW (./tb_afu_top_random.sv,337|25): port sizes differ in port connection (28/32).
    .s_axis_tstrb(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,112|19): port sizes differ in port connection (64/4).
    .s_axis_tkeep(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,113|19): port sizes differ in port connection (64/4).
  .s_axis_tdata   ( araddr  ),
                         |
xmelab: *W,CUVMPW (./tb_afu_top_random.sv,348|25): port sizes differ in port connection (28/32).
  .m_axis_tdata   ( araddr_r   ),
                           |
xmelab: *W,CUVMPW (./tb_afu_top_random.sv,352|27): port sizes differ in port connection (28/32).
    .s_axis_tstrb(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,112|19): port sizes differ in port connection (64/4).
    .s_axis_tkeep(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,113|19): port sizes differ in port connection (64/4).
  .s_axis_tdata   ( mig_addr  ),
                           |
xmelab: *W,CUVMPW (./tb_afu_top_random.sv,363|27): port sizes differ in port connection (28/32).
  .m_axis_tdata   ( mig_addr_r   ),
                             |
xmelab: *W,CUVMPW (./tb_afu_top_random.sv,367|29): port sizes differ in port connection (28/32).
    .s_axis_tstrb(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,112|19): port sizes differ in port connection (64/4).
    .s_axis_tkeep(64'HFFFFFFFFFFFFFFFF),
                   |
xmelab: *W,CUVMPW (../ip/axis_data_fifo/sim/axis_data_fifo_0.v,113|19): port sizes differ in port connection (64/4).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.cm_sketch:sv <0x2537e9dd>
			streams:  23, words:  9384
		worklib.sketch:sv <0x181fd1e3>
			streams:  26, words: 79713
		worklib.min_computation:sv <0x3402f1a5>
			streams:  32, words: 19586
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                 182      23
		Verilog packages:          4       4
		Registers:             11491    1345
		Scalar wires:           1180       -
		Expanded wires:         1852      72
		Vectored wires:          477       -
		Named events:              0     146
		Always blocks:           924     863
		Initial blocks:          547     322
		Cont. assignments:       483     335
		Pseudo assignments:      294     130
		Assertions:                7     151
		Compilation units:         1       1
		Simulation timescale:    1ps
	Writing initial simulation snapshot: worklib.tb_afu_top_random:sv
Loading snapshot worklib.tb_afu_top_random:sv .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /tools/cadence/XCELIUM1903/tools/xcelium/files/xmsimrc
xcelium> run
xmsim: *W,LMTMSG: packed array at "tb_afu_top_random.u_afu_top.u_hot_tracker_top.araddr_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.init_param.mem_param" of 45056 elements exceeds limit of 4096 - not probed
 Use 'probe -create -packed 45056' to adjust limit.
xmsim: *W,LMTMSG: packed array at "tb_afu_top_random.u_afu_top.u_hot_tracker_top.mig_addr_fifo.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.init_param.mem_param" of 45056 elements exceeds limit of 4096 - not probed
 Use 'probe -create -packed 45056' to adjust limit.
xmsim: *W,LMTMSG: packed array at "tb_afu_top_random.master_write.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.init_param.mem_param" of 45056 elements exceeds limit of 4096 - not probed
 Use 'probe -create -packed 45056' to adjust limit.
xmsim: *W,LMTMSG: packed array at "tb_afu_top_random.slave_write.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.init_param.mem_param" of 45056 elements exceeds limit of 4096 - not probed
 Use 'probe -create -packed 45056' to adjust limit.
xmsim: *W,LMTMSG: packed array at "tb_afu_top_random.master_read.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.init_param.mem_param" of 45056 elements exceeds limit of 4096 - not probed
 Use 'probe -create -packed 45056' to adjust limit.
xmsim: *W,LMTMSG: packed array at "tb_afu_top_random.slave_read.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.init_param.mem_param" of 45056 elements exceeds limit of 4096 - not probed
 Use 'probe -create -packed 45056' to adjust limit.
xmsim: *W,LMTMSG: packed array at "tb_afu_top_random.addr_queue.inst.gen_fifo.xpm_fifo_axis_inst.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.init_param.mem_param" of 45056 elements exceeds limit of 4096 - not probed
 Use 'probe -create -packed 45056' to adjust limit.
xmsim: *W,SHMPOPT: Some objects excluded from $shm_probe due to optimizations.
            File: ./tb_afu_top_random.sv, line = 376, pos = 13
           Scope: tb_afu_top_random
            Time: 0 FS + 0

Read araddr: 0000025 ( 1518 ns)
Read araddr: 0000062 ( 1523 ns)
Read araddr: 000002a ( 1527 ns)
Read araddr: 0000031 ( 1532 ns)
Read araddr: 0000026 ( 1536 ns)
Read araddr: 000000e ( 1540 ns)
Read araddr: 0000038 ( 1545 ns)
Read araddr: 0000009 ( 1549 ns)
Read araddr: 0000026 ( 1554 ns)
Read araddr: 000002e ( 1558 ns)
Read araddr: 0000060 ( 1563 ns)
Read araddr: 0000060 ( 1567 ns)
Read araddr: 0000032 ( 1572 ns)
Read araddr: 0000038 ( 1576 ns)
Read araddr: 000004a ( 1580 ns)
Read araddr: 0000049 ( 1585 ns)
Read araddr: 0000032 ( 1589 ns)
Read araddr: 0000050 ( 1594 ns)
Read araddr: 0000062 ( 1598 ns)
Read araddr: 000001e ( 1603 ns)
Read araddr: 0000064 ( 1607 ns)
Read araddr: 000001c ( 1612 ns)
Read araddr: 0000010 ( 1616 ns)
Read araddr: 0000023 ( 1620 ns)
Read araddr: 0000025 ( 1625 ns)
Read araddr: 0000059 ( 1629 ns)
Read araddr: 0000023 ( 1634 ns)
Read araddr: 000003a ( 1638 ns)
Read araddr: 000005e ( 1643 ns)
Read araddr: 0000019 ( 1647 ns)
Read araddr: 0000016 ( 1652 ns)
Read araddr: 0000004 ( 1656 ns)
Read araddr: 000005a ( 1660 ns)
Read araddr: 000004c ( 1665 ns)
Read araddr: 0000017 ( 1669 ns)
Read araddr: 000002c ( 1674 ns)
Read araddr: 0000043 ( 1678 ns)
Read araddr: 0000010 ( 1683 ns)
Read araddr: 0000044 ( 1687 ns)
Read araddr: 0000049 ( 1692 ns)
Read araddr: 000000a ( 1696 ns)
Read araddr: 000003b ( 1700 ns)
Read araddr: 000002f ( 1705 ns)
Read araddr: 000001d ( 1709 ns)
Read araddr: 000005b ( 1714 ns)
Read araddr: 000005c ( 1718 ns)
Read araddr: 0000053 ( 1723 ns)
Read araddr: 000002d ( 1727 ns)
Read araddr: 000000d ( 1732 ns)
Read araddr: 000000a ( 1736 ns)
Simulation complete via $finish(1) at time 16947683 PS + 0
./tb_afu_top_random.sv:161       $finish;
xcelium> exit
TOOL:	xrun(64)	19.03-s009: Exiting on May 23, 2024 at 02:00:36 KST  (total: 00:00:06)
