//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31294372
// Cuda compilation tools, release 11.7, V11.7.64
// Based on NVVM 7.0.1
//

.version 7.7
.target sm_52
.address_size 64

	// .globl	_Z6kernelPPiiiS_i

.visible .entry _Z6kernelPPiiiS_i(
	.param .u64 _Z6kernelPPiiiS_i_param_0,
	.param .u32 _Z6kernelPPiiiS_i_param_1,
	.param .u32 _Z6kernelPPiiiS_i_param_2,
	.param .u64 _Z6kernelPPiiiS_i_param_3,
	.param .u32 _Z6kernelPPiiiS_i_param_4
)
{
	.reg .pred 	%p<5>;
	.reg .b32 	%r<18>;
	.reg .b64 	%rd<6>;


	ld.param.u64 	%rd1, [_Z6kernelPPiiiS_i_param_0];
	ld.param.u32 	%r8, [_Z6kernelPPiiiS_i_param_1];
	ld.param.u32 	%r9, [_Z6kernelPPiiiS_i_param_2];
	mov.u32 	%r11, 0;
	mov.u32 	%r14, %r11;
	mov.u32 	%r15, %r11;
	bra.uni 	$L__BB0_1;

$L__BB0_1:
	mov.u32 	%r2, %r15;
	mov.u32 	%r1, %r14;
	setp.lt.s32 	%p1, %r2, %r9;
	not.pred 	%p2, %p1;
	@%p2 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_2;

$L__BB0_2:
	mov.u32 	%r12, 0;
	mov.u32 	%r16, %r1;
	mov.u32 	%r17, %r12;
	bra.uni 	$L__BB0_3;

$L__BB0_3:
	mov.u32 	%r4, %r17;
	mov.u32 	%r3, %r16;
	setp.lt.s32 	%p3, %r4, %r8;
	not.pred 	%p4, %p3;
	@%p4 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_4;

$L__BB0_4:
	cvt.s64.s32 	%rd2, %r4;
	shl.b64 	%rd3, %rd2, 3;
	add.s64 	%rd4, %rd1, %rd3;
	ld.u64 	%rd5, [%rd4];
	ld.u32 	%r13, [%rd5];
	add.s32 	%r5, %r3, %r13;
	bra.uni 	$L__BB0_5;

$L__BB0_5:
	add.s32 	%r6, %r4, 1;
	mov.u32 	%r16, %r5;
	mov.u32 	%r17, %r6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	bra.uni 	$L__BB0_7;

$L__BB0_7:
	add.s32 	%r7, %r2, 1;
	mov.u32 	%r14, %r3;
	mov.u32 	%r15, %r7;
	bra.uni 	$L__BB0_1;

$L__BB0_8:
	ret;

}

