Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Mon Mar 16 13:48:54 2020
| Host         : GCS running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing -file post_synth_timing.rpt
| Design       : fire2_3_expand_3
| Device       : 7vx690t-ffg1157
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.484ns  (required time - arrival time)
  Source:                 weight_rom_address_reg[0]_rep__33/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Destination:            genblk1[39].mac_i/mul_out_reg/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@1.500ns period=3.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk rise@3.000ns - clk rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.648ns (29.719%)  route 1.532ns (70.281%))
  Logic Levels:           4  (LUT3=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.483 - 3.000 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2460, unset)         0.508     0.508    clk
                         FDRE                                         r  weight_rom_address_reg[0]_rep__33/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  weight_rom_address_reg[0]_rep__33/Q
                         net (fo=147, unplaced)       0.610     1.372    genblk1[39].mac_i/p_0_out_inferred__38/mul_out_reg_i_37
                         LUT6 (Prop_lut6_I0_O)        0.119     1.491 r  genblk1[39].mac_i/g1_b10__88/O
                         net (fo=1, unplaced)         0.000     1.491    u_3/u1/mul_out_reg_i_20__27_1
                         MUXF7 (Prop_muxf7_I1_O)      0.113     1.604 r  u_3/u1/p_0_out_inferred__38/mul_out_reg_i_36/O
                         net (fo=1, unplaced)         0.244     1.848    u_3/u1/rom1_wire[39]_25[10]
                         LUT6 (Prop_lut6_I4_O)        0.119     1.967 r  u_3/u1/mul_out_reg_i_20__27/O
                         net (fo=1, unplaced)         0.244     2.211    u_2/u1/kernels_3[39][10]
                         LUT3 (Prop_lut3_I1_O)        0.043     2.254 r  u_2/u1/mul_out_reg_i_4__4/O
                         net (fo=1, unplaced)         0.434     2.688    genblk1[39].mac_i/B[10]
                         DSP48E1                                      r  genblk1[39].mac_i/mul_out_reg/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.000     3.000 r  
                                                      0.000     3.000 r  clk (IN)
                         net (fo=2460, unset)         0.483     3.483    genblk1[39].mac_i/clk
                         DSP48E1                                      r  genblk1[39].mac_i/mul_out_reg/CLK
                         clock pessimism              0.000     3.483    
                         clock uncertainty           -0.035     3.447    
                         DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.275     3.172    genblk1[39].mac_i/mul_out_reg
  -------------------------------------------------------------------
                         required time                          3.172    
                         arrival time                          -2.688    
  -------------------------------------------------------------------
                         slack                                  0.484    




