<stg><name>Linear_layer_qkv_Pipeline_l_bias_i1_l_j1</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="14" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %v325, void @empty_46, i32 0, i32 0, void @empty_32, i32 4294967295, i32 0, void @empty_32, void @empty_32, void @empty_32, i32 0, i32 0, i32 0, i32 0, void @empty_32, void @empty_32, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="14" op_1_bw="14">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i14 0, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i4 0, i4 %i1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i10 0, i10 %j1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="14" op_0_bw="14" op_1_bw="0">
<![CDATA[
for.inc:0 %indvar_flatten_load = load i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:1 %icmp_ln49 = icmp_eq  i14 %indvar_flatten_load, i14 9216

]]></Node>
<StgValue><ssdm name="icmp_ln49"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
for.inc:2 %add_ln49_1 = add i14 %indvar_flatten_load, i14 1

]]></Node>
<StgValue><ssdm name="add_ln49_1"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:3 %br_ln49 = br i1 %icmp_ln49, void %for.inc17, void %l_k.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln49"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc17:0 %j1_load = load i10 %j1

]]></Node>
<StgValue><ssdm name="j1_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc17:1 %i1_load = load i4 %i1

]]></Node>
<StgValue><ssdm name="i1_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc17:2 %add_ln49 = add i4 %i1_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln49"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc17:5 %icmp_ln50 = icmp_eq  i10 %j1_load, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
for.inc17:6 %select_ln49 = select i1 %icmp_ln50, i10 0, i10 %j1_load

]]></Node>
<StgValue><ssdm name="select_ln49"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc17:7 %select_ln49_1 = select i1 %icmp_ln50, i4 %add_ln49, i4 %i1_load

]]></Node>
<StgValue><ssdm name="select_ln49_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="10">
<![CDATA[
for.inc17:8 %zext_ln50 = zext i10 %select_ln49

]]></Node>
<StgValue><ssdm name="zext_ln50"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:11 %v325_addr = getelementptr i12 %v325, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="v325_addr"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="10">
<![CDATA[
for.inc17:12 %v17_V = load i10 %v325_addr

]]></Node>
<StgValue><ssdm name="v17_V"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0">
<![CDATA[
for.inc17:26 %switch_ln54 = switch i4 %select_ln49_1, void %arrayidx167.case.11, i4 0, void %arrayidx167.case.0, i4 1, void %arrayidx167.case.1, i4 2, void %arrayidx167.case.2, i4 3, void %arrayidx167.case.3, i4 4, void %arrayidx167.case.4, i4 5, void %arrayidx167.case.5, i4 6, void %arrayidx167.case.6, i4 7, void %arrayidx167.case.7, i4 8, void %arrayidx167.case.8, i4 9, void %arrayidx167.case.9, i4 10, void %arrayidx167.case.10

]]></Node>
<StgValue><ssdm name="switch_ln54"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
arrayidx167.exit:0 %add_ln50 = add i10 %select_ln49, i10 1

]]></Node>
<StgValue><ssdm name="add_ln50"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="14" op_1_bw="14" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx167.exit:1 %store_ln50 = store i14 %add_ln49_1, i14 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx167.exit:2 %store_ln50 = store i4 %select_ln49_1, i4 %i1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx167.exit:3 %store_ln50 = store i10 %add_ln50, i10 %j1

]]></Node>
<StgValue><ssdm name="store_ln50"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.exit:4 %br_ln50 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln49" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0">
<![CDATA[
l_k.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17:3 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_bias_i1_l_j1_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc17:4 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 9216, i64 9216, i64 9216

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc17:9 %specpipeline_ln51 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_32

]]></Node>
<StgValue><ssdm name="specpipeline_ln51"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc17:10 %specloopname_ln50 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln50"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="10">
<![CDATA[
for.inc17:12 %v17_V = load i10 %v325_addr

]]></Node>
<StgValue><ssdm name="v17_V"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="22" op_0_bw="12">
<![CDATA[
for.inc17:13 %sext_ln75 = sext i12 %v17_V

]]></Node>
<StgValue><ssdm name="sext_ln75"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:14 %acc_outp_V_addr = getelementptr i22 %acc_outp_V, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:15 %acc_outp_V_1_addr = getelementptr i22 %acc_outp_V_1, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_1_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:16 %acc_outp_V_2_addr = getelementptr i22 %acc_outp_V_2, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_2_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:17 %acc_outp_V_3_addr = getelementptr i22 %acc_outp_V_3, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_3_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:18 %acc_outp_V_4_addr = getelementptr i22 %acc_outp_V_4, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_4_addr"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:19 %acc_outp_V_5_addr = getelementptr i22 %acc_outp_V_5, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_5_addr"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:20 %acc_outp_V_6_addr = getelementptr i22 %acc_outp_V_6, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_6_addr"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:21 %acc_outp_V_7_addr = getelementptr i22 %acc_outp_V_7, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_7_addr"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:22 %acc_outp_V_8_addr = getelementptr i22 %acc_outp_V_8, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_8_addr"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:23 %acc_outp_V_9_addr = getelementptr i22 %acc_outp_V_9, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_9_addr"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:24 %acc_outp_V_10_addr = getelementptr i22 %acc_outp_V_10, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_10_addr"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="10" op_0_bw="22" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc17:25 %acc_outp_V_11_addr = getelementptr i22 %acc_outp_V_11, i64 0, i64 %zext_ln50

]]></Node>
<StgValue><ssdm name="acc_outp_V_11_addr"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.10:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.10:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.9:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.9:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.8:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.8:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.7:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.7:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.6:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.6:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.5:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.5:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.4:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.4:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.3:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.3:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.2:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.2:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.1:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.1:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.0:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.0:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="-1"/>
</and_exp><and_exp><literal name="select_ln49_1" val="-2"/>
</and_exp><and_exp><literal name="select_ln49_1" val="-3"/>
</and_exp><and_exp><literal name="select_ln49_1" val="-4"/>
</and_exp><and_exp><literal name="select_ln49_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="22" op_1_bw="10">
<![CDATA[
arrayidx167.case.11:0 %store_ln54 = store i22 %sext_ln75, i10 %acc_outp_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln54"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln49_1" val="-1"/>
</and_exp><and_exp><literal name="select_ln49_1" val="-2"/>
</and_exp><and_exp><literal name="select_ln49_1" val="-3"/>
</and_exp><and_exp><literal name="select_ln49_1" val="-4"/>
</and_exp><and_exp><literal name="select_ln49_1" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx167.case.11:1 %br_ln54 = br void %arrayidx167.exit

]]></Node>
<StgValue><ssdm name="br_ln54"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
