
ubuntu-preinstalled/getkeycodes:     file format elf32-littlearm


Disassembly of section .init:

0000072c <.init>:
 72c:	push	{r3, lr}
 730:	bl	b60 <__snprintf_chk@plt+0x30c>
 734:	pop	{r3, pc}

Disassembly of section .plt:

00000738 <strcmp@plt-0x14>:
 738:	push	{lr}		; (str lr, [sp, #-4]!)
 73c:	ldr	lr, [pc, #4]	; 748 <strcmp@plt-0x4>
 740:	add	lr, pc, lr
 744:	ldr	pc, [lr, #8]!
 748:	andeq	r1, r1, r8, lsr #16

0000074c <strcmp@plt>:
 74c:	add	ip, pc, #0, 12
 750:	add	ip, ip, #69632	; 0x11000
 754:	ldr	pc, [ip, #2088]!	; 0x828

00000758 <__cxa_finalize@plt>:
 758:	add	ip, pc, #0, 12
 75c:	add	ip, ip, #69632	; 0x11000
 760:	ldr	pc, [ip, #2080]!	; 0x820

00000764 <dcgettext@plt>:
 764:	add	ip, pc, #0, 12
 768:	add	ip, ip, #69632	; 0x11000
 76c:	ldr	pc, [ip, #2072]!	; 0x818

00000770 <__stack_chk_fail@plt>:
 770:	add	ip, pc, #0, 12
 774:	add	ip, ip, #69632	; 0x11000
 778:	ldr	pc, [ip, #2064]!	; 0x810

0000077c <textdomain@plt>:
 77c:	add	ip, pc, #0, 12
 780:	add	ip, ip, #69632	; 0x11000
 784:	ldr	pc, [ip, #2056]!	; 0x808

00000788 <ioctl@plt>:
 788:	add	ip, pc, #0, 12
 78c:	add	ip, ip, #69632	; 0x11000
 790:	ldr	pc, [ip, #2048]!	; 0x800

00000794 <__libc_start_main@plt>:
 794:	add	ip, pc, #0, 12
 798:	add	ip, ip, #69632	; 0x11000
 79c:	ldr	pc, [ip, #2040]!	; 0x7f8

000007a0 <strerror@plt>:
 7a0:	add	ip, pc, #0, 12
 7a4:	add	ip, ip, #69632	; 0x11000
 7a8:	ldr	pc, [ip, #2032]!	; 0x7f0

000007ac <__vfprintf_chk@plt>:
 7ac:	add	ip, pc, #0, 12
 7b0:	add	ip, ip, #69632	; 0x11000
 7b4:	ldr	pc, [ip, #2024]!	; 0x7e8

000007b8 <__gmon_start__@plt>:
 7b8:	add	ip, pc, #0, 12
 7bc:	add	ip, ip, #69632	; 0x11000
 7c0:	ldr	pc, [ip, #2016]!	; 0x7e0

000007c4 <open@plt>:
 7c4:	add	ip, pc, #0, 12
 7c8:	add	ip, ip, #69632	; 0x11000
 7cc:	ldr	pc, [ip, #2008]!	; 0x7d8

000007d0 <exit@plt>:
 7d0:	add	ip, pc, #0, 12
 7d4:	add	ip, ip, #69632	; 0x11000
 7d8:	ldr	pc, [ip, #2000]!	; 0x7d0

000007dc <__errno_location@plt>:
 7dc:	add	ip, pc, #0, 12
 7e0:	add	ip, ip, #69632	; 0x11000
 7e4:	ldr	pc, [ip, #1992]!	; 0x7c8

000007e8 <putchar@plt>:
 7e8:	add	ip, pc, #0, 12
 7ec:	add	ip, ip, #69632	; 0x11000
 7f0:	ldr	pc, [ip, #1984]!	; 0x7c0

000007f4 <__printf_chk@plt>:
 7f4:	add	ip, pc, #0, 12
 7f8:	add	ip, ip, #69632	; 0x11000
 7fc:	ldr	pc, [ip, #1976]!	; 0x7b8

00000800 <__fprintf_chk@plt>:
 800:	add	ip, pc, #0, 12
 804:	add	ip, ip, #69632	; 0x11000
 808:	ldr	pc, [ip, #1968]!	; 0x7b0

0000080c <setlocale@plt>:
 80c:	add	ip, pc, #0, 12
 810:	add	ip, ip, #69632	; 0x11000
 814:	ldr	pc, [ip, #1960]!	; 0x7a8

00000818 <strrchr@plt>:
 818:	add	ip, pc, #0, 12
 81c:	add	ip, ip, #69632	; 0x11000
 820:	ldr	pc, [ip, #1952]!	; 0x7a0

00000824 <bindtextdomain@plt>:
 824:	add	ip, pc, #0, 12
 828:	add	ip, ip, #69632	; 0x11000
 82c:	ldr	pc, [ip, #1944]!	; 0x798

00000830 <isatty@plt>:
 830:	add	ip, pc, #0, 12
 834:	add	ip, ip, #69632	; 0x11000
 838:	ldr	pc, [ip, #1936]!	; 0x790

0000083c <abort@plt>:
 83c:	add	ip, pc, #0, 12
 840:	add	ip, ip, #69632	; 0x11000
 844:	ldr	pc, [ip, #1928]!	; 0x788

00000848 <close@plt>:
 848:	add	ip, pc, #0, 12
 84c:	add	ip, ip, #69632	; 0x11000
 850:	ldr	pc, [ip, #1920]!	; 0x780

00000854 <__snprintf_chk@plt>:
 854:	add	ip, pc, #0, 12
 858:	add	ip, ip, #69632	; 0x11000
 85c:	ldr	pc, [ip, #1912]!	; 0x778

Disassembly of section .text:

00000860 <.text>:
     860:	svcmi	0x00f0e92d
     864:	cdpmi	0, 9, cr11, cr5, cr7, {4}
     868:	blmi	fe552290 <progname@@Base+0xfe540284>
     86c:	ldrbtmi	r4, [lr], #-1543	; 0xfffff9f9
     870:			; <UNDEFINED> instruction: 0x212f680d
     874:			; <UNDEFINED> instruction: 0x462858f3
     878:	ldmdavs	fp, {r0, r8, r9, ip, pc}
     87c:			; <UNDEFINED> instruction: 0xf7ff9305
     880:	smlabtlt	r0, ip, pc, lr	; <UNPREDICTABLE>
     884:	blmi	fe3c79a0 <progname@@Base+0xfe3b5994>
     888:	stmibmi	pc, {r1, r2, sp}	; <UNPREDICTABLE>
     88c:	ldmpl	r3!, {r0, r1, r2, r3, r7, sl, fp, lr}^
     890:	ldrbtmi	r4, [ip], #-1145	; 0xfffffb87
     894:	andsvs	r9, sp, r0, lsl #6
     898:	svc	0x00b8f7ff
     89c:	strtmi	r4, [r0], -ip, lsl #19
     8a0:			; <UNDEFINED> instruction: 0xf7ff4479
     8a4:	strtmi	lr, [r0], -r0, asr #31
     8a8:	svc	0x0068f7ff
     8ac:			; <UNDEFINED> instruction: 0xf0002f02
     8b0:	svccs	0x000180bf
     8b4:	sbchi	pc, r4, r0, asr #32
     8b8:			; <UNDEFINED> instruction: 0xf0002000
     8bc:			; <UNDEFINED> instruction: 0x1e06f9f9
     8c0:	sbchi	pc, pc, r0, asr #5
     8c4:			; <UNDEFINED> instruction: 0xf644af03
     8c8:	ldrtmi	r3, [r0], -ip, asr #2
     8cc:	ldrtmi	r2, [sl], -r0, lsl #6
     8d0:	movwcc	lr, #14797	; 0x39cd
     8d4:	svc	0x0058f7ff
     8d8:	rsbsle	r2, fp, r0, lsl #16
     8dc:	andcs	r4, r5, #2048000	; 0x1f4000
     8e0:	ldrbcs	r2, [r9], #-0
     8e4:			; <UNDEFINED> instruction: 0xf7ff4479
     8e8:			; <UNDEFINED> instruction: 0x4601ef3e
     8ec:			; <UNDEFINED> instruction: 0xf7ff2001
     8f0:	ldmdbmi	r9!, {r1, r7, r8, r9, sl, fp, sp, lr, pc}^
     8f4:	andcs	r2, r0, r5, lsl #4
     8f8:			; <UNDEFINED> instruction: 0xf7ff4479
     8fc:			; <UNDEFINED> instruction: 0x4601ef34
     900:			; <UNDEFINED> instruction: 0xf7ff2001
     904:			; <UNDEFINED> instruction: 0xf8dfef78
     908:			; <UNDEFINED> instruction: 0xf02491d4
     90c:	blmi	1d03530 <progname@@Base+0x1cf1524>
     910:	ldrsbge	pc, [r0, #143]	; 0x8f	; <UNPREDICTABLE>
     914:	ldrbtmi	r4, [fp], #-1273	; 0xfffffb07
     918:	ldrbtmi	r9, [sl], #768	; 0x300
     91c:	strmi	lr, [r3, #29]!
     920:	ldrtmi	sp, [sl], -ip, lsr #6
     924:	cmpcc	ip, r4, asr #12	; <UNPREDICTABLE>
     928:	strcs	r4, [r0, #-1584]	; 0xfffff9d0
     92c:	andlt	pc, ip, sp, asr #17
     930:			; <UNDEFINED> instruction: 0xf7ff9504
     934:	biclt	lr, r8, #42, 30	; 0xa8
     938:	svc	0x0050f7ff
     93c:	ldrdhi	pc, [r0], -r0
     940:	svceq	0x0016f1b8
     944:	addshi	pc, r9, r0, asr #32
     948:	andcs	r4, r1, r9, asr #12
     94c:	svc	0x0052f7ff
     950:	svceq	0x00fff1bb
     954:			; <UNDEFINED> instruction: 0xf10bd032
     958:			; <UNDEFINED> instruction: 0xf1bb0b01
     95c:	andsle	r0, r4, r0, lsl #31
     960:	svceq	0x0007f01b
     964:			; <UNDEFINED> instruction: 0xf1bbd1db
     968:	ldmdale	r8, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp}
     96c:			; <UNDEFINED> instruction: 0x465a495e
     970:	ldrbtmi	r2, [r9], #-1
     974:	svc	0x003ef7ff
     978:	sbcsle	r4, r2, #683671552	; 0x28c00000
     97c:			; <UNDEFINED> instruction: 0x465a495b
     980:	ldrbtmi	r2, [r9], #-1
     984:	svc	0x0036f7ff
     988:	ldmdbmi	r9, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
     98c:	andcs	r2, r0, r5, lsl #4
     990:			; <UNDEFINED> instruction: 0xf7ff4479
     994:	strmi	lr, [r1], -r8, ror #29
     998:			; <UNDEFINED> instruction: 0xf7ff2001
     99c:			; <UNDEFINED> instruction: 0xf1abef2c
     9a0:	ldrbmi	r0, [r1], -r0, lsl #5
     9a4:			; <UNDEFINED> instruction: 0xf7ff2001
     9a8:	ldr	lr, [sl, r6, lsr #30]!
     9ac:	andcs	r9, r1, r4, lsl #20
     9b0:			; <UNDEFINED> instruction: 0xf7ff9900
     9b4:			; <UNDEFINED> instruction: 0xf1bbef20
     9b8:	strdle	r0, [ip, #255]	; 0xff
     9bc:			; <UNDEFINED> instruction: 0xf7ff200a
     9c0:	blls	7c618 <progname@@Base+0x6a60c>
     9c4:	andcs	r9, r0, r5, lsl #20
     9c8:	addsmi	r6, sl, #1769472	; 0x1b0000
     9cc:	andlt	sp, r7, r4, ror #2
     9d0:	svchi	0x00f0e8bd
     9d4:	strcs	r4, [r1], #-1541	; 0xfffff9fb
     9d8:	blls	1389f8 <progname@@Base+0x1269ec>
     9dc:	smlatble	sp, r3, r2, r4
     9e0:	cfldrdcs	mvd3, [r9], {1}
     9e4:	svcge	0x007af43f
     9e8:			; <UNDEFINED> instruction: 0xf644463a
     9ec:	ldrtmi	r3, [r0], -ip, asr #2
     9f0:	strmi	lr, [r3, #-2509]	; 0xfffff633
     9f4:	mcr	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     9f8:	rscle	r2, lr, r0, lsl #16
     9fc:	andcs	r4, r5, #999424	; 0xf4000
     a00:	ldrbtmi	r2, [r9], #-0
     a04:	mcr	7, 5, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     a08:	andcs	r4, r1, r1, lsl #12
     a0c:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
     a10:			; <UNDEFINED> instruction: 0xf43f2c01
     a14:	ldmdbmi	r8!, {r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
     a18:	andcs	r2, r0, r5, lsl #4
     a1c:			; <UNDEFINED> instruction: 0xf7ff4479
     a20:	cdpne	14, 6, cr14, cr3, cr2, {5}
     a24:			; <UNDEFINED> instruction: 0x4601461a
     a28:			; <UNDEFINED> instruction: 0xf7ff2001
     a2c:	strb	lr, [sl, -r4, ror #29]!
     a30:			; <UNDEFINED> instruction: 0xf8d84932
     a34:	ldrbtmi	r0, [r9], #-4
     a38:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     a3c:	cmnlt	r8, #4, 12	; 0x400000
     a40:	andcs	r4, r5, #48128	; 0xbc00
     a44:	andcs	r4, r0, pc, lsr #18
     a48:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     a4c:			; <UNDEFINED> instruction: 0xf7ff681c
     a50:	smlabbcs	r1, sl, lr, lr
     a54:	strtmi	r4, [r0], -r2, lsl #12
     a58:	mrc	7, 6, APSR_nzcv, cr2, cr15, {7}
     a5c:			; <UNDEFINED> instruction: 0xf7ff2001
     a60:	stmdbmi	r9!, {r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
     a64:	andcs	r2, r0, r5, lsl #4
     a68:			; <UNDEFINED> instruction: 0xf7ff4479
     a6c:	tstcs	r0, ip, ror lr
     a70:	ldrtmi	r4, [r8], -r2, lsl #12
     a74:	blx	1b3ca7c <progname@@Base+0x1b2aa70>
     a78:	stmdbmi	r4!, {r2, r5, r8, r9, sl, sp, lr, pc}
     a7c:	strtmi	r2, [r8], -r5, lsl #4
     a80:			; <UNDEFINED> instruction: 0xf7ff4479
     a84:			; <UNDEFINED> instruction: 0x465bee70
     a88:	strmi	r4, [r2], -r1, asr #12
     a8c:			; <UNDEFINED> instruction: 0xf0002001
     a90:	andcs	pc, r1, pc, asr sl	; <UNPREDICTABLE>
     a94:	mrc	7, 4, APSR_nzcv, cr12, cr15, {7}
     a98:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     a9c:	andcs	r4, r5, #28, 18	; 0x70000
     aa0:			; <UNDEFINED> instruction: 0xf7ff4479
     aa4:	blls	3c42c <progname@@Base+0x2a420>
     aa8:	blmi	69ab18 <progname@@Base+0x688b0c>
     aac:			; <UNDEFINED> instruction: 0x4601447b
     ab0:			; <UNDEFINED> instruction: 0xf7ff2001
     ab4:	strtmi	lr, [r0], -r0, lsr #29
     ab8:	mcr	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     abc:	strdeq	r1, [r1], -lr
     ac0:	andeq	r0, r0, r8, ror r0
     ac4:	andeq	r0, r0, r4, ror r0
     ac8:	andeq	r0, r0, r0, ror #16
     acc:	andeq	r0, r0, r2, lsr #15
     ad0:	andeq	r0, r0, r0, lsl #15
     ad4:	andeq	r0, r0, r4, ror r8
     ad8:	muleq	r0, r0, r8
     adc:	andeq	r0, r0, r0, lsl #16
     ae0:	strdeq	r0, [r0], -r6
     ae4:	andeq	r0, r0, r6, ror #15
     ae8:	andeq	r0, r0, r2, lsl #15
     aec:	andeq	r0, r0, sl, lsl #15
     af0:	andeq	r0, r0, r0, asr #14
     af4:	andeq	r0, r0, r6, asr r7
     af8:	andeq	r0, r0, r4, lsl #13
     afc:	andeq	r0, r0, r2, lsl #12
     b00:	andeq	r0, r0, ip, ror r0
     b04:	andeq	r0, r0, sl, lsl #12
     b08:	andeq	r0, r0, r0, lsl #12
     b0c:	muleq	r0, ip, r6
     b10:	muleq	r0, ip, r5
     b14:	muleq	r0, ip, r5
     b18:	bleq	3cc5c <progname@@Base+0x2ac50>
     b1c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     b20:	strbtmi	fp, [sl], -r2, lsl #24
     b24:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     b28:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     b2c:	ldrmi	sl, [sl], #776	; 0x308
     b30:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     b34:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     b38:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     b3c:			; <UNDEFINED> instruction: 0xf85a4b06
     b40:	stmdami	r6, {r0, r1, ip, sp}
     b44:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     b48:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
     b4c:	mrc	7, 3, APSR_nzcv, cr6, cr15, {7}
     b50:	andeq	r1, r1, r0, lsr #8
     b54:	andeq	r0, r0, r8, rrx
     b58:	andeq	r0, r0, r4, lsl #1
     b5c:	andeq	r0, r0, r8, lsl #1
     b60:	ldr	r3, [pc, #20]	; b7c <__snprintf_chk@plt+0x328>
     b64:	ldr	r2, [pc, #20]	; b80 <__snprintf_chk@plt+0x32c>
     b68:	add	r3, pc, r3
     b6c:	ldr	r2, [r3, r2]
     b70:	cmp	r2, #0
     b74:	bxeq	lr
     b78:	b	7b8 <__gmon_start__@plt>
     b7c:	andeq	r1, r1, r0, lsl #8
     b80:	andeq	r0, r0, r0, lsl #1
     b84:	blmi	1d2ba4 <progname@@Base+0x1c0b98>
     b88:	bmi	1d1d70 <progname@@Base+0x1bfd64>
     b8c:	addmi	r4, r3, #2063597568	; 0x7b000000
     b90:	andle	r4, r3, sl, ror r4
     b94:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     b98:	ldrmi	fp, [r8, -r3, lsl #2]
     b9c:	svclt	0x00004770
     ba0:	andeq	r1, r1, ip, ror r4
     ba4:	andeq	r1, r1, r8, ror r4
     ba8:	ldrdeq	r1, [r1], -ip
     bac:	andeq	r0, r0, r0, ror r0
     bb0:	blmi	252bd8 <progname@@Base+0x240bcc>
     bb4:	bmi	251d9c <progname@@Base+0x23fd90>
     bb8:	bne	651dac <progname@@Base+0x63fda0>
     bbc:	addne	r4, r9, sl, ror r4
     bc0:	bicsvc	lr, r1, r1, lsl #22
     bc4:	andle	r1, r3, r9, asr #32
     bc8:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     bcc:	ldrmi	fp, [r8, -r3, lsl #2]
     bd0:	svclt	0x00004770
     bd4:	andeq	r1, r1, r0, asr r4
     bd8:	andeq	r1, r1, ip, asr #8
     bdc:			; <UNDEFINED> instruction: 0x000113b0
     be0:	andeq	r0, r0, ip, lsl #1
     be4:	blmi	2ae00c <progname@@Base+0x29c000>
     be8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     bec:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     bf0:	blmi	26f1a4 <progname@@Base+0x25d198>
     bf4:	ldrdlt	r5, [r3, -r3]!
     bf8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     bfc:			; <UNDEFINED> instruction: 0xf7ff6818
     c00:			; <UNDEFINED> instruction: 0xf7ffedac
     c04:	blmi	1c0b08 <progname@@Base+0x1aeafc>
     c08:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     c0c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     c10:	andeq	r1, r1, sl, lsl r4
     c14:	andeq	r1, r1, r0, lsl #7
     c18:	andeq	r0, r0, ip, rrx
     c1c:	andeq	r1, r1, r6, lsl #8
     c20:	strdeq	r1, [r1], -sl
     c24:	svclt	0x0000e7c4
     c28:	tstcs	r2, r0, lsl r5
     c2c:			; <UNDEFINED> instruction: 0xf7ff4604
     c30:	stmdacs	r0, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
     c34:	vldrlt	d13, [r0, #-0]
     c38:	strtmi	r2, [r0], -r1, lsl #2
     c3c:	stcl	7, cr15, [r2, #1020]	; 0x3fc
     c40:	ble	ffe0ac48 <progname@@Base+0xffdf8c3c>
     c44:	tstcs	r0, r0, lsr #12
     c48:	ldc	7, cr15, [ip, #1020]!	; 0x3fc
     c4c:	rscvc	lr, r0, r0, asr #20
     c50:	svclt	0x0000bd10
     c54:	tstcs	r0, r4, lsl fp
     c58:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
     c5c:	addlt	fp, r3, r0, lsr r5
     c60:			; <UNDEFINED> instruction: 0x4605589c
     c64:	andne	pc, r3, sp, lsl #17
     c68:	movwls	r6, #6179	; 0x1823
     c6c:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
     c70:	andcs	fp, r0, r0, lsr r9
     c74:	stmdavs	r3!, {r0, r9, fp, ip, pc}
     c78:			; <UNDEFINED> instruction: 0xd112429a
     c7c:	ldclt	0, cr11, [r0, #-12]!
     c80:			; <UNDEFINED> instruction: 0xf10d4628
     c84:			; <UNDEFINED> instruction: 0xf6440203
     c88:			; <UNDEFINED> instruction: 0xf7ff3133
     c8c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
     c90:			; <UNDEFINED> instruction: 0xf89dd1ef
     c94:	stmdacc	r1, {r0, r1}
     c98:	svclt	0x008c2801
     c9c:	andcs	r2, r1, r0
     ca0:			; <UNDEFINED> instruction: 0xf7ffe7e8
     ca4:	svclt	0x0000ed66
     ca8:	andeq	r1, r1, r2, lsl r3
     cac:	andeq	r0, r0, r8, ror r0
     cb0:	mcrmi	5, 1, fp, cr9, cr0, {3}
     cb4:	hvclt	33870	; 0x844e
     cb8:			; <UNDEFINED> instruction: 0xf7ff4605
     cbc:	mcrne	15, 0, pc, cr4, cr5, {5}	; <UNPREDICTABLE>
     cc0:			; <UNDEFINED> instruction: 0xf7ffdb38
     cc4:	orrslt	pc, r0, #796	; 0x31c
     cc8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
     ccc:	stmdami	r4!, {r0, r1, r5, r8, sl, fp, lr}
     cd0:	ldrbtmi	r4, [r8], #-1149	; 0xfffffb83
     cd4:	and	r3, r2, r4, lsl #10
     cd8:	bleq	13ee34 <progname@@Base+0x12ce28>
     cdc:			; <UNDEFINED> instruction: 0xf7ffb170
     ce0:	cdpne	15, 0, cr15, cr4, cr3, {5}
     ce4:			; <UNDEFINED> instruction: 0xf7ffdbf8
     ce8:	stmdacs	r0, {r0, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
     cec:	strtmi	sp, [r0], -ip, ror #3
     cf0:	stc	7, cr15, [sl, #1020]!	; 0x3fc
     cf4:	bleq	13ee50 <progname@@Base+0x12ce44>
     cf8:	mvnsle	r2, r0, lsl #16
     cfc:	strtmi	r4, [r0], -r4, lsl #12
     d00:			; <UNDEFINED> instruction: 0xffa8f7ff
     d04:	bicsle	r2, pc, r0, lsl #16
     d08:	cfstrscs	mvf3, [r3], {1}
     d0c:	blmi	5754f0 <progname@@Base+0x5634e4>
     d10:	ldmdbmi	r5, {r0, r2, r9, sp}
     d14:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     d18:			; <UNDEFINED> instruction: 0xf7ff681c
     d1c:	tstcs	r1, r4, lsr #26
     d20:	strtmi	r4, [r0], -r2, lsl #12
     d24:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     d28:			; <UNDEFINED> instruction: 0xf7ff2001
     d2c:			; <UNDEFINED> instruction: 0x4620ed52
     d30:	stc	7, cr15, [sl, #1020]	; 0x3fc
     d34:	andcs	r4, r5, #11264	; 0x2c00
     d38:	andcs	r4, r0, ip, lsl #18
     d3c:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
     d40:			; <UNDEFINED> instruction: 0xf7ff681c
     d44:			; <UNDEFINED> instruction: 0x462bed10
     d48:	strmi	r2, [r2], -r1, lsl #2
     d4c:			; <UNDEFINED> instruction: 0xf7ff4620
     d50:	andcs	lr, r1, r8, asr sp
     d54:	ldc	7, cr15, [ip, #-1020]!	; 0xfffffc04
     d58:			; <UNDEFINED> instruction: 0x000112b8
     d5c:	andeq	r1, r1, r0, lsl #3
     d60:	andeq	r0, r0, r2, lsl #10
     d64:	andeq	r0, r0, ip, ror r0
     d68:	andeq	r0, r0, r2, ror #9
     d6c:	andeq	r0, r0, r6, lsr #9
     d70:	svcmi	0x00f0e92d
     d74:			; <UNDEFINED> instruction: 0xf8dfb089
     d78:	mvfgesp	f0, #0.0
     d7c:			; <UNDEFINED> instruction: 0xf10d4a49
     d80:	stmdbmi	r9, {r2, r3, r9, fp}^
     d84:	ldrbtmi	r4, [sl], #-1272	; 0xfffffb08
     d88:	stclmi	6, cr4, [r8, #-204]	; 0xffffff34
     d8c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
     d90:	andls	pc, r1, r8, asr r8	; <UNPREDICTABLE>
     d94:	ldrbtmi	ip, [sp], #-2567	; 0xfffff5f9
     d98:	ldrdmi	pc, [r0], -r9
     d9c:	movwgt	r3, #13572	; 0x3504
     da0:	andsvc	r4, sl, r3, asr #16
     da4:	strls	r2, [r7], #-768	; 0xfffffd00
     da8:			; <UNDEFINED> instruction: 0xf8ad4478
     dac:	and	r3, r2, r9, lsl r0
     db0:	bleq	13ef0c <progname@@Base+0x12cf00>
     db4:			; <UNDEFINED> instruction: 0xf7ffb1f8
     db8:	mcrne	15, 0, pc, cr4, cr7, {1}	; <UNPREDICTABLE>
     dbc:			; <UNDEFINED> instruction: 0xf7ffdbf8
     dc0:	orrlt	pc, r8, r9, asr #30
     dc4:			; <UNDEFINED> instruction: 0xf6444652
     dc8:	strtmi	r3, [r0], -r4, asr #2
     dcc:	ldcl	7, cr15, [ip], {255}	; 0xff
     dd0:	blle	24add8 <progname@@Base+0x238dcc>
     dd4:	blcs	e79e8 <progname@@Base+0xd59dc>
     dd8:	blcs	74f24 <progname@@Base+0x62f18>
     ddc:			; <UNDEFINED> instruction: 0xf1b7bf08
     de0:	svclt	0x00083fff
     de4:	rscle	r4, r3, r7, lsr #12
     de8:			; <UNDEFINED> instruction: 0xf7ff4620
     dec:			; <UNDEFINED> instruction: 0xf855ed2e
     df0:	stmdacs	r0, {r2, r8, r9, fp}
     df4:			; <UNDEFINED> instruction: 0xf8dfd1df
     df8:			; <UNDEFINED> instruction: 0xf10db0bc
     dfc:	strcs	r0, [r1, #-2584]	; 0xfffff5e8
     e00:	strd	r4, [r2], -fp
     e04:	cfstr32cs	mvfx3, [sp, #-4]
     e08:	movwcs	sp, #12327	; 0x3027
     e0c:	ldrmi	r2, [r9], -r1, lsl #4
     e10:	strlt	lr, [r0, #-2509]	; 0xfffff633
     e14:			; <UNDEFINED> instruction: 0xf7ff4650
     e18:			; <UNDEFINED> instruction: 0x4630ed1e
     e1c:			; <UNDEFINED> instruction: 0xff04f7ff
     e20:	blle	ffbc8638 <progname@@Base+0xffbb662c>
     e24:			; <UNDEFINED> instruction: 0xff16f7ff
     e28:	bge	ed450 <progname@@Base+0xdb444>
     e2c:	cmpcc	r4, r4, asr #12	; <UNPREDICTABLE>
     e30:			; <UNDEFINED> instruction: 0xf7ff4620
     e34:	stmdacs	r0, {r1, r3, r5, r7, sl, fp, sp, lr, pc}
     e38:	blls	f7a64 <progname@@Base+0xe5a58>
     e3c:	andsle	r2, lr, r3, lsl #22
     e40:	svclt	0x00082b01
     e44:	svccc	0x00fff1b7
     e48:	strtmi	fp, [r7], -r8, lsl #30
     e4c:			; <UNDEFINED> instruction: 0x4620d0da
     e50:			; <UNDEFINED> instruction: 0xf7ff3501
     e54:	stccs	12, cr14, [sp, #-1000]	; 0xfffffc18
     e58:	blmi	5f55bc <progname@@Base+0x5e35b0>
     e5c:	ldmdbmi	r7, {r0, r2, r9, sp}
     e60:			; <UNDEFINED> instruction: 0xf8582000
     e64:	ldrbtmi	r3, [r9], #-3
     e68:			; <UNDEFINED> instruction: 0xf7ff681c
     e6c:	tstcs	r1, ip, ror ip
     e70:	strtmi	r4, [r0], -r2, lsl #12
     e74:	stcl	7, cr15, [r4], {255}	; 0xff
     e78:			; <UNDEFINED> instruction: 0xf7ff2001
     e7c:	ldclne	12, cr14, [fp], #-680	; 0xfffffd58
     e80:	bls	1f52a8 <progname@@Base+0x1e329c>
     e84:			; <UNDEFINED> instruction: 0xf8d94620
     e88:	addsmi	r3, sl, #0
     e8c:	andlt	sp, r9, r6, lsl #2
     e90:	svchi	0x00f0e8bd
     e94:			; <UNDEFINED> instruction: 0xf7ff4638
     e98:	ubfx	lr, r8, #25, #19
     e9c:	stcl	7, cr15, [r8], #-1020	; 0xfffffc04
     ea0:	andeq	r1, r1, r8, ror #3
     ea4:	andeq	r0, r0, r2, asr #8
     ea8:	andeq	r0, r0, r8, ror r0
     eac:	strheq	r1, [r1], -sl
     eb0:	andeq	r0, r0, ip, lsr #8
     eb4:	andeq	r0, r0, r4, lsr r4
     eb8:	andeq	r0, r0, ip, ror r0
     ebc:	muleq	r0, r2, r3
     ec0:	tstcs	r1, lr, lsl #8
     ec4:	ldrblt	r4, [r0, #2844]!	; 0xb1c
     ec8:	cfldrsmi	mvf4, [ip, #-492]	; 0xfffffe14
     ecc:	bge	26d0e4 <progname@@Base+0x25b0d8>
     ed0:			; <UNDEFINED> instruction: 0x46064c1b
     ed4:	ldmdbpl	sp, {r0, r1, r3, r4, fp, lr}^
     ed8:	blvc	13f028 <progname@@Base+0x12d01c>
     edc:	ldrdgt	pc, [r0], -r5
     ee0:	bmi	6656f0 <progname@@Base+0x6536e4>
     ee4:	andgt	pc, ip, sp, asr #17
     ee8:	ldrbtmi	r5, [sl], #-2332	; 0xfffff6e4
     eec:	ldmdapl	ip, {r0, sl, ip, pc}
     ef0:	stmdavs	r0!, {r0, r8, r9, fp, ip, pc}
     ef4:			; <UNDEFINED> instruction: 0xf7ff681b
     ef8:	ldrtmi	lr, [sl], -r4, lsl #25
     efc:	tstcs	r1, r0, lsr #16
     f00:			; <UNDEFINED> instruction: 0xf7ff9b02
     f04:	mcrcs	12, 0, lr, cr0, cr4, {2}
     f08:	ldrtmi	sp, [r0], -sl, lsl #26
     f0c:			; <UNDEFINED> instruction: 0xf7ff6824
     f10:	bmi	3bc038 <progname@@Base+0x3aa02c>
     f14:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
     f18:	strtmi	r4, [r0], -r3, lsl #12
     f1c:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
     f20:	stmdavs	fp!, {r0, r1, r9, fp, ip, pc}
     f24:			; <UNDEFINED> instruction: 0xd104429a
     f28:	pop	{r2, ip, sp, pc}
     f2c:	strdlt	r4, [r3], -r0
     f30:			; <UNDEFINED> instruction: 0xf7ff4770
     f34:	svclt	0x0000ec1e
     f38:	andeq	r1, r1, r4, lsr #1
     f3c:	andeq	r0, r0, r8, ror r0
     f40:	andeq	r0, r0, r4, ror r0
     f44:	andeq	r0, r0, ip, ror r0
     f48:	andeq	r0, r0, r2, lsl #7
     f4c:	andeq	r0, r0, lr, asr r3
     f50:	strmi	fp, [r6], -ip, lsl #8
     f54:			; <UNDEFINED> instruction: 0x460d4b19
     f58:	addlt	fp, r4, r0, lsl #11
     f5c:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
     f60:	ldfeqd	f7, [r8], {13}
     f64:	ldmdami	r8, {r0, r1, r2, r4, sl, fp, lr}
     f68:	ldmpl	sl, {r0, r8, sp}
     f6c:	blvc	13f0e4 <progname@@Base+0x12d0d8>
     f70:	andgt	pc, r8, sp, asr #17
     f74:	ldrdgt	pc, [r0], -r2
     f78:			; <UNDEFINED> instruction: 0xf8cd4a14
     f7c:	ldrbtmi	ip, [sl], #-12
     f80:	strls	r5, [r1], #-2332	; 0xfffff6e4
     f84:	blls	56ffc <progname@@Base+0x44ff0>
     f88:	ldmdavs	fp, {r5, fp, sp, lr}
     f8c:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
     f90:	stmdavs	r0!, {r1, r3, r4, r5, r9, sl, lr}
     f94:	blls	893a0 <progname@@Base+0x77394>
     f98:	stc	7, cr15, [r8], {255}	; 0xff
     f9c:	stcle	13, cr2, [sl, #-0]
     fa0:	stmdavs	r4!, {r3, r5, r9, sl, lr}
     fa4:	bl	fff3efa8 <progname@@Base+0xfff2cf9c>
     fa8:	tstcs	r1, r9, lsl #20
     fac:			; <UNDEFINED> instruction: 0x4603447a
     fb0:			; <UNDEFINED> instruction: 0xf7ff4620
     fb4:	ldrtmi	lr, [r0], -r6, lsr #24
     fb8:	stc	7, cr15, [sl], {255}	; 0xff
     fbc:	andeq	r1, r1, lr
     fc0:	andeq	r0, r0, r8, ror r0
     fc4:	andeq	r0, r0, r4, ror r0
     fc8:	andeq	r0, r0, ip, ror r0
     fcc:	andeq	r0, r0, lr, ror #5
     fd0:	andeq	r0, r0, r8, asr #5
     fd4:	mvnsmi	lr, #737280	; 0xb4000
     fd8:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
     fdc:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
     fe0:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
     fe4:	bl	fe8befe8 <progname@@Base+0xfe8acfdc>
     fe8:	blne	1d921e4 <progname@@Base+0x1d801d8>
     fec:	strhle	r1, [sl], -r6
     ff0:	strcs	r3, [r0], #-3332	; 0xfffff2fc
     ff4:			; <UNDEFINED> instruction: 0xf8553401
     ff8:	strbmi	r3, [sl], -r4, lsl #30
     ffc:	ldrtmi	r4, [r8], -r1, asr #12
    1000:	adcmi	r4, r6, #152, 14	; 0x2600000
    1004:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1008:	svclt	0x000083f8
    100c:	andeq	r0, r1, sl, ror #28
    1010:	andeq	r0, r1, r0, ror #28
    1014:	svclt	0x00004770

Disassembly of section .fini:

00001018 <.fini>:
    1018:	push	{r3, lr}
    101c:	pop	{r3, pc}
