;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV #-30, @-15
	SUB #72, @0
	JMP @110, <590
	JMP @110, <590
	SUB @521, 106
	SUB @121, 103
	MOV -1, <-20
	SUB #-30, @-15
	MOV -1, <-20
	JMP @110, <590
	MOV -7, <-20
	MOV -7, <-20
	SUB #12, @200
	SUB @121, 106
	SUB 12, @10
	ADD #270, <1
	MOV -1, <-20
	JMP @110, <590
	JMP @110, <590
	MOV -1, <-20
	ADD #270, <1
	ADD <-30, 9
	MOV -1, <-20
	SLT <-30, 9
	SUB #-30, @-15
	SLT 20, @12
	SUB @121, 103
	SUB @521, 106
	SUB @521, 106
	MOV -1, <-20
	SUB @121, 103
	SUB @521, 106
	SUB @521, 106
	SUB @521, 106
	SUB @121, 106
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -207, <-120
	SUB #72, @0
	SUB #72, @0
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	SUB #72, @0
	MOV -1, <-20
