Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Fri Oct 18 17:04:18 2024
| Host         : joaquin-HP running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.707        0.000                      0                  158        0.173        0.000                      0                  158        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        14.707        0.000                      0                  158        0.173        0.000                      0                  158        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       14.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.707ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.339ns  (logic 2.428ns (45.480%)  route 2.911ns (54.520%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 24.840 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.619     5.140    mod_baud_rate_generator/CLK
    SLICE_X2Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  mod_baud_rate_generator/count_reg[18]/Q
                         net (fo=2, routed)           0.839     6.496    mod_baud_rate_generator/count_reg[18]
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.620 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.877     7.497    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.124     7.621 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.195     8.816    mod_baud_rate_generator/load
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.940 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.940    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.453 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.570 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.570    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.155 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.478 r  mod_baud_rate_generator/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.478    mod_baud_rate_generator/count_reg[28]_i_1_n_6
    SLICE_X2Y68          FDRE                                         r  mod_baud_rate_generator/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.499    24.840    mod_baud_rate_generator/CLK
    SLICE_X2Y68          FDRE                                         r  mod_baud_rate_generator/count_reg[29]/C
                         clock pessimism              0.272    25.112    
                         clock uncertainty           -0.035    25.077    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)        0.109    25.186    mod_baud_rate_generator/count_reg[29]
  -------------------------------------------------------------------
                         required time                         25.186    
                         arrival time                         -10.478    
  -------------------------------------------------------------------
                         slack                                 14.707    

Slack (MET) :             14.715ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.331ns  (logic 2.420ns (45.399%)  route 2.911ns (54.601%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 24.840 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.619     5.140    mod_baud_rate_generator/CLK
    SLICE_X2Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  mod_baud_rate_generator/count_reg[18]/Q
                         net (fo=2, routed)           0.839     6.496    mod_baud_rate_generator/count_reg[18]
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.620 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.877     7.497    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.124     7.621 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.195     8.816    mod_baud_rate_generator/load
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.940 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.940    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.453 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.570 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.570    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.155 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.470 r  mod_baud_rate_generator/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.470    mod_baud_rate_generator/count_reg[28]_i_1_n_4
    SLICE_X2Y68          FDRE                                         r  mod_baud_rate_generator/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.499    24.840    mod_baud_rate_generator/CLK
    SLICE_X2Y68          FDRE                                         r  mod_baud_rate_generator/count_reg[31]/C
                         clock pessimism              0.272    25.112    
                         clock uncertainty           -0.035    25.077    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)        0.109    25.186    mod_baud_rate_generator/count_reg[31]
  -------------------------------------------------------------------
                         required time                         25.186    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                 14.715    

Slack (MET) :             14.767ns  (required time - arrival time)
  Source:                 mod_interface/data_b_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_interface/alu_res_current_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.111ns  (logic 1.795ns (35.120%)  route 3.316ns (64.880%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 24.833 - 20.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.603     5.124    mod_interface/CLK
    SLICE_X4Y75          FDRE                                         r  mod_interface/data_b_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  mod_interface/data_b_current_reg[1]/Q
                         net (fo=17, routed)          1.253     6.833    mod_interface/data_b[1]
    SLICE_X5Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.957 r  mod_interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.957    mod_alu/alu_res_current[0]_i_5[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  mod_alu/tmp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.516    mod_alu/tmp0_inferred__0/i__carry_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.755 r  mod_alu/tmp0_inferred__0/i__carry__0/O[2]
                         net (fo=1, routed)           0.640     8.395    mod_interface/data1[6]
    SLICE_X4Y75          LUT5 (Prop_lut5_I0_O)        0.302     8.697 r  mod_interface/alu_res_current[6]_i_4/O
                         net (fo=1, routed)           1.077     9.773    mod_interface/alu_res_current[6]_i_4_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I2_O)        0.124     9.897 r  mod_interface/alu_res_current[6]_i_1/O
                         net (fo=1, routed)           0.338    10.235    mod_interface/p_1_out[6]
    SLICE_X5Y76          FDRE                                         r  mod_interface/alu_res_current_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.492    24.833    mod_interface/CLK
    SLICE_X5Y76          FDRE                                         r  mod_interface/alu_res_current_reg[6]/C
                         clock pessimism              0.271    25.104    
                         clock uncertainty           -0.035    25.069    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)       -0.067    25.002    mod_interface/alu_res_current_reg[6]
  -------------------------------------------------------------------
                         required time                         25.002    
                         arrival time                         -10.235    
  -------------------------------------------------------------------
                         slack                                 14.767    

Slack (MET) :             14.791ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.255ns  (logic 2.344ns (44.609%)  route 2.911ns (55.391%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 24.840 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.619     5.140    mod_baud_rate_generator/CLK
    SLICE_X2Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  mod_baud_rate_generator/count_reg[18]/Q
                         net (fo=2, routed)           0.839     6.496    mod_baud_rate_generator/count_reg[18]
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.620 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.877     7.497    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.124     7.621 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.195     8.816    mod_baud_rate_generator/load
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.940 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.940    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.453 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.570 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.570    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.155 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.394 r  mod_baud_rate_generator/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.394    mod_baud_rate_generator/count_reg[28]_i_1_n_5
    SLICE_X2Y68          FDRE                                         r  mod_baud_rate_generator/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.499    24.840    mod_baud_rate_generator/CLK
    SLICE_X2Y68          FDRE                                         r  mod_baud_rate_generator/count_reg[30]/C
                         clock pessimism              0.272    25.112    
                         clock uncertainty           -0.035    25.077    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)        0.109    25.186    mod_baud_rate_generator/count_reg[30]
  -------------------------------------------------------------------
                         required time                         25.186    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                 14.791    

Slack (MET) :             14.811ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.235ns  (logic 2.324ns (44.397%)  route 2.911ns (55.603%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 24.840 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.619     5.140    mod_baud_rate_generator/CLK
    SLICE_X2Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  mod_baud_rate_generator/count_reg[18]/Q
                         net (fo=2, routed)           0.839     6.496    mod_baud_rate_generator/count_reg[18]
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.620 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.877     7.497    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.124     7.621 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.195     8.816    mod_baud_rate_generator/load
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.940 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.940    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.453 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.570 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.570    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.155 r  mod_baud_rate_generator/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.155    mod_baud_rate_generator/count_reg[24]_i_1_n_0
    SLICE_X2Y68          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.374 r  mod_baud_rate_generator/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.374    mod_baud_rate_generator/count_reg[28]_i_1_n_7
    SLICE_X2Y68          FDRE                                         r  mod_baud_rate_generator/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.499    24.840    mod_baud_rate_generator/CLK
    SLICE_X2Y68          FDRE                                         r  mod_baud_rate_generator/count_reg[28]/C
                         clock pessimism              0.272    25.112    
                         clock uncertainty           -0.035    25.077    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)        0.109    25.186    mod_baud_rate_generator/count_reg[28]
  -------------------------------------------------------------------
                         required time                         25.186    
                         arrival time                         -10.374    
  -------------------------------------------------------------------
                         slack                                 14.811    

Slack (MET) :             14.826ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.222ns  (logic 2.311ns (44.259%)  route 2.911ns (55.741%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 24.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.619     5.140    mod_baud_rate_generator/CLK
    SLICE_X2Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  mod_baud_rate_generator/count_reg[18]/Q
                         net (fo=2, routed)           0.839     6.496    mod_baud_rate_generator/count_reg[18]
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.620 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.877     7.497    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.124     7.621 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.195     8.816    mod_baud_rate_generator/load
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.940 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.940    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.453 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.570 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.570    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.361 r  mod_baud_rate_generator/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.361    mod_baud_rate_generator/count_reg[24]_i_1_n_6
    SLICE_X2Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.501    24.842    mod_baud_rate_generator/CLK
    SLICE_X2Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[25]/C
                         clock pessimism              0.272    25.114    
                         clock uncertainty           -0.035    25.079    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.109    25.188    mod_baud_rate_generator/count_reg[25]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                         -10.361    
  -------------------------------------------------------------------
                         slack                                 14.826    

Slack (MET) :             14.834ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.214ns  (logic 2.303ns (44.173%)  route 2.911ns (55.827%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 24.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.619     5.140    mod_baud_rate_generator/CLK
    SLICE_X2Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  mod_baud_rate_generator/count_reg[18]/Q
                         net (fo=2, routed)           0.839     6.496    mod_baud_rate_generator/count_reg[18]
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.620 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.877     7.497    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.124     7.621 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.195     8.816    mod_baud_rate_generator/load
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.940 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.940    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.453 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.570 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.570    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.353 r  mod_baud_rate_generator/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.353    mod_baud_rate_generator/count_reg[24]_i_1_n_4
    SLICE_X2Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.501    24.842    mod_baud_rate_generator/CLK
    SLICE_X2Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[27]/C
                         clock pessimism              0.272    25.114    
                         clock uncertainty           -0.035    25.079    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.109    25.188    mod_baud_rate_generator/count_reg[27]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                         -10.353    
  -------------------------------------------------------------------
                         slack                                 14.834    

Slack (MET) :             14.846ns  (required time - arrival time)
  Source:                 mod_interface/data_b_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_interface/alu_res_current_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 1.891ns (36.614%)  route 3.274ns (63.386%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 24.833 - 20.000 ) 
    Source Clock Delay      (SCD):    5.124ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.603     5.124    mod_interface/CLK
    SLICE_X4Y75          FDRE                                         r  mod_interface/data_b_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y75          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  mod_interface/data_b_current_reg[1]/Q
                         net (fo=17, routed)          1.253     6.833    mod_interface/data_b[1]
    SLICE_X5Y74          LUT2 (Prop_lut2_I1_O)        0.124     6.957 r  mod_interface/i__carry_i_3/O
                         net (fo=1, routed)           0.000     6.957    mod_alu/alu_res_current[0]_i_5[1]
    SLICE_X5Y74          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.507 r  mod_alu/tmp0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.516    mod_alu/tmp0_inferred__0/i__carry_n_0
    SLICE_X5Y75          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.850 r  mod_alu/tmp0_inferred__0/i__carry__0/O[1]
                         net (fo=1, routed)           0.980     8.830    mod_interface/data1[5]
    SLICE_X5Y73          LUT6 (Prop_lut6_I4_O)        0.303     9.133 r  mod_interface/alu_res_current[5]_i_2/O
                         net (fo=1, routed)           1.031    10.165    mod_interface/alu_res_current[5]_i_2_n_0
    SLICE_X2Y74          LUT6 (Prop_lut6_I0_O)        0.124    10.289 r  mod_interface/alu_res_current[5]_i_1/O
                         net (fo=1, routed)           0.000    10.289    mod_interface/p_1_out[5]
    SLICE_X2Y74          FDRE                                         r  mod_interface/alu_res_current_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.492    24.833    mod_interface/CLK
    SLICE_X2Y74          FDRE                                         r  mod_interface/alu_res_current_reg[5]/C
                         clock pessimism              0.258    25.091    
                         clock uncertainty           -0.035    25.056    
    SLICE_X2Y74          FDRE (Setup_fdre_C_D)        0.079    25.135    mod_interface/alu_res_current_reg[5]
  -------------------------------------------------------------------
                         required time                         25.135    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                 14.846    

Slack (MET) :             14.910ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.138ns  (logic 2.227ns (43.347%)  route 2.911ns (56.653%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 24.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.619     5.140    mod_baud_rate_generator/CLK
    SLICE_X2Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  mod_baud_rate_generator/count_reg[18]/Q
                         net (fo=2, routed)           0.839     6.496    mod_baud_rate_generator/count_reg[18]
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.620 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.877     7.497    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.124     7.621 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.195     8.816    mod_baud_rate_generator/load
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.940 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.940    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.453 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.570 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.570    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.277 r  mod_baud_rate_generator/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.277    mod_baud_rate_generator/count_reg[24]_i_1_n_5
    SLICE_X2Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.501    24.842    mod_baud_rate_generator/CLK
    SLICE_X2Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[26]/C
                         clock pessimism              0.272    25.114    
                         clock uncertainty           -0.035    25.079    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.109    25.188    mod_baud_rate_generator/count_reg[26]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                         -10.277    
  -------------------------------------------------------------------
                         slack                                 14.910    

Slack (MET) :             14.930ns  (required time - arrival time)
  Source:                 mod_baud_rate_generator/count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_baud_rate_generator/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 2.207ns (43.126%)  route 2.911ns (56.874%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 24.842 - 20.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.619     5.140    mod_baud_rate_generator/CLK
    SLICE_X2Y65          FDRE                                         r  mod_baud_rate_generator/count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.518     5.658 f  mod_baud_rate_generator/count_reg[18]/Q
                         net (fo=2, routed)           0.839     6.496    mod_baud_rate_generator/count_reg[18]
    SLICE_X3Y66          LUT6 (Prop_lut6_I0_O)        0.124     6.620 f  mod_baud_rate_generator/tick_i_4/O
                         net (fo=1, routed)           0.877     7.497    mod_baud_rate_generator/tick_i_4_n_0
    SLICE_X3Y66          LUT6 (Prop_lut6_I2_O)        0.124     7.621 r  mod_baud_rate_generator/tick_i_1/O
                         net (fo=33, routed)          1.195     8.816    mod_baud_rate_generator/load
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.124     8.940 r  mod_baud_rate_generator/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.940    mod_baud_rate_generator/count[0]_i_5_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.453 r  mod_baud_rate_generator/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.453    mod_baud_rate_generator/count_reg[0]_i_1_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.570 r  mod_baud_rate_generator/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.570    mod_baud_rate_generator/count_reg[4]_i_1_n_0
    SLICE_X2Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.687 r  mod_baud_rate_generator/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.687    mod_baud_rate_generator/count_reg[8]_i_1_n_0
    SLICE_X2Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.804 r  mod_baud_rate_generator/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.804    mod_baud_rate_generator/count_reg[12]_i_1_n_0
    SLICE_X2Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.921 r  mod_baud_rate_generator/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.921    mod_baud_rate_generator/count_reg[16]_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.038 r  mod_baud_rate_generator/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.038    mod_baud_rate_generator/count_reg[20]_i_1_n_0
    SLICE_X2Y67          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.257 r  mod_baud_rate_generator/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.257    mod_baud_rate_generator/count_reg[24]_i_1_n_7
    SLICE_X2Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000    20.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.501    24.842    mod_baud_rate_generator/CLK
    SLICE_X2Y67          FDRE                                         r  mod_baud_rate_generator/count_reg[24]/C
                         clock pessimism              0.272    25.114    
                         clock uncertainty           -0.035    25.079    
    SLICE_X2Y67          FDRE (Setup_fdre_C_D)        0.109    25.188    mod_baud_rate_generator/count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.188    
                         arrival time                         -10.257    
  -------------------------------------------------------------------
                         slack                                 14.930    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 mod_uart_rx/s_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_uart_rx/s_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.583     1.466    mod_uart_rx/CLK
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mod_uart_rx/s_current_reg[0]/Q
                         net (fo=5, routed)           0.120     1.728    mod_uart_rx/s_current[0]
    SLICE_X2Y71          LUT6 (Prop_lut6_I4_O)        0.045     1.773 r  mod_uart_rx/s_current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.773    mod_uart_rx/s_current[2]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[2]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.120     1.599    mod_uart_rx/s_current_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 mod_uart_tx/b_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_uart_tx/tx_current_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.581     1.464    mod_uart_tx/CLK
    SLICE_X1Y73          FDRE                                         r  mod_uart_tx/b_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  mod_uart_tx/b_current_reg[0]/Q
                         net (fo=1, routed)           0.097     1.702    mod_uart_tx/b_current[0]
    SLICE_X0Y73          LUT3 (Prop_lut3_I2_O)        0.045     1.747 r  mod_uart_tx/tx_current_i_1/O
                         net (fo=1, routed)           0.000     1.747    mod_uart_tx/tx_next
    SLICE_X0Y73          FDSE                                         r  mod_uart_tx/tx_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.848     1.976    mod_uart_tx/CLK
    SLICE_X0Y73          FDSE                                         r  mod_uart_tx/tx_current_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X0Y73          FDSE (Hold_fdse_C_D)         0.091     1.568    mod_uart_tx/tx_current_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.747    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mod_interface/tx_start_current_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_uart_tx/FSM_sequential_state_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.581     1.464    mod_interface/CLK
    SLICE_X5Y72          FDRE                                         r  mod_interface/tx_start_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y72          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  mod_interface/tx_start_current_reg/Q
                         net (fo=3, routed)           0.109     1.714    mod_uart_tx/tx_start
    SLICE_X4Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  mod_uart_tx/FSM_sequential_state_current[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.759    mod_uart_tx/FSM_sequential_state_current[0]_i_1__0_n_0
    SLICE_X4Y72          FDRE                                         r  mod_uart_tx/FSM_sequential_state_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.849     1.976    mod_uart_tx/CLK
    SLICE_X4Y72          FDRE                                         r  mod_uart_tx/FSM_sequential_state_current_reg[0]/C
                         clock pessimism             -0.499     1.477    
    SLICE_X4Y72          FDRE (Hold_fdre_C_D)         0.092     1.569    mod_uart_tx/FSM_sequential_state_current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 mod_interface/FSM_sequential_state_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_interface/tx_start_current_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.985%)  route 0.119ns (39.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.581     1.464    mod_interface/CLK
    SLICE_X4Y72          FDRE                                         r  mod_interface/FSM_sequential_state_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y72          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  mod_interface/FSM_sequential_state_current_reg[0]/Q
                         net (fo=7, routed)           0.119     1.724    mod_interface/state_current_1[0]
    SLICE_X5Y72          LUT3 (Prop_lut3_I1_O)        0.045     1.769 r  mod_interface/tx_start_current_i_1/O
                         net (fo=1, routed)           0.000     1.769    mod_interface/tx_start_current_i_1_n_0
    SLICE_X5Y72          FDRE                                         r  mod_interface/tx_start_current_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.849     1.976    mod_interface/CLK
    SLICE_X5Y72          FDRE                                         r  mod_interface/tx_start_current_reg/C
                         clock pessimism             -0.499     1.477    
    SLICE_X5Y72          FDRE (Hold_fdre_C_D)         0.091     1.568    mod_interface/tx_start_current_reg
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 mod_interface/alu_res_current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_uart_tx/b_current_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.213ns (62.615%)  route 0.127ns (37.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.580     1.463    mod_interface/CLK
    SLICE_X2Y74          FDRE                                         r  mod_interface/alu_res_current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y74          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  mod_interface/alu_res_current_reg[4]/Q
                         net (fo=1, routed)           0.127     1.754    mod_uart_tx/Q[4]
    SLICE_X1Y74          LUT3 (Prop_lut3_I2_O)        0.049     1.803 r  mod_uart_tx/b_current[4]_i_1/O
                         net (fo=1, routed)           0.000     1.803    mod_uart_tx/b_next[4]
    SLICE_X1Y74          FDRE                                         r  mod_uart_tx/b_current_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.847     1.975    mod_uart_tx/CLK
    SLICE_X1Y74          FDRE                                         r  mod_uart_tx/b_current_reg[4]/C
                         clock pessimism             -0.499     1.476    
    SLICE_X1Y74          FDRE (Hold_fdre_C_D)         0.107     1.583    mod_uart_tx/b_current_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 mod_uart_rx/s_current_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_uart_rx/s_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.231%)  route 0.138ns (39.769%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.583     1.466    mod_uart_rx/CLK
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y71          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  mod_uart_rx/s_current_reg[3]/Q
                         net (fo=5, routed)           0.138     1.768    mod_uart_rx/s_current[3]
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.045     1.813 r  mod_uart_rx/s_current[3]_i_2/O
                         net (fo=1, routed)           0.000     1.813    mod_uart_rx/s_current[3]_i_2_n_0
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[3]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X2Y71          FDRE (Hold_fdre_C_D)         0.121     1.587    mod_uart_rx/s_current_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 mod_uart_rx/b_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_interface/data_op_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.404%)  route 0.184ns (56.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.579     1.462    mod_uart_rx/CLK
    SLICE_X7Y73          FDRE                                         r  mod_uart_rx/b_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  mod_uart_rx/b_current_reg[0]/Q
                         net (fo=3, routed)           0.184     1.787    mod_interface/data_a_current_reg[7]_1[0]
    SLICE_X6Y74          FDRE                                         r  mod_interface/data_op_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.845     1.973    mod_interface/CLK
    SLICE_X6Y74          FDRE                                         r  mod_interface/data_op_current_reg[0]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X6Y74          FDRE (Hold_fdre_C_D)         0.075     1.549    mod_interface/data_op_current_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 mod_uart_rx/b_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_interface/data_a_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.964%)  route 0.195ns (58.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.579     1.462    mod_uart_rx/CLK
    SLICE_X7Y73          FDRE                                         r  mod_uart_rx/b_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  mod_uart_rx/b_current_reg[1]/Q
                         net (fo=4, routed)           0.195     1.798    mod_interface/data_a_current_reg[7]_1[1]
    SLICE_X4Y74          FDRE                                         r  mod_interface/data_a_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.845     1.973    mod_interface/CLK
    SLICE_X4Y74          FDRE                                         r  mod_interface/data_a_current_reg[1]/C
                         clock pessimism             -0.499     1.474    
    SLICE_X4Y74          FDRE (Hold_fdre_C_D)         0.070     1.544    mod_interface/data_a_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 mod_uart_rx/b_current_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_interface/data_b_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.056%)  route 0.220ns (60.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.579     1.462    mod_uart_rx/CLK
    SLICE_X7Y73          FDRE                                         r  mod_uart_rx/b_current_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y73          FDRE (Prop_fdre_C_Q)         0.141     1.603 r  mod_uart_rx/b_current_reg[1]/Q
                         net (fo=4, routed)           0.220     1.823    mod_interface/data_a_current_reg[7]_1[1]
    SLICE_X4Y75          FDRE                                         r  mod_interface/data_b_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.845     1.973    mod_interface/CLK
    SLICE_X4Y75          FDRE                                         r  mod_interface/data_b_current_reg[1]/C
                         clock pessimism             -0.478     1.495    
    SLICE_X4Y75          FDRE (Hold_fdre_C_D)         0.070     1.565    mod_interface/data_b_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 mod_uart_rx/s_current_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            mod_uart_rx/s_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.183ns (49.139%)  route 0.189ns (50.861%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.583     1.466    mod_uart_rx/CLK
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  mod_uart_rx/s_current_reg[0]/Q
                         net (fo=5, routed)           0.189     1.797    mod_uart_rx/s_current[0]
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.042     1.839 r  mod_uart_rx/s_current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    mod_uart_rx/s_current[1]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[1]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.107     1.573    mod_uart_rx/s_current_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         20.000
Sources:            { clock_50mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  clock_50mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y61    mod_baud_rate_generator/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y63    mod_baud_rate_generator/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y63    mod_baud_rate_generator/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y64    mod_baud_rate_generator/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y64    mod_baud_rate_generator/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y64    mod_baud_rate_generator/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y64    mod_baud_rate_generator/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y65    mod_baud_rate_generator/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y65    mod_baud_rate_generator/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y61    mod_baud_rate_generator/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y61    mod_baud_rate_generator/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y63    mod_baud_rate_generator/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y63    mod_baud_rate_generator/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y63    mod_baud_rate_generator/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y63    mod_baud_rate_generator/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y64    mod_baud_rate_generator/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y64    mod_baud_rate_generator/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y64    mod_baud_rate_generator/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         15.000      14.500     SLICE_X2Y64    mod_baud_rate_generator/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    mod_baud_rate_generator/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y61    mod_baud_rate_generator/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63    mod_baud_rate_generator/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63    mod_baud_rate_generator/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63    mod_baud_rate_generator/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y63    mod_baud_rate_generator/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64    mod_baud_rate_generator/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64    mod_baud_rate_generator/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64    mod_baud_rate_generator/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y64    mod_baud_rate_generator/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod_uart_tx/tx_current_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.771ns  (logic 3.974ns (58.690%)  route 2.797ns (41.310%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.608     5.129    mod_uart_tx/CLK
    SLICE_X0Y73          FDSE                                         r  mod_uart_tx/tx_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.456     5.585 r  mod_uart_tx/tx_current_reg/Q
                         net (fo=1, routed)           2.797     8.382    o_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.900 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.900    o_tx
    A18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mod_uart_tx/tx_current_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Destination:            o_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.360ns (63.106%)  route 0.795ns (36.894%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.581     1.464    mod_uart_tx/CLK
    SLICE_X0Y73          FDSE                                         r  mod_uart_tx/tx_current_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDSE (Prop_fdse_C_Q)         0.141     1.605 r  mod_uart_tx/tx_current_reg/Q
                         net (fo=1, routed)           0.795     2.400    o_tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.619 r  o_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.619    o_tx
    A18                                                               r  o_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            81 Endpoints
Min Delay            81 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_interface/data_a_current_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.441ns (26.313%)  route 4.036ns (73.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.036     5.478    mod_interface/SR[0]
    SLICE_X7Y75          FDRE                                         r  mod_interface/data_a_current_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.490     4.831    mod_interface/CLK
    SLICE_X7Y75          FDRE                                         r  mod_interface/data_a_current_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_interface/data_b_current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.441ns (26.313%)  route 4.036ns (73.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.036     5.478    mod_interface/SR[0]
    SLICE_X6Y75          FDRE                                         r  mod_interface/data_b_current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.490     4.831    mod_interface/CLK
    SLICE_X6Y75          FDRE                                         r  mod_interface/data_b_current_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_interface/data_b_current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.441ns (26.313%)  route 4.036ns (73.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.036     5.478    mod_interface/SR[0]
    SLICE_X6Y75          FDRE                                         r  mod_interface/data_b_current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.490     4.831    mod_interface/CLK
    SLICE_X6Y75          FDRE                                         r  mod_interface/data_b_current_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_interface/data_b_current_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.441ns (26.313%)  route 4.036ns (73.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.036     5.478    mod_interface/SR[0]
    SLICE_X6Y75          FDRE                                         r  mod_interface/data_b_current_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.490     4.831    mod_interface/CLK
    SLICE_X6Y75          FDRE                                         r  mod_interface/data_b_current_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_interface/data_b_current_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.441ns (26.313%)  route 4.036ns (73.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.036     5.478    mod_interface/SR[0]
    SLICE_X6Y75          FDRE                                         r  mod_interface/data_b_current_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.490     4.831    mod_interface/CLK
    SLICE_X6Y75          FDRE                                         r  mod_interface/data_b_current_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_interface/data_b_current_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.478ns  (logic 1.441ns (26.313%)  route 4.036ns (73.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          4.036     5.478    mod_interface/SR[0]
    SLICE_X6Y75          FDRE                                         r  mod_interface/data_b_current_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.490     4.831    mod_interface/CLK
    SLICE_X6Y75          FDRE                                         r  mod_interface/data_b_current_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_tx/s_current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.432ns  (logic 1.441ns (26.531%)  route 3.991ns (73.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          3.991     5.432    mod_uart_tx/SR[0]
    SLICE_X4Y70          FDRE                                         r  mod_uart_tx/s_current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496     4.837    mod_uart_tx/CLK
    SLICE_X4Y70          FDRE                                         r  mod_uart_tx/s_current_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_tx/s_current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.432ns  (logic 1.441ns (26.531%)  route 3.991ns (73.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          3.991     5.432    mod_uart_tx/SR[0]
    SLICE_X4Y70          FDRE                                         r  mod_uart_tx/s_current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496     4.837    mod_uart_tx/CLK
    SLICE_X4Y70          FDRE                                         r  mod_uart_tx/s_current_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_tx/s_current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.432ns  (logic 1.441ns (26.531%)  route 3.991ns (73.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          3.991     5.432    mod_uart_tx/SR[0]
    SLICE_X4Y70          FDRE                                         r  mod_uart_tx/s_current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496     4.837    mod_uart_tx/CLK
    SLICE_X4Y70          FDRE                                         r  mod_uart_tx/s_current_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_tx/s_current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.432ns  (logic 1.441ns (26.531%)  route 3.991ns (73.469%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  reset_IBUF_inst/O
                         net (fo=70, routed)          3.991     5.432    mod_uart_tx/SR[0]
    SLICE_X4Y70          FDRE                                         r  mod_uart_tx/s_current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.496     4.837    mod_uart_tx/CLK
    SLICE_X4Y70          FDRE                                         r  mod_uart_tx/s_current_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/b_current_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.141ns  (logic 0.224ns (19.664%)  route 0.916ns (80.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.974ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.974ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.916     1.141    mod_uart_rx/i_rx_IBUF
    SLICE_X6Y73          FDRE                                         r  mod_uart_rx/b_current_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.846     1.974    mod_uart_rx/CLK
    SLICE_X6Y73          FDRE                                         r  mod_uart_rx/b_current_reg[7]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.269ns (21.308%)  route 0.995ns (78.692%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           0.995     1.219    mod_uart_rx/i_rx_IBUF
    SLICE_X2Y71          LUT5 (Prop_lut5_I0_O)        0.045     1.264 r  mod_uart_rx/s_current[3]_i_2/O
                         net (fo=1, routed)           0.000     1.264    mod_uart_rx/s_current[3]_i_2_n_0
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.289ns  (logic 0.269ns (20.887%)  route 1.020ns (79.113%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.020     1.244    mod_uart_rx/i_rx_IBUF
    SLICE_X2Y71          LUT6 (Prop_lut6_I0_O)        0.045     1.289 r  mod_uart_rx/s_current[2]_i_1/O
                         net (fo=1, routed)           0.000     1.289    mod_uart_rx/s_current[2]_i_1_n_0
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[2]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.442ns  (logic 0.268ns (18.599%)  route 1.174ns (81.401%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.174     1.398    mod_uart_rx/i_rx_IBUF
    SLICE_X3Y71          LUT5 (Prop_lut5_I0_O)        0.044     1.442 r  mod_uart_rx/s_current[1]_i_1/O
                         net (fo=1, routed)           0.000     1.442    mod_uart_rx/s_current[1]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[1]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.269ns (18.656%)  route 1.174ns (81.344%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.174     1.398    mod_uart_rx/i_rx_IBUF
    SLICE_X3Y71          LUT4 (Prop_lut4_I3_O)        0.045     1.443 r  mod_uart_rx/s_current[0]_i_1/O
                         net (fo=1, routed)           0.000     1.443    mod_uart_rx/s_current[0]_i_1_n_0
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.210ns (14.011%)  route 1.286ns (85.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.286     1.495    mod_uart_rx/SR[0]
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.210ns (14.011%)  route 1.286ns (85.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.286     1.495    mod_uart_rx/SR[0]
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X3Y71          FDRE                                         r  mod_uart_rx/s_current_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.210ns (14.011%)  route 1.286ns (85.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.286     1.495    mod_uart_rx/SR[0]
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.210ns (14.011%)  route 1.286ns (85.989%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  reset_IBUF_inst/O
                         net (fo=70, routed)          1.286     1.495    mod_uart_rx/SR[0]
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[3]/C

Slack:                    inf
  Source:                 i_rx
                            (input port)
  Destination:            mod_uart_rx/s_current_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.510ns  (logic 0.269ns (17.829%)  route 1.241ns (82.171%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  i_rx (IN)
                         net (fo=0)                   0.000     0.000    i_rx
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  i_rx_IBUF_inst/O
                         net (fo=7, routed)           1.056     1.280    mod_uart_rx/i_rx_IBUF
    SLICE_X2Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.325 r  mod_uart_rx/s_current[3]_i_1/O
                         net (fo=4, routed)           0.185     1.510    mod_uart_rx/s_next
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_50mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_50mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_50mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_50mhz_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_50mhz_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.851     1.979    mod_uart_rx/CLK
    SLICE_X2Y71          FDRE                                         r  mod_uart_rx/s_current_reg[2]/C





