// Seed: 1998379182
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    output uwire id_2,
    input uwire id_3,
    output tri1 id_4,
    input tri id_5,
    output wor id_6,
    input tri1 id_7,
    input wor id_8,
    output tri0 id_9,
    input tri id_10,
    output tri id_11,
    input supply0 id_12,
    input wor id_13,
    input tri0 id_14,
    input supply1 id_15,
    output supply0 id_16,
    input wire id_17,
    input supply1 id_18
    , id_21,
    input uwire id_19
);
  generate
    wire id_22;
  endgenerate
endmodule
module module_1 (
    output logic id_0,
    output wire id_1,
    output supply1 id_2,
    output wire id_3,
    output supply1 id_4,
    input supply1 id_5
    , id_15,
    input tri id_6,
    input supply0 id_7,
    output supply0 id_8,
    input supply0 id_9,
    output supply0 id_10,
    input supply0 id_11,
    input wand id_12,
    input wor id_13
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_3,
      id_10,
      id_2,
      id_5,
      id_1,
      id_7,
      id_8,
      id_12,
      id_12,
      id_3,
      id_12,
      id_8,
      id_6,
      id_11,
      id_9,
      id_11,
      id_3,
      id_6,
      id_13,
      id_7
  );
  initial begin : LABEL_0
    id_0 <= 1;
    assert (id_16[-1'h0]);
  end
endmodule
