<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>STM32F100xE HAL User Manual: stm32f1xx_hal_sram.c File Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32F100xE HAL User Manual
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_87d736d687b37c2c2535f3171b4da10d.html">Firmware</a>      </li>
      <li class="navelem"><a class="el" href="dir_77a4a036479ba611396f4796e3271770.html">Drivers</a>      </li>
      <li class="navelem"><a class="el" href="dir_e90ca8f7a3453277a713b77fb925b18f.html">STM32F1xx_HAL_Driver</a>      </li>
      <li class="navelem"><a class="el" href="dir_08b87254197b135abc61821bb66d28f7.html">Src</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32f1xx_hal_sram.c File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>SRAM HAL module driver. This file provides a generic firmware to drive SRAM memories mounted as external device.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;stm32f1xx_hal.h&quot;</code><br/>
</div>
<p><a href="stm32f1xx__hal__sram_8c_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group1.html#gad1262ed791ecbe67fef4ad989a090095">HAL_SRAM_Init</a> (SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing, FSMC_NORSRAM_TimingTypeDef *ExtTiming)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs the SRAM device initialization sequence.  <a href="group/group__SRAM__Exported__Functions__Group1.html#gad1262ed791ecbe67fef4ad989a090095"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group1.html#gabadc6ca2f2ff6332e22ff01d704282c0">HAL_SRAM_DeInit</a> (SRAM_HandleTypeDef *hsram)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Performs the SRAM device De-initialization sequence.  <a href="group/group__SRAM__Exported__Functions__Group1.html#gabadc6ca2f2ff6332e22ff01d704282c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__weak void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group1.html#gadef4665dc60557b4245a3ec86e64564f">HAL_SRAM_MspInit</a> (SRAM_HandleTypeDef *hsram)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM MSP Init.  <a href="group/group__SRAM__Exported__Functions__Group1.html#gadef4665dc60557b4245a3ec86e64564f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__weak void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group1.html#ga5d8c14615d75dd6d84b057d91e7278e5">HAL_SRAM_MspDeInit</a> (SRAM_HandleTypeDef *hsram)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">SRAM MSP DeInit.  <a href="group/group__SRAM__Exported__Functions__Group1.html#ga5d8c14615d75dd6d84b057d91e7278e5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__weak void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group1.html#ga2bf0dbdbf22983eb8e1525771a6c576d">HAL_SRAM_DMA_XferCpltCallback</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA transfer complete callback.  <a href="group/group__SRAM__Exported__Functions__Group1.html#ga2bf0dbdbf22983eb8e1525771a6c576d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">__weak void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group1.html#gaec2eb361d2917226b22a4d1989977ada">HAL_SRAM_DMA_XferErrorCallback</a> (<a class="el" href="group/group__DMA__Exported__Types.html#ga92b907d56a9c29b93d46782a7a04f91e">DMA_HandleTypeDef</a> *hdma)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA transfer complete error callback.  <a href="group/group__SRAM__Exported__Functions__Group1.html#gaec2eb361d2917226b22a4d1989977ada"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group2.html#gaa397cd69f463cdaef60620dc504221ee">HAL_SRAM_Read_8b</a> (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pDstBuffer, uint32_t BufferSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 8-bit buffer from SRAM memory.  <a href="group/group__SRAM__Exported__Functions__Group2.html#gaa397cd69f463cdaef60620dc504221ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group2.html#ga1ae829a51e3be3af706e864b87253919">HAL_SRAM_Write_8b</a> (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint8_t *pSrcBuffer, uint32_t BufferSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 8-bit buffer to SRAM memory.  <a href="group/group__SRAM__Exported__Functions__Group2.html#ga1ae829a51e3be3af706e864b87253919"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group2.html#ga671719ff18c1897edd9c29718f6d4f0a">HAL_SRAM_Read_16b</a> (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pDstBuffer, uint32_t BufferSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 16-bit buffer from SRAM memory.  <a href="group/group__SRAM__Exported__Functions__Group2.html#ga671719ff18c1897edd9c29718f6d4f0a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group2.html#ga6c57c8dff53c8bd9fcbadeeb3572d799">HAL_SRAM_Write_16b</a> (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint16_t *pSrcBuffer, uint32_t BufferSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 16-bit buffer to SRAM memory.  <a href="group/group__SRAM__Exported__Functions__Group2.html#ga6c57c8dff53c8bd9fcbadeeb3572d799"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group2.html#gaecd5d8df61a34b1b59e3f18157ddf2b8">HAL_SRAM_Read_32b</a> (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads 32-bit buffer from SRAM memory.  <a href="group/group__SRAM__Exported__Functions__Group2.html#gaecd5d8df61a34b1b59e3f18157ddf2b8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group2.html#ga7adf2d13d0cd9906e3054a6ef712c068">HAL_SRAM_Write_32b</a> (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes 32-bit buffer to SRAM memory.  <a href="group/group__SRAM__Exported__Functions__Group2.html#ga7adf2d13d0cd9906e3054a6ef712c068"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group2.html#gac33cd97247fe18d437544895b83acf04">HAL_SRAM_Read_DMA</a> (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pDstBuffer, uint32_t BufferSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Reads a Words data from the SRAM memory using DMA transfer.  <a href="group/group__SRAM__Exported__Functions__Group2.html#gac33cd97247fe18d437544895b83acf04"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group2.html#ga00d6551fd89c7a5b0ce068a0b4e42840">HAL_SRAM_Write_DMA</a> (SRAM_HandleTypeDef *hsram, uint32_t *pAddress, uint32_t *pSrcBuffer, uint32_t BufferSize)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Writes a Words data buffer to SRAM memory using DMA transfer.  <a href="group/group__SRAM__Exported__Functions__Group2.html#ga00d6551fd89c7a5b0ce068a0b4e42840"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group3.html#ga52f56b344b30d6756152f6789d90dc16">HAL_SRAM_WriteOperation_Enable</a> (SRAM_HandleTypeDef *hsram)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables dynamically SRAM write operation.  <a href="group/group__SRAM__Exported__Functions__Group3.html#ga52f56b344b30d6756152f6789d90dc16"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_StatusTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group3.html#ga4bfd376d61a63cea7c845753cca4f3e7">HAL_SRAM_WriteOperation_Disable</a> (SRAM_HandleTypeDef *hsram)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Disables dynamically SRAM write operation.  <a href="group/group__SRAM__Exported__Functions__Group3.html#ga4bfd376d61a63cea7c845753cca4f3e7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">HAL_SRAM_StateTypeDef&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group/group__SRAM__Exported__Functions__Group4.html#gacbdc09f3583e442e2b56ef5906721fc8">HAL_SRAM_GetState</a> (SRAM_HandleTypeDef *hsram)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the SRAM controller state.  <a href="group/group__SRAM__Exported__Functions__Group4.html#gacbdc09f3583e442e2b56ef5906721fc8"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>SRAM HAL module driver. This file provides a generic firmware to drive SRAM memories mounted as external device. </p>
<dl class="author"><dt><b>Author:</b></dt><dd>MCD Application Team <div class="fragment"><pre class="fragment">
  ==============================================================================
                          ##### How to use this driver #####
  ==============================================================================
  [..]
    This driver is a generic layered driver which contains a set of APIs used to
    control SRAM memories. It uses the FSMC layer functions to interface
    with SRAM devices.
    The following sequence should be followed to configure the FSMC to interface
    with SRAM/PSRAM memories:

   (#) Declare a SRAM_HandleTypeDef handle structure, for example:
          SRAM_HandleTypeDef  hsram; and:

       (++) Fill the SRAM_HandleTypeDef handle "Init" field with the allowed
            values of the structure member.

       (++) Fill the SRAM_HandleTypeDef handle "Instance" field with a predefined
            base register instance for NOR or SRAM device

       (++) Fill the SRAM_HandleTypeDef handle "Extended" field with a predefined
            base register instance for NOR or SRAM extended mode

   (#) Declare two FSMC_NORSRAM_TimingTypeDef structures, for both normal and extended
       mode timings; for example:
          FSMC_NORSRAM_TimingTypeDef  Timing and FSMC_NORSRAM_TimingTypeDef  ExTiming;
      and fill its fields with the allowed values of the structure member.

   (#) Initialize the SRAM Controller by calling the function HAL_SRAM_Init(). This function
       performs the following sequence:

       (##) MSP hardware layer configuration using the function HAL_SRAM_MspInit()
       (##) Control register configuration using the FSMC NORSRAM interface function
            FSMC_NORSRAM_Init()
       (##) Timing register configuration using the FSMC NORSRAM interface function
            FSMC_NORSRAM_Timing_Init()
       (##) Extended mode Timing register configuration using the FSMC NORSRAM interface function
            FSMC_NORSRAM_Extended_Timing_Init()
       (##) Enable the SRAM device using the macro __FSMC_NORSRAM_ENABLE()

   (#) At this stage you can perform read/write accesses from/to the memory connected
       to the NOR/SRAM Bank. You can perform either polling or DMA transfer using the
       following APIs:
       (++) HAL_SRAM_Read()/HAL_SRAM_Write() for polling read/write access
       (++) HAL_SRAM_Read_DMA()/HAL_SRAM_Write_DMA() for DMA read/write transfer

   (#) You can also control the SRAM device by calling the control APIs HAL_SRAM_WriteOperation_Enable()/
       HAL_SRAM_WriteOperation_Disable() to respectively enable/disable the SRAM write operation

   (#) You can continuously monitor the SRAM device HAL state by calling the function
       HAL_SRAM_GetState()

       *** Callback registration ***
    =============================================
    [..]
      The compilation define  USE_HAL_SRAM_REGISTER_CALLBACKS when set to 1
      allows the user to configure dynamically the driver callbacks.

      Use Functions @ref HAL_SRAM_RegisterCallback() to register a user callback,
      it allows to register following callbacks:
        (+) MspInitCallback    : SRAM MspInit.
        (+) MspDeInitCallback  : SRAM MspDeInit.
      This function takes as parameters the HAL peripheral handle, the Callback ID
      and a pointer to the user callback function.

      Use function @ref HAL_SRAM_UnRegisterCallback() to reset a callback to the default
      weak (surcharged) function. It allows to reset following callbacks:
        (+) MspInitCallback    : SRAM MspInit.
        (+) MspDeInitCallback  : SRAM MspDeInit.
      This function) takes as parameters the HAL peripheral handle and the Callback ID.

      By default, after the @ref HAL_SRAM_Init and if the state is HAL_SRAM_STATE_RESET
      all callbacks are reset to the corresponding legacy weak (surcharged) functions.
      Exception done for MspInit and MspDeInit callbacks that are respectively
      reset to the legacy weak (surcharged) functions in the @ref HAL_SRAM_Init
      and @ref  HAL_SRAM_DeInit only when these callbacks are null (not registered beforehand).
      If not, MspInit or MspDeInit are not null, the @ref HAL_SRAM_Init and @ref HAL_SRAM_DeInit
      keep and use the user MspInit/MspDeInit callbacks (registered beforehand)

      Callbacks can be registered/unregistered in READY state only.
      Exception done for MspInit/MspDeInit callbacks that can be registered/unregistered
      in READY or RESET state, thus registered (user) MspInit/DeInit callbacks can be used
      during the Init/DeInit.
      In that case first register the MspInit/MspDeInit user callbacks
      using @ref HAL_SRAM_RegisterCallback before calling @ref HAL_SRAM_DeInit
      or @ref HAL_SRAM_Init function.

      When The compilation define USE_HAL_SRAM_REGISTER_CALLBACKS is set to 0 or
      not defined, the callback registering feature is not available
      and weak (surcharged) callbacks are used.

  </pre></div></dd></dl>
<dl class="attention"><dt><b>Attention:</b></dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2016 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p>Definition in file <a class="el" href="stm32f1xx__hal__sram_8c_source.html">stm32f1xx_hal_sram.c</a>.</p>
</div></div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Tue May 14 2019 08:53:44 for STM32F100xE HAL User Manual by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
