// Seed: 1778336767
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_6;
  id_7(
      .id_0(id_2 == 1), .id_1(1), .id_2(id_3 < 1), .id_3(1), .id_4(1)
  );
  wire id_8;
endmodule
module module_1 (
    input wor id_0,
    input tri id_1
);
  assign id_3 = 1;
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_3, id_3, id_3
  );
endmodule
