(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2020-12-04T14:08:35Z")
 (DESIGN "IncubadoraRefrigerada")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.3")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "IncubadoraRefrigerada")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT ClockBlock.clk_bus_glb Net_906.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Reloj.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:Dp\(0\)\\.in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb RX2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:TempBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:FinalBuf\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC_SAR\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\I2C\:I2C_IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb leeT.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\ADC\:IRQ\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:dp_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:ep_0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:bus_reset\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:arb_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\USBUART\:sof_int\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DEC\\.interrupt \\ADC\:IRQ\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.sof_int \\USBUART\:sof_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT Net_648.q Tx_1\(0\).pin_input (10.388:10.388:10.388))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (4.929:4.929:4.929))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (4.929:4.929:4.929))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (5.779:5.779:5.779))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (6.693:6.693:6.693))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (5.779:5.779:5.779))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (4.936:4.936:4.936))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (5.779:5.779:5.779))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxSts\\.interrupt RX2.interrupt (9.285:9.285:9.285))
    (INTERCONNECT \\Timer\:TimerHW\\.tc Reloj.interrupt (3.425:3.425:3.425))
    (INTERCONNECT Net_906.q leeT.interrupt (9.266:9.266:9.266))
    (INTERCONNECT \\ADC_SAR\:SAR\:ADC_SAR\\.next \\ADC_SAR\:bSAR_SEQ\:cnt_enable\\.main_0 (4.672:4.672:4.672))
    (INTERCONNECT Net_994.q \\ADC_SAR\:IRQ\\.interrupt (8.716:8.716:8.716))
    (INTERCONNECT Net_994.q \\ADC_SAR\:bSAR_SEQ\:EOCSts\\.status_0 (2.630:2.630:2.630))
    (INTERCONNECT Net_994.q \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_2 (2.618:2.618:2.618))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_0 \\ADC\:DSM\\.extclk_cp_udb (9.057:9.057:9.057))
    (INTERCONNECT \\ADC\:DSM\\.dec_clock \\ADC\:DEC\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_0 \\ADC\:DEC\\.mod_dat_0 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_1 \\ADC\:DEC\\.mod_dat_1 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_2 \\ADC\:DEC\\.mod_dat_2 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DSM\\.mod_dat_3 \\ADC\:DEC\\.mod_dat_3 (0.000:0.000:0.000))
    (INTERCONNECT \\ADC\:DEC\\.modrst \\ADC\:DSM\\.reset_dec (0.000:0.000:0.000))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_0 (13.050:13.050:13.050))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_0 (20.481:20.481:20.481))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_0 (6.902:6.902:6.902))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_0 (6.902:6.902:6.902))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_0 (19.520:19.520:19.520))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_0 (14.482:14.482:14.482))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_0 (12.865:12.865:12.865))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_0 (4.272:4.272:4.272))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_0 (20.526:20.526:20.526))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_0 (17.435:17.435:17.435))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_0 (18.935:18.935:18.935))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_0 (13.630:13.630:13.630))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_0 (5.877:5.877:5.877))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_0 (4.278:4.278:4.278))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_0 (19.534:19.534:19.534))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_0 (5.877:5.877:5.877))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_0 (20.526:20.526:20.526))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_0 (12.643:12.643:12.643))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_0 (13.050:13.050:13.050))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_0 (6.350:6.350:6.350))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_0 (14.482:14.482:14.482))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_0 (17.435:17.435:17.435))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_0 (6.492:6.492:6.492))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_0 (14.325:14.325:14.325))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_0 (6.492:6.492:6.492))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_0 (19.376:19.376:19.376))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_0 (20.543:20.543:20.543))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_0 (16.692:16.692:16.692))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_0 (14.344:14.344:14.344))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_0 (6.902:6.902:6.902))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_0 (6.902:6.902:6.902))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_0 (13.050:13.050:13.050))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_0 (20.543:20.543:20.543))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_0 (19.520:19.520:19.520))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_0 (14.344:14.344:14.344))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_0 (20.526:20.526:20.526))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_0 (19.520:19.520:19.520))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_0 (19.534:19.534:19.534))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_0 (14.325:14.325:14.325))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_0 (5.094:5.094:5.094))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_0 (20.543:20.543:20.543))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_0 (19.520:19.520:19.520))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_0 (14.464:14.464:14.464))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_0 (15.314:15.314:15.314))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_0 (4.272:4.272:4.272))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_0 (14.325:14.325:14.325))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_0 (19.376:19.376:19.376))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_0 (13.630:13.630:13.630))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_0 (20.481:20.481:20.481))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_0 (17.435:17.435:17.435))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_0 (6.350:6.350:6.350))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_0 (13.630:13.630:13.630))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_0 (14.344:14.344:14.344))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_0 (14.464:14.464:14.464))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_0 (12.865:12.865:12.865))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_0 (12.865:12.865:12.865))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_0 (14.464:14.464:14.464))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_0 (15.314:15.314:15.314))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_0 (16.692:16.692:16.692))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_0 (14.344:14.344:14.344))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_0 (6.350:6.350:6.350))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_0 (6.492:6.492:6.492))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_0 (16.692:16.692:16.692))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_0 (13.050:13.050:13.050))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_8 (2.905:2.905:2.905))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_10 (7.076:7.076:7.076))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_6 (9.079:9.079:9.079))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_6 (16.154:16.154:16.154))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_6 (7.779:7.779:7.779))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_6 (7.779:7.779:7.779))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_6 (18.382:18.382:18.382))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_6 (4.045:4.045:4.045))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_6 (9.070:9.070:9.070))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_6 (9.529:9.529:9.529))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_6 (5.752:5.752:5.752))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_6 (12.980:12.980:12.980))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_6 (12.987:12.987:12.987))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_6 (9.475:9.475:9.475))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_6 (6.500:6.500:6.500))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_6 (8.275:8.275:8.275))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_6 (16.907:16.907:16.907))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_6 (6.500:6.500:6.500))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_6 (5.752:5.752:5.752))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_6 (10.035:10.035:10.035))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_6 (9.079:9.079:9.079))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_6 (7.776:7.776:7.776))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_6 (4.045:4.045:4.045))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_6 (12.980:12.980:12.980))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_6 (9.530:9.530:9.530))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_6 (4.672:4.672:4.672))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_6 (9.530:9.530:9.530))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_6 (17.814:17.814:17.814))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_6 (5.733:5.733:5.733))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_6 (11.126:11.126:11.126))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_6 (4.228:4.228:4.228))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_6 (7.779:7.779:7.779))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_6 (7.779:7.779:7.779))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_6 (9.079:9.079:9.079))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_6 (5.733:5.733:5.733))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_6 (18.382:18.382:18.382))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_6 (4.228:4.228:4.228))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_6 (5.752:5.752:5.752))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_6 (18.382:18.382:18.382))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_6 (16.907:16.907:16.907))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_6 (4.672:4.672:4.672))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_6 (8.832:8.832:8.832))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_6 (5.733:5.733:5.733))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_6 (18.382:18.382:18.382))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_6 (4.228:4.228:4.228))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_6 (11.128:11.128:11.128))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_6 (9.529:9.529:9.529))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_6 (4.672:4.672:4.672))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_6 (17.814:17.814:17.814))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_6 (9.475:9.475:9.475))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_6 (16.154:16.154:16.154))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_6 (12.980:12.980:12.980))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_6 (7.776:7.776:7.776))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_6 (9.475:9.475:9.475))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_6 (4.228:4.228:4.228))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_6 (4.228:4.228:4.228))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_6 (9.070:9.070:9.070))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_6 (9.070:9.070:9.070))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_6 (4.228:4.228:4.228))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_6 (11.128:11.128:11.128))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_6 (11.126:11.126:11.126))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_6 (4.228:4.228:4.228))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_6 (7.776:7.776:7.776))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_6 (9.530:9.530:9.530))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_6 (11.126:11.126:11.126))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_6 (9.079:9.079:9.079))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_8 (3.533:3.533:3.533))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_5 (22.739:22.739:22.739))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_5 (14.637:14.637:14.637))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_5 (3.537:3.537:3.537))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_5 (3.537:3.537:3.537))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_5 (11.108:11.108:11.108))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_5 (5.019:5.019:5.019))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_5 (23.402:23.402:23.402))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_5 (4.856:4.856:4.856))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_5 (8.659:8.659:8.659))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_5 (19.717:19.717:19.717))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_5 (19.219:19.219:19.219))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_5 (22.753:22.753:22.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_5 (3.594:3.594:3.594))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_5 (4.455:4.455:4.455))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_5 (10.687:10.687:10.687))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_5 (3.594:3.594:3.594))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_5 (8.659:8.659:8.659))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_5 (22.740:22.740:22.740))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_5 (22.739:22.739:22.739))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_5 (3.594:3.594:3.594))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_5 (5.019:5.019:5.019))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_5 (19.717:19.717:19.717))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_5 (5.890:5.890:5.890))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_5 (5.015:5.015:5.015))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_5 (5.890:5.890:5.890))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_5 (11.664:11.664:11.664))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_5 (7.501:7.501:7.501))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_5 (22.486:22.486:22.486))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_5 (5.042:5.042:5.042))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_5 (3.537:3.537:3.537))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_5 (3.537:3.537:3.537))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_5 (22.739:22.739:22.739))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_5 (7.501:7.501:7.501))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_5 (11.108:11.108:11.108))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_5 (5.042:5.042:5.042))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_5 (8.659:8.659:8.659))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_5 (11.108:11.108:11.108))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_5 (10.687:10.687:10.687))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_5 (5.015:5.015:5.015))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_5 (5.333:5.333:5.333))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_5 (7.501:7.501:7.501))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_5 (11.108:11.108:11.108))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_5 (5.046:5.046:5.046))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_5 (21.923:21.923:21.923))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_5 (4.856:4.856:4.856))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_5 (5.015:5.015:5.015))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_5 (11.664:11.664:11.664))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_5 (22.753:22.753:22.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_5 (14.637:14.637:14.637))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_5 (19.717:19.717:19.717))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_5 (3.594:3.594:3.594))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_5 (22.753:22.753:22.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_5 (5.042:5.042:5.042))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_5 (5.046:5.046:5.046))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_5 (23.402:23.402:23.402))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_5 (23.402:23.402:23.402))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_5 (5.046:5.046:5.046))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_5 (21.923:21.923:21.923))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_5 (22.486:22.486:22.486))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_5 (5.042:5.042:5.042))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_5 (3.594:3.594:3.594))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_5 (5.890:5.890:5.890))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_5 (22.486:22.486:22.486))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_5 (22.739:22.739:22.739))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_6 (3.078:3.078:3.078))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_6 (6.369:6.369:6.369))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_4 (11.653:11.653:11.653))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_4 (21.031:21.031:21.031))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_4 (5.969:5.969:5.969))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_4 (5.969:5.969:5.969))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_4 (22.719:22.719:22.719))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_4 (25.284:25.284:25.284))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_4 (12.217:12.217:12.217))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_4 (3.374:3.374:3.374))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_4 (24.190:24.190:24.190))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_4 (17.353:17.353:17.353))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_4 (18.027:18.027:18.027))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_4 (12.210:12.210:12.210))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_4 (5.956:5.956:5.956))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_4 (3.374:3.374:3.374))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_4 (22.421:22.421:22.421))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_4 (5.956:5.956:5.956))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_4 (24.190:24.190:24.190))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_4 (11.642:11.642:11.642))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_4 (11.653:11.653:11.653))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_4 (6.923:6.923:6.923))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_4 (25.284:25.284:25.284))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_4 (17.353:17.353:17.353))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_4 (3.078:3.078:3.078))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_4 (7.056:7.056:7.056))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_4 (3.078:3.078:3.078))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_4 (22.420:22.420:22.420))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_4 (24.209:24.209:24.209))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_4 (13.078:13.078:13.078))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_4 (7.069:7.069:7.069))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_4 (5.969:5.969:5.969))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_4 (5.969:5.969:5.969))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_4 (11.653:11.653:11.653))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_4 (24.209:24.209:24.209))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_4 (22.719:22.719:22.719))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_4 (7.069:7.069:7.069))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_4 (24.190:24.190:24.190))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_4 (22.719:22.719:22.719))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_4 (22.421:22.421:22.421))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_4 (7.056:7.056:7.056))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_4 (3.373:3.373:3.373))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_4 (24.209:24.209:24.209))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_4 (22.719:22.719:22.719))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_4 (25.274:25.274:25.274))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_4 (13.636:13.636:13.636))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_4 (3.374:3.374:3.374))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_4 (7.056:7.056:7.056))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_4 (22.420:22.420:22.420))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_4 (12.210:12.210:12.210))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_4 (21.031:21.031:21.031))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_4 (17.353:17.353:17.353))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_4 (6.923:6.923:6.923))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_4 (12.210:12.210:12.210))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_4 (7.069:7.069:7.069))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_4 (25.274:25.274:25.274))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_4 (12.217:12.217:12.217))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_4 (12.217:12.217:12.217))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_4 (25.274:25.274:25.274))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_4 (13.636:13.636:13.636))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_4 (13.078:13.078:13.078))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_4 (7.069:7.069:7.069))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_4 (6.923:6.923:6.923))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_4 (3.078:3.078:3.078))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_4 (13.078:13.078:13.078))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_4 (11.653:11.653:11.653))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_4 (3.080:3.080:3.080))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_4 (6.359:6.359:6.359))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_3 (10.326:10.326:10.326))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_3 (17.592:17.592:17.592))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_3 (5.964:5.964:5.964))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_3 (5.964:5.964:5.964))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_3 (16.742:16.742:16.742))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_3 (8.373:8.373:8.373))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_3 (14.477:14.477:14.477))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_3 (3.368:3.368:3.368))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_3 (9.486:9.486:9.486))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_3 (13.717:13.717:13.717))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_3 (13.728:13.728:13.728))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_3 (10.311:10.311:10.311))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_3 (5.952:5.952:5.952))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_3 (3.372:3.372:3.372))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_3 (16.693:16.693:16.693))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_3 (5.952:5.952:5.952))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_3 (9.486:9.486:9.486))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_3 (10.329:10.329:10.329))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_3 (10.326:10.326:10.326))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_3 (6.933:6.933:6.933))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_3 (8.373:8.373:8.373))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_3 (13.717:13.717:13.717))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_3 (3.080:3.080:3.080))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_3 (8.363:8.363:8.363))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_3 (3.080:3.080:3.080))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_3 (16.707:16.707:16.707))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_3 (9.471:9.471:9.471))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_3 (13.566:13.566:13.566))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_3 (8.383:8.383:8.383))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_3 (5.964:5.964:5.964))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_3 (5.964:5.964:5.964))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_3 (10.326:10.326:10.326))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_3 (9.471:9.471:9.471))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_3 (16.742:16.742:16.742))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_3 (8.383:8.383:8.383))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_3 (9.486:9.486:9.486))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_3 (16.742:16.742:16.742))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_3 (16.693:16.693:16.693))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_3 (8.363:8.363:8.363))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_3 (3.371:3.371:3.371))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_3 (9.471:9.471:9.471))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_3 (16.742:16.742:16.742))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_3 (8.387:8.387:8.387))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_3 (12.617:12.617:12.617))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_3 (3.368:3.368:3.368))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_3 (8.363:8.363:8.363))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_3 (16.707:16.707:16.707))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_3 (10.311:10.311:10.311))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_3 (17.592:17.592:17.592))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_3 (13.717:13.717:13.717))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_3 (6.933:6.933:6.933))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_3 (10.311:10.311:10.311))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_3 (8.383:8.383:8.383))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_3 (8.387:8.387:8.387))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_3 (14.477:14.477:14.477))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_3 (14.477:14.477:14.477))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_3 (8.387:8.387:8.387))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_3 (12.617:12.617:12.617))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_3 (13.566:13.566:13.566))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_3 (8.383:8.383:8.383))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_3 (6.933:6.933:6.933))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_3 (3.080:3.080:3.080))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_3 (13.566:13.566:13.566))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_3 (10.326:10.326:10.326))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_2 (3.423:3.423:3.423))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_2 (7.345:7.345:7.345))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_2 (14.243:14.243:14.243))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_2 (18.882:18.882:18.882))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_2 (6.511:6.511:6.511))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_2 (6.511:6.511:6.511))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_2 (20.413:20.413:20.413))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_2 (10.878:10.878:10.878))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_2 (14.260:14.260:14.260))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_2 (3.573:3.573:3.573))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_2 (21.480:21.480:21.480))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_2 (16.116:16.116:16.116))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_2 (16.127:16.127:16.127))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_2 (12.651:12.651:12.651))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_2 (8.033:8.033:8.033))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_2 (3.458:3.458:3.458))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_2 (21.360:21.360:21.360))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_2 (8.033:8.033:8.033))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_2 (21.480:21.480:21.480))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_2 (13.531:13.531:13.531))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_2 (14.243:14.243:14.243))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_2 (8.039:8.039:8.039))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_2 (10.878:10.878:10.878))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_2 (16.116:16.116:16.116))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_2 (3.423:3.423:3.423))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_2 (10.868:10.868:10.868))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_2 (3.423:3.423:3.423))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_2 (20.812:20.812:20.812))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_2 (21.491:21.491:21.491))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_2 (15.040:15.040:15.040))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_2 (9.595:9.595:9.595))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_2 (6.511:6.511:6.511))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_2 (6.511:6.511:6.511))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_2 (14.243:14.243:14.243))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_2 (21.491:21.491:21.491))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_2 (20.413:20.413:20.413))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_2 (9.595:9.595:9.595))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_2 (21.480:21.480:21.480))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_2 (20.413:20.413:20.413))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_2 (21.360:21.360:21.360))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_2 (10.868:10.868:10.868))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_2 (3.579:3.579:3.579))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_2 (21.491:21.491:21.491))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_2 (20.413:20.413:20.413))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_2 (10.134:10.134:10.134))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_2 (15.045:15.045:15.045))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_2 (3.573:3.573:3.573))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_2 (10.868:10.868:10.868))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_2 (20.812:20.812:20.812))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_2 (12.651:12.651:12.651))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_2 (18.882:18.882:18.882))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_2 (16.116:16.116:16.116))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_2 (8.039:8.039:8.039))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_2 (12.651:12.651:12.651))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_2 (9.595:9.595:9.595))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_2 (10.134:10.134:10.134))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_2 (14.260:14.260:14.260))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_2 (14.260:14.260:14.260))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_2 (10.134:10.134:10.134))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_2 (15.045:15.045:15.045))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_2 (15.040:15.040:15.040))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_2 (9.595:9.595:9.595))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_2 (8.039:8.039:8.039))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_2 (3.423:3.423:3.423))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_2 (15.040:15.040:15.040))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_2 (14.243:14.243:14.243))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_0 (7.710:7.710:7.710))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_0 (5.652:5.652:5.652))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.main_1 (16.522:16.522:16.522))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.main_1 (10.444:10.444:10.444))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.main_1 (6.348:6.348:6.348))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.main_1 (6.348:6.348:6.348))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.main_1 (8.730:8.730:8.730))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.main_1 (3.352:3.352:3.352))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.main_1 (16.965:16.965:16.965))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.main_1 (7.712:7.712:7.712))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.main_1 (6.703:6.703:6.703))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.main_1 (13.678:13.678:13.678))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.main_1 (13.688:13.688:13.688))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.main_1 (17.516:17.516:17.516))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.main_1 (6.336:6.336:6.336))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.main_1 (7.740:7.740:7.740))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.main_1 (9.743:9.743:9.743))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.main_1 (6.336:6.336:6.336))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.main_1 (6.703:6.703:6.703))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.main_1 (16.521:16.521:16.521))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.main_1 (16.522:16.522:16.522))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.main_1 (5.056:5.056:5.056))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.main_1 (3.352:3.352:3.352))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.main_1 (13.678:13.678:13.678))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.main_1 (7.710:7.710:7.710))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.main_1 (3.108:3.108:3.108))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.main_1 (7.710:7.710:7.710))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.main_1 (9.190:9.190:9.190))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.main_1 (5.567:5.567:5.567))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.main_1 (15.203:15.203:15.203))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.main_1 (3.357:3.357:3.357))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.main_1 (6.348:6.348:6.348))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.main_1 (6.348:6.348:6.348))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.main_1 (16.522:16.522:16.522))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.main_1 (5.567:5.567:5.567))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.main_1 (8.730:8.730:8.730))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.main_1 (3.357:3.357:3.357))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.main_1 (6.703:6.703:6.703))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.main_1 (8.730:8.730:8.730))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.main_1 (9.743:9.743:9.743))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.main_1 (3.108:3.108:3.108))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.main_1 (7.737:7.737:7.737))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.main_1 (5.567:5.567:5.567))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.main_1 (8.730:8.730:8.730))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.main_1 (3.353:3.353:3.353))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.main_1 (15.753:15.753:15.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.main_1 (7.712:7.712:7.712))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.main_1 (3.108:3.108:3.108))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.main_1 (9.190:9.190:9.190))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.main_1 (17.516:17.516:17.516))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.main_1 (10.444:10.444:10.444))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.main_1 (13.678:13.678:13.678))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.main_1 (5.056:5.056:5.056))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.main_1 (17.516:17.516:17.516))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.main_1 (3.357:3.357:3.357))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.main_1 (3.353:3.353:3.353))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.main_1 (16.965:16.965:16.965))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.main_1 (16.965:16.965:16.965))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.main_1 (3.353:3.353:3.353))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.main_1 (15.753:15.753:15.753))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.main_1 (15.203:15.203:15.203))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.main_1 (3.357:3.357:3.357))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.main_1 (5.056:5.056:5.056))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.main_1 (7.710:7.710:7.710))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.main_1 (15.203:15.203:15.203))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.q \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.main_1 (16.522:16.522:16.522))
    (INTERCONNECT \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.q LM35\(0\).pin_input (7.392:7.392:7.392))
    (INTERCONNECT \\ADC_SAR\:TempBuf\\.termout \\ADC_SAR\:FinalBuf\\.dmareq (2.064:2.064:2.064))
    (INTERCONNECT \\ADC_SAR\:SAR\:ADC_SAR\\.eof_udb \\ADC_SAR\:TempBuf\\.dmareq (8.356:8.356:8.356))
    (INTERCONNECT \\ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.out \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_1 (2.299:2.299:2.299))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q Net_994.main_0 (2.591:2.591:2.591))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.main_0 (2.591:2.591:2.591))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:bus_clk_nrq_reg\\.q \\ADC_SAR\:bSAR_SEQ\:nrq_reg\\.main_0 (2.591:2.591:2.591))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:cnt_enable\\.q \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.enable (2.925:2.925:2.925))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 Net_994.clk_en (2.897:2.897:2.897))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.clk_en (2.919:2.919:2.919))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR\:bSAR_SEQ\:EOCSts\\.clk_en (2.897:2.897:2.897))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_0 \\ADC_SAR\:bSAR_SEQ\:nrq_reg\\.clk_en (2.897:2.897:2.897))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.load (3.397:3.397:3.397))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.control_1 \\ADC_SAR\:bSAR_SEQ\:cnt_enable\\.main_1 (2.636:2.636:2.636))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:nrq_reg\\.q Net_994.main_1 (2.303:2.303:2.303))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_11 (2.633:2.633:2.633))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_0 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.main_0 (3.414:3.414:3.414))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_9 (2.800:2.800:2.800))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_1 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.main_0 (2.795:2.795:2.795))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_7 (4.268:4.268:4.268))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_7 (2.624:2.624:2.624))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_2 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.main_0 (4.825:4.825:4.825))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_5 (3.352:3.352:3.352))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_5 (2.314:2.314:2.314))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_3 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.main_0 (3.365:3.365:3.365))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_3 (4.693:4.693:4.693))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_3 (3.228:3.228:3.228))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_4 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.main_0 (4.711:4.711:4.711))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR\:AMuxHw_2_Decoder_is_active\\.main_1 (3.513:3.513:3.513))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR\:AMuxHw_2_Decoder_is_active_split\\.main_1 (2.652:2.652:2.652))
    (INTERCONNECT \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.count_5 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.main_0 (3.413:3.413:3.413))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_994.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_old_id_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_10\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_11\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_12\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_13\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_14\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_15\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_16\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_17\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_18\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_19\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_20\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_21\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_22\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_23\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_24\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_25\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_26\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_27\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_28\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_29\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_30\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_31\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_32\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_33\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_34\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_35\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_36\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_37\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_38\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_39\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_40\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_41\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_42\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_43\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_44\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_45\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_46\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_47\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_48\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_49\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_4\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_50\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_51\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_52\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_53\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_54\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_55\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_56\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_57\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_58\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_59\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_5\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_60\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_61\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_62\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_63\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_6\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_7\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_8\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:AMuxHw_2_Decoder_one_hot_9\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:bSAR_SEQ\:ChannelCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:bSAR_SEQ\:CtrlReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:bSAR_SEQ\:EOCSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\ADC_SAR\:bSAR_SEQ\:nrq_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_1 \\ADC_SAR\:SAR\:ADC_SAR\\.clk_udb (8.303:8.303:8.303))
    (INTERCONNECT \\ADC_SAR\:FinalBuf\\.termout \\ADC_SAR\:Sync\:genblk1\[0\]\:INST\\.in (8.090:8.090:8.090))
    (INTERCONNECT SCL\(0\).fb \\I2C\:I2C_FF\\.scl_in (5.870:5.870:5.870))
    (INTERCONNECT SDA\(0\).fb \\I2C\:I2C_FF\\.sda_in (5.871:5.871:5.871))
    (INTERCONNECT \\I2C\:I2C_FF\\.scl_out SCL\(0\).pin_input (2.900:2.900:2.900))
    (INTERCONNECT \\I2C\:I2C_FF\\.interrupt \\I2C\:I2C_IRQ\\.interrupt (8.364:8.364:8.364))
    (INTERCONNECT \\I2C\:I2C_FF\\.sda_out SDA\(0\).pin_input (2.925:2.925:2.925))
    (INTERCONNECT \\Timer2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_906.main_0 (3.704:3.704:3.704))
    (INTERCONNECT \\Timer2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_1 (2.635:2.635:2.635))
    (INTERCONNECT \\Timer2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_1 (2.639:2.639:2.639))
    (INTERCONNECT \\Timer2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_1 (3.688:3.688:3.688))
    (INTERCONNECT \\Timer2\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timer2\:TimerUDB\:status_tc\\.main_0 (3.704:3.704:3.704))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb Net_906.main_1 (2.704:2.704:2.704))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.cs_addr_0 (3.598:3.598:3.598))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.cs_addr_0 (3.592:3.592:3.592))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.cs_addr_0 (2.681:2.681:2.681))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.z0_comb \\Timer2\:TimerUDB\:status_tc\\.main_1 (2.704:2.704:2.704))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.ce0 \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.f0_blk_stat_comb \\Timer2\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.231:2.231:2.231))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.f0_bus_stat_comb \\Timer2\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.229:2.229:2.229))
    (INTERCONNECT \\Timer2\:TimerUDB\:status_tc\\.q \\Timer2\:TimerUDB\:rstSts\:stsreg\\.status_0 (2.262:2.262:2.262))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.252:2.252:2.252))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (2.528:2.528:2.528))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (2.528:2.528:2.528))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (4.190:4.190:4.190))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (3.315:3.315:3.315))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (3.315:3.315:3.315))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (2.541:2.541:2.541))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (4.224:4.224:4.224))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (3.308:3.308:3.308))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (3.308:3.308:3.308))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (2.253:2.253:2.253))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (4.676:4.676:4.676))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (2.253:2.253:2.253))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (2.253:2.253:2.253))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (4.676:4.676:4.676))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.616:4.616:4.616))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.240:2.240:2.240))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.244:2.244:2.244))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.247:2.247:2.247))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (2.271:2.271:2.271))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (3.147:3.147:3.147))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (2.271:2.271:2.271))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (2.271:2.271:2.271))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (5.783:5.783:5.783))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (5.208:5.208:5.208))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (5.783:5.783:5.783))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (5.783:5.783:5.783))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (2.248:2.248:2.248))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (3.125:3.125:3.125))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (2.248:2.248:2.248))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (2.248:2.248:2.248))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (2.249:2.249:2.249))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.900:2.900:2.900))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (4.243:4.243:4.243))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.272:5.272:5.272))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.292:2.292:2.292))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (3.172:3.172:3.172))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (3.172:3.172:3.172))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (3.172:3.172:3.172))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (3.172:3.172:3.172))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (2.291:2.291:2.291))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.212:3.212:3.212))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.238:2.238:2.238))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (2.238:2.238:2.238))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (5.687:5.687:5.687))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.238:2.238:2.238))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.238:2.238:2.238))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (5.687:5.687:5.687))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (5.687:5.687:5.687))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.539:2.539:2.539))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.539:2.539:2.539))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (3.326:3.326:3.326))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (2.539:2.539:2.539))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.539:2.539:2.539))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (3.326:3.326:3.326))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (3.326:3.326:3.326))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (2.306:2.306:2.306))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (2.891:2.891:2.891))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (2.308:2.308:2.308))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (3.723:3.723:3.723))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (2.679:2.679:2.679))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (3.728:3.728:3.728))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (2.668:2.668:2.668))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (3.641:3.641:3.641))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (4.960:4.960:4.960))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (3.290:3.290:3.290))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (5.920:5.920:5.920))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (3.279:3.279:3.279))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (4.910:4.910:4.910))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (5.368:5.368:5.368))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (2.558:2.558:2.558))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (3.439:3.439:3.439))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (2.566:2.566:2.566))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (3.009:3.009:3.009))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (3.009:3.009:3.009))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (4.326:4.326:4.326))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (3.009:3.009:3.009))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (3.009:3.009:3.009))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (4.326:4.326:4.326))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (4.326:4.326:4.326))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (5.249:5.249:5.249))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (6.673:6.673:6.673))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (4.234:4.234:4.234))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (4.228:4.228:4.228))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (2.330:2.330:2.330))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.894:2.894:2.894))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (5.533:5.533:5.533))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (3.451:3.451:3.451))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (6.186:6.186:6.186))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (3.582:3.582:3.582))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (6.204:6.204:6.204))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (3.582:3.582:3.582))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (3.461:3.461:3.461))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (6.186:6.186:6.186))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (5.282:5.282:5.282))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (5.259:5.259:5.259))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (5.801:5.801:5.801))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (5.231:5.231:5.231))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (4.892:4.892:4.892))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (6.043:6.043:6.043))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (7.092:7.092:7.092))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (5.801:5.801:5.801))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (6.149:6.149:6.149))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (5.771:5.771:5.771))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (4.196:4.196:4.196))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (6.695:6.695:6.695))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (4.194:4.194:4.194))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (6.586:6.586:6.586))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (5.771:5.771:5.771))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (2.323:2.323:2.323))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.322:2.322:2.322))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_648.main_0 (2.529:2.529:2.529))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (2.525:2.525:2.525))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\USBUART\:Dp\\.interrupt \\USBUART\:dp_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.usb_int \\USBUART\:bus_reset\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.arb_int \\USBUART\:arb_int\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_0 \\USBUART\:ep_0\\.interrupt (1.000:1.000:1.000))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_1 \\USBUART\:ep_1\\.interrupt (8.803:8.803:8.803))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_2 \\USBUART\:ep_2\\.interrupt (9.025:9.025:9.025))
    (INTERCONNECT \\USBUART\:USB\\.ept_int_3 \\USBUART\:ep_3\\.interrupt (8.399:8.399:8.399))
    (INTERCONNECT __ONE__.q \\ADC\:DEC\\.ext_start (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\Timer\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\I2C\:I2C_FF\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb_ff \\Timer\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.aclk_glb_ff_0 \\ADC\:DSM\\.aclock (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.ce0 \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.cl0 \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.z0 \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.ff0 \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.ce1 \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.cl1 \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.z1 \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.ff1 \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.co_msb \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.sol_msb \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.cfbo \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.sor \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbo \\Timer2\:TimerUDB\:sT24\:timerdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.cl0 \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.z0 \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.ff0 \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.ce1 \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.cl1 \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.z1 \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.ff1 \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.co_msb \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.sol_msb \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.cfbo \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.sor \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\Timer2\:TimerUDB\:sT24\:timerdp\:u2\\.cmsbo \\Timer2\:TimerUDB\:sT24\:timerdp\:u1\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT LCD1\(0\)_PAD LCD1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT BUZZER\(0\)_PAD BUZZER\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR5\(0\)_PAD CR5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR4\(0\)_PAD CR4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SSR\(0\)_PAD SSR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DOOR\(0\)_PAD DOOR\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LCD2\(0\)_PAD LCD2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR2\(0\)_PAD CR2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\).pad_out SDA\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SDA\(0\)_PAD SDA\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\).pad_out SCL\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT SCL\(0\)_PAD SCL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR1\(0\)_PAD CR1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR3\(0\)_PAD CR3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DS1302_IO_PIN\(0\)_PAD DS1302_IO_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DS1302_SCLK_PIN\(0\)_PAD DS1302_SCLK_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DS1302_CE_PIN\(0\)_PAD DS1302_CE_PIN\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LEVEL\(0\)_PAD LEVEL\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT TERM\(0\)_PAD TERM\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR6\(0\)_PAD CR6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR7\(0\)_PAD CR7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT CR8\(0\)_PAD CR8\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
