
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack 44.38

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_rf_wr_en.internal_data[25]$_DFFE_PP0P_
          (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     1    0.00    0.00    0.00   12.00 v rst (in)
                                         rst (net)
                  0.00    0.00   12.00 v _0808_/A (sky130_fd_sc_hd__inv_1)
    67    0.48    3.83    2.66   14.66 ^ _0808_/Y (sky130_fd_sc_hd__inv_1)
                                         _0000_ (net)
                  3.83    0.00   14.67 ^ stage_rf_wr_en.internal_data[25]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 14.67   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_rf_wr_en.internal_data[25]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          1.32    1.32   library removal time
                                  1.32   data required time
-----------------------------------------------------------------------------
                                  1.32   data required time
                                -14.67   data arrival time
-----------------------------------------------------------------------------
                                 13.34   slack (MET)


Startpoint: stage_rf_wr_data.internal_data[376]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: stage_rf_wr_data.internal_data[376]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ stage_rf_wr_data.internal_data[376]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.00    0.04    0.28    0.28 ^ stage_rf_wr_data.internal_data[376]$_DFFE_PN_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         rf_wr_data_wb[120] (net)
                  0.04    0.00    0.28 ^ _1608_/A1 (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.04    0.13    0.41 ^ _1608_/X (sky130_fd_sc_hd__mux2_2)
                                         _0651_ (net)
                  0.04    0.00    0.41 ^ stage_rf_wr_data.internal_data[376]$_DFFE_PN_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.41   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ stage_rf_wr_data.internal_data[376]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.41   data arrival time
-----------------------------------------------------------------------------
                                  0.45   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[21]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     1    0.00    0.00    0.00   12.00 v rst (in)
                                         rst (net)
                  0.00    0.00   12.00 v _0808_/A (sky130_fd_sc_hd__inv_1)
    67    0.48    3.83    2.66   14.66 ^ _0808_/Y (sky130_fd_sc_hd__inv_1)
                                         _0000_ (net)
                  3.84    0.15   14.82 ^ stage_mask.internal_data[21]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 14.82   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_mask.internal_data[21]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.81   59.19   library recovery time
                                 59.19   data required time
-----------------------------------------------------------------------------
                                 59.19   data required time
                                -14.82   data arrival time
-----------------------------------------------------------------------------
                                 44.38   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[81]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
   659    3.17    0.00    0.00   12.00 v stall (in)
                                         stall (net)
                  3.89    1.94   13.94 v _1016_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.11    1.40   15.34 v _1016_/X (sky130_fd_sc_hd__mux2_2)
                                         _0082_ (net)
                  0.11    0.00   15.34 v stage_int_rf_wr_data.internal_data[81]$_DFFE_PN_/D (sky130_fd_sc_hd__dfxtp_1)
                                 15.34   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_int_rf_wr_data.internal_data[81]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.15   59.85   library setup time
                                 59.85   data required time
-----------------------------------------------------------------------------
                                 59.85   data required time
                                -15.34   data arrival time
-----------------------------------------------------------------------------
                                 44.51   slack (MET)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: stage_mask.internal_data[21]$_DFFE_PP0P_
          (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     1    0.00    0.00    0.00   12.00 v rst (in)
                                         rst (net)
                  0.00    0.00   12.00 v _0808_/A (sky130_fd_sc_hd__inv_1)
    67    0.48    3.83    2.66   14.66 ^ _0808_/Y (sky130_fd_sc_hd__inv_1)
                                         _0000_ (net)
                  3.84    0.15   14.82 ^ stage_mask.internal_data[21]$_DFFE_PP0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                 14.82   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_mask.internal_data[21]$_DFFE_PP0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                         -0.81   59.19   library recovery time
                                 59.19   data required time
-----------------------------------------------------------------------------
                                 59.19   data required time
                                -14.82   data arrival time
-----------------------------------------------------------------------------
                                 44.38   slack (MET)


Startpoint: stall (input port clocked by clk)
Endpoint: stage_int_rf_wr_data.internal_data[81]$_DFFE_PN_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
   659    3.17    0.00    0.00   12.00 v stall (in)
                                         stall (net)
                  3.89    1.94   13.94 v _1016_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.11    1.40   15.34 v _1016_/X (sky130_fd_sc_hd__mux2_2)
                                         _0082_ (net)
                  0.11    0.00   15.34 v stage_int_rf_wr_data.internal_data[81]$_DFFE_PN_/D (sky130_fd_sc_hd__dfxtp_1)
                                 15.34   data arrival time

                  0.00   60.00   60.00   clock clk (rise edge)
                          0.00   60.00   clock network delay (ideal)
                          0.00   60.00   clock reconvergence pessimism
                                 60.00 ^ stage_int_rf_wr_data.internal_data[81]$_DFFE_PN_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.15   59.85   library setup time
                                 59.85   data required time
-----------------------------------------------------------------------------
                                 59.85   data required time
                                -15.34   data arrival time
-----------------------------------------------------------------------------
                                 44.51   slack (MET)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.23e-04   1.15e-04   6.10e-09   6.38e-04  91.3%
Combinational          4.90e-05   1.21e-05   3.00e-09   6.11e-05   8.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.72e-04   1.27e-04   9.10e-09   6.99e-04 100.0%
                          81.9%      18.1%       0.0%
