0.6
2018.1
Apr  4 2018
19:30:32
E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sim_1/new/sim1.v,1542285967,verilog,,,,sim1,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/Counter4.v,1542288454,verilog,,E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/Hex_To_7Seg.v,,Counter4,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/Hex_To_7Seg.v,1542278599,verilog,,E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/Mux4_8bits.v,,Hex_To_7Seg,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/Mux4_8bits.v,1542281356,verilog,,E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/clk_div.v,,Mux4_4bits,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/clk_div.v,1542291131,verilog,,E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/top_LEDs.v,,clk_div,,,,,,,,
E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sources_1/new/top_LEDs.v,1542287212,verilog,,E:/_Vivado/MIPS_CPU_Design/hex_to_7seg/hex_to_7seg.srcs/sim_1/new/sim1.v,,top_LEDs,,,,,,,,
