vhdl xil_defaultlib  \
"../../../bd/intellight_v2/ip/intellight_v2_axi_intc_0_0/sim/intellight_v2_axi_intc_0_0.vhd" \
"../../../bd/intellight_v2/ip/intellight_v2_axi_smc_0/bd_0/ip/ip_1/sim/bd_2172_psr_aclk_0.vhd" \
"../../../bd/intellight_v2/ip/intellight_v2_rst_clk_100M_0/sim/intellight_v2_rst_clk_100M_0.vhd" \

nosort
