<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PAR">
        <Message>
            <ID>61061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>WE_c</Dynamic>
            <Dynamic>Primary</Dynamic>
            <Dynamic>WE</Dynamic>
            <Dynamic>111</Dynamic>
            <Dynamic>Primary</Dynamic>
        </Message>
        <Message>
            <ID>62061008</ID>
            <Severity>Warning</Severity>
            <Dynamic>WE_c</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\andre\documents\university\noveno semestre\arquitectura de computadoras\procesador\banco_registro\banco_registros.vhd&quot;:19:8:19:10|Found inferred clock BancoRegistro|WE which controls 16 sequential elements including mem_1[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\andre\documents\university\noveno semestre\arquitectura de computadoras\procesador\banco_registro\banco_registros.vhd</Navigation>
            <Navigation>19</Navigation>
            <Navigation>8</Navigation>
            <Navigation>19</Navigation>
            <Navigation>10</Navigation>
            <Navigation>Found inferred clock BancoRegistro|WE which controls 16 sequential elements including mem_1[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock BancoRegistro|WE with period 10.00ns. Please declare a user-defined clock on port WE.</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock BancoRegistro|WE with period 10.00ns. Please declare a user-defined clock on port WE.</Navigation>
        </Message>
    </Task>
</BaliMessageLog>