#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000018b6d26a980 .scope module, "TOP" "TOP" 2 40;
 .timescale 0 0;
v0000018b6d2736e0_0 .var "CLOCK", 0 0;
v0000018b6d273780_0 .net "cur_AB", 1 0, L_0000018b6d27a310;  1 drivers
v0000018b6d273820_0 .net "nxt_AB", 1 0, L_0000018b6d2ce550;  1 drivers
v0000018b6d273a00_0 .var "t_reset", 0 0;
v0000018b6d273aa0_0 .var "x", 0 0;
v0000018b6d273b40_0 .net "y", 0 0, L_0000018b6d27a380;  1 drivers
S_0000018b6d2783f0 .scope module, "O1" "One_detector" 2 48, 2 2 0, S_0000018b6d26a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 2 "s_out";
    .port_info 1 /OUTPUT 2 "n_out";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /INPUT 1 "x_in";
    .port_info 4 /INPUT 1 "clock";
    .port_info 5 /INPUT 1 "reset";
P_0000018b6d278580 .param/l "S0" 0 2 11, C4<00>;
P_0000018b6d2785b8 .param/l "S1" 0 2 11, C4<01>;
P_0000018b6d2785f0 .param/l "S2" 0 2 11, C4<10>;
P_0000018b6d278628 .param/l "S3" 0 2 11, C4<11>;
L_0000018b6d27a310 .functor BUFZ 2, v0000018b6d2740e0_0, C4<00>, C4<00>, C4<00>;
L_0000018b6d27a380 .functor AND 1, L_0000018b6d273be0, L_0000018b6d273d20, C4<1>, C4<1>;
L_0000018b6d27a3f0 .functor OR 1, L_0000018b6d2cd5b0, L_0000018b6d2cd650, C4<0>, C4<0>;
L_0000018b6d2cf7d0 .functor AND 1, L_0000018b6d27a3f0, v0000018b6d273aa0_0, C4<1>, C4<1>;
L_0000018b6d2cfed0 .functor NOT 1, L_0000018b6d2ce5f0, C4<0>, C4<0>, C4<0>;
L_0000018b6d2cf840 .functor OR 1, L_0000018b6d2cd970, L_0000018b6d2cfed0, C4<0>, C4<0>;
L_0000018b6d2d0090 .functor AND 1, L_0000018b6d2cf840, v0000018b6d273aa0_0, C4<1>, C4<1>;
v0000018b6d3c7630_0 .net *"_ivl_11", 0 0, L_0000018b6d2cd5b0;  1 drivers
v0000018b6d3c72c0_0 .net *"_ivl_13", 0 0, L_0000018b6d2cd650;  1 drivers
v0000018b6d273280_0 .net *"_ivl_14", 0 0, L_0000018b6d27a3f0;  1 drivers
v0000018b6d273f00_0 .net *"_ivl_16", 0 0, L_0000018b6d2cf7d0;  1 drivers
v0000018b6d273320_0 .net *"_ivl_22", 0 0, L_0000018b6d2cd970;  1 drivers
v0000018b6d273500_0 .net *"_ivl_24", 0 0, L_0000018b6d2ce5f0;  1 drivers
v0000018b6d273dc0_0 .net *"_ivl_25", 0 0, L_0000018b6d2cfed0;  1 drivers
v0000018b6d274180_0 .net *"_ivl_27", 0 0, L_0000018b6d2cf840;  1 drivers
v0000018b6d273c80_0 .net *"_ivl_29", 0 0, L_0000018b6d2d0090;  1 drivers
v0000018b6d274040_0 .net *"_ivl_3", 0 0, L_0000018b6d273be0;  1 drivers
v0000018b6d2733c0_0 .net *"_ivl_5", 0 0, L_0000018b6d273d20;  1 drivers
v0000018b6d2738c0_0 .net "clock", 0 0, v0000018b6d2736e0_0;  1 drivers
v0000018b6d273e60_0 .net "n_out", 1 0, L_0000018b6d2ce550;  alias, 1 drivers
v0000018b6d273460_0 .var "next_state", 1 0;
v0000018b6d2735a0_0 .net "reset", 0 0, v0000018b6d273a00_0;  1 drivers
v0000018b6d273fa0_0 .net "s_out", 1 0, L_0000018b6d27a310;  alias, 1 drivers
v0000018b6d2740e0_0 .var "state", 1 0;
v0000018b6d273640_0 .net "x_in", 0 0, v0000018b6d273aa0_0;  1 drivers
v0000018b6d273960_0 .net "y", 0 0, L_0000018b6d27a380;  alias, 1 drivers
E_0000018b6d3c8e60 .event anyedge, v0000018b6d2740e0_0, v0000018b6d273640_0;
E_0000018b6d274a30/0 .event negedge, v0000018b6d2735a0_0;
E_0000018b6d274a30/1 .event posedge, v0000018b6d2738c0_0;
E_0000018b6d274a30 .event/or E_0000018b6d274a30/0, E_0000018b6d274a30/1;
L_0000018b6d273be0 .part v0000018b6d2740e0_0, 0, 1;
L_0000018b6d273d20 .part v0000018b6d2740e0_0, 1, 1;
L_0000018b6d2cd5b0 .part v0000018b6d2740e0_0, 1, 1;
L_0000018b6d2cd650 .part v0000018b6d2740e0_0, 0, 1;
L_0000018b6d2ce550 .concat8 [ 1 1 0 0], L_0000018b6d2d0090, L_0000018b6d2cf7d0;
L_0000018b6d2cd970 .part v0000018b6d2740e0_0, 1, 1;
L_0000018b6d2ce5f0 .part v0000018b6d2740e0_0, 0, 1;
    .scope S_0000018b6d2783f0;
T_0 ;
    %wait E_0000018b6d274a30;
    %load/vec4 v0000018b6d2735a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018b6d2740e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018b6d273460_0;
    %assign/vec4 v0000018b6d2740e0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018b6d2783f0;
T_1 ;
    %wait E_0000018b6d3c8e60;
    %load/vec4 v0000018b6d2740e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000018b6d273460_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v0000018b6d273640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000018b6d273460_0, 0, 2;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b6d273460_0, 0, 2;
T_1.7 ;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v0000018b6d273640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000018b6d273460_0, 0, 2;
    %jmp T_1.9;
T_1.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b6d273460_0, 0, 2;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v0000018b6d273640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018b6d273460_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b6d273460_0, 0, 2;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v0000018b6d273640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000018b6d273460_0, 0, 2;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000018b6d273460_0, 0, 2;
T_1.13 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018b6d26a980;
T_2 ;
    %delay 200, 0;
    %vpi_call 2 50 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000018b6d26a980;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b6d273a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b6d2736e0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b6d273a00_0, 0, 1;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 5, 0;
    %load/vec4 v0000018b6d2736e0_0;
    %inv;
    %store/vec4 v0000018b6d2736e0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0000018b6d26a980;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018b6d273aa0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018b6d273aa0_0, 0, 1;
    %pushi/vec4 8, 0, 32;
T_4.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.1, 5;
    %jmp/1 T_4.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 30, 0;
    %load/vec4 v0000018b6d273aa0_0;
    %inv;
    %store/vec4 v0000018b6d273aa0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %pop/vec4 1;
    %end;
    .thread T_4;
    .scope S_0000018b6d26a980;
T_5 ;
    %vpi_call 2 67 "$dumpfile", "test_output.vcd" {0 0 0};
    %vpi_call 2 68 "$dumpvars" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "c:\Users\rbrb0\Desktop\git_folder\KIM_GYUJIN_base_files\Folder_verilog\test.v";
