// Seed: 737588202
module module_0;
  assign id_1 = id_1;
  always @(posedge 1 or posedge id_1) id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  always
    if (id_1) @(posedge 1) id_6 <= 1;
    else begin : LABEL_0
      forever id_6 <= 1;
      begin : LABEL_0
        id_7 = 1;
        id_6 <= 1'd0;
        id_7 <= id_4;
      end
    end
  assign id_6 = 1;
  reg id_8 = id_2, id_9;
  always @* id_9 <= 1;
  assign id_7.id_8 = 1;
  wire id_10;
  assign id_8 = id_1;
  assign id_7 = 1;
  wire id_11;
  always #1 id_8 <= {1{id_9 == 1}};
  final begin : LABEL_0
    id_8 <= #1 1 & id_1(1'b0 | "") - 1'd0;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
