{"sha": "f9dd72da28d0932c200fb1885f350e9908186582", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZjlkZDcyZGEyOGQwOTMyYzIwMGZiMTg4NWYzNTBlOTkwODE4NjU4Mg==", "commit": {"author": {"name": "Aldy Hernandez", "email": "aldyh@redhat.com", "date": "2002-10-16T23:08:43Z"}, "committer": {"name": "Aldy Hernandez", "email": "aldyh@gcc.gnu.org", "date": "2002-10-16T23:08:43Z"}, "message": "rs6000.c (function_arg): Set inner mode of V1DI to SI.\n\n2002-10-16  Aldy Hernandez  <aldyh@redhat.com>\n\n\t* config/rs6000/rs6000.c (function_arg): Set inner mode of V1DI to\n\tSI.\n\nFrom-SVN: r58227", "tree": {"sha": "54316e805745f9055f8a3c5721f0e164dea003fc", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/54316e805745f9055f8a3c5721f0e164dea003fc"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f9dd72da28d0932c200fb1885f350e9908186582", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f9dd72da28d0932c200fb1885f350e9908186582", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f9dd72da28d0932c200fb1885f350e9908186582", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f9dd72da28d0932c200fb1885f350e9908186582/comments", "author": {"login": "aldyh", "id": 12937877, "node_id": "MDQ6VXNlcjEyOTM3ODc3", "avatar_url": "https://avatars.githubusercontent.com/u/12937877?v=4", "gravatar_id": "", "url": "https://api.github.com/users/aldyh", "html_url": "https://github.com/aldyh", "followers_url": "https://api.github.com/users/aldyh/followers", "following_url": "https://api.github.com/users/aldyh/following{/other_user}", "gists_url": "https://api.github.com/users/aldyh/gists{/gist_id}", "starred_url": "https://api.github.com/users/aldyh/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/aldyh/subscriptions", "organizations_url": "https://api.github.com/users/aldyh/orgs", "repos_url": "https://api.github.com/users/aldyh/repos", "events_url": "https://api.github.com/users/aldyh/events{/privacy}", "received_events_url": "https://api.github.com/users/aldyh/received_events", "type": "User", "site_admin": false}, "committer": null, "parents": [{"sha": "fc76a969ebc282f783412cbd73d6c3805781b147", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/fc76a969ebc282f783412cbd73d6c3805781b147", "html_url": "https://github.com/Rust-GCC/gccrs/commit/fc76a969ebc282f783412cbd73d6c3805781b147"}], "stats": {"total": 8, "additions": 8, "deletions": 0}, "files": [{"sha": "76ac7276ea0da9710e1dc55bdfd617c0e30483bf", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f9dd72da28d0932c200fb1885f350e9908186582/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f9dd72da28d0932c200fb1885f350e9908186582/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f9dd72da28d0932c200fb1885f350e9908186582", "patch": "@@ -1,3 +1,8 @@\n+2002-10-16  Aldy Hernandez  <aldyh@redhat.com>\n+\n+\t* config/rs6000/rs6000.c (function_arg): Set inner mode of V1DI to\n+\tSI.\n+\n 2002-10-16  Ulrich Weigand  <uweigand@de.ibm.com>\n \n \t* config/s390/linux.h (ASM_DOUBLE, _ASM_OUTPUT_LONG): Remove."}, {"sha": "73b8db111ef04d5ee34d2b94faaec7cd48bd607c", "filename": "gcc/config/rs6000/rs6000.c", "status": "modified", "additions": 3, "deletions": 0, "changes": 3, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f9dd72da28d0932c200fb1885f350e9908186582/gcc%2Fconfig%2Frs6000%2Frs6000.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f9dd72da28d0932c200fb1885f350e9908186582/gcc%2Fconfig%2Frs6000%2Frs6000.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Frs6000.c?ref=f9dd72da28d0932c200fb1885f350e9908186582", "patch": "@@ -3163,6 +3163,9 @@ function_arg (cum, mode, type, named)\n \t\t  rtx r1, r2;\n \t\t  enum machine_mode m = GET_MODE_INNER (mode);\n \n+\t\t  if (mode == V1DImode)\n+\t\t    m = SImode;\n+\n \t\t  r1 = gen_rtx_REG (m, gregno);\n \t\t  r1 = gen_rtx_EXPR_LIST (m, r1, const0_rtx);\n \t\t  r2 = gen_rtx_REG (m, gregno + 1);"}]}