// Seed: 3738009776
macromodule module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    output tri   id_2
);
  tri id_4 = id_0;
  assign id_4 = 1;
  always @(1'h0 or posedge 1)
    if (id_4) @(posedge id_4) id_4 = id_4;
    else assign id_4 = 1;
  wor id_5;
  assign id_4 = id_5;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri   id_1,
    input  tri   id_2,
    output uwire id_3
);
  assign id_3 = id_0;
  module_0(
      id_2, id_2, id_3
  );
endmodule
