

================================================================
== Vivado HLS Report for 'synth_top_classifyPoly'
================================================================
* Date:           Thu May 21 18:38:31 2015

* Version:        2015.1 (Build 1215546 on Mon Apr 27 19:24:50 PM 2015)
* Project:        smosynth.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.23|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+---------+--------+---------+---------+
    |      Latency     |     Interval     | Pipeline|
    |   min  |   max   |   min  |   max   |   Type  |
    +--------+---------+--------+---------+---------+
    |  148152|  1691052|  148152|  1691052|   none  |
    +--------+---------+--------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+--------+---------+--------------+-----------+-----------+------+----------+
        |                        |      Latency     |   Iteration  |  Initiation Interval  | Trip |          |
        |        Loop Name       |   min  |   max   |    Latency   |  achieved |   target  | Count| Pipelined|
        +------------------------+--------+---------+--------------+-----------+-----------+------+----------+
        |- POLY_INIT_FOR_LOOP    |      50|       50|             1|          -|          -|    50|    no    |
        |- POLY_OUTER_FOR_LOOP   |  148100|  1691000| 2962 ~ 33820 |          -|          -|    50|    no    |
        | + POLY_INNER_FOR_LOOP  |    2960|    33818|   80 ~ 914   |          -|          -|    37|    no    |
        +------------------------+--------+---------+--------------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 82
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond2)
	2  / (!exitcond2)
3 --> 
	4  / (!exitcond1)
4 --> 
	5  / (!exitcond)
	3  / (exitcond)
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([50 x double]* %output_r, [1 x i8]* @str48, [7 x i8]* @str47, [1 x i8]* @str48, i32 -1, [1 x i8]* @str48, [1 x i8]* @str48, [1 x i8]* @str48)

ST_1: empty_44 [1/1] 0.00ns
:1  %empty_44 = call i32 (...)* @_ssdm_op_SpecMemCore([50 x i32]* %nonZeroFeature, [1 x i8]* @str44, [7 x i8]* @str43, [1 x i8]* @str44, i32 -1, [1 x i8]* @str44, [1 x i8]* @str44, [1 x i8]* @str44)

ST_1: empty_45 [1/1] 0.00ns
:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecMemCore([37 x i32]* %svNonZeroFeature, [1 x i8]* @str42, [7 x i8]* @str41, [1 x i8]* @str42, i32 -1, [1 x i8]* @str42, [1 x i8]* @str42, [1 x i8]* @str42)

ST_1: empty_46 [1/1] 0.00ns
:3  %empty_46 = call i32 (...)* @_ssdm_op_SpecMemCore([37 x double]* %lambda, [1 x i8]* @str40, [7 x i8]* @str39, [1 x i8]* @str40, i32 -1, [1 x i8]* @str40, [1 x i8]* @str40, [1 x i8]* @str40)

ST_1: empty_47 [1/1] 0.00ns
:4  %empty_47 = call i32 (...)* @_ssdm_op_SpecMemCore([444 x double]* %sv_3_value, [1 x i8]* @str38, [7 x i8]* @str37, [1 x i8]* @str38, i32 -1, [1 x i8]* @str38, [1 x i8]* @str38, [1 x i8]* @str38)

ST_1: empty_48 [1/1] 0.00ns
:5  %empty_48 = call i32 (...)* @_ssdm_op_SpecMemCore([444 x double]* %sv_2_value, [1 x i8]* @str36, [7 x i8]* @str35, [1 x i8]* @str36, i32 -1, [1 x i8]* @str36, [1 x i8]* @str36, [1 x i8]* @str36)

ST_1: empty_49 [1/1] 0.00ns
:6  %empty_49 = call i32 (...)* @_ssdm_op_SpecMemCore([481 x double]* %sv_1_value, [1 x i8]* @str34, [7 x i8]* @str33, [1 x i8]* @str34, i32 -1, [1 x i8]* @str34, [1 x i8]* @str34, [1 x i8]* @str34)

ST_1: empty_50 [1/1] 0.00ns
:7  %empty_50 = call i32 (...)* @_ssdm_op_SpecMemCore([481 x double]* %sv_0_value, [1 x i8]* @str32, [7 x i8]* @str31, [1 x i8]* @str32, i32 -1, [1 x i8]* @str32, [1 x i8]* @str32, [1 x i8]* @str32)

ST_1: empty_51 [1/1] 0.00ns
:8  %empty_51 = call i32 (...)* @_ssdm_op_SpecMemCore([444 x i32]* %sv_3_id, [1 x i8]* @str30, [7 x i8]* @str29, [1 x i8]* @str30, i32 -1, [1 x i8]* @str30, [1 x i8]* @str30, [1 x i8]* @str30)

ST_1: empty_52 [1/1] 0.00ns
:9  %empty_52 = call i32 (...)* @_ssdm_op_SpecMemCore([444 x i32]* %sv_2_id, [1 x i8]* @str28, [7 x i8]* @str27, [1 x i8]* @str28, i32 -1, [1 x i8]* @str28, [1 x i8]* @str28, [1 x i8]* @str28)

ST_1: empty_53 [1/1] 0.00ns
:10  %empty_53 = call i32 (...)* @_ssdm_op_SpecMemCore([481 x i32]* %sv_1_id, [1 x i8]* @str26, [7 x i8]* @str25, [1 x i8]* @str26, i32 -1, [1 x i8]* @str26, [1 x i8]* @str26, [1 x i8]* @str26)

ST_1: empty_54 [1/1] 0.00ns
:11  %empty_54 = call i32 (...)* @_ssdm_op_SpecMemCore([481 x i32]* %sv_0_id, [1 x i8]* @str24, [7 x i8]* @str23, [1 x i8]* @str24, i32 -1, [1 x i8]* @str24, [1 x i8]* @str24, [1 x i8]* @str24)

ST_1: empty_55 [1/1] 0.00ns
:12  %empty_55 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x double]* %example_3_value, [1 x i8]* @str22, [7 x i8]* @str21, [1 x i8]* @str22, i32 -1, [1 x i8]* @str22, [1 x i8]* @str22, [1 x i8]* @str22)

ST_1: empty_56 [1/1] 0.00ns
:13  %empty_56 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x double]* %example_2_value, [1 x i8]* @str20, [7 x i8]* @str19, [1 x i8]* @str20, i32 -1, [1 x i8]* @str20, [1 x i8]* @str20, [1 x i8]* @str20)

ST_1: empty_57 [1/1] 0.00ns
:14  %empty_57 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x double]* %example_1_value, [1 x i8]* @str18, [7 x i8]* @str17, [1 x i8]* @str18, i32 -1, [1 x i8]* @str18, [1 x i8]* @str18, [1 x i8]* @str18)

ST_1: empty_58 [1/1] 0.00ns
:15  %empty_58 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x double]* %example_0_value, [1 x i8]* @str16, [7 x i8]* @str15, [1 x i8]* @str16, i32 -1, [1 x i8]* @str16, [1 x i8]* @str16, [1 x i8]* @str16)

ST_1: empty_59 [1/1] 0.00ns
:16  %empty_59 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x i32]* %example_3_id, [1 x i8]* @str14, [7 x i8]* @str13, [1 x i8]* @str14, i32 -1, [1 x i8]* @str14, [1 x i8]* @str14, [1 x i8]* @str14)

ST_1: empty_60 [1/1] 0.00ns
:17  %empty_60 = call i32 (...)* @_ssdm_op_SpecMemCore([600 x i32]* %example_2_id, [1 x i8]* @str12, [7 x i8]* @str11, [1 x i8]* @str12, i32 -1, [1 x i8]* @str12, [1 x i8]* @str12, [1 x i8]* @str12)

ST_1: empty_61 [1/1] 0.00ns
:18  %empty_61 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x i32]* %example_1_id, [1 x i8]* @str10, [7 x i8]* @str9, [1 x i8]* @str10, i32 -1, [1 x i8]* @str10, [1 x i8]* @str10, [1 x i8]* @str10)

ST_1: empty_62 [1/1] 0.00ns
:19  %empty_62 = call i32 (...)* @_ssdm_op_SpecMemCore([650 x i32]* %example_0_id, [1 x i8]* @str8, [7 x i8]* @str7, [1 x i8]* @str8, i32 -1, [1 x i8]* @str8, [1 x i8]* @str8, [1 x i8]* @str8)

ST_1: stg_103 [1/1] 1.57ns
:20  br label %1


 <State 2>: 3.51ns
ST_2: i [1/1] 0.00ns
:0  %i = phi i6 [ 1, %0 ], [ %i_2, %2 ]

ST_2: exitcond2 [1/1] 1.94ns
:1  %exitcond2 = icmp eq i6 %i, -13

ST_2: stg_106 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

ST_2: stg_107 [1/1] 1.57ns
:3  br i1 %exitcond2, label %.preheader, label %2

ST_2: stg_108 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str519) nounwind

ST_2: tmp [1/1] 0.00ns
:1  %tmp = zext i6 %i to i64

ST_2: output_addr [1/1] 0.00ns
:2  %output_addr = getelementptr [50 x double]* %output_r, i64 0, i64 %tmp

ST_2: stg_111 [1/1] 2.39ns
:3  store double 0.000000e+00, double* %output_addr, align 8

ST_2: i_2 [1/1] 1.72ns
:4  %i_2 = add i6 %i, 1

ST_2: stg_113 [1/1] 0.00ns
:5  br label %1


 <State 3>: 1.94ns
ST_3: i_1 [1/1] 0.00ns
.preheader:0  %i_1 = phi i6 [ %i_3, %6 ], [ 1, %1 ]

ST_3: exitcond1 [1/1] 1.94ns
.preheader:1  %exitcond1 = icmp eq i6 %i_1, -13

ST_3: stg_116 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)

ST_3: stg_117 [1/1] 0.00ns
.preheader:3  br i1 %exitcond1, label %7, label %3

ST_3: stg_118 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str620) nounwind

ST_3: tmp_3 [1/1] 0.00ns
:1  %tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str620)

ST_3: tmp_s [1/1] 0.00ns
:2  %tmp_s = zext i6 %i_1 to i64

ST_3: nonZeroFeature_addr [1/1] 0.00ns
:3  %nonZeroFeature_addr = getelementptr [50 x i32]* %nonZeroFeature, i64 0, i64 %tmp_s

ST_3: output_addr_1 [1/1] 0.00ns
:4  %output_addr_1 = getelementptr [50 x double]* %output_r, i64 0, i64 %tmp_s

ST_3: stg_123 [1/1] 1.57ns
:5  br label %4

ST_3: stg_124 [1/1] 0.00ns
:0  ret void


 <State 4>: 2.39ns
ST_4: j [1/1] 0.00ns
:0  %j = phi i6 [ 1, %3 ], [ %j_1, %5 ]

ST_4: exitcond [1/1] 1.94ns
:1  %exitcond = icmp eq i6 %j, -26

ST_4: stg_127 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 37, i64 37, i64 37)

ST_4: stg_128 [1/1] 0.00ns
:3  br i1 %exitcond, label %6, label %5

ST_4: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = zext i6 %j to i64

ST_4: svNonZeroFeature_addr [1/1] 0.00ns
:2  %svNonZeroFeature_addr = getelementptr [37 x i32]* %svNonZeroFeature, i64 0, i64 %tmp_2

ST_4: svNonZeroFeature_load [2/2] 2.39ns
:3  %svNonZeroFeature_load = load i32* %svNonZeroFeature_addr, align 4

ST_4: nonZeroFeature_load [2/2] 2.39ns
:4  %nonZeroFeature_load = load i32* %nonZeroFeature_addr, align 4

ST_4: empty_63 [1/1] 0.00ns
:0  %empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str620, i32 %tmp_3)

ST_4: i_3 [1/1] 1.72ns
:1  %i_3 = add i6 %i_1, 1

ST_4: stg_135 [1/1] 0.00ns
:2  br label %.preheader


 <State 5>: 2.39ns
ST_5: svNonZeroFeature_load [1/2] 2.39ns
:3  %svNonZeroFeature_load = load i32* %svNonZeroFeature_addr, align 4

ST_5: nonZeroFeature_load [1/2] 2.39ns
:4  %nonZeroFeature_load = load i32* %nonZeroFeature_addr, align 4


 <State 6>: 6.38ns
ST_6: tmp_1 [2/2] 6.38ns
:5  %tmp_1 = call fastcc double @synth_top_dotProduct([481 x i32]* nocapture %sv_0_id, [481 x i32]* nocapture %sv_1_id, [444 x i32]* nocapture %sv_2_id, [444 x i32]* nocapture %sv_3_id, [481 x double]* nocapture %sv_0_value, [481 x double]* nocapture %sv_1_value, [444 x double]* nocapture %sv_2_value, [444 x double]* nocapture %sv_3_value, i32 %svNonZeroFeature_load, i32 %nonZeroFeature_load, [650 x i32]* nocapture %example_0_id, [650 x i32]* nocapture %example_1_id, [600 x i32]* nocapture %example_2_id, [600 x i32]* nocapture %example_3_id, [650 x double]* nocapture %example_0_value, [650 x double]* nocapture %example_1_value, [600 x double]* nocapture %example_2_value, [600 x double]* nocapture %example_3_value, i6 %j, i6 %i_1) readonly

ST_6: j_1 [1/1] 1.72ns
:22  %j_1 = add i6 %j, 1


 <State 7>: 6.50ns
ST_7: tmp_1 [1/2] 0.00ns
:5  %tmp_1 = call fastcc double @synth_top_dotProduct([481 x i32]* nocapture %sv_0_id, [481 x i32]* nocapture %sv_1_id, [444 x i32]* nocapture %sv_2_id, [444 x i32]* nocapture %sv_3_id, [481 x double]* nocapture %sv_0_value, [481 x double]* nocapture %sv_1_value, [444 x double]* nocapture %sv_2_value, [444 x double]* nocapture %sv_3_value, i32 %svNonZeroFeature_load, i32 %nonZeroFeature_load, [650 x i32]* nocapture %example_0_id, [650 x i32]* nocapture %example_1_id, [600 x i32]* nocapture %example_2_id, [600 x i32]* nocapture %example_3_id, [650 x double]* nocapture %example_0_value, [650 x double]* nocapture %example_1_value, [600 x double]* nocapture %example_2_value, [600 x double]* nocapture %example_3_value, i6 %j, i6 %i_1) readonly

ST_7: temp1 [1/1] 6.50ns
:6  %temp1 = fptrunc double %tmp_1 to float


 <State 8>: 7.26ns
ST_8: tmp_4 [5/5] 7.26ns
:7  %tmp_4 = fadd float %temp1, 1.000000e+00


 <State 9>: 7.26ns
ST_9: tmp_4 [4/5] 7.26ns
:7  %tmp_4 = fadd float %temp1, 1.000000e+00


 <State 10>: 7.26ns
ST_10: tmp_4 [3/5] 7.26ns
:7  %tmp_4 = fadd float %temp1, 1.000000e+00


 <State 11>: 7.26ns
ST_11: tmp_4 [2/5] 7.26ns
:7  %tmp_4 = fadd float %temp1, 1.000000e+00


 <State 12>: 7.26ns
ST_12: tmp_4 [1/5] 7.26ns
:7  %tmp_4 = fadd float %temp1, 1.000000e+00


 <State 13>: 5.55ns
ST_13: tmp_5 [1/1] 5.55ns
:8  %tmp_5 = fpext float %tmp_4 to double


 <State 14>: 7.39ns
ST_14: tmp_6 [31/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 15>: 7.39ns
ST_15: tmp_6 [30/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 16>: 7.39ns
ST_16: tmp_6 [29/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 17>: 7.39ns
ST_17: tmp_6 [28/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 18>: 7.39ns
ST_18: tmp_6 [27/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 19>: 7.39ns
ST_19: tmp_6 [26/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 20>: 7.39ns
ST_20: tmp_6 [25/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 21>: 7.39ns
ST_21: tmp_6 [24/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 22>: 7.39ns
ST_22: tmp_6 [23/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 23>: 7.39ns
ST_23: tmp_6 [22/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 24>: 7.39ns
ST_24: tmp_6 [21/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 25>: 7.39ns
ST_25: tmp_6 [20/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 26>: 7.39ns
ST_26: tmp_6 [19/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 27>: 7.39ns
ST_27: tmp_6 [18/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 28>: 7.39ns
ST_28: tmp_6 [17/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 29>: 7.39ns
ST_29: tmp_6 [16/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 30>: 7.39ns
ST_30: tmp_6 [15/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 31>: 7.39ns
ST_31: tmp_6 [14/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 32>: 7.39ns
ST_32: tmp_6 [13/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 33>: 7.39ns
ST_33: tmp_6 [12/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 34>: 7.39ns
ST_34: tmp_6 [11/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 35>: 7.39ns
ST_35: tmp_6 [10/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 36>: 7.39ns
ST_36: tmp_6 [9/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 37>: 7.39ns
ST_37: tmp_6 [8/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 38>: 7.39ns
ST_38: tmp_6 [7/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 39>: 7.39ns
ST_39: tmp_6 [6/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 40>: 7.39ns
ST_40: tmp_6 [5/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 41>: 7.39ns
ST_41: tmp_6 [4/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 42>: 7.39ns
ST_42: tmp_6 [3/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 43>: 7.39ns
ST_43: tmp_6 [2/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 44>: 7.39ns
ST_44: tmp_6 [1/31] 7.39ns
:9  %tmp_6 = call double @llvm.log.f64(double %tmp_5)


 <State 45>: 6.50ns
ST_45: temp2 [1/1] 6.50ns
:10  %temp2 = fptrunc double %tmp_6 to float


 <State 46>: 5.70ns
ST_46: tmp_7 [4/4] 5.70ns
:11  %tmp_7 = fmul float %temp2, 2.000000e+00


 <State 47>: 5.70ns
ST_47: tmp_7 [3/4] 5.70ns
:11  %tmp_7 = fmul float %temp2, 2.000000e+00


 <State 48>: 5.70ns
ST_48: tmp_7 [2/4] 5.70ns
:11  %tmp_7 = fmul float %temp2, 2.000000e+00


 <State 49>: 5.70ns
ST_49: tmp_7 [1/4] 5.70ns
:11  %tmp_7 = fmul float %temp2, 2.000000e+00


 <State 50>: 5.55ns
ST_50: tmp_8 [1/1] 5.55ns
:12  %tmp_8 = fpext float %tmp_7 to double


 <State 51>: 7.32ns
ST_51: tmp_9 [18/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 52>: 7.32ns
ST_52: tmp_9 [17/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 53>: 7.32ns
ST_53: tmp_9 [16/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 54>: 7.32ns
ST_54: tmp_9 [15/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 55>: 7.32ns
ST_55: tmp_9 [14/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 56>: 7.32ns
ST_56: tmp_9 [13/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 57>: 7.32ns
ST_57: tmp_9 [12/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 58>: 7.32ns
ST_58: tmp_9 [11/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 59>: 7.32ns
ST_59: tmp_9 [10/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 60>: 7.32ns
ST_60: tmp_9 [9/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 61>: 7.32ns
ST_61: tmp_9 [8/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 62>: 7.32ns
ST_62: tmp_9 [7/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 63>: 7.32ns
ST_63: tmp_9 [6/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 64>: 7.32ns
ST_64: tmp_9 [5/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 65>: 7.32ns
ST_65: tmp_9 [4/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 66>: 7.32ns
ST_66: tmp_9 [3/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 67>: 7.32ns
ST_67: tmp_9 [2/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 68>: 7.32ns
ST_68: tmp_9 [1/18] 7.32ns
:13  %tmp_9 = call double @llvm.exp.f64(double %tmp_8)


 <State 69>: 6.50ns
ST_69: temp2_1 [1/1] 6.50ns
:14  %temp2_1 = fptrunc double %tmp_9 to float

ST_69: lambda_addr [1/1] 0.00ns
:15  %lambda_addr = getelementptr [37 x double]* %lambda, i64 0, i64 %tmp_2

ST_69: lambda_load [2/2] 2.39ns
:16  %lambda_load = load double* %lambda_addr, align 8


 <State 70>: 5.55ns
ST_70: lambda_load [1/2] 2.39ns
:16  %lambda_load = load double* %lambda_addr, align 8

ST_70: tmp_10 [1/1] 5.55ns
:17  %tmp_10 = fpext float %temp2_1 to double


 <State 71>: 7.79ns
ST_71: tmp_11 [6/6] 7.79ns
:18  %tmp_11 = fmul double %lambda_load, %tmp_10


 <State 72>: 7.79ns
ST_72: tmp_11 [5/6] 7.79ns
:18  %tmp_11 = fmul double %lambda_load, %tmp_10


 <State 73>: 7.79ns
ST_73: tmp_11 [4/6] 7.79ns
:18  %tmp_11 = fmul double %lambda_load, %tmp_10


 <State 74>: 7.79ns
ST_74: tmp_11 [3/6] 7.79ns
:18  %tmp_11 = fmul double %lambda_load, %tmp_10


 <State 75>: 7.79ns
ST_75: tmp_11 [2/6] 7.79ns
:18  %tmp_11 = fmul double %lambda_load, %tmp_10

ST_75: output_load [2/2] 2.39ns
:19  %output_load = load double* %output_addr_1, align 8


 <State 76>: 7.79ns
ST_76: tmp_11 [1/6] 7.79ns
:18  %tmp_11 = fmul double %lambda_load, %tmp_10

ST_76: output_load [1/2] 2.39ns
:19  %output_load = load double* %output_addr_1, align 8


 <State 77>: 8.23ns
ST_77: tmp_12 [5/5] 8.23ns
:20  %tmp_12 = fadd double %output_load, %tmp_11


 <State 78>: 8.23ns
ST_78: tmp_12 [4/5] 8.23ns
:20  %tmp_12 = fadd double %output_load, %tmp_11


 <State 79>: 8.23ns
ST_79: tmp_12 [3/5] 8.23ns
:20  %tmp_12 = fadd double %output_load, %tmp_11


 <State 80>: 8.23ns
ST_80: tmp_12 [2/5] 8.23ns
:20  %tmp_12 = fadd double %output_load, %tmp_11


 <State 81>: 8.23ns
ST_81: tmp_12 [1/5] 8.23ns
:20  %tmp_12 = fadd double %output_load, %tmp_11


 <State 82>: 2.39ns
ST_82: stg_221 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str721) nounwind

ST_82: stg_222 [1/1] 2.39ns
:21  store double %tmp_12, double* %output_addr_1, align 8

ST_82: stg_223 [1/1] 0.00ns
:23  br label %4



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
