;redcode
;assert 1
	SPL 0, <332
	CMP -227, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -1, @-20
	SUB <90, @2
	SUB 0, 0
	ADD 0, -5
	SUB <60, @2
	SUB 0, -5
	CMP @-157, <100
	CMP -227, <-120
	JMP 100
	SUB 0, 0
	ADD <-30, 9
	JMN -1, #-26
	MOV 0, -5
	CMP @-157, <100
	CMP @-157, <100
	JMP 100
	SUB 0, @50
	MOV -127, 100
	SUB -7, <-106
	SUB @-157, <100
	SUB @0, @10
	SUB <60, @2
	JMP 100
	JMP 100
	SUB <60, @2
	ADD 210, 630
	ADD 210, 630
	SUB <60, @2
	SUB <60, @2
	SUB @0, @10
	SUB -100, 0
	SUB -100, 0
	ADD 0, -5
	SUB <60, @2
	SUB #10, 20
	DJN 300, 90
	SUB 30, -300
	SUB 30, -300
	SLT <300, 90
	SUB #10, 20
	MOV -1, <-20
	ADD 0, -5
	MOV -1, <-20
	ADD 0, -5
	SLT <300, 90
