<profile>

<ReportVersion>
<Version>2019.2.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu3eg-sbva484-1-i</Part>
<TopModelName>maxpool4</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>1.25</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>4.135</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>398871</Best-caseLatency>
<Average-caseLatency>398871</Average-caseLatency>
<Worst-caseLatency>398871</Worst-caseLatency>
<Best-caseRealTimeLatency>3.989 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>3.989 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>3.989 ms</Worst-caseRealTimeLatency>
<Interval-min>398871</Interval-min>
<Interval-max>398871</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<pool4_h3>
<TripCount>10</TripCount>
<Latency>398870</Latency>
<IterationLatency>39887</IterationLatency>
<pool4_line_row>
<TripCount>2</TripCount>
<Latency>5284</Latency>
<IterationLatency>2642</IterationLatency>
<pool4_line_col>
<TripCount>40</TripCount>
<Latency>2640</Latency>
<IterationLatency>66</IterationLatency>
<pool4_line_c>
<TripCount>64</TripCount>
<Latency>64</Latency>
<IterationLatency>1</IterationLatency>
</pool4_line_c>
</pool4_line_col>
</pool4_line_row>
<pool4_block>
<TripCount>20</TripCount>
<Latency>34600</Latency>
<IterationLatency>1730</IterationLatency>
<pool4_c>
<TripCount>64</TripCount>
<Latency>1728</Latency>
<IterationLatency>27</IterationLatency>
<pool4_window_row>
<TripCount>2</TripCount>
<Latency>12</Latency>
<IterationLatency>6</IterationLatency>
<pool4_window_col>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
</pool4_window_col>
</pool4_window_row>
<pool4_pool_row>
<TripCount>2</TripCount>
<Latency>12</Latency>
<IterationLatency>6</IterationLatency>
<pool4_pool_col>
<TripCount>2</TripCount>
<Latency>4</Latency>
<IterationLatency>2</IterationLatency>
</pool4_pool_col>
</pool4_pool_row>
</pool4_c>
</pool4_block>
</pool4_h3>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>3</BRAM_18K>
<FF>135</FF>
<LUT>612</LUT>
<URAM>0</URAM>
<DSP48E>0</DSP48E>
</Resources>
<AvailableResources>
<BRAM_18K>432</BRAM_18K>
<DSP48E>360</DSP48E>
<FF>141120</FF>
<LUT>70560</LUT>
<URAM>0</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>maxpool4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>maxpool4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>maxpool4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_full_n</name>
<Object>maxpool4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>maxpool4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>maxpool4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>maxpool4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>maxpool4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_out</name>
<Object>maxpool4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>start_write</name>
<Object>maxpool4</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>unknown</Attribute>
</RtlPorts>
<RtlPorts>
<name>relu4_pipe_8_V_V_dout</name>
<Object>relu4_pipe_8_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>5</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>relu4_pipe_8_V_V_empty_n</name>
<Object>relu4_pipe_8_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>relu4_pipe_8_V_V_read</name>
<Object>relu4_pipe_8_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>pool4_pipe_8_V_V_din</name>
<Object>pool4_pipe_8_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>5</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>pool4_pipe_8_V_V_full_n</name>
<Object>pool4_pipe_8_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>pool4_pipe_8_V_V_write</name>
<Object>pool4_pipe_8_V_V</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
