//
// Written by ProtoCompiler 
// Product Version "R-2020.12-SP1-1"
// Program "ProtoCompiler", Mapper "map202012pcp4, Build 193R"
// Sun Apr  9 22:47:03 2023
//
// Source file index table:
// Object locations will have the form <file>:<line>
// file 0 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_retarget.v "
// file 1 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/xilinx/unisim_vivado.v "
// file 2 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/hypermods.v "
// file 3 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/umr_capim.v "
// file 4 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/hcei/zceistubs.v "
// file 5 "\./src/top.v "
// file 6 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/top.v "
// file 7 "\./src/MEM_WB.v "
// file 8 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/MEM_WB.v "
// file 9 "\./src/IM.v "
// file 10 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/IM.v "
// file 11 "\./src/Adder.v "
// file 12 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/Adder.v "
// file 13 "\./src/MUX.v "
// file 14 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/MUX.v "
// file 15 "\./src/MUX3_1.v "
// file 16 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/MUX3_1.v "
// file 17 "\./src/DM.v "
// file 18 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/DM.v "
// file 19 "\./src/IF_ID.v "
// file 20 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/IF_ID.v "
// file 21 "\./src/PC.v "
// file 22 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/PC.v "
// file 23 "\./src/Hazard.v "
// file 24 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/Hazard.v "
// file 25 "\./src/ALU.v "
// file 26 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/ALU.v "
// file 27 "\./src/Control.v "
// file 28 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/Control.v "
// file 29 "\./src/Registers.v "
// file 30 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/Registers.v "
// file 31 "\./src/Forwarding.v "
// file 32 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/Forwarding.v "
// file 33 "\./src/ImmGen.v "
// file 34 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/ImmGen.v "
// file 35 "\./src/EX_MEM.v "
// file 36 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/EX_MEM.v "
// file 37 "\./src/comparator.v "
// file 38 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/comparator.v "
// file 39 "\./src/ID_EX.v "
// file 40 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/ID_EX.v "
// file 41 "\./src/ALUControl.v "
// file 42 "\/home/u108/u108061217/RISC-V-pipeline-CPU/./src/ALUControl.v "
// file 43 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/nlconst.dat "
// file 44 "\/home/u108/u108061217/RISC-V-pipeline-CPU/top_ucdb/cclock_map.tcl "
// file 45 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/unisim_m10i.v "
// file 46 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/unisim.v "
// file 47 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/hypermods.v "
// file 48 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/umr_capim.v "
// file 49 "\/remote/sbg_mfg/unix/golden/syn201903/lib/synip/hcei/zceistubs.v "
// file 50 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/scemi_objects.v "
// file 51 "\/remote/sbg_mfg/unix/golden/syn201903/lib/vlog/scemi_pipes.svh "
// file 52 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_DEFINE.v "
// file 53 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/daughterboards.v "
// file 54 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/customboards.v "
// file 55 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-51.v "
// file 56 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-51a.v "
// file 57 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc5vlx330ff1760.v "
// file 58 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-51t.v "
// file 59 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-51ta.v "
// file 60 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc5vlx330tff1738.v "
// file 61 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-52.v "
// file 62 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-52a.v "
// file 63 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-52b.v "
// file 64 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-54.v "
// file 65 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54a.v "
// file 66 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54b.v "
// file 67 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54c.v "
// file 68 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-54d.v "
// file 69 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_hs_v6t_75t.v "
// file 70 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga_hs_v6t_75t.v "
// file 71 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc6vlx75tff784.v "
// file 72 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/sv_hs_v6t.v "
// file 73 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-61-sp.v "
// file 74 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-61-spa.v "
// file 75 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc6vlx760ff1760.v "
// file 76 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/sv-6x.v "
// file 77 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-62-sp.v "
// file 78 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62-spa.v "
// file 79 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62-spb.v "
// file 80 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-62.v "
// file 81 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62a.v "
// file 82 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-62b.v "
// file 83 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps-64.v "
// file 84 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64a.v "
// file 85 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64b.v "
// file 86 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64c.v "
// file 87 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/fpga-64d.v "
// file 88 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S12.v "
// file 89 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA70.v "
// file 90 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc7v2000tflg1925.v "
// file 91 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE70.v "
// file 92 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S24.v "
// file 93 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S48.v "
// file 94 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPSDX7_S4.v "
// file 95 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGADX7_S4.v "
// file 96 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc7vx690tffg1926.v "
// file 97 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDEDX7.v "
// file 98 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPSDX7_S6.v "
// file 99 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGADX7_S6.v "
// file 100 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xc7vx980tffg1926.v "
// file 101 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_ZSA.v "
// file 102 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA_ZSA.v "
// file 103 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE_ZSA.v "
// file 104 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_ZSA2.v "
// file 105 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA_ZSA2.v "
// file 106 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_KU.v "
// file 107 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGAXCKU040.v "
// file 108 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xcku040-ffva1156.v "
// file 109 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDEXCKU040.v "
// file 110 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S26.v "
// file 111 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/daughterboards_ht3.v "
// file 112 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA80.v "
// file 113 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xcvu440-flga2892.v "
// file 114 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE80.v "
// file 115 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S52.v "
// file 116 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S104.v "
// file 117 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_62_haps_v6t_75t_clock_distribution_cfg1.v "
// file 118 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_61_sp_clock_distribution_cfg1.v "
// file 119 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_62_clock_distribution_cfg1.v "
// file 120 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_62_sp_clock_distribution_cfg1.v "
// file 121 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/haps_64_clock_distribution_cfg1.v "
// file 122 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S12_clk_cfg1.v "
// file 123 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S24_clk_cfg1.v "
// file 124 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS70_S48_clk_cfg1.v "
// file 125 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS_KU_clk_cfg.v "
// file 126 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S26_clk.v "
// file 127 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S52_clk.v "
// file 128 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80_S104_clk.v "
// file 129 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80D.v "
// file 130 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/GPIF_HT3.v "
// file 131 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80D_clk.v "
// file 132 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80D_modules.v "
// file 133 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA80D.v "
// file 134 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE80D.v "
// file 135 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/HAPS80DS.v "
// file 136 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS_VU3Px1.v "
// file 137 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/../haps/daughterboards_ht3.v "
// file 138 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS_VU3Px1_clk.v "
// file 139 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA_VU3P.v "
// file 140 "\/remote/sbg_mfg/unix/golden/syn201903/lib/xilinx/plandata/xcvu3p-ffvc1517.v "
// file 141 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/../haps/sv/CDE80.v "
// file 142 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS_AX3P.v "
// file 143 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_modules.v "
// file 144 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_hc2.v "
// file 145 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_mgb2.v "
// file 146 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA_AX3P.v "
// file 147 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_1F.v "
// file 148 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_common.v "
// file 149 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_1F.v "
// file 150 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/xcvu19p-fsva3824.v "
// file 151 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_4F.v "
// file 152 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_4F.v "
// file 153 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F.v "
// file 154 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_modules.v "
// file 155 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/modules_mgb2b.v "
// file 156 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_12F_A.v "
// file 157 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA100_12F_B.v "
// file 158 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_BP1.v "
// file 159 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_BP2.v "
// file 160 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/HAPS100_12F_BP3.v "
// file 161 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/anaconda/FPGA_DBDEV_HT3.v "
// file 162 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP.v "
// file 163 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/fpga/FPGA_BC.v "
// file 164 "\/remote/sbg_mfg/unix/golden/syn201903/lib/altera/plandata/1sg280lh3fvg55e.v "
// file 165 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/sv/CDE_BC.v "
// file 166 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP_clk.v "
// file 167 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP1.v "
// file 168 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP2.v "
// file 169 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP4.v "
// file 170 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP1_clk.v "
// file 171 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP2_clk.v "
// file 172 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/BASECAMP4_clk.v "
// file 173 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/board_utils.v "
// file 174 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/cables_ht3.v "
// file 175 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/mgb_cards.v "
// file 176 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/haps/ECDB.v "
// file 177 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/USERPART2400_HT3.v "
// file 178 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/userpart2400.v "
// file 179 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/USERPART4800_HT3.v "
// file 180 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/userpart4800.v "
// file 181 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/USERPART9600_HT3.v "
// file 182 "\/remote/srm515/fpgarite/clients/ui202012pcp4/src/misc/certify/lib/board/plandata/userpart9600.v "
// file 183 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_him_async_fifo_2048x258_xcvu440_stub.v "
// file 184 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80_xcvu440_mgb1_stub.v "
// file 185 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/netlist/umr3_pcie_gen2_x4_haps80d_xcvu440_mgb1_stub.v "
// file 186 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3.v "
// file 187 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/clocks/gsv_trigger_hypermods.v "
// file 188 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/scemi_objects.v "
// file 189 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/vlog/scemi_pipes.svh "
// file 190 "\/home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/pre_partition/pp0/targetsystem.vb "
// file 191 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/board_utils.v "
// file 192 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/daughterboards.v "
// file 193 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/daughterboards_ht3.v "
// file 194 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/cables_ht3.v "
// file 195 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/mgb_cards.v "
// file 196 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/customboards.v "
// file 197 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/haps/ECDB.v "
// file 198 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/HAPS100_4F.v "
// file 199 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/HAPS100_modules.v "
// file 200 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/modules_hc2.v "
// file 201 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/modules_mgb2.v "
// file 202 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/FPGA100_4F.v "
// file 203 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/board/anaconda/xcvu19p-fsva3824.v "
// file 204 "\/home/u108/u108061217/RISC-V-pipeline-CPU/RISC_V_CPU/pre_partition/pp0/cutomdb_top_io_ht3.v "
// file 205 "\/home/u108/u108061217/RISC-V-pipeline-CPU/design.fdc "
// file 206 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/srs_cons_var.fdc "
// file 207 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/tdm_cons_var.fdc "
// file 208 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_pinloc.fdc "
// file 209 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_iostd.fdc "
// file 210 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_attr.fdc "
// file 211 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_timing.fdc "
// file 212 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/common_files/clockgen_cons.fdc "
// file 213 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_haps_timing.fdc "
// file 214 "\./_nlvergenv_qxmlce "
// file 215 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/umrbus3/umrbus3_stub.v "
// file 216 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip.v "
// file 217 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/bsa19_system_ip_wrapper.v "
// file 218 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/stubs/bsa19_sysip/umr3_ds_loopback.v "
// file 219 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_Y77Q4g "
// file 220 "\./_nlvergenv_yGzWl1 "
// file 221 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/haps_systemip/system_memory.v "
// file 222 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/SysIPLib_haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD_UwZ0Zj "
// file 223 "\./_nlvergenv_qBUc77 "
// file 224 "\./_nlvergenv_6xHbNC "
// file 225 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_hstdm.v "
// file 226 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/tdm/hstdm/virtex/virtex_ultrascale_hstdm_base4_mux.v "
// file 227 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/i2cslave.v "
// file 228 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/pllsync/rtl/clkgrp_sync_int.v "
// file 229 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/pllsync/rtl/edge_det.v "
// file 230 "\/usr/cadtool/csr5306/synopsys/protocomp/R-2020.12-SP1-1/lib/synip/pllsync/rtl/watchdog_shft.v "
// file 231 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_g7b1Jk "
// file 232 "\./_nlvergenv_cQE0Sh "
// file 233 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD_uhS7lg "
// file 234 "\./_nlvergenv_glzqyk "
// file 235 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_simulation_FB1_uD_WTfNHB "
// file 236 "\./_nlvergenv_grn3rK "
// file 237 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_ultrascale_plle3_Z1_FB1_uD_wcc87m "
// file 238 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_ultrascale_plle3_Z1_0_FB1_uD_8U0YlI "
// file 239 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_ultrascale_plle3_Z1_1_FB1_uD_sC1IC3 "
// file 240 "\./_nlvergenv_kZdZUo "
// file 241 "\./_nlvergenv_UnxcPv "
// file 242 "\./_nlvergenv_Q7WICR "
// file 243 "\./_nlvergenv_Sv7R7r "
// file 244 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_safkIg "
// file 245 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uD_Qst93U "
// file 246 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_YOfzqz "
// file 247 "\./_nlvergenv_IOjtNd "
// file 248 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_c6LE5e "
// file 249 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_clkgen_4s_1200s_1s_150s_0s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uD_YmwnEX "
// file 250 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_0CyGdG "
// file 251 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_k9QbOo "
// file 252 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_0_FB1_uD_0Oeep7 "
// file 253 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_EboS0P "
// file 254 "\./_nlvergenv_2vg5Cy "
// file 255 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_trainer_Z1_FB1_uD_sVt3LP "
// file 256 "\./_nlvergenv_Q1DeHF "
// file 257 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_training_monitor_Z1_FB1_uD_MiVU3g "
// file 258 "\./_nlvergenv_CFrGAc "
// file 259 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_FB1_uD_WkXK23 "
// file 260 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_4RSLr4 "
// file 261 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_0_FB1_uD_WmNz04 "
// file 262 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_CzVYz5 "
// file 263 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_1_FB1_uD_WLT0g6 "
// file 264 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_iSDMY6 "
// file 265 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_2_FB1_uD_OfA4P7 "
// file 266 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_yMaYH8 "
// file 267 "\./_nlvergenv_g8L7A9 "
// file 268 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_trainer_Z1_0_FB1_uD_47US9i "
// file 269 "\./_nlvergenv_WwVWWq "
// file 270 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_training_monitor_Z1_0_FB1_uD_8jnScU "
// file 271 "\./_nlvergenv_y2i9S7 "
// file 272 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_3_FB1_uD_wAqzNR "
// file 273 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_2UDNla "
// file 274 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_4_FB1_uD_c6Z10s "
// file 275 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_Kf1VGL "
// file 276 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_5_FB1_uD_0JzGu4 "
// file 277 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_2sC5in "
// file 278 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_6_FB1_uD_u7yDeG "
// file 279 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_eYhNaZ "
// file 280 "\./_nlvergenv_Kl6v7h "
// file 281 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_trainer_Z1_1_FB1_uD_gES68k "
// file 282 "\./_nlvergenv_aJ9FhM "
// file 283 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_training_monitor_Z1_1_FB1_uD_8eOEhb "
// file 284 "\./_nlvergenv_utLb1H "
// file 285 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_7_FB1_uD_25or6m "
// file 286 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_qBs1IY "
// file 287 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_8_FB1_uD_ClQatA "
// file 288 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_a1r7dc "
// file 289 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_9_FB1_uD_0oBi6N "
// file 290 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_KXTdZp "
// file 291 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_10_FB1_uD_cQl4Z1 "
// file 292 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_2BVz1D "
// file 293 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_rx_Z3_11_FB1_uD_IF219f "
// file 294 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_YCu9iS "
// file 295 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TraceBuildLib_FB1_uD_aOZRsu "
// file 296 "\./_nlvergenv_8zAYD6 "
// file 297 "\./_nlvergenv_kfIQT2 "
// file 298 "\/home/u108/u108061217/RISC-V-pipeline-CPU/synthesis_files/FB1_uD/FB1_uD_srs/pre_map/pm0/TdmLib_hstdm_memory_Z1_FB1_uD_csvfxf "
// file 299 "\./xcvu19p-fsva3824.v "

`timescale 100 ps/100 ps
(* haps_ip_type="system_memory" , DONT_TOUCH="TRUE" *)module haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD (
  umr_clk,
  umr_reset,
  raddr_raw,
  wr_raw,
  rd_raw,
  enable_in,
  data_out
)
;
input umr_clk ;
input umr_reset ;
input [31:0] raddr_raw ;
input wr_raw ;
input rd_raw ;
input enable_in ;
output [31:0] data_out ;
wire umr_clk ;
wire umr_reset ;
wire wr_raw ;
wire rd_raw ;
wire enable_in ;
wire [1:0] pnr_addr_to_memory_wire;
wire [31:0] wr_data_to_memory_wire;
wire [27:0] wr_addr_to_memory_wire;
wire [7:0] wr_addr_to_memory;
wire [31:0] wr_data_to_memory;
wire [1:0] \memory_core.state_rd ;
wire [31:0] \memory_core.memory_out ;
wire [27:1] \memory_core.addr_of_data_out ;
wire [27:0] \memory_core.rd_addr_to_memory ;
wire [31:0] \memory_core.data_out_wire ;
wire [31:0] \haps_system_memory_pnr_inst.xilinx_inst.usr_access_data ;
wire [1:0] memory_inst_memory_inst_0_0_DOUTPADOUTP;
wire [1:0] memory_inst_memory_inst_0_0_DOUTPBDOUTP;
wire [27:0] \memory_core.rd_addr_to_memory_qxu ;
wire [27:0] \memory_core.rd_addr_to_memory_i ;
wire [26:0] \memory_core.rd_addr_to_memory_cry ;
wire [27:0] \memory_core.rd_addr_to_memory_s ;
wire [27:0] \haps_system_memory_write_control_inst.addr_to_memory_out_qxu ;
wire [26:0] \haps_system_memory_write_control_inst.addr_to_memory_out_cry ;
wire [27:0] \haps_system_memory_write_control_inst.addr_to_memory_out_s ;
wire [2:2] addr_to_memory_out_cry_O;
wire [2:2] rd_addr_to_memory_cry_O;
wire [0:0] addr_of_data_out_cry_3_O;
wire [3:3] addr_of_data_out_s_27_CO;
wire umr_reset_sync ;
wire GND ;
wire VCC ;
wire wr_to_memory_wire ;
wire wr_to_memory ;
wire \memory_core.mem_rd_en  ;
wire \memory_core.mem_en  ;
wire \memory_core.data_out_1_sqmuxa  ;
wire \haps_system_memory_write_control_inst.output_write  ;
wire \haps_system_memory_write_control_inst.first_body  ;
wire \haps_system_memory_pnr_inst.xilinx_inst.usr_access_cfgclk  ;
wire \haps_system_memory_pnr_inst.xilinx_inst.usr_access_datavalid  ;
wire \memory_core.rd_addr_to_memorye  ;
wire \haps_system_memory_write_control_inst.addr_to_memory_oute  ;
wire N_50 ;
wire N_47 ;
wire N_168 ;
wire \memory_core.un1_addr_of_data_out  ;
wire \memory_core.un1_addr_of_data_outlt27  ;
wire \memory_core.un1_addr_of_data_outlt4  ;
wire \memory_core.data_out_wire6_22  ;
wire N_60 ;
wire N_56 ;
wire N_53 ;
wire \memory_core.addr_of_data_out_cry_0  ;
wire \memory_core.addr_of_data_out_cry_1  ;
wire \memory_core.addr_of_data_out_cry_2  ;
wire \memory_core.addr_of_data_out_cry_3  ;
wire \memory_core.addr_of_data_out_cry_4  ;
wire \memory_core.addr_of_data_out_cry_5  ;
wire \memory_core.addr_of_data_out_cry_6  ;
wire \memory_core.addr_of_data_out_cry_7  ;
wire \memory_core.addr_of_data_out_cry_8  ;
wire \memory_core.addr_of_data_out_cry_9  ;
wire \memory_core.addr_of_data_out_cry_10  ;
wire \memory_core.addr_of_data_out_cry_11  ;
wire \memory_core.addr_of_data_out_cry_12  ;
wire \memory_core.addr_of_data_out_cry_13  ;
wire \memory_core.addr_of_data_out_cry_14  ;
wire \memory_core.addr_of_data_out_cry_15  ;
wire \memory_core.addr_of_data_out_cry_16  ;
wire \memory_core.addr_of_data_out_cry_17  ;
wire \memory_core.addr_of_data_out_cry_18  ;
wire \memory_core.addr_of_data_out_cry_19  ;
wire \memory_core.addr_of_data_out_cry_20  ;
wire \memory_core.addr_of_data_out_cry_21  ;
wire \memory_core.addr_of_data_out_cry_22  ;
wire \memory_core.addr_of_data_out_cry_23  ;
wire \memory_core.addr_of_data_out_cry_24  ;
wire \memory_core.addr_of_data_out_cry_25  ;
wire \memory_core.addr_of_data_out_cry_26  ;
wire N_4_mux_i ;
wire N_34_i ;
wire N_16_i ;
wire \memory_core.rd_addr_to_memory_scalar  ;
wire \memory_core.wr_to_memory_0_a2_0  ;
wire \memory_core.wr_to_memory_0_a2_1  ;
wire \memory_core.wr_to_memory_0_a2_2  ;
wire \memory_core.wr_to_memory_0_a2_0_3  ;
wire \memory_core.un3lto27_i_a2_22_2  ;
wire \memory_core.un1_addr_of_data_outlto27_0  ;
wire \memory_core.un1_addr_of_data_outlto27_1  ;
wire \memory_core.un1_addr_of_data_outlto27_2  ;
wire \haps_system_memory_write_control_inst.first_body_0  ;
wire \memory_core.mem_en_0  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_0  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_1  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_2  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_3  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_4  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_5  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_6  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_7  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_8  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_9  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_10  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_11  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_12  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_13  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_14  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_15  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_16  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_17  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_18  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_19  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_20  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_21  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_22  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_23  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_24  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_25  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_26  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_27  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_28  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_29  ;
wire \haps_system_memory_write_control_inst.data_to_memory_out_30  ;
wire \haps_system_memory_write_control_inst.wr_to_memory_out  ;
wire \haps_system_memory_write_control_inst.addr_to_memory_out_cry_cy  ;
wire \memory_core.rd_addr_to_memory_cry_cy  ;
wire \haps_system_memory_write_control_inst.output_write_0_0  ;
wire \memory_core.N_40_i_0_e  ;
wire \memory_core.N_20_i_0_e  ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire NC52 ;
wire NC53 ;
wire NC54 ;
wire NC55 ;
wire NC56 ;
wire NC57 ;
wire NC58 ;
wire NC59 ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
// @221:243
  FDRE \haps_system_memory_pnr_inst.xilinx_inst.addr_to_memory_out_1_Z[1]  (
	.Q(pnr_addr_to_memory_wire[1]),
	.D(VCC),
	.C(umr_clk),
	.R(umr_reset_sync),
	.CE(pnr_addr_to_memory_wire[0])
);
// @221:243
  FDE \haps_system_memory_pnr_inst.xilinx_inst.addr_to_memory_out_1_Z[0]  (
	.Q(pnr_addr_to_memory_wire[0]),
	.D(umr_reset_sync),
	.C(umr_clk),
	.CE(N_4_mux_i)
);
// @221:473
  INV \memory_core.rd_addr_to_memory_169_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [0]),
	.O(\memory_core.rd_addr_to_memory_i [0])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_170_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [1]),
	.O(\memory_core.rd_addr_to_memory_i [1])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_171_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [2]),
	.O(\memory_core.rd_addr_to_memory_i [2])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_172_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [3]),
	.O(\memory_core.rd_addr_to_memory_i [3])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_173_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [4]),
	.O(\memory_core.rd_addr_to_memory_i [4])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_174_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [5]),
	.O(\memory_core.rd_addr_to_memory_i [5])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_175_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [6]),
	.O(\memory_core.rd_addr_to_memory_i [6])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_176_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [7]),
	.O(\memory_core.rd_addr_to_memory_i [7])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_177_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [8]),
	.O(\memory_core.rd_addr_to_memory_i [8])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_178_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [9]),
	.O(\memory_core.rd_addr_to_memory_i [9])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_179_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [10]),
	.O(\memory_core.rd_addr_to_memory_i [10])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_180_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [11]),
	.O(\memory_core.rd_addr_to_memory_i [11])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_181_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [12]),
	.O(\memory_core.rd_addr_to_memory_i [12])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_182_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [13]),
	.O(\memory_core.rd_addr_to_memory_i [13])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_183_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [14]),
	.O(\memory_core.rd_addr_to_memory_i [14])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_184_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [15]),
	.O(\memory_core.rd_addr_to_memory_i [15])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_185_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [16]),
	.O(\memory_core.rd_addr_to_memory_i [16])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_186_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [17]),
	.O(\memory_core.rd_addr_to_memory_i [17])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_187_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [18]),
	.O(\memory_core.rd_addr_to_memory_i [18])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_188_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [19]),
	.O(\memory_core.rd_addr_to_memory_i [19])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_189_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [20]),
	.O(\memory_core.rd_addr_to_memory_i [20])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_190_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [21]),
	.O(\memory_core.rd_addr_to_memory_i [21])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_191_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [22]),
	.O(\memory_core.rd_addr_to_memory_i [22])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_192_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [23]),
	.O(\memory_core.rd_addr_to_memory_i [23])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_193_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [24]),
	.O(\memory_core.rd_addr_to_memory_i [24])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_194_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [25]),
	.O(\memory_core.rd_addr_to_memory_i [25])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_195_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [26]),
	.O(\memory_core.rd_addr_to_memory_i [26])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_196_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [27]),
	.O(\memory_core.rd_addr_to_memory_i [27])
);
// @221:236
  USR_ACCESSE2 \haps_system_memory_pnr_inst.xilinx_inst.usr_access_inst  (
	.CFGCLK(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_cfgclk ),
	.DATA(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [31:0]),
	.DATAVALID(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_datavalid )
);
// @221:427
  RAMB18E2 \memory_core.memory_inst_memory_inst_0_0  (
	.CASDOUTA({NC39, NC38, NC37, NC36, NC35, NC34, NC33, NC32, NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24}),
	.CASDOUTB({NC55, NC54, NC53, NC52, NC51, NC50, NC49, NC48, NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40}),
	.DOUTADOUT(\memory_core.memory_out [15:0]),
	.DOUTBDOUT(\memory_core.memory_out [31:16]),
	.CASDOUTPA({NC57, NC56}),
	.CASDOUTPB({NC59, NC58}),
	.DOUTPADOUTP(memory_inst_memory_inst_0_0_DOUTPADOUTP[1:0]),
	.DOUTPBDOUTP(memory_inst_memory_inst_0_0_DOUTPBDOUTP[1:0]),
	.ADDRENA(VCC),
	.ADDRENB(VCC),
	.CASDIMUXA(GND),
	.CASDIMUXB(GND),
	.CASDOMUXA(GND),
	.CASDOMUXB(GND),
	.CASOREGIMUXA(GND),
	.CASOREGIMUXB(GND),
	.CASDOMUXEN_A(GND),
	.CASDOMUXEN_B(GND),
	.CASOREGIMUXEN_A(GND),
	.CASOREGIMUXEN_B(GND),
	.CLKARDCLK(umr_clk),
	.CLKBWRCLK(umr_clk),
	.ENARDEN(\memory_core.mem_rd_en ),
	.ENBWREN(VCC),
	.REGCEAREGCE(GND),
	.REGCEB(GND),
	.RSTRAMARSTRAM(GND),
	.RSTRAMB(GND),
	.RSTREGARSTREG(GND),
	.RSTREGB(GND),
	.SLEEP(GND),
	.ADDRARDADDR({GND, \memory_core.rd_addr_to_memory [7:0], VCC, VCC, VCC, VCC, VCC}),
	.ADDRBWRADDR({GND, wr_addr_to_memory[7:2], N_16_i, wr_addr_to_memory[0], VCC, VCC, VCC, VCC, VCC}),
	.CASDINA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CASDINB({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DINADIN(wr_data_to_memory[15:0]),
	.DINBDIN(wr_data_to_memory[31:16]),
	.CASDINPA({GND, GND}),
	.CASDINPB({GND, GND}),
	.DINPADINP({GND, GND}),
	.DINPBDINP({GND, GND}),
	.WEA({GND, GND}),
	.WEBWE({wr_to_memory, wr_to_memory, wr_to_memory, wr_to_memory})
);
defparam \memory_core.memory_inst_memory_inst_0_0 .DOA_REG=0;
defparam \memory_core.memory_inst_memory_inst_0_0 .DOB_REG=0;
defparam \memory_core.memory_inst_memory_inst_0_0 .READ_WIDTH_A=36;
defparam \memory_core.memory_inst_memory_inst_0_0 .READ_WIDTH_B=18;
defparam \memory_core.memory_inst_memory_inst_0_0 .SRVAL_A=18'h00000;
defparam \memory_core.memory_inst_memory_inst_0_0 .SRVAL_B=18'h00000;
defparam \memory_core.memory_inst_memory_inst_0_0 .WRITE_MODE_A="READ_FIRST";
defparam \memory_core.memory_inst_memory_inst_0_0 .WRITE_MODE_B="READ_FIRST";
defparam \memory_core.memory_inst_memory_inst_0_0 .WRITE_WIDTH_A=18;
defparam \memory_core.memory_inst_memory_inst_0_0 .WRITE_WIDTH_B=36;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_00=256'h5E000000000F000300000044ABCF000000050000000000191EA929AB00000093;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_01=256'h000000008000000100000071000000210000007200040000003B0003FFFF0003;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_03=256'h322D535032302E31522D323000000010754400004642315F0000000202040000;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_04=256'h000000003629000032373A312032313A323032322020382028417072312D3120;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_05=256'h32302E31522D3230000000100000000000000000000000000000000000000000;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_06=256'h3629000032373A312032313A323032322020382028417072312D3120322D5350;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_07=256'h4841505300000003000000000000000000000000000000000000000000000000;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_08=256'hD000000000000000FFFF0000000000002D312D6500000001344600003130305F;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_09=256'h003204B000150008F0000000003204B000140007F00000000000070800130006;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_0A=256'h00230013F0000000003204B00017000AF0000000003204B000160009F0000000;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_0B=256'hD000000000000708003D0003D0000000003204B000240014F0000000003204B0;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_0C=256'h00000708004100009000000000000708003F0005D000000000000708003E0004;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_0D=256'h0047000090000000000004B00046000090000000000004B00045000090000000;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_0E=256'h00000000000000000000000000000000000000000000002000000000000004B0;
defparam \memory_core.memory_inst_memory_inst_0_0 .RSTREG_PRIORITY_A="REGCE";
defparam \memory_core.memory_inst_memory_inst_0_0 .RSTREG_PRIORITY_B="REGCE";
defparam \memory_core.memory_inst_memory_inst_0_0 .IS_CLKARDCLK_INVERTED=1'b0;
defparam \memory_core.memory_inst_memory_inst_0_0 .IS_CLKBWRCLK_INVERTED=1'b0;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[15]  (
	.I0(wr_data_to_memory_wire[15]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[15]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_15 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[15] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[14]  (
	.I0(wr_data_to_memory_wire[14]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[14]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_16 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[14] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[13]  (
	.I0(wr_data_to_memory_wire[13]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[13]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_17 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[13] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[12]  (
	.I0(wr_data_to_memory_wire[12]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[12]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_18 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[12] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[11]  (
	.I0(wr_data_to_memory_wire[11]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[11]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_19 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[11] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[10]  (
	.I0(wr_data_to_memory_wire[10]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[10]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_20 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[10] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[9]  (
	.I0(wr_data_to_memory_wire[9]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[9]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_21 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[9] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[8]  (
	.I0(wr_data_to_memory_wire[8]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[8]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_22 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[8] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[7]  (
	.I0(wr_data_to_memory_wire[7]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[7]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_23 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[7] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[6]  (
	.I0(wr_data_to_memory_wire[6]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[6]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_24 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[6] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[5]  (
	.I0(wr_data_to_memory_wire[5]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[5]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_25 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[5] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[4]  (
	.I0(wr_data_to_memory_wire[4]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[4]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_26 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[4] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[3]  (
	.I0(wr_data_to_memory_wire[3]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[3]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_27 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[3] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[2]  (
	.I0(wr_data_to_memory_wire[2]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[2]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_28 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[2] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[1]  (
	.I0(wr_data_to_memory_wire[1]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[1]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_29 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[1] .INIT=64'hAAAAAAAA0000E222;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[0]  (
	.I0(wr_data_to_memory_wire[0]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[0]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_30 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[0] .INIT=64'hAAAAAAAA0000E222;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[31]  (
	.I0(\memory_core.memory_out [31]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [31])
);
defparam \memory_core.data_out_wire_cZ[31] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[30]  (
	.I0(\memory_core.memory_out [30]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [30])
);
defparam \memory_core.data_out_wire_cZ[30] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[29]  (
	.I0(\memory_core.memory_out [29]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [29])
);
defparam \memory_core.data_out_wire_cZ[29] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[28]  (
	.I0(\memory_core.memory_out [28]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [28])
);
defparam \memory_core.data_out_wire_cZ[28] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[27]  (
	.I0(\memory_core.memory_out [27]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [27])
);
defparam \memory_core.data_out_wire_cZ[27] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[26]  (
	.I0(\memory_core.memory_out [26]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [26])
);
defparam \memory_core.data_out_wire_cZ[26] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[25]  (
	.I0(\memory_core.memory_out [25]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [25])
);
defparam \memory_core.data_out_wire_cZ[25] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[24]  (
	.I0(\memory_core.memory_out [24]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [24])
);
defparam \memory_core.data_out_wire_cZ[24] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[23]  (
	.I0(\memory_core.memory_out [23]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [23])
);
defparam \memory_core.data_out_wire_cZ[23] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[22]  (
	.I0(\memory_core.memory_out [22]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [22])
);
defparam \memory_core.data_out_wire_cZ[22] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[21]  (
	.I0(\memory_core.memory_out [21]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [21])
);
defparam \memory_core.data_out_wire_cZ[21] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[20]  (
	.I0(\memory_core.memory_out [20]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [20])
);
defparam \memory_core.data_out_wire_cZ[20] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[19]  (
	.I0(\memory_core.data_out_wire6_22 ),
	.I1(\memory_core.memory_out [19]),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [19])
);
defparam \memory_core.data_out_wire_cZ[19] .INIT=8'h40;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[18]  (
	.I0(\memory_core.data_out_wire6_22 ),
	.I1(\memory_core.memory_out [18]),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [18])
);
defparam \memory_core.data_out_wire_cZ[18] .INIT=8'h40;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[17]  (
	.I0(\memory_core.data_out_wire6_22 ),
	.I1(\memory_core.memory_out [17]),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [17])
);
defparam \memory_core.data_out_wire_cZ[17] .INIT=8'h40;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[16]  (
	.I0(\memory_core.data_out_wire6_22 ),
	.I1(\memory_core.memory_out [16]),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [16])
);
defparam \memory_core.data_out_wire_cZ[16] .INIT=8'h40;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[15]  (
	.I0(\memory_core.memory_out [15]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [15])
);
defparam \memory_core.data_out_wire_cZ[15] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[14]  (
	.I0(\memory_core.memory_out [14]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [14])
);
defparam \memory_core.data_out_wire_cZ[14] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[13]  (
	.I0(\memory_core.memory_out [13]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [13])
);
defparam \memory_core.data_out_wire_cZ[13] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[12]  (
	.I0(\memory_core.memory_out [12]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [12])
);
defparam \memory_core.data_out_wire_cZ[12] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[11]  (
	.I0(\memory_core.memory_out [11]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [11])
);
defparam \memory_core.data_out_wire_cZ[11] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[10]  (
	.I0(\memory_core.memory_out [10]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [10])
);
defparam \memory_core.data_out_wire_cZ[10] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[9]  (
	.I0(\memory_core.memory_out [9]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [9])
);
defparam \memory_core.data_out_wire_cZ[9] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[8]  (
	.I0(\memory_core.memory_out [8]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [8])
);
defparam \memory_core.data_out_wire_cZ[8] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[6]  (
	.I0(\memory_core.memory_out [6]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [6])
);
defparam \memory_core.data_out_wire_cZ[6] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[5]  (
	.I0(\memory_core.memory_out [5]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [5])
);
defparam \memory_core.data_out_wire_cZ[5] .INIT=8'h20;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[3]  (
	.I0(\memory_core.data_out_wire6_22 ),
	.I1(\memory_core.memory_out [3]),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [3])
);
defparam \memory_core.data_out_wire_cZ[3] .INIT=8'h40;
// @221:459
  LUT3 \memory_core.data_out_wire_cZ[2]  (
	.I0(\memory_core.data_out_wire6_22 ),
	.I1(\memory_core.memory_out [2]),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [2])
);
defparam \memory_core.data_out_wire_cZ[2] .INIT=8'h40;
// @221:459
  LUT3 \memory_core.data_out_wire_f0[7]  (
	.I0(\memory_core.memory_out [7]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [7])
);
defparam \memory_core.data_out_wire_f0[7] .INIT=8'hE0;
// @221:459
  LUT3 \memory_core.data_out_wire_f0[4]  (
	.I0(\memory_core.memory_out [4]),
	.I1(\memory_core.data_out_wire6_22 ),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [4])
);
defparam \memory_core.data_out_wire_f0[4] .INIT=8'hE0;
// @221:459
  LUT3 \memory_core.data_out_wire_f0[1]  (
	.I0(\memory_core.data_out_wire6_22 ),
	.I1(\memory_core.memory_out [1]),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [1])
);
defparam \memory_core.data_out_wire_f0[1] .INIT=8'hE0;
// @221:459
  LUT3 \memory_core.data_out_wire_f0[0]  (
	.I0(\memory_core.data_out_wire6_22 ),
	.I1(\memory_core.memory_out [0]),
	.I2(\memory_core.un1_addr_of_data_out ),
	.O(\memory_core.data_out_wire [0])
);
defparam \memory_core.data_out_wire_f0[0] .INIT=8'hE0;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[31]  (
	.I0(wr_data_to_memory_wire[31]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[15]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[31] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[30]  (
	.I0(wr_data_to_memory_wire[30]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[14]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_0 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[30] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[29]  (
	.I0(wr_data_to_memory_wire[29]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[13]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_1 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[29] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[28]  (
	.I0(wr_data_to_memory_wire[28]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[12]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_2 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[28] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[27]  (
	.I0(wr_data_to_memory_wire[27]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[11]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_3 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[27] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[26]  (
	.I0(\haps_system_memory_write_control_inst.output_write ),
	.I1(wr_data_to_memory_wire[26]),
	.I2(raddr_raw[10]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_4 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[26] .INIT=64'hCCCCCCCC0000D8CC;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[25]  (
	.I0(wr_data_to_memory_wire[25]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[9]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_5 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[25] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[24]  (
	.I0(wr_data_to_memory_wire[24]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[8]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_6 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[24] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[23]  (
	.I0(wr_data_to_memory_wire[23]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[7]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_7 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[23] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[22]  (
	.I0(wr_data_to_memory_wire[22]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[6]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_8 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[22] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[21]  (
	.I0(wr_data_to_memory_wire[21]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[5]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_9 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[21] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[20]  (
	.I0(wr_data_to_memory_wire[20]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[4]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_10 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[20] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[19]  (
	.I0(wr_data_to_memory_wire[19]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[3]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_11 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[19] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[18]  (
	.I0(wr_data_to_memory_wire[18]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[2]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_12 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[18] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[17]  (
	.I0(wr_data_to_memory_wire[17]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[1]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_13 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[17] .INIT=64'hAAAAAAAA0000B8AA;
// @221:349
  LUT6 \haps_system_memory_write_control_inst.data_to_memory_out_e[16]  (
	.I0(wr_data_to_memory_wire[16]),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(raddr_raw[0]),
	.I3(raddr_raw[27]),
	.I4(N_56),
	.I5(N_60),
	.O(\haps_system_memory_write_control_inst.data_to_memory_out_14 )
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_e[16] .INIT=64'hAAAAAAAA0000B8AA;
// @221:588
  LUT6 \memory_core.wr_to_memory_0  (
	.I0(pnr_addr_to_memory_wire[0]),
	.I1(pnr_addr_to_memory_wire[1]),
	.I2(\memory_core.wr_to_memory_0_a2_2 ),
	.I3(\memory_core.wr_to_memory_0_a2_1 ),
	.I4(N_50),
	.I5(\memory_core.wr_to_memory_0_a2_0_3 ),
	.O(wr_to_memory)
);
defparam \memory_core.wr_to_memory_0 .INIT=64'hF222222222222222;
// @221:461
  LUT6 \memory_core.un1_addr_of_data_outlto27  (
	.I0(\memory_core.addr_of_data_out [25]),
	.I1(\memory_core.addr_of_data_out [26]),
	.I2(\memory_core.un1_addr_of_data_outlt27 ),
	.I3(\memory_core.un1_addr_of_data_outlto27_0 ),
	.I4(\memory_core.un1_addr_of_data_outlto27_1 ),
	.I5(\memory_core.un1_addr_of_data_outlto27_2 ),
	.O(\memory_core.un1_addr_of_data_out )
);
defparam \memory_core.un1_addr_of_data_outlto27 .INIT=64'h1000000000000000;
  LUT4 \haps_system_memory_write_control_inst.first_body_e  (
	.I0(\haps_system_memory_write_control_inst.first_body ),
	.I1(raddr_raw[26]),
	.I2(raddr_raw[27]),
	.I3(N_53),
	.O(\haps_system_memory_write_control_inst.first_body_0 )
);
defparam \haps_system_memory_write_control_inst.first_body_e .INIT=16'hAA3A;
  LUT6 \haps_system_memory_write_control_inst.addr_to_memory_outlde_0  (
	.I0(\haps_system_memory_write_control_inst.output_write ),
	.I1(\haps_system_memory_write_control_inst.first_body ),
	.I2(umr_reset_sync),
	.I3(raddr_raw[26]),
	.I4(raddr_raw[27]),
	.I5(N_53),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_outlde_0 .INIT=64'hF0F0F0F0F1FFF0F0;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_170_b0  (
	.I0(\memory_core.rd_addr_to_memory [1]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[1]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [1])
);
defparam \memory_core.rd_addr_to_memory_170_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_171_b0  (
	.I0(\memory_core.rd_addr_to_memory [2]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[2]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [2])
);
defparam \memory_core.rd_addr_to_memory_171_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_172_b0  (
	.I0(\memory_core.rd_addr_to_memory [3]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[3]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [3])
);
defparam \memory_core.rd_addr_to_memory_172_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_173_b0  (
	.I0(\memory_core.rd_addr_to_memory [4]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[4]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [4])
);
defparam \memory_core.rd_addr_to_memory_173_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_174_b0  (
	.I0(umr_reset_sync),
	.I1(\memory_core.rd_addr_to_memory [5]),
	.I2(raddr_raw[5]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [5])
);
defparam \memory_core.rd_addr_to_memory_174_b0 .INIT=32'h50444444;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_175_b0  (
	.I0(umr_reset_sync),
	.I1(\memory_core.rd_addr_to_memory [6]),
	.I2(raddr_raw[6]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [6])
);
defparam \memory_core.rd_addr_to_memory_175_b0 .INIT=32'h50444444;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_176_b0  (
	.I0(\memory_core.rd_addr_to_memory [7]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[7]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [7])
);
defparam \memory_core.rd_addr_to_memory_176_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_177_b0  (
	.I0(\memory_core.rd_addr_to_memory [8]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[8]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [8])
);
defparam \memory_core.rd_addr_to_memory_177_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_178_b0  (
	.I0(\memory_core.rd_addr_to_memory [9]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[9]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [9])
);
defparam \memory_core.rd_addr_to_memory_178_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_179_b0  (
	.I0(\memory_core.rd_addr_to_memory [10]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[10]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [10])
);
defparam \memory_core.rd_addr_to_memory_179_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_180_b0  (
	.I0(\memory_core.rd_addr_to_memory [11]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[11]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [11])
);
defparam \memory_core.rd_addr_to_memory_180_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_181_b0  (
	.I0(umr_reset_sync),
	.I1(\memory_core.rd_addr_to_memory [12]),
	.I2(raddr_raw[12]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [12])
);
defparam \memory_core.rd_addr_to_memory_181_b0 .INIT=32'h50444444;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_182_b0  (
	.I0(\memory_core.rd_addr_to_memory [13]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[13]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [13])
);
defparam \memory_core.rd_addr_to_memory_182_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_183_b0  (
	.I0(umr_reset_sync),
	.I1(\memory_core.rd_addr_to_memory [14]),
	.I2(raddr_raw[14]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [14])
);
defparam \memory_core.rd_addr_to_memory_183_b0 .INIT=32'h50444444;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_184_b0  (
	.I0(\memory_core.rd_addr_to_memory [15]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[15]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [15])
);
defparam \memory_core.rd_addr_to_memory_184_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_185_b0  (
	.I0(\memory_core.rd_addr_to_memory [16]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[16]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [16])
);
defparam \memory_core.rd_addr_to_memory_185_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_186_b0  (
	.I0(\memory_core.rd_addr_to_memory [17]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[17]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [17])
);
defparam \memory_core.rd_addr_to_memory_186_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_187_b0  (
	.I0(umr_reset_sync),
	.I1(\memory_core.rd_addr_to_memory [18]),
	.I2(raddr_raw[18]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [18])
);
defparam \memory_core.rd_addr_to_memory_187_b0 .INIT=32'h50444444;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_188_b0  (
	.I0(\memory_core.rd_addr_to_memory [19]),
	.I1(raddr_raw[19]),
	.I2(enable_in),
	.I3(wr_raw),
	.I4(umr_reset_sync),
	.O(\memory_core.rd_addr_to_memory_qxu [19])
);
defparam \memory_core.rd_addr_to_memory_188_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_189_b0  (
	.I0(\memory_core.rd_addr_to_memory [20]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[20]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [20])
);
defparam \memory_core.rd_addr_to_memory_189_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_190_b0  (
	.I0(\memory_core.rd_addr_to_memory [21]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[21]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [21])
);
defparam \memory_core.rd_addr_to_memory_190_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_191_b0  (
	.I0(\memory_core.rd_addr_to_memory [22]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[22]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [22])
);
defparam \memory_core.rd_addr_to_memory_191_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_192_b0  (
	.I0(\memory_core.rd_addr_to_memory [23]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[23]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [23])
);
defparam \memory_core.rd_addr_to_memory_192_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_193_b0  (
	.I0(\memory_core.rd_addr_to_memory [24]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[24]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [24])
);
defparam \memory_core.rd_addr_to_memory_193_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_194_b0  (
	.I0(\memory_core.rd_addr_to_memory [25]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[25]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [25])
);
defparam \memory_core.rd_addr_to_memory_194_b0 .INIT=32'h30222222;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_195_b0  (
	.I0(umr_reset_sync),
	.I1(\memory_core.rd_addr_to_memory [26]),
	.I2(enable_in),
	.I3(raddr_raw[26]),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [26])
);
defparam \memory_core.rd_addr_to_memory_195_b0 .INIT=32'h54044444;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_196_b0  (
	.I0(\memory_core.rd_addr_to_memory [27]),
	.I1(enable_in),
	.I2(raddr_raw[27]),
	.I3(wr_raw),
	.I4(umr_reset_sync),
	.O(\memory_core.rd_addr_to_memory_qxu [27])
);
defparam \memory_core.rd_addr_to_memory_196_b0 .INIT=32'h0000E2AA;
  LUT5 \memory_core.mem_en_e  (
	.I0(\memory_core.mem_en ),
	.I1(\memory_core.state_rd [0]),
	.I2(\memory_core.state_rd [1]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.mem_en_0 )
);
defparam \memory_core.mem_en_e .INIT=32'hFFA3A3A3;
// @221:588
  LUT6 \memory_core.wr_to_memory_0_o2  (
	.I0(wr_addr_to_memory_wire[4]),
	.I1(wr_addr_to_memory_wire[6]),
	.I2(wr_addr_to_memory_wire[7]),
	.I3(wr_addr_to_memory_wire[5]),
	.I4(N_47),
	.I5(N_168),
	.O(N_50)
);
defparam \memory_core.wr_to_memory_0_o2 .INIT=64'h0830003008100010;
// @221:461
  LUT5 \memory_core.un1_addr_of_data_outlto7  (
	.I0(\memory_core.addr_of_data_out [4]),
	.I1(\memory_core.addr_of_data_out [6]),
	.I2(\memory_core.addr_of_data_out [5]),
	.I3(\memory_core.addr_of_data_out [7]),
	.I4(\memory_core.un1_addr_of_data_outlt4 ),
	.O(\memory_core.un1_addr_of_data_outlt27 )
);
defparam \memory_core.un1_addr_of_data_outlto7 .INIT=32'h03FF01FF;
// @221:349
  LUT5 \haps_system_memory_write_control_inst.wr_to_memory_out_e  (
	.I0(wr_to_memory_wire),
	.I1(\haps_system_memory_write_control_inst.output_write ),
	.I2(enable_in),
	.I3(wr_raw),
	.I4(N_56),
	.O(\haps_system_memory_write_control_inst.wr_to_memory_out )
);
defparam \haps_system_memory_write_control_inst.wr_to_memory_out_e .INIT=32'h0AAACAAA;
// @221:479
  LUT6 \memory_core.data_out_1_sqmuxa_cZ  (
	.I0(umr_reset_sync),
	.I1(\memory_core.state_rd [0]),
	.I2(\memory_core.state_rd [1]),
	.I3(rd_raw),
	.I4(enable_in),
	.I5(wr_raw),
	.O(\memory_core.data_out_1_sqmuxa )
);
defparam \memory_core.data_out_1_sqmuxa_cZ .INIT=64'h0000540454045404;
// @221:588
  LUT5 \memory_core.wr_to_memory_0_a2_0_4  (
	.I0(wr_addr_to_memory_wire[14]),
	.I1(wr_addr_to_memory_wire[17]),
	.I2(wr_addr_to_memory_wire[12]),
	.I3(wr_addr_to_memory_wire[15]),
	.I4(\memory_core.wr_to_memory_0_a2_0 ),
	.O(\memory_core.wr_to_memory_0_a2_0_3 )
);
defparam \memory_core.wr_to_memory_0_a2_0_4 .INIT=32'h00010000;
  LUT5 \memory_core.rd_addr_to_memorylde  (
	.I0(\memory_core.state_rd [1]),
	.I1(umr_reset_sync),
	.I2(rd_raw),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memorye )
);
defparam \memory_core.rd_addr_to_memorylde .INIT=32'hFFFDFDFD;
// @221:461
  LUT5 \memory_core.un3lto27_i_a2_22  (
	.I0(\memory_core.addr_of_data_out [4]),
	.I1(\memory_core.addr_of_data_out [6]),
	.I2(\memory_core.addr_of_data_out [5]),
	.I3(\memory_core.addr_of_data_out [7]),
	.I4(\memory_core.un3lto27_i_a2_22_2 ),
	.O(\memory_core.data_out_wire6_22 )
);
defparam \memory_core.un3lto27_i_a2_22 .INIT=32'h00010000;
// @221:588
  LUT6 \memory_core.wr_to_memory_0_a2_0_3_cZ  (
	.I0(wr_addr_to_memory_wire[19]),
	.I1(wr_addr_to_memory_wire[16]),
	.I2(wr_addr_to_memory_wire[18]),
	.I3(wr_addr_to_memory_wire[21]),
	.I4(enable_in),
	.I5(wr_to_memory_wire),
	.O(\memory_core.wr_to_memory_0_a2_0 )
);
defparam \memory_core.wr_to_memory_0_a2_0_3_cZ .INIT=64'h0001000000000000;
// @221:588
  LUT6 \memory_core.wr_to_memory_0_a2_1_2  (
	.I0(wr_addr_to_memory_wire[25]),
	.I1(wr_addr_to_memory_wire[22]),
	.I2(wr_addr_to_memory_wire[20]),
	.I3(wr_addr_to_memory_wire[24]),
	.I4(wr_addr_to_memory_wire[23]),
	.I5(wr_addr_to_memory_wire[27]),
	.O(\memory_core.wr_to_memory_0_a2_1 )
);
defparam \memory_core.wr_to_memory_0_a2_1_2 .INIT=64'h0000000000000001;
// @221:588
  LUT6 \memory_core.wr_to_memory_0_a2_2_0  (
	.I0(wr_addr_to_memory_wire[9]),
	.I1(wr_addr_to_memory_wire[11]),
	.I2(wr_addr_to_memory_wire[13]),
	.I3(wr_addr_to_memory_wire[26]),
	.I4(wr_addr_to_memory_wire[10]),
	.I5(wr_addr_to_memory_wire[8]),
	.O(\memory_core.wr_to_memory_0_a2_2 )
);
defparam \memory_core.wr_to_memory_0_a2_2_0 .INIT=64'h0000000000000001;
// @221:461
  LUT6 \memory_core.un1_addr_of_data_outlto27_0_cZ  (
	.I0(\memory_core.addr_of_data_out [8]),
	.I1(\memory_core.addr_of_data_out [9]),
	.I2(\memory_core.addr_of_data_out [10]),
	.I3(\memory_core.addr_of_data_out [11]),
	.I4(\memory_core.addr_of_data_out [12]),
	.I5(\memory_core.addr_of_data_out [13]),
	.O(\memory_core.un1_addr_of_data_outlto27_0 )
);
defparam \memory_core.un1_addr_of_data_outlto27_0_cZ .INIT=64'h0000000000000001;
// @221:461
  LUT6 \memory_core.un1_addr_of_data_outlto27_1_cZ  (
	.I0(\memory_core.addr_of_data_out [14]),
	.I1(\memory_core.addr_of_data_out [15]),
	.I2(\memory_core.addr_of_data_out [16]),
	.I3(\memory_core.addr_of_data_out [17]),
	.I4(\memory_core.addr_of_data_out [18]),
	.I5(\memory_core.addr_of_data_out [19]),
	.O(\memory_core.un1_addr_of_data_outlto27_1 )
);
defparam \memory_core.un1_addr_of_data_outlto27_1_cZ .INIT=64'h0000000000000001;
// @221:461
  LUT6 \memory_core.un1_addr_of_data_outlto27_2_cZ  (
	.I0(\memory_core.addr_of_data_out [20]),
	.I1(\memory_core.addr_of_data_out [22]),
	.I2(\memory_core.addr_of_data_out [24]),
	.I3(\memory_core.addr_of_data_out [21]),
	.I4(\memory_core.addr_of_data_out [23]),
	.I5(\memory_core.addr_of_data_out [27]),
	.O(\memory_core.un1_addr_of_data_outlto27_2 )
);
defparam \memory_core.un1_addr_of_data_outlto27_2_cZ .INIT=64'h0000000000000001;
  LUT4 \memory_core.o0_m2  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [31]),
	.I1(wr_data_to_memory_wire[31]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[31])
);
defparam \memory_core.o0_m2 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_0  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [30]),
	.I1(wr_data_to_memory_wire[30]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[30])
);
defparam \memory_core.o0_m2_0 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_1  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [29]),
	.I1(wr_data_to_memory_wire[29]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[29])
);
defparam \memory_core.o0_m2_1 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_2  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [28]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.I3(wr_data_to_memory_wire[28]),
	.O(wr_data_to_memory[28])
);
defparam \memory_core.o0_m2_2 .INIT=16'hFB08;
  LUT4 \memory_core.o0_m2_3  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [27]),
	.I1(wr_data_to_memory_wire[27]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[27])
);
defparam \memory_core.o0_m2_3 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_4  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [26]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.I3(wr_data_to_memory_wire[26]),
	.O(wr_data_to_memory[26])
);
defparam \memory_core.o0_m2_4 .INIT=16'hFB08;
  LUT4 \memory_core.o0_m2_5  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [25]),
	.I1(wr_data_to_memory_wire[25]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[25])
);
defparam \memory_core.o0_m2_5 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_6  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [24]),
	.I1(wr_data_to_memory_wire[24]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[24])
);
defparam \memory_core.o0_m2_6 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_7  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [23]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.I3(wr_data_to_memory_wire[23]),
	.O(wr_data_to_memory[23])
);
defparam \memory_core.o0_m2_7 .INIT=16'hFB08;
  LUT4 \memory_core.o0_m2_8  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [22]),
	.I1(wr_data_to_memory_wire[22]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[22])
);
defparam \memory_core.o0_m2_8 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_9  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [21]),
	.I1(wr_data_to_memory_wire[21]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[21])
);
defparam \memory_core.o0_m2_9 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_10  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [20]),
	.I1(wr_data_to_memory_wire[20]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[20])
);
defparam \memory_core.o0_m2_10 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_11  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [19]),
	.I1(wr_data_to_memory_wire[19]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[19])
);
defparam \memory_core.o0_m2_11 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_12  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [18]),
	.I1(wr_data_to_memory_wire[18]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[18])
);
defparam \memory_core.o0_m2_12 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_13  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [17]),
	.I1(wr_data_to_memory_wire[17]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[17])
);
defparam \memory_core.o0_m2_13 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_14  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [16]),
	.I1(wr_data_to_memory_wire[16]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[16])
);
defparam \memory_core.o0_m2_14 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_15  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [15]),
	.I1(wr_data_to_memory_wire[15]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[15])
);
defparam \memory_core.o0_m2_15 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_16  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [14]),
	.I1(wr_data_to_memory_wire[14]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[14])
);
defparam \memory_core.o0_m2_16 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_17  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [13]),
	.I1(wr_data_to_memory_wire[13]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[13])
);
defparam \memory_core.o0_m2_17 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_18  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [12]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.I3(wr_data_to_memory_wire[12]),
	.O(wr_data_to_memory[12])
);
defparam \memory_core.o0_m2_18 .INIT=16'hFB08;
  LUT4 \memory_core.o0_m2_19  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [11]),
	.I1(wr_data_to_memory_wire[11]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[11])
);
defparam \memory_core.o0_m2_19 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_20  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [10]),
	.I1(wr_data_to_memory_wire[10]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[10])
);
defparam \memory_core.o0_m2_20 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_21  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [9]),
	.I1(wr_data_to_memory_wire[9]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[9])
);
defparam \memory_core.o0_m2_21 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_22  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [8]),
	.I1(wr_data_to_memory_wire[8]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[8])
);
defparam \memory_core.o0_m2_22 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_23  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [7]),
	.I1(wr_data_to_memory_wire[7]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[7])
);
defparam \memory_core.o0_m2_23 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_24  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [6]),
	.I1(wr_data_to_memory_wire[6]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[6])
);
defparam \memory_core.o0_m2_24 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_25  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [5]),
	.I1(wr_data_to_memory_wire[5]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[5])
);
defparam \memory_core.o0_m2_25 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_26  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [4]),
	.I1(wr_data_to_memory_wire[4]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[4])
);
defparam \memory_core.o0_m2_26 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_27  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [3]),
	.I1(wr_data_to_memory_wire[3]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[3])
);
defparam \memory_core.o0_m2_27 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_28  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [2]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.I3(wr_data_to_memory_wire[2]),
	.O(wr_data_to_memory[2])
);
defparam \memory_core.o0_m2_28 .INIT=16'hFB08;
  LUT4 \memory_core.o0_m2_29  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [1]),
	.I1(wr_data_to_memory_wire[1]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[1])
);
defparam \memory_core.o0_m2_29 .INIT=16'hCCAC;
  LUT4 \memory_core.o0_m2_30  (
	.I0(\haps_system_memory_pnr_inst.xilinx_inst.usr_access_data [0]),
	.I1(wr_data_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[0]),
	.I3(pnr_addr_to_memory_wire[1]),
	.O(wr_data_to_memory[0])
);
defparam \memory_core.o0_m2_30 .INIT=16'hCCAC;
// @221:243
  LUT2 N_4_mux_i_cZ (
	.I0(pnr_addr_to_memory_wire[1]),
	.I1(umr_reset_sync),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hD;
// @221:588
  LUT3 \memory_core.wr_to_memory_0_o2_0  (
	.I0(wr_addr_to_memory_wire[1]),
	.I1(wr_addr_to_memory_wire[2]),
	.I2(wr_addr_to_memory_wire[3]),
	.O(N_47)
);
defparam \memory_core.wr_to_memory_0_o2_0 .INIT=8'hFE;
// @221:588
  LUT4 \memory_core.wr_to_memory_0_a2_2_cZ  (
	.I0(wr_addr_to_memory_wire[1]),
	.I1(wr_addr_to_memory_wire[2]),
	.I2(wr_addr_to_memory_wire[3]),
	.I3(wr_addr_to_memory_wire[0]),
	.O(N_168)
);
defparam \memory_core.wr_to_memory_0_a2_2_cZ .INIT=16'h0103;
// @221:350
  LUT3 \haps_system_memory_write_control_inst.data_to_memory_out_9_i_o2[16]  (
	.I0(raddr_raw[24]),
	.I1(raddr_raw[25]),
	.I2(raddr_raw[26]),
	.O(N_56)
);
defparam \haps_system_memory_write_control_inst.data_to_memory_out_9_i_o2[16] .INIT=8'hEF;
// @221:350
  LUT4 \haps_system_memory_write_control_inst.un1_data_to_memory_out24_2_0_1  (
	.I0(raddr_raw[24]),
	.I1(raddr_raw[25]),
	.I2(enable_in),
	.I3(wr_raw),
	.O(N_53)
);
defparam \haps_system_memory_write_control_inst.un1_data_to_memory_out24_2_0_1 .INIT=16'hEFFF;
// @221:461
  LUT4 \memory_core.un1_addr_of_data_outlto3  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.addr_of_data_out [1]),
	.I2(\memory_core.addr_of_data_out [2]),
	.I3(\memory_core.addr_of_data_out [3]),
	.O(\memory_core.un1_addr_of_data_outlt4 )
);
defparam \memory_core.un1_addr_of_data_outlto3 .INIT=16'h000B;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_224_m1  (
	.I0(wr_addr_to_memory_wire[27]),
	.I1(raddr_raw[26]),
	.I2(umr_reset_sync),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [27])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_224_m1 .INIT=8'h08;
// @221:461
  LUT4 \memory_core.un3lto27_i_a2_22_2_cZ  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.addr_of_data_out [1]),
	.I2(\memory_core.addr_of_data_out [2]),
	.I3(\memory_core.addr_of_data_out [3]),
	.O(\memory_core.un3lto27_i_a2_22_2 )
);
defparam \memory_core.un3lto27_i_a2_22_2_cZ .INIT=16'h0002;
// @221:511
  LUT3 \memory_core.mem_rd_en_cZ  (
	.I0(\memory_core.mem_en ),
	.I1(\memory_core.state_rd [1]),
	.I2(rd_raw),
	.O(\memory_core.mem_rd_en )
);
defparam \memory_core.mem_rd_en_cZ .INIT=8'hE2;
// @221:350
  LUT6 \memory_core.N_1_m_0_o2  (
	.I0(raddr_raw[24]),
	.I1(raddr_raw[25]),
	.I2(raddr_raw[26]),
	.I3(enable_in),
	.I4(raddr_raw[27]),
	.I5(wr_raw),
	.O(N_60)
);
defparam \memory_core.N_1_m_0_o2 .INIT=64'hEEFFEFFFFFFFFFFF;
  FDR \haps_system_memory_write_control_inst.first_body_Z  (
	.Q(\haps_system_memory_write_control_inst.first_body ),
	.D(\haps_system_memory_write_control_inst.first_body_0 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
  FDR \memory_core.mem_en_Z  (
	.Q(\memory_core.mem_en ),
	.D(\memory_core.mem_en_0 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[27]  (
	.Q(wr_addr_to_memory_wire[27]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [27]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[26]  (
	.Q(wr_addr_to_memory_wire[26]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [26]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[25]  (
	.Q(wr_addr_to_memory_wire[25]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [25]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[24]  (
	.Q(wr_addr_to_memory_wire[24]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [24]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[23]  (
	.Q(wr_addr_to_memory_wire[23]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [23]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[22]  (
	.Q(wr_addr_to_memory_wire[22]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [22]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[21]  (
	.Q(wr_addr_to_memory_wire[21]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [21]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[20]  (
	.Q(wr_addr_to_memory_wire[20]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [20]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[19]  (
	.Q(wr_addr_to_memory_wire[19]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [19]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[18]  (
	.Q(wr_addr_to_memory_wire[18]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [18]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[17]  (
	.Q(wr_addr_to_memory_wire[17]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [17]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[16]  (
	.Q(wr_addr_to_memory_wire[16]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [16]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[15]  (
	.Q(wr_addr_to_memory_wire[15]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [15]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[14]  (
	.Q(wr_addr_to_memory_wire[14]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [14]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[13]  (
	.Q(wr_addr_to_memory_wire[13]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [13]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[12]  (
	.Q(wr_addr_to_memory_wire[12]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [12]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[11]  (
	.Q(wr_addr_to_memory_wire[11]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [11]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[10]  (
	.Q(wr_addr_to_memory_wire[10]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [10]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[9]  (
	.Q(wr_addr_to_memory_wire[9]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [9]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[8]  (
	.Q(wr_addr_to_memory_wire[8]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [8]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[7]  (
	.Q(wr_addr_to_memory_wire[7]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [7]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[6]  (
	.Q(wr_addr_to_memory_wire[6]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [6]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[5]  (
	.Q(wr_addr_to_memory_wire[5]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [5]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[4]  (
	.Q(wr_addr_to_memory_wire[4]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [4]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[3]  (
	.Q(wr_addr_to_memory_wire[3]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [3]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[2]  (
	.Q(wr_addr_to_memory_wire[2]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [2]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[1]  (
	.Q(wr_addr_to_memory_wire[1]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [1]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:349
  FDE \haps_system_memory_write_control_inst.addr_to_memory_out_Z[0]  (
	.Q(wr_addr_to_memory_wire[0]),
	.D(\haps_system_memory_write_control_inst.addr_to_memory_out_s [0]),
	.C(umr_clk),
	.CE(\haps_system_memory_write_control_inst.addr_to_memory_oute )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[27]  (
	.Q(\memory_core.rd_addr_to_memory [27]),
	.D(\memory_core.rd_addr_to_memory_s [27]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[26]  (
	.Q(\memory_core.rd_addr_to_memory [26]),
	.D(\memory_core.rd_addr_to_memory_s [26]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[25]  (
	.Q(\memory_core.rd_addr_to_memory [25]),
	.D(\memory_core.rd_addr_to_memory_s [25]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[24]  (
	.Q(\memory_core.rd_addr_to_memory [24]),
	.D(\memory_core.rd_addr_to_memory_s [24]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[23]  (
	.Q(\memory_core.rd_addr_to_memory [23]),
	.D(\memory_core.rd_addr_to_memory_s [23]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[22]  (
	.Q(\memory_core.rd_addr_to_memory [22]),
	.D(\memory_core.rd_addr_to_memory_s [22]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[21]  (
	.Q(\memory_core.rd_addr_to_memory [21]),
	.D(\memory_core.rd_addr_to_memory_s [21]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[20]  (
	.Q(\memory_core.rd_addr_to_memory [20]),
	.D(\memory_core.rd_addr_to_memory_s [20]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[19]  (
	.Q(\memory_core.rd_addr_to_memory [19]),
	.D(\memory_core.rd_addr_to_memory_s [19]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[18]  (
	.Q(\memory_core.rd_addr_to_memory [18]),
	.D(\memory_core.rd_addr_to_memory_s [18]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[17]  (
	.Q(\memory_core.rd_addr_to_memory [17]),
	.D(\memory_core.rd_addr_to_memory_s [17]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[16]  (
	.Q(\memory_core.rd_addr_to_memory [16]),
	.D(\memory_core.rd_addr_to_memory_s [16]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[15]  (
	.Q(\memory_core.rd_addr_to_memory [15]),
	.D(\memory_core.rd_addr_to_memory_s [15]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[14]  (
	.Q(\memory_core.rd_addr_to_memory [14]),
	.D(\memory_core.rd_addr_to_memory_s [14]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[13]  (
	.Q(\memory_core.rd_addr_to_memory [13]),
	.D(\memory_core.rd_addr_to_memory_s [13]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[12]  (
	.Q(\memory_core.rd_addr_to_memory [12]),
	.D(\memory_core.rd_addr_to_memory_s [12]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[11]  (
	.Q(\memory_core.rd_addr_to_memory [11]),
	.D(\memory_core.rd_addr_to_memory_s [11]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[10]  (
	.Q(\memory_core.rd_addr_to_memory [10]),
	.D(\memory_core.rd_addr_to_memory_s [10]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[9]  (
	.Q(\memory_core.rd_addr_to_memory [9]),
	.D(\memory_core.rd_addr_to_memory_s [9]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[8]  (
	.Q(\memory_core.rd_addr_to_memory [8]),
	.D(\memory_core.rd_addr_to_memory_s [8]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[7]  (
	.Q(\memory_core.rd_addr_to_memory [7]),
	.D(\memory_core.rd_addr_to_memory_s [7]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[6]  (
	.Q(\memory_core.rd_addr_to_memory [6]),
	.D(\memory_core.rd_addr_to_memory_s [6]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[5]  (
	.Q(\memory_core.rd_addr_to_memory [5]),
	.D(\memory_core.rd_addr_to_memory_s [5]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[4]  (
	.Q(\memory_core.rd_addr_to_memory [4]),
	.D(\memory_core.rd_addr_to_memory_s [4]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[3]  (
	.Q(\memory_core.rd_addr_to_memory [3]),
	.D(\memory_core.rd_addr_to_memory_s [3]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[2]  (
	.Q(\memory_core.rd_addr_to_memory [2]),
	.D(\memory_core.rd_addr_to_memory_s [2]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[1]  (
	.Q(\memory_core.rd_addr_to_memory [1]),
	.D(\memory_core.rd_addr_to_memory_s [1]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[0]  (
	.Q(\memory_core.rd_addr_to_memory [0]),
	.D(\memory_core.rd_addr_to_memory_s [0]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:545
  FD umr_reset_sync_Z (
	.Q(umr_reset_sync),
	.D(umr_reset),
	.C(umr_clk)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[31]  (
	.Q(wr_data_to_memory_wire[31]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[30]  (
	.Q(wr_data_to_memory_wire[30]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_0 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[29]  (
	.Q(wr_data_to_memory_wire[29]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_1 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[28]  (
	.Q(wr_data_to_memory_wire[28]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_2 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[27]  (
	.Q(wr_data_to_memory_wire[27]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_3 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[26]  (
	.Q(wr_data_to_memory_wire[26]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_4 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[25]  (
	.Q(wr_data_to_memory_wire[25]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_5 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[24]  (
	.Q(wr_data_to_memory_wire[24]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_6 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[23]  (
	.Q(wr_data_to_memory_wire[23]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_7 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[22]  (
	.Q(wr_data_to_memory_wire[22]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_8 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[21]  (
	.Q(wr_data_to_memory_wire[21]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_9 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[20]  (
	.Q(wr_data_to_memory_wire[20]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_10 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[19]  (
	.Q(wr_data_to_memory_wire[19]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_11 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[18]  (
	.Q(wr_data_to_memory_wire[18]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_12 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[17]  (
	.Q(wr_data_to_memory_wire[17]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_13 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[16]  (
	.Q(wr_data_to_memory_wire[16]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_14 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[15]  (
	.Q(wr_data_to_memory_wire[15]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_15 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[14]  (
	.Q(wr_data_to_memory_wire[14]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_16 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[13]  (
	.Q(wr_data_to_memory_wire[13]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_17 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[12]  (
	.Q(wr_data_to_memory_wire[12]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_18 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[11]  (
	.Q(wr_data_to_memory_wire[11]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_19 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[10]  (
	.Q(wr_data_to_memory_wire[10]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_20 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[9]  (
	.Q(wr_data_to_memory_wire[9]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_21 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[8]  (
	.Q(wr_data_to_memory_wire[8]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_22 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[7]  (
	.Q(wr_data_to_memory_wire[7]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_23 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[6]  (
	.Q(wr_data_to_memory_wire[6]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_24 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[5]  (
	.Q(wr_data_to_memory_wire[5]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_25 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[4]  (
	.Q(wr_data_to_memory_wire[4]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_26 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[3]  (
	.Q(wr_data_to_memory_wire[3]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_27 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[2]  (
	.Q(wr_data_to_memory_wire[2]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_28 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[1]  (
	.Q(wr_data_to_memory_wire[1]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_29 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.data_to_memory_out_Z[0]  (
	.Q(wr_data_to_memory_wire[0]),
	.D(\haps_system_memory_write_control_inst.data_to_memory_out_30 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:349
  FDR \haps_system_memory_write_control_inst.wr_to_memory_out_Z  (
	.Q(wr_to_memory_wire),
	.D(\haps_system_memory_write_control_inst.wr_to_memory_out ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
// @221:473
  FDE \memory_core.data_out_Z[31]  (
	.Q(data_out[31]),
	.D(\memory_core.data_out_wire [31]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[30]  (
	.Q(data_out[30]),
	.D(\memory_core.data_out_wire [30]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[29]  (
	.Q(data_out[29]),
	.D(\memory_core.data_out_wire [29]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[28]  (
	.Q(data_out[28]),
	.D(\memory_core.data_out_wire [28]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[27]  (
	.Q(data_out[27]),
	.D(\memory_core.data_out_wire [27]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[26]  (
	.Q(data_out[26]),
	.D(\memory_core.data_out_wire [26]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[25]  (
	.Q(data_out[25]),
	.D(\memory_core.data_out_wire [25]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[24]  (
	.Q(data_out[24]),
	.D(\memory_core.data_out_wire [24]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[23]  (
	.Q(data_out[23]),
	.D(\memory_core.data_out_wire [23]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[22]  (
	.Q(data_out[22]),
	.D(\memory_core.data_out_wire [22]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[21]  (
	.Q(data_out[21]),
	.D(\memory_core.data_out_wire [21]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[20]  (
	.Q(data_out[20]),
	.D(\memory_core.data_out_wire [20]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[19]  (
	.Q(data_out[19]),
	.D(\memory_core.data_out_wire [19]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[18]  (
	.Q(data_out[18]),
	.D(\memory_core.data_out_wire [18]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[17]  (
	.Q(data_out[17]),
	.D(\memory_core.data_out_wire [17]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[16]  (
	.Q(data_out[16]),
	.D(\memory_core.data_out_wire [16]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[15]  (
	.Q(data_out[15]),
	.D(\memory_core.data_out_wire [15]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[14]  (
	.Q(data_out[14]),
	.D(\memory_core.data_out_wire [14]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[13]  (
	.Q(data_out[13]),
	.D(\memory_core.data_out_wire [13]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[12]  (
	.Q(data_out[12]),
	.D(\memory_core.data_out_wire [12]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[11]  (
	.Q(data_out[11]),
	.D(\memory_core.data_out_wire [11]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[10]  (
	.Q(data_out[10]),
	.D(\memory_core.data_out_wire [10]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[9]  (
	.Q(data_out[9]),
	.D(\memory_core.data_out_wire [9]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[8]  (
	.Q(data_out[8]),
	.D(\memory_core.data_out_wire [8]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[7]  (
	.Q(data_out[7]),
	.D(\memory_core.data_out_wire [7]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[6]  (
	.Q(data_out[6]),
	.D(\memory_core.data_out_wire [6]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[5]  (
	.Q(data_out[5]),
	.D(\memory_core.data_out_wire [5]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[4]  (
	.Q(data_out[4]),
	.D(\memory_core.data_out_wire [4]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\memory_core.data_out_wire [3]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\memory_core.data_out_wire [2]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\memory_core.data_out_wire [1]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\memory_core.data_out_wire [0]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_222_m1  (
	.I0(wr_addr_to_memory_wire[25]),
	.I1(raddr_raw[26]),
	.I2(umr_reset_sync),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [25])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_222_m1 .INIT=8'h08;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_207_b0  (
	.I0(wr_addr_to_memory_wire[10]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[10]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [10])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_207_b0 .INIT=16'h2230;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_205_b0  (
	.I0(wr_addr_to_memory_wire[8]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[8]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [8])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_205_b0 .INIT=16'h2230;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_204_b0  (
	.I0(wr_addr_to_memory_wire[7]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[7]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [7])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_204_b0 .INIT=16'h2230;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_203_b0  (
	.I0(umr_reset_sync),
	.I1(wr_addr_to_memory_wire[6]),
	.I2(raddr_raw[6]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [6])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_203_b0 .INIT=16'h4450;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_197_b0  (
	.I0(wr_addr_to_memory_wire[0]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[0]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [0])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_197_b0 .INIT=16'h2230;
  LUT4 \haps_system_memory_write_control_inst.output_write_e_0  (
	.I0(\haps_system_memory_write_control_inst.output_write ),
	.I1(raddr_raw[26]),
	.I2(raddr_raw[27]),
	.I3(N_53),
	.O(\haps_system_memory_write_control_inst.output_write_0_0 )
);
defparam \haps_system_memory_write_control_inst.output_write_e_0 .INIT=16'hAA42;
// @221:349
  FDR \haps_system_memory_write_control_inst.output_write_Z  (
	.Q(\haps_system_memory_write_control_inst.output_write ),
	.D(\haps_system_memory_write_control_inst.output_write_0_0 ),
	.C(umr_clk),
	.R(umr_reset_sync)
);
  LUT5 \memory_core.N_40_i_0_e_cZ  (
	.I0(umr_reset_sync),
	.I1(\memory_core.state_rd [0]),
	.I2(\memory_core.state_rd [1]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.N_40_i_0_e )
);
defparam \memory_core.N_40_i_0_e_cZ .INIT=32'h00010101;
  LUT5 \memory_core.N_20_i_0_e_cZ  (
	.I0(\memory_core.state_rd [0]),
	.I1(\memory_core.state_rd [1]),
	.I2(umr_reset_sync),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.N_20_i_0_e )
);
defparam \memory_core.N_20_i_0_e_cZ .INIT=32'h000E0E0E;
// @221:473
  FD \memory_core.state_rd_Z[0]  (
	.Q(\memory_core.state_rd [0]),
	.D(\memory_core.N_40_i_0_e ),
	.C(umr_clk)
);
// @221:473
  FD \memory_core.state_rd_Z[1]  (
	.Q(\memory_core.state_rd [1]),
	.D(\memory_core.N_20_i_0_e ),
	.C(umr_clk)
);
  CARRY8 \memory_core.addr_of_data_out_cry_3_cZ  (
	.CO({\memory_core.addr_of_data_out_cry_7 , \memory_core.addr_of_data_out_cry_6 , \memory_core.addr_of_data_out_cry_5 , \memory_core.addr_of_data_out_cry_4 , \memory_core.addr_of_data_out_cry_3 , \memory_core.addr_of_data_out_cry_2 , \memory_core.addr_of_data_out_cry_1 , \memory_core.addr_of_data_out_cry_0 }),
	.O({\memory_core.addr_of_data_out [7:1], addr_of_data_out_cry_3_O[0]}),
	.CI(GND),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.S(\memory_core.rd_addr_to_memory_i [7:0])
);
  CARRY8 \memory_core.addr_of_data_out_cry_11_cZ  (
	.CO({\memory_core.addr_of_data_out_cry_15 , \memory_core.addr_of_data_out_cry_14 , \memory_core.addr_of_data_out_cry_13 , \memory_core.addr_of_data_out_cry_12 , \memory_core.addr_of_data_out_cry_11 , \memory_core.addr_of_data_out_cry_10 , \memory_core.addr_of_data_out_cry_9 , \memory_core.addr_of_data_out_cry_8 }),
	.O(\memory_core.addr_of_data_out [15:8]),
	.CI(\memory_core.addr_of_data_out_cry_7 ),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.S(\memory_core.rd_addr_to_memory_i [15:8])
);
  CARRY8 \memory_core.addr_of_data_out_cry_19_cZ  (
	.CO({\memory_core.addr_of_data_out_cry_23 , \memory_core.addr_of_data_out_cry_22 , \memory_core.addr_of_data_out_cry_21 , \memory_core.addr_of_data_out_cry_20 , \memory_core.addr_of_data_out_cry_19 , \memory_core.addr_of_data_out_cry_18 , \memory_core.addr_of_data_out_cry_17 , \memory_core.addr_of_data_out_cry_16 }),
	.O(\memory_core.addr_of_data_out [23:16]),
	.CI(\memory_core.addr_of_data_out_cry_15 ),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.S(\memory_core.rd_addr_to_memory_i [23:16])
);
  CARRY8 \memory_core.addr_of_data_out_s_27  (
	.CO({NC19, NC18, NC17, NC16, addr_of_data_out_s_27_CO[3], \memory_core.addr_of_data_out_cry_26 , \memory_core.addr_of_data_out_cry_25 , \memory_core.addr_of_data_out_cry_24 }),
	.O({NC23, NC22, NC21, NC20, \memory_core.addr_of_data_out [27:24]}),
	.CI(\memory_core.addr_of_data_out_cry_23 ),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, VCC, VCC, VCC}),
	.S({GND, GND, GND, GND, \memory_core.rd_addr_to_memory_i [27:24]})
);
  CARRY8 \memory_core.rd_addr_to_memory_cry_cZ[2]  (
	.CO({\memory_core.rd_addr_to_memory_cry [6:0], \memory_core.rd_addr_to_memory_cry_cy }),
	.O({\memory_core.rd_addr_to_memory_s [6:0], rd_addr_to_memory_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({\memory_core.rd_addr_to_memory_qxu [6:0], \memory_core.rd_addr_to_memory_scalar })
);
  CARRY8 \memory_core.rd_addr_to_memory_cry_cZ[10]  (
	.CO(\memory_core.rd_addr_to_memory_cry [14:7]),
	.O(\memory_core.rd_addr_to_memory_s [14:7]),
	.CI(\memory_core.rd_addr_to_memory_cry [6]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(\memory_core.rd_addr_to_memory_qxu [14:7])
);
  CARRY8 \memory_core.rd_addr_to_memory_cry_cZ[18]  (
	.CO(\memory_core.rd_addr_to_memory_cry [22:15]),
	.O(\memory_core.rd_addr_to_memory_s [22:15]),
	.CI(\memory_core.rd_addr_to_memory_cry [14]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(\memory_core.rd_addr_to_memory_qxu [22:15])
);
  CARRY8 \memory_core.rd_addr_to_memory_cry_cZ[26]  (
	.CO({NC11, NC10, NC9, NC8, \memory_core.rd_addr_to_memory_cry [26:23]}),
	.O({NC15, NC14, NC13, NC12, \memory_core.rd_addr_to_memory_s [26:23]}),
	.CI(\memory_core.rd_addr_to_memory_cry [22]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, \memory_core.rd_addr_to_memory_qxu [26:23]})
);
  CARRY8 \haps_system_memory_write_control_inst.addr_to_memory_out_cry_cZ[2]  (
	.CO({\haps_system_memory_write_control_inst.addr_to_memory_out_cry [6:0], \haps_system_memory_write_control_inst.addr_to_memory_out_cry_cy }),
	.O({\haps_system_memory_write_control_inst.addr_to_memory_out_s [6:0], addr_to_memory_out_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [6:0], N_34_i})
);
  CARRY8 \haps_system_memory_write_control_inst.addr_to_memory_out_cry_cZ[10]  (
	.CO(\haps_system_memory_write_control_inst.addr_to_memory_out_cry [14:7]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_s [14:7]),
	.CI(\haps_system_memory_write_control_inst.addr_to_memory_out_cry [6]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [14:7])
);
  CARRY8 \haps_system_memory_write_control_inst.addr_to_memory_out_cry_cZ[18]  (
	.CO(\haps_system_memory_write_control_inst.addr_to_memory_out_cry [22:15]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_s [22:15]),
	.CI(\haps_system_memory_write_control_inst.addr_to_memory_out_cry [14]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [22:15])
);
  CARRY8 \haps_system_memory_write_control_inst.addr_to_memory_out_cry_cZ[26]  (
	.CO({NC3, NC2, NC1, NC0, \haps_system_memory_write_control_inst.addr_to_memory_out_cry [26:23]}),
	.O({NC7, NC6, NC5, NC4, \haps_system_memory_write_control_inst.addr_to_memory_out_s [26:23]}),
	.CI(\haps_system_memory_write_control_inst.addr_to_memory_out_cry [22]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, \haps_system_memory_write_control_inst.addr_to_memory_out_qxu [26:23]})
);
// @221:349
  LUT2 \haps_system_memory_write_control_inst.addr_to_memory_out_s_cZ[27]  (
	.I0(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [27]),
	.I1(\haps_system_memory_write_control_inst.addr_to_memory_out_cry [26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_s [27])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_s_cZ[27] .INIT=4'h6;
// @221:473
  LUT2 \memory_core.rd_addr_to_memory_s_cZ[27]  (
	.I0(\memory_core.rd_addr_to_memory_qxu [27]),
	.I1(\memory_core.rd_addr_to_memory_cry [26]),
	.O(\memory_core.rd_addr_to_memory_s [27])
);
defparam \memory_core.rd_addr_to_memory_s_cZ[27] .INIT=4'h6;
// @221:588
  LUT3 \memory_core.wr_addr_to_memory_lut6_2_o6[5]  (
	.I0(wr_addr_to_memory_wire[5]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.O(wr_addr_to_memory[5])
);
defparam \memory_core.wr_addr_to_memory_lut6_2_o6[5] .INIT=8'hAE;
// @221:588
  LUT3 \memory_core.wr_addr_to_memory_lut6_2_o5[5]  (
	.I0(wr_addr_to_memory_wire[6]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.O(wr_addr_to_memory[6])
);
defparam \memory_core.wr_addr_to_memory_lut6_2_o5[5] .INIT=8'hAE;
// @221:588
  LUT3 \memory_core.wr_addr_to_memory_lut6_2_o6[4]  (
	.I0(wr_addr_to_memory_wire[4]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.O(wr_addr_to_memory[4])
);
defparam \memory_core.wr_addr_to_memory_lut6_2_o6[4] .INIT=8'hAE;
// @221:588
  LUT3 \memory_core.wr_addr_to_memory_lut6_2_o5[4]  (
	.I0(wr_addr_to_memory_wire[1]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.O(N_16_i)
);
defparam \memory_core.wr_addr_to_memory_lut6_2_o5[4] .INIT=8'hA2;
// @221:588
  LUT3 \memory_core.wr_addr_to_memory_lut6_2_o6[7]  (
	.I0(wr_addr_to_memory_wire[7]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.O(wr_addr_to_memory[7])
);
defparam \memory_core.wr_addr_to_memory_lut6_2_o6[7] .INIT=8'hA2;
// @221:588
  LUT3 \memory_core.wr_addr_to_memory_lut6_2_o5[7]  (
	.I0(wr_addr_to_memory_wire[0]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.O(wr_addr_to_memory[0])
);
defparam \memory_core.wr_addr_to_memory_lut6_2_o5[7] .INIT=8'hAE;
// @221:588
  LUT3 \memory_core.wr_addr_to_memory_lut6_2_o6[2]  (
	.I0(wr_addr_to_memory_wire[2]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.O(wr_addr_to_memory[2])
);
defparam \memory_core.wr_addr_to_memory_lut6_2_o6[2] .INIT=8'hA2;
// @221:588
  LUT3 \memory_core.wr_addr_to_memory_lut6_2_o5[2]  (
	.I0(wr_addr_to_memory_wire[3]),
	.I1(pnr_addr_to_memory_wire[0]),
	.I2(pnr_addr_to_memory_wire[1]),
	.O(wr_addr_to_memory[3])
);
defparam \memory_core.wr_addr_to_memory_lut6_2_o5[2] .INIT=8'hA2;
// @221:350
  LUT3 \memory_core.N_59_idup_lut6_2_o6  (
	.I0(umr_reset_sync),
	.I1(enable_in),
	.I2(wr_raw),
	.O(\memory_core.rd_addr_to_memory_scalar )
);
defparam \memory_core.N_59_idup_lut6_2_o6 .INIT=8'h15;
// @221:350
  LUT5 \memory_core.N_59_idup_lut6_2_o5  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[0]),
	.I3(enable_in),
	.I4(wr_raw),
	.O(\memory_core.rd_addr_to_memory_qxu [0])
);
defparam \memory_core.N_59_idup_lut6_2_o5 .INIT=32'h30222222;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_212_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[15]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[15]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [15])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_212_b0_lut6_2_o6 .INIT=16'h2230;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_212_b0_lut6_2_o5  (
	.I0(wr_addr_to_memory_wire[16]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [16])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_212_b0_lut6_2_o5 .INIT=8'h20;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_211_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[14]),
	.I1(raddr_raw[14]),
	.I2(umr_reset_sync),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [14])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_211_b0_lut6_2_o6 .INIT=16'h0A0C;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_211_b0_lut6_2_o5  (
	.I0(umr_reset_sync),
	.I1(wr_addr_to_memory_wire[23]),
	.I2(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [23])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_211_b0_lut6_2_o5 .INIT=8'h40;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_210_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[13]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[13]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [13])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_210_b0_lut6_2_o6 .INIT=16'h2230;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_210_b0_lut6_2_o5  (
	.I0(wr_addr_to_memory_wire[21]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [21])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_210_b0_lut6_2_o5 .INIT=8'h20;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_209_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[12]),
	.I1(raddr_raw[12]),
	.I2(raddr_raw[26]),
	.I3(umr_reset_sync),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [12])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_209_b0_lut6_2_o6 .INIT=16'h00AC;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_209_b0_lut6_2_o5  (
	.I0(wr_addr_to_memory_wire[20]),
	.I1(raddr_raw[26]),
	.I2(umr_reset_sync),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [20])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_209_b0_lut6_2_o5 .INIT=8'h08;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_208_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[11]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[11]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [11])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_208_b0_lut6_2_o6 .INIT=16'h2230;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_208_b0_lut6_2_o5  (
	.I0(wr_addr_to_memory_wire[18]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [18])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_208_b0_lut6_2_o5 .INIT=8'h20;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_206_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[9]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[9]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [9])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_206_b0_lut6_2_o6 .INIT=16'h2230;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_206_b0_lut6_2_o5  (
	.I0(umr_reset_sync),
	.I1(wr_addr_to_memory_wire[19]),
	.I2(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [19])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_206_b0_lut6_2_o5 .INIT=8'h40;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_202_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[5]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[5]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [5])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_202_b0_lut6_2_o6 .INIT=16'h2230;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_202_b0_lut6_2_o5  (
	.I0(wr_addr_to_memory_wire[26]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [26])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_202_b0_lut6_2_o5 .INIT=8'h20;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_201_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[4]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[4]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [4])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_201_b0_lut6_2_o6 .INIT=16'h2230;
// @221:349
  LUT2 \haps_system_memory_write_control_inst.addr_to_memory_out_201_b0_lut6_2_o5  (
	.I0(umr_reset_sync),
	.I1(raddr_raw[26]),
	.O(N_34_i)
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_201_b0_lut6_2_o5 .INIT=4'h4;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_200_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[3]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[3]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [3])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_200_b0_lut6_2_o6 .INIT=16'h2230;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_200_b0_lut6_2_o5  (
	.I0(wr_addr_to_memory_wire[22]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [22])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_200_b0_lut6_2_o5 .INIT=8'h20;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_199_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[2]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[2]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [2])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_199_b0_lut6_2_o6 .INIT=16'h2230;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_199_b0_lut6_2_o5  (
	.I0(wr_addr_to_memory_wire[17]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [17])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_199_b0_lut6_2_o5 .INIT=8'h20;
// @221:349
  LUT4 \haps_system_memory_write_control_inst.addr_to_memory_out_198_b0_lut6_2_o6  (
	.I0(wr_addr_to_memory_wire[1]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[1]),
	.I3(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [1])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_198_b0_lut6_2_o6 .INIT=16'h2230;
// @221:349
  LUT3 \haps_system_memory_write_control_inst.addr_to_memory_out_198_b0_lut6_2_o5  (
	.I0(wr_addr_to_memory_wire[24]),
	.I1(umr_reset_sync),
	.I2(raddr_raw[26]),
	.O(\haps_system_memory_write_control_inst.addr_to_memory_out_qxu [24])
);
defparam \haps_system_memory_write_control_inst.addr_to_memory_out_198_b0_lut6_2_o5 .INIT=8'h20;
endmodule /* haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD (
  umr_clk,
  umr_reset,
  infopipe_clk,
  resetn_from_user_in,
  locked_in,
  reset_clock_out,
  reset_hstdm_out,
  training_done_out,
  infopipe_empty_in,
  infopipe_data_out,
  infopipe_empty_out,
  infopipe_data_in,
  req_done_in,
  resetn_to_user_in,
  flags_in,
  flags_out,
  self_test_start_rx_out,
  reset_erd_flag_out,
  reset_tx_out,
  training_ctrl_tx_out,
  reset_rx_out,
  training_ctrl_rx_out,
  system_capim_data_in,
  system_capim_wr_in,
  system_capim_rd_in,
  system_capim_enable_in,
  system_capim_data_out,
  SIMULATION,
  SIMULATION_DISABLE_TRAINING,
  sim_flags_out
)
;
input umr_clk ;
input umr_reset ;
input infopipe_clk ;
input resetn_from_user_in ;
input locked_in ;
output reset_clock_out ;
output reset_hstdm_out ;
output training_done_out ;
input infopipe_empty_in ;
output [3:0] infopipe_data_out ;
output infopipe_empty_out ;
input [3:0] infopipe_data_in ;
input req_done_in ;
input resetn_to_user_in ;
input [7:0] flags_in ;
output [7:0] flags_out ;
output [1:0] self_test_start_rx_out ;
output reset_erd_flag_out ;
output reset_tx_out ;
output [1:0] training_ctrl_tx_out ;
output reset_rx_out ;
output training_ctrl_rx_out ;
input [31:0] system_capim_data_in ;
input system_capim_wr_in ;
input system_capim_rd_in ;
input system_capim_enable_in ;
output [31:0] system_capim_data_out ;
input SIMULATION ;
input SIMULATION_DISABLE_TRAINING ;
output [2:0] sim_flags_out ;
wire umr_clk ;
wire umr_reset ;
wire infopipe_clk ;
wire resetn_from_user_in ;
wire locked_in ;
wire reset_clock_out ;
wire reset_hstdm_out ;
wire training_done_out ;
wire infopipe_empty_in ;
wire infopipe_empty_out ;
wire req_done_in ;
wire resetn_to_user_in ;
wire reset_erd_flag_out ;
wire reset_tx_out ;
wire reset_rx_out ;
wire training_ctrl_rx_out ;
wire system_capim_wr_in ;
wire system_capim_rd_in ;
wire system_capim_enable_in ;
wire SIMULATION ;
wire SIMULATION_DISABLE_TRAINING ;
wire [31:0] hstdm_status;
wire [1:0] \hstdm_ctrl_inst.self_test_start_tx_out ;
wire [17:0] hstdm_cmd_script_data;
wire [1:0] txctrl;
wire [32:0] infopipe_data_arbiter;
wire [31:0] traincnt;
wire [11:0] number_of_ack_for_reporting_flags;
wire [7:0] un1_traincnt_3_cry_3_O;
wire [7:0] un1_traincnt_3_cry_11_O;
wire [7:0] un1_traincnt_3_cry_19_O;
wire [7:0] un1_traincnt_3_cry_27_O;
wire [1:0] \infopipe_snd_inst.state ;
wire [3:1] \infopipe_snd_inst.sndcnt ;
wire [1:0] \infopipe_arbiter_inst.current_set ;
wire [18:0] \infopipe_arbiter_inst.data_out_4 ;
wire [1:1] \TXCTRL_OVERLAP.dly ;
wire [128:128] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay ;
wire [27:0] \hstdm_ctrl_inst.data_in ;
wire [2:0] \hstdm_ctrl_inst.tc_status ;
wire [4:0] \hstdm_ctrl_inst.tc_pause_cnt ;
wire [31:0] \hstdm_ctrl_inst.command_data ;
wire [0:0] \hstdm_ctrl_inst.cmd_state ;
wire [31:30] \hstdm_ctrl_inst.command_status ;
wire [1:1] \reset_gen_inst.longer_pulse_inst.dly ;
wire [7:0] \hstdm_ctrl_inst.data_in_6 ;
wire [2:0] \hstdm_ctrl_inst.addr_of_data_out_i ;
wire [0:0] txctrl_8_i_o2_2;
wire [4:4] addr_of_data_out_0_o2;
wire [0:0] txctrl_8_i_o2_1;
wire [31:0] \hstdm_ctrl_inst.data_out_6 ;
wire [16:0] command_datace;
wire [7:0] un1_data_in_11_cry_4_O;
wire [7:0] un1_data_in_11_cry_12_O;
wire [7:0] un1_data_in_11_cry_20_O;
wire [3:0] un1_data_in_11_s_27_O;
wire [3:3] \hstdm_ctrl_inst.data_out_cnst_m_3 ;
wire [1:1] \infopipe_arbiter_inst.current_set_i ;
wire [10:0] number_of_ack_for_reporting_flags_cry;
wire [11:0] number_of_ack_for_reporting_flags_s;
wire [11:2] number_of_ack_for_reporting_flags_qxu;
wire [0:0] \hstdm_ctrl_inst.txctrl_8_i_a2_2 ;
wire [0:0] \hstdm_ctrl_inst.txctrl_8_i_0 ;
wire [1:1] \hstdm_ctrl_inst.txctrl_8_i_a2_1_1 ;
wire [1:1] \hstdm_ctrl_inst.txctrl_8_i_1 ;
wire [3:3] \hstdm_ctrl_inst.data_out_cnst_m_1 ;
wire [1:0] number_of_ack_for_reporting_flags_s_sf;
wire [0:0] \reset_gen_inst.longer_pulse_inst.DLY.SRL.SYNC.delay_tmp_d_array_0 ;
wire [0:0] \reset_gen_inst.longer_pulse_inst.DLY.SRL.SYNC.delay_tmp_array_1 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_d_array_3 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_4 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_3 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_d_array_0 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_1 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_d_array_2 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_2 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_d_array_1 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_d_array_2 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_3 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_2 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_d_array_0 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_1 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_d_array_1 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_d_array_3 ;
wire [0:0] \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_4 ;
wire [1:1] \hstdm_ctrl_inst.self_test_start_rx_out ;
wire [31:0] traincnt_8_0;
wire [0:0] \hstdm_ctrl_inst.self_test_start_tx_out_6_iv_i_0 ;
wire [3:0] \infopipe_snd_inst.sndcnt_5_0_e ;
wire [1:1] \infopipe_snd_inst.state_e_0_e ;
wire [0:0] \hstdm_ctrl_inst.cmd_state_r_0_e ;
wire [2:2] number_of_ack_for_reporting_flags_cry_O;
wire [3:2] un1_data_in_11_s_27_CO;
wire [31:0] traincnt_r;
wire [0:0] \infopipe_arbiter_inst.data_sent_out_5_1_e_0 ;
wire [1:1] \infopipe_arbiter_inst.data_sent_out_5_e_0 ;
wire txrst ;
wire training_ctrl_tx_start ;
wire reset_to_ctrl ;
wire training_ctrl_rx_start ;
wire training_ctrl_word_start ;
wire training_ctrl_end ;
wire hstdm_cmd_script_ready ;
wire hstdm_cmd_script_ack_pulse ;
wire hstdm_cmd_script_ack_ff2 ;
wire txctrl1_inv_delay ;
wire infopipe_reset ;
wire hstdm_cmd_script_ready_ff2 ;
wire hstdm_cmd_report_ready ;
wire infopipe_send_ack_arbiter ;
wire infopipe_ready_arbiter ;
wire hstdm_cmd_script_ack ;
wire hstdm_cmd_report_ack ;
wire hstdm_cmd_script_ack_ff1 ;
wire hstdm_cmd_script_ready_ff1 ;
wire training_done_4 ;
wire \infopipe_snd_inst.infopipe_empty_local  ;
wire \infopipe_snd_inst.infopipe_empty_pulse  ;
wire CO0_0 ;
wire \infopipe_snd_inst.infopipe_data_out_0_sqmuxa  ;
wire un1_sndcnt_c4 ;
wire \infopipe_snd_inst.accept_pulse_gen.IntSigClr  ;
wire \ar_infopipe_reset.R0  ;
wire \TXCTRL_OVERLAP.srl_dly_out  ;
wire un1_dly_0 ;
wire \cmd_script_ack_pulse_gen.IntSigClr  ;
wire \hstdm_ctrl_inst.un18lto5  ;
wire i2_i_20 ;
wire \hstdm_ctrl_inst.enable_input_pulse  ;
wire \hstdm_ctrl_inst.TC_start_tx_bit_c  ;
wire \hstdm_ctrl_inst.TC_start_tx_word_c  ;
wire \hstdm_ctrl_inst.TC_reset_c_pulse  ;
wire \hstdm_ctrl_inst.command_issue_pulse  ;
wire \hstdm_ctrl_inst.TC_start_rx_bit_c  ;
wire \hstdm_ctrl_inst.TC_end_c  ;
wire \hstdm_ctrl_inst.command_issue_pulse_0_sqmuxa  ;
wire \hstdm_ctrl_inst.TC_reset_c_pulse_4  ;
wire un1_command_data16 ;
wire \hstdm_ctrl_inst.command_data_out_0_sqmuxa  ;
wire \hstdm_ctrl_inst.command_supported  ;
wire un1_data_out15_1_0_a2_7_a2 ;
wire \reset_gen_inst.reset_pulse_short  ;
wire \reset_gen_inst.reset_pulse_long  ;
wire \reset_gen_inst.reset_out  ;
wire \reset_gen_inst.first_reset_done  ;
wire \reset_gen_inst.ar_hstdm_reset.R0  ;
wire \reset_gen_inst.longer_pulse_inst.srl_dly_out  ;
wire un1_dly ;
wire \reset_gen_inst.reset_release_pulse_gen_inst.IntSigClr  ;
wire N_1 ;
wire N_2 ;
wire N_67 ;
wire N_68 ;
wire N_69 ;
wire N_70 ;
wire N_71 ;
wire N_72 ;
wire N_73 ;
wire N_74 ;
wire N_75 ;
wire N_76 ;
wire N_77 ;
wire N_78 ;
wire N_79 ;
wire N_80 ;
wire N_81 ;
wire N_82 ;
wire N_83 ;
wire N_84 ;
wire N_85 ;
wire N_86 ;
wire N_87 ;
wire N_88 ;
wire N_89 ;
wire N_90 ;
wire N_91 ;
wire N_92 ;
wire N_93 ;
wire N_94 ;
wire N_95 ;
wire N_96 ;
wire N_97 ;
wire N_98 ;
wire N_99 ;
wire N_100 ;
wire N_101 ;
wire N_102 ;
wire N_103 ;
wire N_104 ;
wire N_105 ;
wire N_106 ;
wire N_107 ;
wire N_108 ;
wire N_109 ;
wire N_110 ;
wire N_111 ;
wire N_112 ;
wire N_113 ;
wire N_114 ;
wire N_115 ;
wire N_116 ;
wire N_117 ;
wire N_118 ;
wire N_119 ;
wire N_120 ;
wire N_121 ;
wire N_122 ;
wire N_123 ;
wire N_124 ;
wire N_125 ;
wire N_126 ;
wire N_127 ;
wire N_128 ;
wire N_129 ;
wire N_130 ;
wire N_131 ;
wire N_132 ;
wire N_133 ;
wire N_134 ;
wire N_135 ;
wire N_136 ;
wire N_137 ;
wire N_138 ;
wire N_139 ;
wire N_140 ;
wire N_141 ;
wire N_142 ;
wire N_143 ;
wire N_144 ;
wire N_145 ;
wire N_146 ;
wire N_147 ;
wire N_148 ;
wire N_149 ;
wire N_150 ;
wire N_151 ;
wire N_152 ;
wire N_153 ;
wire N_154 ;
wire N_155 ;
wire N_156 ;
wire N_157 ;
wire N_158 ;
wire N_159 ;
wire N_160 ;
wire N_161 ;
wire N_162 ;
wire N_163 ;
wire N_164 ;
wire N_165 ;
wire N_166 ;
wire N_167 ;
wire N_168 ;
wire N_169 ;
wire N_170 ;
wire N_171 ;
wire N_172 ;
wire N_173 ;
wire N_174 ;
wire N_175 ;
wire N_176 ;
wire N_177 ;
wire N_178 ;
wire N_179 ;
wire N_180 ;
wire N_181 ;
wire N_182 ;
wire N_183 ;
wire N_184 ;
wire N_185 ;
wire N_186 ;
wire N_187 ;
wire N_188 ;
wire N_189 ;
wire N_190 ;
wire N_191 ;
wire N_192 ;
wire N_193 ;
wire N_194 ;
wire N_195 ;
wire N_196 ;
wire N_197 ;
wire N_198 ;
wire N_199 ;
wire N_200 ;
wire N_201 ;
wire N_202 ;
wire N_203 ;
wire N_204 ;
wire N_205 ;
wire N_206 ;
wire N_207 ;
wire N_208 ;
wire N_209 ;
wire N_210 ;
wire N_211 ;
wire N_212 ;
wire N_213 ;
wire N_214 ;
wire N_215 ;
wire N_216 ;
wire N_217 ;
wire N_218 ;
wire N_219 ;
wire N_220 ;
wire N_221 ;
wire N_222 ;
wire N_223 ;
wire N_224 ;
wire N_225 ;
wire N_226 ;
wire N_227 ;
wire N_228 ;
wire N_229 ;
wire N_230 ;
wire N_231 ;
wire N_232 ;
wire N_233 ;
wire N_234 ;
wire N_235 ;
wire N_236 ;
wire N_237 ;
wire N_238 ;
wire N_239 ;
wire N_240 ;
wire N_241 ;
wire N_242 ;
wire N_243 ;
wire N_244 ;
wire N_245 ;
wire N_246 ;
wire N_247 ;
wire N_248 ;
wire N_249 ;
wire N_250 ;
wire N_251 ;
wire N_252 ;
wire N_253 ;
wire N_254 ;
wire N_255 ;
wire N_256 ;
wire N_257 ;
wire N_258 ;
wire N_259 ;
wire N_260 ;
wire N_261 ;
wire N_262 ;
wire N_263 ;
wire N_264 ;
wire N_265 ;
wire N_266 ;
wire N_267 ;
wire N_268 ;
wire N_269 ;
wire N_270 ;
wire N_271 ;
wire N_272 ;
wire N_273 ;
wire N_274 ;
wire N_275 ;
wire N_276 ;
wire N_277 ;
wire N_278 ;
wire N_279 ;
wire N_280 ;
wire N_281 ;
wire N_282 ;
wire N_283 ;
wire N_284 ;
wire N_285 ;
wire N_286 ;
wire N_287 ;
wire N_288 ;
wire N_289 ;
wire N_290 ;
wire N_291 ;
wire N_292 ;
wire N_293 ;
wire N_294 ;
wire N_295 ;
wire N_296 ;
wire N_297 ;
wire N_298 ;
wire N_299 ;
wire N_300 ;
wire N_301 ;
wire N_302 ;
wire N_303 ;
wire N_304 ;
wire N_305 ;
wire N_306 ;
wire N_307 ;
wire N_308 ;
wire N_309 ;
wire N_310 ;
wire N_311 ;
wire N_312 ;
wire N_313 ;
wire N_314 ;
wire N_315 ;
wire N_316 ;
wire N_317 ;
wire N_318 ;
wire N_319 ;
wire N_320 ;
wire N_321 ;
wire N_322 ;
wire N_323 ;
wire N_324 ;
wire N_325 ;
wire N_326 ;
wire number_of_ack_for_reporting_flagse ;
wire un1_command_data16_4_i_a2_2 ;
wire N_26 ;
wire N_43 ;
wire data_in_2_sqmuxa_i_0 ;
wire TC_start_rx_bit_c_4_0_a2_0_o2 ;
wire TC_start_tx_word_c_4_0_a2_0_o2 ;
wire un1_data_out15_1_0_a2_7_o2_0 ;
wire data_out15_23_0_a2_2_a2_0_o2 ;
wire TC_reset_c_pulse_4_0_a2_0_o2 ;
wire traincnt23lto31_i_o2 ;
wire data_in_2_sqmuxa_i_o2 ;
wire traincnt23lto31_i_o2_1 ;
wire command_issue_pulse6_0_a2_24_o2 ;
wire data_in_2_sqmuxa_i_m2 ;
wire resetn_i_m2 ;
wire N_341 ;
wire N_391 ;
wire N_419 ;
wire N_425 ;
wire N_434 ;
wire N_533 ;
wire TC_start_tx_word_c_4_0_a2_0_a2_0 ;
wire N_539 ;
wire N_541 ;
wire N_751 ;
wire \infopipe_arbiter_inst.current_set_2_sqmuxa  ;
wire \infopipe_snd_inst.infopipe_data_out_5_sn_N_15_mux  ;
wire \infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux  ;
wire N_565 ;
wire N_564 ;
wire N_563 ;
wire N_560 ;
wire N_559 ;
wire N_558 ;
wire N_557 ;
wire \hstdm_ctrl_inst.un1_addr_of_data_out_7  ;
wire N_984 ;
wire \hstdm_ctrl_inst.un1_addr_of_data_out_6  ;
wire ANC0_3 ;
wire N_462 ;
wire N_498 ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_1  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_1  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_2  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_2  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_3  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_3  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_4  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_4  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_5  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_5  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_6  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_6  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_7  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_7  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_8  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_8  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_9  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_9  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_10  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_10  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_11  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_11  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_12  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_12  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_13  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_13  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_14  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_14  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_15  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_15  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_16  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_16  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_17  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_17  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_18  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_18  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_19  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_19  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_20  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_20  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_21  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_21  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_22  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_22  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_23  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_23  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_24  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_24  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_25  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_25  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_26  ;
wire \hstdm_ctrl_inst.un1_data_in_11_cry_26  ;
wire \hstdm_ctrl_inst.un1_data_in_11_axb_27  ;
wire un1_traincnt_3_axb_0 ;
wire un1_traincnt_3_cry_0 ;
wire un1_traincnt_3_axb_1 ;
wire un1_traincnt_3_cry_1 ;
wire un1_traincnt_3_axb_2 ;
wire un1_traincnt_3_cry_2 ;
wire un1_traincnt_3_axb_3 ;
wire un1_traincnt_3_cry_3 ;
wire un1_traincnt_3_axb_4 ;
wire un1_traincnt_3_cry_4 ;
wire un1_traincnt_3_axb_5 ;
wire un1_traincnt_3_cry_5 ;
wire un1_traincnt_3_axb_6 ;
wire un1_traincnt_3_cry_6 ;
wire un1_traincnt_3_axb_7 ;
wire un1_traincnt_3_cry_7 ;
wire un1_traincnt_3_axb_8 ;
wire un1_traincnt_3_cry_8 ;
wire un1_traincnt_3_axb_9 ;
wire un1_traincnt_3_cry_9 ;
wire un1_traincnt_3_axb_10 ;
wire un1_traincnt_3_cry_10 ;
wire un1_traincnt_3_11_d ;
wire un1_traincnt_3_axb_11 ;
wire un1_traincnt_3_cry_11 ;
wire un1_traincnt_3_axb_12 ;
wire un1_traincnt_3_cry_12 ;
wire un1_traincnt_3_axb_13 ;
wire un1_traincnt_3_cry_13 ;
wire un1_traincnt_3_axb_14 ;
wire un1_traincnt_3_cry_14 ;
wire un1_traincnt_3_axb_15 ;
wire un1_traincnt_3_cry_15 ;
wire un1_traincnt_3_axb_16 ;
wire un1_traincnt_3_cry_16 ;
wire un1_traincnt_3_axb_17 ;
wire un1_traincnt_3_cry_17 ;
wire un1_traincnt_3_axb_18 ;
wire un1_traincnt_3_cry_18 ;
wire un1_traincnt_3_axb_19 ;
wire un1_traincnt_3_cry_19 ;
wire un1_traincnt_3_axb_20 ;
wire un1_traincnt_3_cry_20 ;
wire un1_traincnt_3_axb_21 ;
wire un1_traincnt_3_cry_21 ;
wire un1_traincnt_3_axb_22 ;
wire un1_traincnt_3_cry_22 ;
wire un1_traincnt_3_axb_23 ;
wire un1_traincnt_3_cry_23 ;
wire un1_traincnt_3_axb_24 ;
wire un1_traincnt_3_cry_24 ;
wire un1_traincnt_3_axb_25 ;
wire un1_traincnt_3_cry_25 ;
wire un1_traincnt_3_axb_26 ;
wire un1_traincnt_3_cry_26 ;
wire un1_traincnt_3_axb_27 ;
wire un1_traincnt_3_cry_27 ;
wire un1_traincnt_3_axb_28 ;
wire un1_traincnt_3_cry_28 ;
wire un1_traincnt_3_axb_29 ;
wire un1_traincnt_3_cry_29 ;
wire un1_traincnt_3_axb_30 ;
wire un1_traincnt_3_cry_30 ;
wire un1_traincnt_3_axb_31 ;
wire \infopipe_arbiter_inst.un1_reset_1  ;
wire N_1003_i ;
wire N_15_0_i_i_m_i ;
wire N_18_0_m_i ;
wire N_17_0_m_i ;
wire N_16_0_m_i ;
wire hstdm_reset_i ;
wire training_ctrl_word_start_i ;
wire N_4_mux_i ;
wire hstdm_cmd_script_ready_i ;
wire N_935_i ;
wire N_936_i ;
wire N_937_i ;
wire N_938_i ;
wire N_939_i ;
wire N_940_i ;
wire N_941_i ;
wire N_942_i ;
wire N_943_i ;
wire N_944_i ;
wire N_945_i ;
wire N_946_i ;
wire N_947_i ;
wire N_948_i ;
wire N_949_i ;
wire N_950_i ;
wire N_951_i ;
wire N_952_i ;
wire N_953_i ;
wire N_954_i ;
wire N_955_i ;
wire N_956_i ;
wire N_411_i ;
wire N_934_i ;
wire N_933_i ;
wire N_931_i ;
wire N_495_i ;
wire \hstdm_ctrl_inst.un1_tc_status26_9_i  ;
wire N_497_i ;
wire infopipe_data_out_0_sqmuxa_set ;
wire infopipe_data_out_0_sqmuxa_set_0 ;
wire infopipe_data_out_0_sqmuxa_set_1 ;
wire infopipe_data_out_0_sqmuxa_set_2 ;
wire \hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_0  ;
wire \hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_5  ;
wire \hstdm_ctrl_inst.data_out15_23_0_a2_2_a2_0_o2_0  ;
wire \infopipe_arbiter_inst.hstdm_cmd_report_ready11_0  ;
wire \infopipe_arbiter_inst.hstdm_cmd_report_ready11_3  ;
wire \hstdm_ctrl_inst.data_out15_26_0_a2_0_a2_0_o2_3  ;
wire \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_0  ;
wire \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_1  ;
wire \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_2  ;
wire \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_3_1  ;
wire \hstdm_ctrl_inst.command_supported_0  ;
wire \hstdm_ctrl_inst.command_supported_1  ;
wire \hstdm_ctrl_inst.TC_reset_c_pulse_4_0_a2_0_a2_0  ;
wire \hstdm_ctrl_inst.un1_command_data16_2_i_a2_3_a2_2  ;
wire \hstdm_ctrl_inst.un1_command_data16_4_i_a2_2_a2_1  ;
wire \hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1  ;
wire \hstdm_ctrl_inst.rxctrl_5_u_i_2  ;
wire \hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_a2_2_1  ;
wire \hstdm_ctrl_inst.un1_addr_of_data_out_7_0  ;
wire N_758_i ;
wire \hstdm_ctrl_inst.command_data_scalar  ;
wire \hstdm_ctrl_inst.training_ctrl_end_out  ;
wire \hstdm_ctrl_inst.training_ctrl_rx_start_out  ;
wire \hstdm_ctrl_inst.training_ctrl_tx_start_out  ;
wire \hstdm_ctrl_inst.training_ctrl_word_start_out  ;
wire hstdm_cmd_report_ready_0 ;
wire \hstdm_ctrl_inst.self_test_start_rx_out_scalar  ;
wire \hstdm_ctrl_inst.self_test_start_rx_out_0  ;
wire \hstdm_ctrl_inst.command_issue_pulse_0  ;
wire number_of_ack_for_reporting_flags_cry_cy ;
wire reset_clock_outz ;
wire \infopipe_arbiter_inst.current_set_3_sqmuxa_0  ;
wire \cmd_script_ack_pulse_gen.fdcr1.IntDceR_0  ;
wire \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0  ;
wire \infopipe_snd_inst.state_2_sqmuxa_0  ;
wire \reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntDceR_0  ;
wire training_tx_done_6_0 ;
wire \infopipe_arbiter_inst.current_set_1  ;
wire \reset_gen_inst.longer_pulse_inst.out_0  ;
wire \TXCTRL_OVERLAP.out_0  ;
wire N_28_0 ;
wire \infopipe_arbiter_inst.current_set_0_0  ;
wire \hstdm_ctrl_inst.N_19_i_m_i  ;
wire \hstdm_ctrl_inst.N_815_i  ;
wire N_23_i_0 ;
wire \infopipe_snd_inst.N_475_i_0_e  ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire VCC ;
wire GND ;
wire \tx_ctrl_sel_inst.use_bit_out_0_0_e_0  ;
wire \tx_ctrl_sel_inst.un1_self_test_start_tx_2_i_e_0  ;
wire \hstdm_ctrl_inst.TC_end_c_4_0_a2_3_a2_e_0  ;
wire \hstdm_ctrl_inst.TC_start_rx_bit_c_4_0_a2_0_a2_e_0  ;
wire \hstdm_ctrl_inst.TC_start_tx_bit_c_4_0_a2_0_a2_e_0  ;
wire \hstdm_ctrl_inst.TC_start_tx_word_c_4_0_a2_0_a2_e_0  ;
wire \hstdm_ctrl_inst.enable_input_pulse_4_e_0  ;
wire \hstdm_ctrl_inst.command_ready_out_e_e_0  ;
wire \hstdm_ctrl_inst.un8_txrstlto31_0_e_0  ;
wire \hstdm_ctrl_inst.un8_rxrstlto31_0_e_0  ;
wire \hstdm_ctrl_inst.un7_hstdm_resetlto31_0_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_23_i_0_cZ (
	.I0(umr_reset),
	.O(N_23_i_0)
);
defparam N_23_i_0_cZ.INIT=2'h1;
// @225:679
  LUT3 \hstdm_ctrl_inst.N_815_i_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [3]),
	.I1(\hstdm_ctrl_inst.data_in [4]),
	.I2(\hstdm_ctrl_inst.self_test_start_tx_out [1]),
	.O(\hstdm_ctrl_inst.N_815_i )
);
defparam \hstdm_ctrl_inst.N_815_i_cZ .INIT=8'h32;
// @225:679
  LUT3 \hstdm_ctrl_inst.self_test_start_tx_out_6_iv_i[0]  (
	.I0(\hstdm_ctrl_inst.data_in [3]),
	.I1(\hstdm_ctrl_inst.data_in [4]),
	.I2(\hstdm_ctrl_inst.self_test_start_tx_out [0]),
	.O(\hstdm_ctrl_inst.self_test_start_tx_out_6_iv_i_0 [0])
);
defparam \hstdm_ctrl_inst.self_test_start_tx_out_6_iv_i[0] .INIT=8'h31;
// @225:770
  LUT4 \hstdm_ctrl_inst.N_19_i_m_i_cZ  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I1(\hstdm_ctrl_inst.tc_status [0]),
	.I2(\hstdm_ctrl_inst.tc_status [1]),
	.I3(\hstdm_ctrl_inst.tc_status [2]),
	.O(\hstdm_ctrl_inst.N_19_i_m_i )
);
defparam \hstdm_ctrl_inst.N_19_i_m_i_cZ .INIT=16'h0100;
// @225:770
  FDRE \hstdm_ctrl_inst.tc_pause_cnt_Z[4]  (
	.Q(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.D(\hstdm_ctrl_inst.N_19_i_m_i ),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.TC_reset_c_pulse ),
	.CE(ANC0_3)
);
  FDE \hstdm_ctrl_inst.self_test_start_tx_out_Z[0]  (
	.Q(\hstdm_ctrl_inst.self_test_start_tx_out [0]),
	.D(\hstdm_ctrl_inst.self_test_start_tx_out_6_iv_i_0 [0]),
	.C(umr_clk),
	.CE(un1_command_data16_4_i_a2_2)
);
defparam \hstdm_ctrl_inst.self_test_start_tx_out_Z[0] .INIT=1'b0;
  FDE \hstdm_ctrl_inst.self_test_start_tx_out_Z[1]  (
	.Q(\hstdm_ctrl_inst.self_test_start_tx_out [1]),
	.D(\hstdm_ctrl_inst.N_815_i ),
	.C(umr_clk),
	.CE(un1_command_data16_4_i_a2_2)
);
defparam \hstdm_ctrl_inst.self_test_start_tx_out_Z[1] .INIT=1'b0;
  FDE \reset_gen_inst.first_reset_done_Z  (
	.Q(\reset_gen_inst.first_reset_done ),
	.D(N_23_i_0),
	.C(umr_clk),
	.CE(N_4_mux_i)
);
defparam \reset_gen_inst.first_reset_done_Z .INIT=1'b0;
// @225:1466
  FDS hstdm_reset_Z (
	.Q(reset_hstdm_out),
	.D(\hstdm_ctrl_inst.un7_hstdm_resetlto31_0_e_0 ),
	.C(umr_clk),
	.S(N_1003_i)
);
// @225:1466
  FDS rxrst_Z (
	.Q(reset_rx_out),
	.D(\hstdm_ctrl_inst.un8_rxrstlto31_0_e_0 ),
	.C(umr_clk),
	.S(N_1003_i)
);
// @225:1466
  FDS txrst_Z (
	.Q(txrst),
	.D(\hstdm_ctrl_inst.un8_txrstlto31_0_e_0 ),
	.C(umr_clk),
	.S(N_1003_i)
);
  LUT5 \hstdm_ctrl_inst.un7_hstdm_resetlto31_0_e_0_cZ  (
	.I0(N_434),
	.I1(traincnt[14]),
	.I2(traincnt[15]),
	.I3(traincnt[16]),
	.I4(traincnt[17]),
	.O(\hstdm_ctrl_inst.un7_hstdm_resetlto31_0_e_0 )
);
defparam \hstdm_ctrl_inst.un7_hstdm_resetlto31_0_e_0_cZ .INIT=32'h000002AA;
  LUT5 \hstdm_ctrl_inst.un8_rxrstlto31_0_e_0_cZ  (
	.I0(N_434),
	.I1(traincnt[14]),
	.I2(traincnt[15]),
	.I3(traincnt[16]),
	.I4(traincnt[17]),
	.O(\hstdm_ctrl_inst.un8_rxrstlto31_0_e_0 )
);
defparam \hstdm_ctrl_inst.un8_rxrstlto31_0_e_0_cZ .INIT=32'h2AAAAAAA;
  LUT4 \hstdm_ctrl_inst.un8_txrstlto31_0_e_0_cZ  (
	.I0(N_434),
	.I1(traincnt[15]),
	.I2(traincnt[16]),
	.I3(traincnt[17]),
	.O(\hstdm_ctrl_inst.un8_txrstlto31_0_e_0 )
);
defparam \hstdm_ctrl_inst.un8_txrstlto31_0_e_0_cZ .INIT=16'h02AA;
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[1]  (
	.Q(hstdm_cmd_report_ack),
	.D(\infopipe_arbiter_inst.data_sent_out_5_e_0 [1]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[0]  (
	.Q(hstdm_cmd_script_ack),
	.D(\infopipe_arbiter_inst.data_sent_out_5_1_e_0 [0]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:844
  FDR \hstdm_ctrl_inst.command_ready_out_Z  (
	.Q(hstdm_cmd_script_ready),
	.D(\hstdm_ctrl_inst.command_ready_out_e_e_0 ),
	.C(umr_clk),
	.R(umr_reset)
);
// @225:566
  FDR \hstdm_ctrl_inst.enable_input_pulse_Z  (
	.Q(\hstdm_ctrl_inst.enable_input_pulse ),
	.D(\hstdm_ctrl_inst.enable_input_pulse_4_e_0 ),
	.C(umr_clk),
	.R(umr_reset)
);
// @225:679
  FDR \hstdm_ctrl_inst.TC_start_tx_word_c_Z  (
	.Q(\hstdm_ctrl_inst.TC_start_tx_word_c ),
	.D(\hstdm_ctrl_inst.TC_start_tx_word_c_4_0_a2_0_a2_e_0 ),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.command_issue_pulse_0_sqmuxa )
);
// @225:679
  FDR \hstdm_ctrl_inst.TC_start_tx_bit_c_Z  (
	.Q(\hstdm_ctrl_inst.TC_start_tx_bit_c ),
	.D(\hstdm_ctrl_inst.TC_start_tx_bit_c_4_0_a2_0_a2_e_0 ),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.command_issue_pulse_0_sqmuxa )
);
// @225:679
  FDR \hstdm_ctrl_inst.TC_start_rx_bit_c_Z  (
	.Q(\hstdm_ctrl_inst.TC_start_rx_bit_c ),
	.D(\hstdm_ctrl_inst.TC_start_rx_bit_c_4_0_a2_0_a2_e_0 ),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.command_issue_pulse_0_sqmuxa )
);
// @225:679
  FDR \hstdm_ctrl_inst.TC_end_c_Z  (
	.Q(\hstdm_ctrl_inst.TC_end_c ),
	.D(\hstdm_ctrl_inst.TC_end_c_4_0_a2_3_a2_e_0 ),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.command_issue_pulse_0_sqmuxa )
);
// @225:1509
  FDR \txctrl_out_Z[1]  (
	.Q(training_ctrl_tx_out[1]),
	.D(\tx_ctrl_sel_inst.un1_self_test_start_tx_2_i_e_0 ),
	.C(umr_clk),
	.R(txrst)
);
// @225:1509
  FDR \txctrl_out_Z[0]  (
	.Q(training_ctrl_tx_out[0]),
	.D(\tx_ctrl_sel_inst.use_bit_out_0_0_e_0 ),
	.C(umr_clk),
	.R(txrst)
);
  LUT3 \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[1]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_arbiter_inst.data_sent_out_5_e_0 [1])
);
defparam \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[1] .INIT=8'h20;
  LUT3 \infopipe_arbiter_inst.data_sent_out_5_1_e_0_cZ[0]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_arbiter_inst.data_sent_out_5_1_e_0 [0])
);
defparam \infopipe_arbiter_inst.data_sent_out_5_1_e_0_cZ[0] .INIT=8'h10;
  LUT4 \hstdm_ctrl_inst.command_ready_out_e_e_0_cZ  (
	.I0(hstdm_cmd_script_ack_pulse),
	.I1(hstdm_cmd_script_ready),
	.I2(\hstdm_ctrl_inst.cmd_state [0]),
	.I3(\hstdm_ctrl_inst.command_supported ),
	.O(\hstdm_ctrl_inst.command_ready_out_e_e_0 )
);
defparam \hstdm_ctrl_inst.command_ready_out_e_e_0_cZ .INIT=16'h50CC;
  LUT2 \hstdm_ctrl_inst.enable_input_pulse_4_e_0_cZ  (
	.I0(system_capim_enable_in),
	.I1(system_capim_wr_in),
	.O(\hstdm_ctrl_inst.enable_input_pulse_4_e_0 )
);
defparam \hstdm_ctrl_inst.enable_input_pulse_4_e_0_cZ .INIT=4'h8;
  LUT5 \hstdm_ctrl_inst.TC_start_tx_word_c_4_0_a2_0_a2_e_0_cZ  (
	.I0(TC_start_tx_word_c_4_0_a2_0_a2_0),
	.I1(\hstdm_ctrl_inst.data_in [0]),
	.I2(\hstdm_ctrl_inst.data_in [1]),
	.I3(\hstdm_ctrl_inst.data_in [2]),
	.I4(\hstdm_ctrl_inst.data_in [3]),
	.O(\hstdm_ctrl_inst.TC_start_tx_word_c_4_0_a2_0_a2_e_0 )
);
defparam \hstdm_ctrl_inst.TC_start_tx_word_c_4_0_a2_0_a2_e_0_cZ .INIT=32'h00020000;
  LUT5 \hstdm_ctrl_inst.TC_start_tx_bit_c_4_0_a2_0_a2_e_0_cZ  (
	.I0(TC_start_tx_word_c_4_0_a2_0_a2_0),
	.I1(\hstdm_ctrl_inst.data_in [0]),
	.I2(\hstdm_ctrl_inst.data_in [1]),
	.I3(\hstdm_ctrl_inst.data_in [2]),
	.I4(\hstdm_ctrl_inst.data_in [3]),
	.O(\hstdm_ctrl_inst.TC_start_tx_bit_c_4_0_a2_0_a2_e_0 )
);
defparam \hstdm_ctrl_inst.TC_start_tx_bit_c_4_0_a2_0_a2_e_0_cZ .INIT=32'h00000002;
  LUT5 \hstdm_ctrl_inst.TC_start_rx_bit_c_4_0_a2_0_a2_e_0_cZ  (
	.I0(TC_start_tx_word_c_4_0_a2_0_a2_0),
	.I1(\hstdm_ctrl_inst.data_in [0]),
	.I2(\hstdm_ctrl_inst.data_in [1]),
	.I3(\hstdm_ctrl_inst.data_in [2]),
	.I4(\hstdm_ctrl_inst.data_in [3]),
	.O(\hstdm_ctrl_inst.TC_start_rx_bit_c_4_0_a2_0_a2_e_0 )
);
defparam \hstdm_ctrl_inst.TC_start_rx_bit_c_4_0_a2_0_a2_e_0_cZ .INIT=32'h00000200;
  LUT5 \hstdm_ctrl_inst.TC_end_c_4_0_a2_3_a2_e_0_cZ  (
	.I0(TC_start_tx_word_c_4_0_a2_0_a2_0),
	.I1(\hstdm_ctrl_inst.data_in [0]),
	.I2(\hstdm_ctrl_inst.data_in [1]),
	.I3(\hstdm_ctrl_inst.data_in [2]),
	.I4(\hstdm_ctrl_inst.data_in [3]),
	.O(\hstdm_ctrl_inst.TC_end_c_4_0_a2_3_a2_e_0 )
);
defparam \hstdm_ctrl_inst.TC_end_c_4_0_a2_3_a2_e_0_cZ .INIT=32'h02000000;
  LUT4 \tx_ctrl_sel_inst.un1_self_test_start_tx_2_i_e_0_cZ  (
	.I0(\hstdm_ctrl_inst.self_test_start_tx_out [0]),
	.I1(\hstdm_ctrl_inst.self_test_start_tx_out [1]),
	.I2(txctrl[0]),
	.I3(txctrl[1]),
	.O(\tx_ctrl_sel_inst.un1_self_test_start_tx_2_i_e_0 )
);
defparam \tx_ctrl_sel_inst.un1_self_test_start_tx_2_i_e_0_cZ .INIT=16'hFFFE;
  LUT3 \tx_ctrl_sel_inst.use_bit_out_0_0_e_0_cZ  (
	.I0(\hstdm_ctrl_inst.self_test_start_tx_out [0]),
	.I1(\hstdm_ctrl_inst.self_test_start_tx_out [1]),
	.I2(txctrl[0]),
	.O(\tx_ctrl_sel_inst.use_bit_out_0_0_e_0 )
);
defparam \tx_ctrl_sel_inst.use_bit_out_0_0_e_0_cZ .INIT=8'hBA;
  FD \TXCTRL_OVERLAP.out_Z  (
	.Q(txctrl1_inv_delay),
	.D(\TXCTRL_OVERLAP.out_0 ),
	.C(umr_clk)
);
defparam \TXCTRL_OVERLAP.out_Z .INIT=1'b0;
  FD \reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ_Z  (
	.Q(\reset_gen_inst.reset_pulse_short ),
	.D(\reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntDceR_0 ),
	.C(umr_clk)
);
defparam \reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntQ_Z .INIT=1'b0;
  FD \reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ_Z  (
	.Q(\reset_gen_inst.reset_release_pulse_gen_inst.IntSigClr ),
	.D(resetn_i_m2),
	.C(umr_clk)
);
defparam \reset_gen_inst.reset_release_pulse_gen_inst.fdcr2.IntQ_Z .INIT=1'b0;
  FD \reset_gen_inst.longer_pulse_inst.out_Z  (
	.Q(\reset_gen_inst.reset_pulse_long ),
	.D(\reset_gen_inst.longer_pulse_inst.out_0 ),
	.C(umr_clk)
);
defparam \reset_gen_inst.longer_pulse_inst.out_Z .INIT=1'b0;
  FD \hstdm_ctrl_inst.self_test_start_rx_out_Z[1]  (
	.Q(\hstdm_ctrl_inst.self_test_start_rx_out [1]),
	.D(\hstdm_ctrl_inst.self_test_start_rx_out_0 ),
	.C(umr_clk)
);
defparam \hstdm_ctrl_inst.self_test_start_rx_out_Z[1] .INIT=1'b0;
  FD \hstdm_ctrl_inst.self_test_start_rx_out_Z[0]  (
	.Q(self_test_start_rx_out[0]),
	.D(\hstdm_ctrl_inst.self_test_start_rx_out_scalar ),
	.C(umr_clk)
);
defparam \hstdm_ctrl_inst.self_test_start_rx_out_Z[0] .INIT=1'b0;
  FD \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ_Z  (
	.Q(\infopipe_snd_inst.infopipe_empty_pulse ),
	.D(\infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0 ),
	.C(infopipe_clk)
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ_Z .INIT=1'b0;
  FD \infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ_Z  (
	.Q(\infopipe_snd_inst.accept_pulse_gen.IntSigClr ),
	.D(\infopipe_snd_inst.infopipe_empty_local ),
	.C(infopipe_clk)
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ_Z .INIT=1'b0;
  FD \reset_gen_inst.reset_pulse_Z  (
	.Q(reset_clock_outz),
	.D(N_28_0),
	.C(umr_clk)
);
defparam \reset_gen_inst.reset_pulse_Z .INIT=1'b1;
  FD \cmd_script_ack_pulse_gen.fdcr1.IntQ_Z  (
	.Q(hstdm_cmd_script_ack_pulse),
	.D(\cmd_script_ack_pulse_gen.fdcr1.IntDceR_0 ),
	.C(umr_clk)
);
defparam \cmd_script_ack_pulse_gen.fdcr1.IntQ_Z .INIT=1'b0;
  FD \cmd_script_ack_pulse_gen.fdcr2.IntQ_Z  (
	.Q(\cmd_script_ack_pulse_gen.IntSigClr ),
	.D(hstdm_cmd_script_ack_ff2),
	.C(umr_clk)
);
defparam \cmd_script_ack_pulse_gen.fdcr2.IntQ_Z .INIT=1'b0;
  FD \traincnt_Z[2]  (
	.Q(traincnt[2]),
	.D(traincnt_r[2]),
	.C(umr_clk)
);
defparam \traincnt_Z[2] .INIT=1'b0;
  FD \traincnt_Z[1]  (
	.Q(traincnt[1]),
	.D(traincnt_r[1]),
	.C(umr_clk)
);
defparam \traincnt_Z[1] .INIT=1'b0;
  FD \traincnt_Z[0]  (
	.Q(traincnt[0]),
	.D(traincnt_r[0]),
	.C(umr_clk)
);
defparam \traincnt_Z[0] .INIT=1'b0;
  FDE \hstdm_ctrl_inst.tc_status_Z[2]  (
	.Q(\hstdm_ctrl_inst.tc_status [2]),
	.D(N_751),
	.C(umr_clk),
	.CE(\hstdm_ctrl_inst.un1_tc_status26_9_i )
);
defparam \hstdm_ctrl_inst.tc_status_Z[2] .INIT=1'b0;
  FDE \hstdm_ctrl_inst.tc_status_Z[1]  (
	.Q(\hstdm_ctrl_inst.tc_status [1]),
	.D(N_497_i),
	.C(umr_clk),
	.CE(\hstdm_ctrl_inst.un1_tc_status26_9_i )
);
defparam \hstdm_ctrl_inst.tc_status_Z[1] .INIT=1'b0;
  FDE \hstdm_ctrl_inst.tc_status_Z[0]  (
	.Q(\hstdm_ctrl_inst.tc_status [0]),
	.D(N_495_i),
	.C(umr_clk),
	.CE(\hstdm_ctrl_inst.un1_tc_status26_9_i )
);
defparam \hstdm_ctrl_inst.tc_status_Z[0] .INIT=1'b0;
  FD \traincnt_Z[7]  (
	.Q(traincnt[7]),
	.D(traincnt_r[7]),
	.C(umr_clk)
);
defparam \traincnt_Z[7] .INIT=1'b0;
  FD \traincnt_Z[6]  (
	.Q(traincnt[6]),
	.D(traincnt_r[6]),
	.C(umr_clk)
);
defparam \traincnt_Z[6] .INIT=1'b0;
  FD \traincnt_Z[5]  (
	.Q(traincnt[5]),
	.D(traincnt_r[5]),
	.C(umr_clk)
);
defparam \traincnt_Z[5] .INIT=1'b0;
  FD \traincnt_Z[4]  (
	.Q(traincnt[4]),
	.D(traincnt_r[4]),
	.C(umr_clk)
);
defparam \traincnt_Z[4] .INIT=1'b0;
  FD \traincnt_Z[3]  (
	.Q(traincnt[3]),
	.D(traincnt_r[3]),
	.C(umr_clk)
);
defparam \traincnt_Z[3] .INIT=1'b0;
  FD \traincnt_Z[12]  (
	.Q(traincnt[12]),
	.D(traincnt_r[12]),
	.C(umr_clk)
);
defparam \traincnt_Z[12] .INIT=1'b0;
  FD \traincnt_Z[11]  (
	.Q(traincnt[11]),
	.D(traincnt_r[11]),
	.C(umr_clk)
);
defparam \traincnt_Z[11] .INIT=1'b0;
  FD \traincnt_Z[10]  (
	.Q(traincnt[10]),
	.D(traincnt_r[10]),
	.C(umr_clk)
);
defparam \traincnt_Z[10] .INIT=1'b0;
  FD \traincnt_Z[9]  (
	.Q(traincnt[9]),
	.D(traincnt_r[9]),
	.C(umr_clk)
);
defparam \traincnt_Z[9] .INIT=1'b0;
  FD \traincnt_Z[8]  (
	.Q(traincnt[8]),
	.D(traincnt_r[8]),
	.C(umr_clk)
);
defparam \traincnt_Z[8] .INIT=1'b0;
  FD \traincnt_Z[17]  (
	.Q(traincnt[17]),
	.D(traincnt_r[17]),
	.C(umr_clk)
);
defparam \traincnt_Z[17] .INIT=1'b0;
  FD \traincnt_Z[16]  (
	.Q(traincnt[16]),
	.D(traincnt_r[16]),
	.C(umr_clk)
);
defparam \traincnt_Z[16] .INIT=1'b0;
  FD \traincnt_Z[15]  (
	.Q(traincnt[15]),
	.D(traincnt_r[15]),
	.C(umr_clk)
);
defparam \traincnt_Z[15] .INIT=1'b0;
  FD \traincnt_Z[14]  (
	.Q(traincnt[14]),
	.D(traincnt_r[14]),
	.C(umr_clk)
);
defparam \traincnt_Z[14] .INIT=1'b0;
  FD \traincnt_Z[13]  (
	.Q(traincnt[13]),
	.D(traincnt_r[13]),
	.C(umr_clk)
);
defparam \traincnt_Z[13] .INIT=1'b0;
  FD \traincnt_Z[22]  (
	.Q(traincnt[22]),
	.D(traincnt_r[22]),
	.C(umr_clk)
);
defparam \traincnt_Z[22] .INIT=1'b0;
  FD \traincnt_Z[21]  (
	.Q(traincnt[21]),
	.D(traincnt_r[21]),
	.C(umr_clk)
);
defparam \traincnt_Z[21] .INIT=1'b0;
  FD \traincnt_Z[20]  (
	.Q(traincnt[20]),
	.D(traincnt_r[20]),
	.C(umr_clk)
);
defparam \traincnt_Z[20] .INIT=1'b0;
  FD \traincnt_Z[19]  (
	.Q(traincnt[19]),
	.D(traincnt_r[19]),
	.C(umr_clk)
);
defparam \traincnt_Z[19] .INIT=1'b0;
  FD \traincnt_Z[18]  (
	.Q(traincnt[18]),
	.D(traincnt_r[18]),
	.C(umr_clk)
);
defparam \traincnt_Z[18] .INIT=1'b0;
  FD \traincnt_Z[27]  (
	.Q(traincnt[27]),
	.D(traincnt_r[27]),
	.C(umr_clk)
);
defparam \traincnt_Z[27] .INIT=1'b0;
  FD \traincnt_Z[26]  (
	.Q(traincnt[26]),
	.D(traincnt_r[26]),
	.C(umr_clk)
);
defparam \traincnt_Z[26] .INIT=1'b0;
  FD \traincnt_Z[25]  (
	.Q(traincnt[25]),
	.D(traincnt_r[25]),
	.C(umr_clk)
);
defparam \traincnt_Z[25] .INIT=1'b0;
  FD \traincnt_Z[24]  (
	.Q(traincnt[24]),
	.D(traincnt_r[24]),
	.C(umr_clk)
);
defparam \traincnt_Z[24] .INIT=1'b0;
  FD \traincnt_Z[23]  (
	.Q(traincnt[23]),
	.D(traincnt_r[23]),
	.C(umr_clk)
);
defparam \traincnt_Z[23] .INIT=1'b0;
  FD \traincnt_Z[31]  (
	.Q(traincnt[31]),
	.D(traincnt_r[31]),
	.C(umr_clk)
);
defparam \traincnt_Z[31] .INIT=1'b0;
  FD \traincnt_Z[30]  (
	.Q(traincnt[30]),
	.D(traincnt_r[30]),
	.C(umr_clk)
);
defparam \traincnt_Z[30] .INIT=1'b0;
  FD \traincnt_Z[29]  (
	.Q(traincnt[29]),
	.D(traincnt_r[29]),
	.C(umr_clk)
);
defparam \traincnt_Z[29] .INIT=1'b0;
  FD \traincnt_Z[28]  (
	.Q(traincnt[28]),
	.D(traincnt_r[28]),
	.C(umr_clk)
);
defparam \traincnt_Z[28] .INIT=1'b0;
// @225:2711
  INV \infopipe_arbiter_inst.current_set_i_1_.O  (
	.I(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:1274
  INV \hstdm_reset_i.O  (
	.I(reset_hstdm_out),
	.O(hstdm_reset_i)
);
// @225:1467
  INV \hstdm_ctrl_inst.training_ctrl_word_start_i.O  (
	.I(training_ctrl_word_start),
	.O(training_ctrl_word_start_i)
);
// @225:837
  INV \hstdm_ctrl_inst.hstdm_cmd_script_ready_i.O  (
	.I(hstdm_cmd_script_ready),
	.O(hstdm_cmd_script_ready_i)
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \reset_gen_inst.ar_hstdm_reset.R0_Z  (
	.Q(\reset_gen_inst.ar_hstdm_reset.R0 ),
	.D(GND),
	.C(umr_clk),
	.PRE(\reset_gen_inst.reset_out )
);
defparam \reset_gen_inst.ar_hstdm_reset.R0_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \reset_gen_inst.ar_hstdm_reset.R1_Z  (
	.Q(reset_to_ctrl),
	.D(\reset_gen_inst.ar_hstdm_reset.R0 ),
	.C(umr_clk),
	.PRE(\reset_gen_inst.reset_out )
);
defparam \reset_gen_inst.ar_hstdm_reset.R1_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_infopipe_reset.R0_Z  (
	.Q(\ar_infopipe_reset.R0 ),
	.D(SIMULATION),
	.C(infopipe_clk),
	.PRE(reset_rx_out)
);
defparam \ar_infopipe_reset.R0_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_infopipe_reset.R1_Z  (
	.Q(infopipe_reset),
	.D(\ar_infopipe_reset.R0 ),
	.C(infopipe_clk),
	.PRE(reset_rx_out)
);
defparam \ar_infopipe_reset.R1_Z .INIT=1'b1;
  LUT2 \traincnt_r_cZ[0]  (
	.I0(traincnt_8_0[0]),
	.I1(reset_to_ctrl),
	.O(traincnt_r[0])
);
defparam \traincnt_r_cZ[0] .INIT=4'h2;
  LUT2 \traincnt_r_cZ[1]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[1]),
	.O(traincnt_r[1])
);
defparam \traincnt_r_cZ[1] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[2]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[2]),
	.O(traincnt_r[2])
);
defparam \traincnt_r_cZ[2] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[3]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[3]),
	.O(traincnt_r[3])
);
defparam \traincnt_r_cZ[3] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[4]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[4]),
	.O(traincnt_r[4])
);
defparam \traincnt_r_cZ[4] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[5]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[5]),
	.O(traincnt_r[5])
);
defparam \traincnt_r_cZ[5] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[6]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[6]),
	.O(traincnt_r[6])
);
defparam \traincnt_r_cZ[6] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[7]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[7]),
	.O(traincnt_r[7])
);
defparam \traincnt_r_cZ[7] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[8]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[8]),
	.O(traincnt_r[8])
);
defparam \traincnt_r_cZ[8] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[9]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[9]),
	.O(traincnt_r[9])
);
defparam \traincnt_r_cZ[9] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[10]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[10]),
	.O(traincnt_r[10])
);
defparam \traincnt_r_cZ[10] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[11]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[11]),
	.O(traincnt_r[11])
);
defparam \traincnt_r_cZ[11] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[12]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[12]),
	.O(traincnt_r[12])
);
defparam \traincnt_r_cZ[12] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[13]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[13]),
	.O(traincnt_r[13])
);
defparam \traincnt_r_cZ[13] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[14]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[14]),
	.O(traincnt_r[14])
);
defparam \traincnt_r_cZ[14] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[15]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[15]),
	.O(traincnt_r[15])
);
defparam \traincnt_r_cZ[15] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[16]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[16]),
	.O(traincnt_r[16])
);
defparam \traincnt_r_cZ[16] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[17]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[17]),
	.O(traincnt_r[17])
);
defparam \traincnt_r_cZ[17] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[18]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[18]),
	.O(traincnt_r[18])
);
defparam \traincnt_r_cZ[18] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[19]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[19]),
	.O(traincnt_r[19])
);
defparam \traincnt_r_cZ[19] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[20]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[20]),
	.O(traincnt_r[20])
);
defparam \traincnt_r_cZ[20] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[21]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[21]),
	.O(traincnt_r[21])
);
defparam \traincnt_r_cZ[21] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[22]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[22]),
	.O(traincnt_r[22])
);
defparam \traincnt_r_cZ[22] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[23]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[23]),
	.O(traincnt_r[23])
);
defparam \traincnt_r_cZ[23] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[24]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[24]),
	.O(traincnt_r[24])
);
defparam \traincnt_r_cZ[24] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[25]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[25]),
	.O(traincnt_r[25])
);
defparam \traincnt_r_cZ[25] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[26]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[26]),
	.O(traincnt_r[26])
);
defparam \traincnt_r_cZ[26] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[27]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[27]),
	.O(traincnt_r[27])
);
defparam \traincnt_r_cZ[27] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[28]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[28]),
	.O(traincnt_r[28])
);
defparam \traincnt_r_cZ[28] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[29]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[29]),
	.O(traincnt_r[29])
);
defparam \traincnt_r_cZ[29] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[30]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[30]),
	.O(traincnt_r[30])
);
defparam \traincnt_r_cZ[30] .INIT=4'h4;
  LUT2 \traincnt_r_cZ[31]  (
	.I0(reset_to_ctrl),
	.I1(traincnt_8_0[31]),
	.O(traincnt_r[31])
);
defparam \traincnt_r_cZ[31] .INIT=4'h4;
// @225:1466
  FDR \txctrl_Z[0]  (
	.Q(txctrl[0]),
	.D(N_931_i),
	.C(umr_clk),
	.R(N_1003_i)
);
// @225:1466
  FDR \txctrl_Z[1]  (
	.Q(txctrl[1]),
	.D(N_933_i),
	.C(umr_clk),
	.R(N_1003_i)
);
// @225:1466
  FDR rxctrl_Z (
	.Q(training_ctrl_rx_out),
	.D(N_934_i),
	.C(umr_clk),
	.R(N_1003_i)
);
// @225:2611
  FDR \infopipe_snd_inst.infopipe_empty_local_Z  (
	.Q(\infopipe_snd_inst.infopipe_empty_local ),
	.D(infopipe_empty_in),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[0]  (
	.Q(infopipe_data_arbiter[0]),
	.D(\infopipe_arbiter_inst.data_out_4 [0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[1]  (
	.Q(infopipe_data_arbiter[1]),
	.D(\infopipe_arbiter_inst.data_out_4 [1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[2]  (
	.Q(infopipe_data_arbiter[2]),
	.D(\infopipe_arbiter_inst.data_out_4 [2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[3]  (
	.Q(infopipe_data_arbiter[3]),
	.D(\infopipe_arbiter_inst.data_out_4 [3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[4]  (
	.Q(infopipe_data_arbiter[4]),
	.D(\infopipe_arbiter_inst.data_out_4 [4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[5]  (
	.Q(infopipe_data_arbiter[5]),
	.D(\infopipe_arbiter_inst.data_out_4 [5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[6]  (
	.Q(infopipe_data_arbiter[6]),
	.D(\infopipe_arbiter_inst.data_out_4 [6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[7]  (
	.Q(infopipe_data_arbiter[7]),
	.D(\infopipe_arbiter_inst.data_out_4 [7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[8]  (
	.Q(infopipe_data_arbiter[8]),
	.D(\infopipe_arbiter_inst.data_out_4 [8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[9]  (
	.Q(infopipe_data_arbiter[9]),
	.D(\infopipe_arbiter_inst.data_out_4 [9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[10]  (
	.Q(infopipe_data_arbiter[10]),
	.D(\infopipe_arbiter_inst.data_out_4 [10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[11]  (
	.Q(infopipe_data_arbiter[11]),
	.D(\infopipe_arbiter_inst.data_out_4 [11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[12]  (
	.Q(infopipe_data_arbiter[12]),
	.D(\infopipe_arbiter_inst.data_out_4 [12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[13]  (
	.Q(infopipe_data_arbiter[13]),
	.D(\infopipe_arbiter_inst.data_out_4 [13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[14]  (
	.Q(infopipe_data_arbiter[14]),
	.D(\infopipe_arbiter_inst.data_out_4 [14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[15]  (
	.Q(infopipe_data_arbiter[15]),
	.D(\infopipe_arbiter_inst.data_out_4 [15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[16]  (
	.Q(infopipe_data_arbiter[16]),
	.D(\infopipe_arbiter_inst.data_out_4 [16]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[17]  (
	.Q(infopipe_data_arbiter[17]),
	.D(\infopipe_arbiter_inst.data_out_4 [17]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[18]  (
	.Q(infopipe_data_arbiter[18]),
	.D(\infopipe_arbiter_inst.data_out_4 [18]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[32]  (
	.Q(infopipe_data_arbiter[32]),
	.D(VCC),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_arbiter_inst.current_set_i [1])
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[0]  (
	.Q(hstdm_cmd_script_data[0]),
	.D(\hstdm_ctrl_inst.command_data [0]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[1]  (
	.Q(hstdm_cmd_script_data[1]),
	.D(\hstdm_ctrl_inst.command_data [1]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[2]  (
	.Q(hstdm_cmd_script_data[2]),
	.D(\hstdm_ctrl_inst.command_data [2]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[3]  (
	.Q(hstdm_cmd_script_data[3]),
	.D(\hstdm_ctrl_inst.command_data [3]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[4]  (
	.Q(hstdm_cmd_script_data[4]),
	.D(\hstdm_ctrl_inst.command_data [4]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[5]  (
	.Q(hstdm_cmd_script_data[5]),
	.D(\hstdm_ctrl_inst.command_data [5]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[6]  (
	.Q(hstdm_cmd_script_data[6]),
	.D(\hstdm_ctrl_inst.command_data [6]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[7]  (
	.Q(hstdm_cmd_script_data[7]),
	.D(\hstdm_ctrl_inst.command_data [7]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[8]  (
	.Q(hstdm_cmd_script_data[8]),
	.D(\hstdm_ctrl_inst.command_data [8]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[9]  (
	.Q(hstdm_cmd_script_data[9]),
	.D(\hstdm_ctrl_inst.command_data [9]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[10]  (
	.Q(hstdm_cmd_script_data[10]),
	.D(\hstdm_ctrl_inst.command_data [10]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[11]  (
	.Q(hstdm_cmd_script_data[11]),
	.D(\hstdm_ctrl_inst.command_data [11]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[12]  (
	.Q(hstdm_cmd_script_data[12]),
	.D(\hstdm_ctrl_inst.command_data [12]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[13]  (
	.Q(hstdm_cmd_script_data[13]),
	.D(\hstdm_ctrl_inst.command_data [13]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[14]  (
	.Q(hstdm_cmd_script_data[14]),
	.D(\hstdm_ctrl_inst.command_data [14]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[15]  (
	.Q(hstdm_cmd_script_data[15]),
	.D(\hstdm_ctrl_inst.command_data [15]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[16]  (
	.Q(hstdm_cmd_script_data[16]),
	.D(\hstdm_ctrl_inst.command_data [16]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:844
  FDRE \hstdm_ctrl_inst.command_data_out_1_Z[17]  (
	.Q(hstdm_cmd_script_data[17]),
	.D(\hstdm_ctrl_inst.command_data [17]),
	.C(umr_clk),
	.R(umr_reset),
	.CE(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
// @225:837
  FDR \hstdm_ctrl_inst.command_status_Z[30]  (
	.Q(\hstdm_ctrl_inst.command_status [30]),
	.D(hstdm_cmd_script_ready_i),
	.C(umr_clk),
	.R(umr_reset)
);
// @225:837
  FDR \hstdm_ctrl_inst.command_status_Z[31]  (
	.Q(\hstdm_ctrl_inst.command_status [31]),
	.D(\hstdm_ctrl_inst.command_supported ),
	.C(umr_clk),
	.R(umr_reset)
);
// @225:679
  FDR \hstdm_ctrl_inst.TC_reset_c_pulse_Z  (
	.Q(\hstdm_ctrl_inst.TC_reset_c_pulse ),
	.D(\hstdm_ctrl_inst.TC_reset_c_pulse_4 ),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.command_issue_pulse_0_sqmuxa )
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[3]  (
	.Q(infopipe_data_out[3]),
	.D(infopipe_data_out_0_sqmuxa_set),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[2]  (
	.Q(infopipe_data_out[2]),
	.D(infopipe_data_out_0_sqmuxa_set_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[1]  (
	.Q(infopipe_data_out[1]),
	.D(infopipe_data_out_0_sqmuxa_set_1),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[0]  (
	.Q(infopipe_data_out[0]),
	.D(infopipe_data_out_0_sqmuxa_set_2),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT4 un1_traincnt_3_11_d_cZ (
	.I0(SIMULATION),
	.I1(traincnt23lto31_i_o2),
	.I2(N_539),
	.I3(N_425),
	.O(un1_traincnt_3_11_d)
);
defparam un1_traincnt_3_11_d_cZ.INIT=16'h2000;
  LUT5 un1_traincnt_3_axb_11_cZ (
	.I0(SIMULATION),
	.I1(traincnt[11]),
	.I2(traincnt23lto31_i_o2),
	.I3(N_539),
	.I4(N_425),
	.O(un1_traincnt_3_axb_11)
);
defparam un1_traincnt_3_axb_11_cZ.INIT=32'hC6CCCCCC;
// @225:651
  LUT5 \hstdm_ctrl_inst.data_out_6_iv[20]  (
	.I0(\hstdm_ctrl_inst.data_in [27]),
	.I1(hstdm_status[20]),
	.I2(un1_data_out15_1_0_a2_7_a2),
	.I3(\hstdm_ctrl_inst.un1_addr_of_data_out_7 ),
	.I4(\hstdm_ctrl_inst.un1_addr_of_data_out_6 ),
	.O(\hstdm_ctrl_inst.data_out_6 [20])
);
defparam \hstdm_ctrl_inst.data_out_6_iv[20] .INIT=32'hC5C5C5C0;
// @225:651
  LUT4 \hstdm_ctrl_inst.data_out_6_iv[3]  (
	.I0(\hstdm_ctrl_inst.data_in [27]),
	.I1(hstdm_status[3]),
	.I2(un1_data_out15_1_0_a2_7_a2),
	.I3(\hstdm_ctrl_inst.data_out_cnst_m_1 [3]),
	.O(\hstdm_ctrl_inst.data_out_6 [3])
);
defparam \hstdm_ctrl_inst.data_out_6_iv[3] .INIT=16'hC5C0;
// @225:651
  LUT4 \hstdm_ctrl_inst.data_out_6_iv[8]  (
	.I0(hstdm_status[8]),
	.I1(\hstdm_ctrl_inst.data_in [27]),
	.I2(un1_data_out15_1_0_a2_7_a2),
	.I3(\hstdm_ctrl_inst.data_out_cnst_m_1 [3]),
	.O(\hstdm_ctrl_inst.data_out_6 [8])
);
defparam \hstdm_ctrl_inst.data_out_6_iv[8] .INIT=16'hA3A0;
// @225:658
  LUT6 \hstdm_ctrl_inst.un1_addr_of_data_out_6_cZ  (
	.I0(\hstdm_ctrl_inst.un18lto5 ),
	.I1(\hstdm_ctrl_inst.data_in [7]),
	.I2(\hstdm_ctrl_inst.addr_of_data_out_i [0]),
	.I3(\hstdm_ctrl_inst.addr_of_data_out_i [1]),
	.I4(N_26),
	.I5(\hstdm_ctrl_inst.data_out_cnst_m_3 [3]),
	.O(\hstdm_ctrl_inst.un1_addr_of_data_out_6 )
);
defparam \hstdm_ctrl_inst.un1_addr_of_data_out_6_cZ .INIT=64'h0000100000000000;
// @225:658
  LUT6 \hstdm_ctrl_inst.un1_addr_of_data_out_7_cZ  (
	.I0(\hstdm_ctrl_inst.un1_addr_of_data_out_7_0 ),
	.I1(N_43),
	.I2(\hstdm_ctrl_inst.addr_of_data_out_i [0]),
	.I3(\hstdm_ctrl_inst.addr_of_data_out_i [1]),
	.I4(\hstdm_ctrl_inst.addr_of_data_out_i [2]),
	.I5(N_26),
	.O(\hstdm_ctrl_inst.un1_addr_of_data_out_7 )
);
defparam \hstdm_ctrl_inst.un1_addr_of_data_out_7_cZ .INIT=64'h0000000080000000;
// @225:651
  LUT6 \hstdm_ctrl_inst.data_out_cnst_m_1_cZ[3]  (
	.I0(\hstdm_ctrl_inst.un18lto5 ),
	.I1(\hstdm_ctrl_inst.data_in [7]),
	.I2(\hstdm_ctrl_inst.addr_of_data_out_i [0]),
	.I3(\hstdm_ctrl_inst.addr_of_data_out_i [1]),
	.I4(N_26),
	.I5(\hstdm_ctrl_inst.data_out_cnst_m_3 [3]),
	.O(\hstdm_ctrl_inst.data_out_cnst_m_1 [3])
);
defparam \hstdm_ctrl_inst.data_out_cnst_m_1_cZ[3] .INIT=64'h1000000000000000;
// @225:651
  LUT5 \hstdm_ctrl_inst.data_out_cnst_m_3_cZ[3]  (
	.I0(i2_i_20),
	.I1(data_out15_23_0_a2_2_a2_0_o2),
	.I2(N_984),
	.I3(N_43),
	.I4(\hstdm_ctrl_inst.addr_of_data_out_i [2]),
	.O(\hstdm_ctrl_inst.data_out_cnst_m_3 [3])
);
defparam \hstdm_ctrl_inst.data_out_cnst_m_3_cZ[3] .INIT=32'h00000001;
// @225:651
  LUT4 \hstdm_ctrl_inst.data_out_6_iv_0_0[31]  (
	.I0(hstdm_status[31]),
	.I1(\hstdm_ctrl_inst.command_status [31]),
	.I2(\hstdm_ctrl_inst.data_in [27]),
	.I3(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [31])
);
defparam \hstdm_ctrl_inst.data_out_6_iv_0_0[31] .INIT=16'hEAC0;
// @225:651
  LUT4 \hstdm_ctrl_inst.data_out_6_iv_0_0[30]  (
	.I0(\hstdm_ctrl_inst.command_status [30]),
	.I1(hstdm_status[30]),
	.I2(\hstdm_ctrl_inst.data_in [27]),
	.I3(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [30])
);
defparam \hstdm_ctrl_inst.data_out_6_iv_0_0[30] .INIT=16'hECA0;
// @225:634
  LUT5 \hstdm_ctrl_inst.addr_of_data_out_i_0[3]  (
	.I0(\hstdm_ctrl_inst.data_in [3]),
	.I1(\hstdm_ctrl_inst.enable_input_pulse ),
	.I2(TC_start_tx_word_c_4_0_a2_0_o2),
	.I3(un1_data_in_11_cry_4_O[2]),
	.I4(data_in_2_sqmuxa_i_o2),
	.O(N_26)
);
defparam \hstdm_ctrl_inst.addr_of_data_out_i_0[3] .INIT=32'h55554577;
// @225:651
  LUT6 \hstdm_ctrl_inst.addr_of_data_out_i_0[1]  (
	.I0(\hstdm_ctrl_inst.data_in [3]),
	.I1(\hstdm_ctrl_inst.data_in [1]),
	.I2(\hstdm_ctrl_inst.enable_input_pulse ),
	.I3(un1_data_in_11_cry_4_O[0]),
	.I4(TC_start_tx_word_c_4_0_a2_0_o2),
	.I5(data_in_2_sqmuxa_i_o2),
	.O(\hstdm_ctrl_inst.addr_of_data_out_i [1])
);
defparam \hstdm_ctrl_inst.addr_of_data_out_i_0[1] .INIT=64'h33337777303F757F;
// @225:634
  LUT6 \hstdm_ctrl_inst.addr_of_data_out_i_0_o2[2]  (
	.I0(\hstdm_ctrl_inst.data_in [3]),
	.I1(\hstdm_ctrl_inst.data_in [2]),
	.I2(\hstdm_ctrl_inst.enable_input_pulse ),
	.I3(TC_start_tx_word_c_4_0_a2_0_o2),
	.I4(un1_data_in_11_cry_4_O[1]),
	.I5(data_in_2_sqmuxa_i_o2),
	.O(\hstdm_ctrl_inst.addr_of_data_out_i [2])
);
defparam \hstdm_ctrl_inst.addr_of_data_out_i_0_o2[2] .INIT=64'h3377337730753F7F;
// @225:649
  LUT5 \hstdm_ctrl_inst.N_411_i  (
	.I0(\hstdm_ctrl_inst.data_in [3]),
	.I1(\hstdm_ctrl_inst.enable_input_pulse ),
	.I2(TC_start_tx_word_c_4_0_a2_0_o2),
	.I3(data_in_2_sqmuxa_i_o2),
	.I4(system_capim_rd_in),
	.O(N_411_i)
);
defparam \hstdm_ctrl_inst.N_411_i .INIT=32'hFFFFFFCD;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[0]  (
	.I0(hstdm_status[0]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [0])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[0] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[1]  (
	.I0(hstdm_status[1]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [1])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[1] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[2]  (
	.I0(hstdm_status[2]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [2])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[2] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[4]  (
	.I0(hstdm_status[4]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [4])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[4] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[5]  (
	.I0(hstdm_status[5]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [5])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[5] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[6]  (
	.I0(hstdm_status[6]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [6])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[6] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[7]  (
	.I0(hstdm_status[7]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [7])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[7] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[9]  (
	.I0(hstdm_status[9]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [9])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[9] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[10]  (
	.I0(hstdm_status[10]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [10])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[10] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[11]  (
	.I0(hstdm_status[11]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [11])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[11] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[12]  (
	.I0(hstdm_status[12]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [12])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[12] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[13]  (
	.I0(hstdm_status[13]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [13])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[13] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[14]  (
	.I0(hstdm_status[14]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [14])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[14] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[15]  (
	.I0(hstdm_status[15]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [15])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[15] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[16]  (
	.I0(hstdm_status[16]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [16])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[16] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[17]  (
	.I0(hstdm_status[17]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [17])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[17] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[18]  (
	.I0(hstdm_status[18]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [18])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[18] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[19]  (
	.I0(hstdm_status[19]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [19])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[19] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[21]  (
	.I0(hstdm_status[21]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [21])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[21] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[22]  (
	.I0(hstdm_status[22]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [22])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[22] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[23]  (
	.I0(hstdm_status[23]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [23])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[23] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[24]  (
	.I0(hstdm_status[24]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [24])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[24] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[25]  (
	.I0(hstdm_status[25]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [25])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[25] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[26]  (
	.I0(hstdm_status[26]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [26])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[26] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[27]  (
	.I0(hstdm_status[27]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [27])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[27] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[28]  (
	.I0(hstdm_status[28]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [28])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[28] .INIT=4'h8;
// @225:651
  LUT2 \hstdm_ctrl_inst.data_out_6_cZ[29]  (
	.I0(hstdm_status[29]),
	.I1(un1_data_out15_1_0_a2_7_a2),
	.O(\hstdm_ctrl_inst.data_out_6 [29])
);
defparam \hstdm_ctrl_inst.data_out_6_cZ[29] .INIT=4'h8;
// @225:651
  LUT6 \hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_a2  (
	.I0(\hstdm_ctrl_inst.un18lto5 ),
	.I1(i2_i_20),
	.I2(\hstdm_ctrl_inst.data_in [27]),
	.I3(\hstdm_ctrl_inst.data_in [4]),
	.I4(TC_reset_c_pulse_4_0_a2_0_o2),
	.I5(un1_data_out15_1_0_a2_7_o2_0),
	.O(un1_data_out15_1_0_a2_7_a2)
);
defparam \hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_a2 .INIT=64'h0000050700000006;
// @225:651
  LUT6 \hstdm_ctrl_inst.un18lt5_i_i  (
	.I0(\hstdm_ctrl_inst.data_in [4]),
	.I1(\hstdm_ctrl_inst.data_in [3]),
	.I2(\hstdm_ctrl_inst.enable_input_pulse ),
	.I3(TC_start_tx_word_c_4_0_a2_0_o2),
	.I4(addr_of_data_out_0_o2[4]),
	.I5(un1_data_in_11_cry_4_O[3]),
	.O(N_43)
);
defparam \hstdm_ctrl_inst.un18lt5_i_i .INIT=64'hAAAAAFAEAAAAAAAA;
// @225:572
  LUT5 \hstdm_ctrl_inst.data_in_2_sqmuxa_i_0  (
	.I0(data_in_2_sqmuxa_i_m2),
	.I1(data_in_2_sqmuxa_i_o2),
	.I2(system_capim_rd_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(data_in_2_sqmuxa_i_0)
);
defparam \hstdm_ctrl_inst.data_in_2_sqmuxa_i_0 .INIT=32'hFFFFFF20;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set  (
	.I0(infopipe_data_arbiter[11]),
	.I1(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I2(\infopipe_snd_inst.infopipe_data_out_5_sn_N_15_mux ),
	.I3(N_565),
	.I4(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I5(N_560),
	.O(infopipe_data_out_0_sqmuxa_set)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set .INIT=64'hFFCCEFEFFFCCECEC;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_0  (
	.I0(infopipe_data_arbiter[10]),
	.I1(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I2(N_565),
	.I3(\infopipe_snd_inst.infopipe_data_out_5_sn_N_15_mux ),
	.I4(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I5(N_559),
	.O(infopipe_data_out_0_sqmuxa_set_0)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_0 .INIT=64'hFCFCEEFFFCFCEECC;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_1  (
	.I0(infopipe_data_arbiter[9]),
	.I1(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I2(\infopipe_snd_inst.infopipe_data_out_5_sn_N_15_mux ),
	.I3(N_564),
	.I4(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I5(N_558),
	.O(infopipe_data_out_0_sqmuxa_set_1)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_1 .INIT=64'hFFCCEFEFFFCCECEC;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_2  (
	.I0(infopipe_data_arbiter[8]),
	.I1(N_563),
	.I2(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I3(\infopipe_snd_inst.infopipe_data_out_5_sn_N_15_mux ),
	.I4(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I5(N_557),
	.O(infopipe_data_out_0_sqmuxa_set_2)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_2 .INIT=64'hFCFCFAFFFCFCFAF0;
// @225:679
  LUT6 \hstdm_ctrl_inst.self_test_start_rx_out_e[0]  (
	.I0(self_test_start_rx_out[0]),
	.I1(i2_i_20),
	.I2(\hstdm_ctrl_inst.data_in [3]),
	.I3(\hstdm_ctrl_inst.data_in [27]),
	.I4(TC_reset_c_pulse_4_0_a2_0_o2),
	.I5(\hstdm_ctrl_inst.un1_command_data16_2_i_a2_3_a2_2 ),
	.O(\hstdm_ctrl_inst.self_test_start_rx_out_scalar )
);
defparam \hstdm_ctrl_inst.self_test_start_rx_out_e[0] .INIT=64'hAAAAAA8CAAAAAAAA;
// @225:679
  LUT6 \hstdm_ctrl_inst.self_test_start_rx_out_e[1]  (
	.I0(\hstdm_ctrl_inst.self_test_start_rx_out [1]),
	.I1(\hstdm_ctrl_inst.data_in [27]),
	.I2(i2_i_20),
	.I3(\hstdm_ctrl_inst.data_in [3]),
	.I4(\hstdm_ctrl_inst.un1_command_data16_2_i_a2_3_a2_2 ),
	.I5(TC_reset_c_pulse_4_0_a2_0_o2),
	.O(\hstdm_ctrl_inst.self_test_start_rx_out_0 )
);
defparam \hstdm_ctrl_inst.self_test_start_rx_out_e[1] .INIT=64'hAAAAAAAAB8A8AAAA;
// @225:1466
  LUT5 \hstdm_ctrl_inst.N_933_i  (
	.I0(\hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_5 ),
	.I1(\hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_0 ),
	.I2(\hstdm_ctrl_inst.txctrl_8_i_a2_1_1 [1]),
	.I3(N_533),
	.I4(\hstdm_ctrl_inst.txctrl_8_i_1 [1]),
	.O(N_933_i)
);
defparam \hstdm_ctrl_inst.N_933_i .INIT=32'h00007FFF;
// @225:1466
  LUT6 \hstdm_ctrl_inst.N_934_i  (
	.I0(SIMULATION),
	.I1(training_ctrl_end),
	.I2(traincnt23lto31_i_o2),
	.I3(\hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1 ),
	.I4(\hstdm_ctrl_inst.rxctrl_5_u_i_2 ),
	.I5(N_533),
	.O(N_934_i)
);
defparam \hstdm_ctrl_inst.N_934_i .INIT=64'h0000001B00001B1B;
// @225:688
  LUT6 \hstdm_ctrl_inst.un1_command_data16_4_i_a2_2  (
	.I0(i2_i_20),
	.I1(\hstdm_ctrl_inst.data_in [27]),
	.I2(\hstdm_ctrl_inst.un18lto5 ),
	.I3(N_541),
	.I4(\hstdm_ctrl_inst.un1_command_data16_4_i_a2_2_a2_1 ),
	.I5(TC_reset_c_pulse_4_0_a2_0_o2),
	.O(un1_command_data16_4_i_a2_2)
);
defparam \hstdm_ctrl_inst.un1_command_data16_4_i_a2_2 .INIT=64'h0000000003010200;
// @225:1466
  LUT6 \hstdm_ctrl_inst.N_931_i  (
	.I0(SIMULATION),
	.I1(SIMULATION_DISABLE_TRAINING),
	.I2(training_ctrl_end),
	.I3(traincnt23lto31_i_o2),
	.I4(\hstdm_ctrl_inst.txctrl_8_i_0 [0]),
	.I5(\hstdm_ctrl_inst.txctrl_8_i_a2_2 [0]),
	.O(N_931_i)
);
defparam \hstdm_ctrl_inst.N_931_i .INIT=64'h00008D8800008DAF;
// @225:651
  LUT6 \hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_o2_0  (
	.I0(\hstdm_ctrl_inst.data_in [4]),
	.I1(\hstdm_ctrl_inst.data_in [2]),
	.I2(\hstdm_ctrl_inst.data_in [3]),
	.I3(i2_i_20),
	.I4(N_541),
	.I5(N_419),
	.O(un1_data_out15_1_0_a2_7_o2_0)
);
defparam \hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_o2_0 .INIT=64'hFFFFFFFFF0F00080;
// @225:679
  LUT4 \hstdm_ctrl_inst.command_data_e[27]  (
	.I0(\hstdm_ctrl_inst.data_in [24]),
	.I1(\hstdm_ctrl_inst.data_in [11]),
	.I2(\hstdm_ctrl_inst.command_data [27]),
	.I3(un1_command_data16),
	.O(\hstdm_ctrl_inst.command_data_scalar )
);
defparam \hstdm_ctrl_inst.command_data_e[27] .INIT=16'hF0D8;
// @225:1552
  LUT4 hstdm_cmd_report_ready_e (
	.I0(hstdm_cmd_report_ready),
	.I1(hstdm_cmd_report_ack),
	.I2(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_0 ),
	.I3(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_3 ),
	.O(hstdm_cmd_report_ready_0)
);
defparam hstdm_cmd_report_ready_e.INIT=16'h3222;
// @225:1481
  LUT3 \hstdm_ctrl_inst.un8_txrstlto31_0_a2_0  (
	.I0(traincnt[15]),
	.I1(traincnt[16]),
	.I2(N_434),
	.O(N_533)
);
defparam \hstdm_ctrl_inst.un8_txrstlto31_0_a2_0 .INIT=8'h10;
// @225:1424
  LUT5 un1_traincnt_3_axb_14_cZ (
	.I0(SIMULATION),
	.I1(traincnt[14]),
	.I2(traincnt23lto31_i_o2),
	.I3(N_539),
	.I4(N_425),
	.O(un1_traincnt_3_axb_14)
);
defparam un1_traincnt_3_axb_14_cZ.INIT=32'h6C666666;
// @225:688
  LUT6 \hstdm_ctrl_inst.TC_reset_c_pulse_4_0_a2_0_a2  (
	.I0(i2_i_20),
	.I1(\hstdm_ctrl_inst.un18lto5 ),
	.I2(\hstdm_ctrl_inst.enable_input_pulse ),
	.I3(\hstdm_ctrl_inst.TC_reset_c_pulse_4_0_a2_0_a2_0 ),
	.I4(TC_start_rx_bit_c_4_0_a2_0_o2),
	.I5(TC_reset_c_pulse_4_0_a2_0_o2),
	.O(\hstdm_ctrl_inst.TC_reset_c_pulse_4 )
);
defparam \hstdm_ctrl_inst.TC_reset_c_pulse_4_0_a2_0_a2 .INIT=64'h0000000000001000;
// @225:651
  LUT6 \hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_a2_2  (
	.I0(\hstdm_ctrl_inst.data_in [0]),
	.I1(un1_data_in_11_cry_4_O[0]),
	.I2(\hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_a2_2_1 ),
	.I3(un1_data_in_11_cry_4_O[1]),
	.I4(un1_data_in_11_cry_4_O[2]),
	.I5(un1_data_in_11_cry_4_O[3]),
	.O(N_419)
);
defparam \hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_a2_2 .INIT=64'hF000000000200000;
// @225:688
  LUT5 \hstdm_ctrl_inst.TC_start_tx_word_c_4_0_a2_0_a2_0  (
	.I0(\hstdm_ctrl_inst.data_in [4]),
	.I1(i2_i_20),
	.I2(\hstdm_ctrl_inst.enable_input_pulse ),
	.I3(\hstdm_ctrl_inst.un18lto5 ),
	.I4(TC_reset_c_pulse_4_0_a2_0_o2),
	.O(TC_start_tx_word_c_4_0_a2_0_a2_0)
);
defparam \hstdm_ctrl_inst.TC_start_tx_word_c_4_0_a2_0_a2_0 .INIT=32'h00001000;
// @225:1467
  LUT6 \hstdm_ctrl_inst.txctrl_8_i_1_cZ[1]  (
	.I0(SIMULATION),
	.I1(SIMULATION_DISABLE_TRAINING),
	.I2(training_ctrl_word_start),
	.I3(training_ctrl_end),
	.I4(traincnt23lto31_i_o2),
	.I5(N_341),
	.O(\hstdm_ctrl_inst.txctrl_8_i_1 [1])
);
defparam \hstdm_ctrl_inst.txctrl_8_i_1_cZ[1] .INIT=64'h7727772777275505;
// @225:1467
  LUT6 \hstdm_ctrl_inst.rxctrl_5_u_i_2_cZ  (
	.I0(SIMULATION),
	.I1(training_ctrl_rx_start),
	.I2(traincnt[26]),
	.I3(N_539),
	.I4(N_425),
	.I5(txctrl_8_i_o2_1[0]),
	.O(\hstdm_ctrl_inst.rxctrl_5_u_i_2 )
);
defparam \hstdm_ctrl_inst.rxctrl_5_u_i_2_cZ .INIT=64'hBBB1B1B1BB111111;
// @225:679
  LUT6 \hstdm_ctrl_inst.command_issue_pulse_r  (
	.I0(i2_i_20),
	.I1(\hstdm_ctrl_inst.un18lto5 ),
	.I2(\hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_0 ),
	.I3(\hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_2 ),
	.I4(\hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_3_1 ),
	.I5(\hstdm_ctrl_inst.command_issue_pulse_0_sqmuxa ),
	.O(\hstdm_ctrl_inst.command_issue_pulse_0 )
);
defparam \hstdm_ctrl_inst.command_issue_pulse_r .INIT=64'h8000000000000000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[0]  (
	.I0(infopipe_data_arbiter[12]),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(infopipe_data_arbiter[4]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(infopipe_data_arbiter[0]),
	.I5(un1_sndcnt_c4),
	.O(N_557)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[0] .INIT=64'hC088C088CCCC0000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[1]  (
	.I0(infopipe_data_arbiter[13]),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(\infopipe_snd_inst.sndcnt [1]),
	.I3(infopipe_data_arbiter[5]),
	.I4(infopipe_data_arbiter[1]),
	.I5(un1_sndcnt_c4),
	.O(N_558)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[1] .INIT=64'hC808C808CCCC0000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[2]  (
	.I0(infopipe_data_arbiter[14]),
	.I1(infopipe_data_arbiter[6]),
	.I2(\infopipe_snd_inst.sndcnt [1]),
	.I3(\infopipe_snd_inst.state [0]),
	.I4(infopipe_data_arbiter[2]),
	.I5(un1_sndcnt_c4),
	.O(N_559)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[2] .INIT=64'hCA00CA00FF000000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[3]  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(infopipe_data_arbiter[3]),
	.I2(\infopipe_snd_inst.sndcnt [1]),
	.I3(infopipe_data_arbiter[15]),
	.I4(infopipe_data_arbiter[7]),
	.I5(un1_sndcnt_c4),
	.O(N_560)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[3] .INIT=64'hAAA00A0088888888;
// @225:770
  LUT6 \hstdm_ctrl_inst.N_495_i  (
	.I0(\hstdm_ctrl_inst.TC_start_tx_word_c ),
	.I1(\hstdm_ctrl_inst.TC_start_rx_bit_c ),
	.I2(\hstdm_ctrl_inst.TC_start_tx_bit_c ),
	.I3(\hstdm_ctrl_inst.tc_status [0]),
	.I4(\hstdm_ctrl_inst.tc_status [1]),
	.I5(N_498),
	.O(N_495_i)
);
defparam \hstdm_ctrl_inst.N_495_i .INIT=64'h00000000FFAA33F0;
// @225:770
  LUT4 \hstdm_ctrl_inst.un1_tc_status26_9_i_cZ  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I1(\hstdm_ctrl_inst.TC_reset_c_pulse ),
	.I2(\hstdm_ctrl_inst.tc_status [2]),
	.I3(ANC0_3),
	.O(\hstdm_ctrl_inst.un1_tc_status26_9_i )
);
defparam \hstdm_ctrl_inst.un1_tc_status26_9_i_cZ .INIT=16'hCDCC;
// @225:770
  LUT6 \hstdm_ctrl_inst.N_18_0_m_i  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I1(\hstdm_ctrl_inst.tc_pause_cnt [3]),
	.I2(\hstdm_ctrl_inst.tc_pause_cnt [1]),
	.I3(\hstdm_ctrl_inst.tc_pause_cnt [0]),
	.I4(\hstdm_ctrl_inst.tc_pause_cnt [2]),
	.I5(N_462),
	.O(N_18_0_m_i)
);
defparam \hstdm_ctrl_inst.N_18_0_m_i .INIT=64'hFFFFFFFFCCCCCCC2;
// @225:688
  LUT3 \hstdm_ctrl_inst.TC_reset_c_pulse_4_0_a2_0_o2  (
	.I0(\hstdm_ctrl_inst.data_in [7]),
	.I1(data_out15_23_0_a2_2_a2_0_o2),
	.I2(N_984),
	.O(TC_reset_c_pulse_4_0_a2_0_o2)
);
defparam \hstdm_ctrl_inst.TC_reset_c_pulse_4_0_a2_0_o2 .INIT=8'hFE;
  LUT6 \infopipe_arbiter_inst.number_of_ack_for_reporting_flagslde  (
	.I0(hstdm_cmd_report_ack),
	.I1(req_done_in),
	.I2(hstdm_cmd_report_ready),
	.I3(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_0 ),
	.I4(infopipe_reset),
	.I5(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_3 ),
	.O(number_of_ack_for_reporting_flagse)
);
defparam \infopipe_arbiter_inst.number_of_ack_for_reporting_flagslde .INIT=64'hFFFF0504FFFF0404;
// @225:851
  LUT3 \hstdm_ctrl_inst.command_data_out_0_sqmuxa_cZ  (
	.I0(\hstdm_ctrl_inst.command_issue_pulse ),
	.I1(\hstdm_ctrl_inst.cmd_state [0]),
	.I2(\hstdm_ctrl_inst.command_supported ),
	.O(\hstdm_ctrl_inst.command_data_out_0_sqmuxa )
);
defparam \hstdm_ctrl_inst.command_data_out_0_sqmuxa_cZ .INIT=8'h20;
// @225:1467
  LUT5 \hstdm_ctrl_inst.txctrl_8_i_0_cZ[0]  (
	.I0(SIMULATION),
	.I1(SIMULATION_DISABLE_TRAINING),
	.I2(txctrl1_inv_delay),
	.I3(traincnt[26]),
	.I4(txctrl_8_i_o2_1[0]),
	.O(\hstdm_ctrl_inst.txctrl_8_i_0 [0])
);
defparam \hstdm_ctrl_inst.txctrl_8_i_0_cZ[0] .INIT=32'h27050505;
// @225:658
  LUT5 \hstdm_ctrl_inst.un1_addr_of_data_out_7_0_cZ  (
	.I0(i2_i_20),
	.I1(\hstdm_ctrl_inst.un18lto5 ),
	.I2(\hstdm_ctrl_inst.data_in [7]),
	.I3(data_out15_23_0_a2_2_a2_0_o2),
	.I4(N_984),
	.O(\hstdm_ctrl_inst.un1_addr_of_data_out_7_0 )
);
defparam \hstdm_ctrl_inst.un1_addr_of_data_out_7_0_cZ .INIT=32'h00000001;
// @225:770
  LUT6 \hstdm_ctrl_inst.training_ctrl_end_out_e  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I1(training_ctrl_end),
	.I2(\hstdm_ctrl_inst.tc_status [2]),
	.I3(\hstdm_ctrl_inst.tc_status [0]),
	.I4(\hstdm_ctrl_inst.tc_status [1]),
	.I5(ANC0_3),
	.O(\hstdm_ctrl_inst.training_ctrl_end_out )
);
defparam \hstdm_ctrl_inst.training_ctrl_end_out_e .INIT=64'hCCCCCCD8CCCCCCCC;
// @225:770
  LUT6 \hstdm_ctrl_inst.training_ctrl_rx_start_out_e  (
	.I0(training_ctrl_rx_start),
	.I1(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I2(\hstdm_ctrl_inst.tc_status [2]),
	.I3(\hstdm_ctrl_inst.tc_status [0]),
	.I4(\hstdm_ctrl_inst.tc_status [1]),
	.I5(ANC0_3),
	.O(\hstdm_ctrl_inst.training_ctrl_rx_start_out )
);
defparam \hstdm_ctrl_inst.training_ctrl_rx_start_out_e .INIT=64'hABABAA88AAAAAAAA;
// @225:770
  LUT6 \hstdm_ctrl_inst.training_ctrl_tx_start_out_e  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I1(training_ctrl_tx_start),
	.I2(\hstdm_ctrl_inst.tc_status [2]),
	.I3(\hstdm_ctrl_inst.tc_status [0]),
	.I4(\hstdm_ctrl_inst.tc_status [1]),
	.I5(ANC0_3),
	.O(\hstdm_ctrl_inst.training_ctrl_tx_start_out )
);
defparam \hstdm_ctrl_inst.training_ctrl_tx_start_out_e .INIT=64'hCCCCCDC8CCCCCCCC;
// @225:770
  LUT6 \hstdm_ctrl_inst.training_ctrl_word_start_out_e  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I1(training_ctrl_word_start),
	.I2(\hstdm_ctrl_inst.tc_status [2]),
	.I3(\hstdm_ctrl_inst.tc_status [0]),
	.I4(\hstdm_ctrl_inst.tc_status [1]),
	.I5(ANC0_3),
	.O(\hstdm_ctrl_inst.training_ctrl_word_start_out )
);
defparam \hstdm_ctrl_inst.training_ctrl_word_start_out_e .INIT=64'hCDCCCC88CCCCCCCC;
// @225:688
  LUT5 \hstdm_ctrl_inst.un1_command_data16  (
	.I0(\hstdm_ctrl_inst.data_in [24]),
	.I1(\hstdm_ctrl_inst.data_in [25]),
	.I2(\hstdm_ctrl_inst.data_in [27]),
	.I3(\hstdm_ctrl_inst.data_in [26]),
	.I4(\hstdm_ctrl_inst.enable_input_pulse ),
	.O(un1_command_data16)
);
defparam \hstdm_ctrl_inst.un1_command_data16 .INIT=32'hFF9FFFFF;
// @225:1467
  LUT5 \hstdm_ctrl_inst.training_tx_done_6_u_0_a2  (
	.I0(SIMULATION),
	.I1(SIMULATION_DISABLE_TRAINING),
	.I2(traincnt[25]),
	.I3(traincnt[26]),
	.I4(traincnt23lto31_i_o2_1),
	.O(N_391)
);
defparam \hstdm_ctrl_inst.training_tx_done_6_u_0_a2 .INIT=32'h20000000;
// @225:1482
  LUT5 \hstdm_ctrl_inst.un8_rxrstlto31_0_a2_1  (
	.I0(traincnt[18]),
	.I1(traincnt[19]),
	.I2(traincnt23lto31_i_o2),
	.I3(txctrl_8_i_o2_2[0]),
	.I4(N_425),
	.O(N_434)
);
defparam \hstdm_ctrl_inst.un8_rxrstlto31_0_a2_1 .INIT=32'h00010000;
// @225:834
  LUT6 \hstdm_ctrl_inst.command_supported_cZ  (
	.I0(\hstdm_ctrl_inst.command_data [29]),
	.I1(\hstdm_ctrl_inst.command_data [16]),
	.I2(\hstdm_ctrl_inst.command_data [17]),
	.I3(\hstdm_ctrl_inst.command_data [28]),
	.I4(\hstdm_ctrl_inst.command_supported_0 ),
	.I5(\hstdm_ctrl_inst.command_supported_1 ),
	.O(\hstdm_ctrl_inst.command_supported )
);
defparam \hstdm_ctrl_inst.command_supported_cZ .INIT=64'h0014000000000000;
// @225:702
  LUT6 \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_3_1_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [11]),
	.I1(\hstdm_ctrl_inst.data_in [24]),
	.I2(\hstdm_ctrl_inst.data_in [4]),
	.I3(\hstdm_ctrl_inst.data_in [3]),
	.I4(command_issue_pulse6_0_a2_24_o2),
	.I5(\hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_1 ),
	.O(\hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_3_1 )
);
defparam \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_3_1_cZ .INIT=64'h0000800000000000;
// @225:1467
  LUT6 \hstdm_ctrl_inst.txctrl_8_i_a2_2_0[0]  (
	.I0(traincnt[18]),
	.I1(traincnt[19]),
	.I2(traincnt[16]),
	.I3(traincnt[17]),
	.I4(txctrl_8_i_o2_2[0]),
	.I5(N_425),
	.O(\hstdm_ctrl_inst.txctrl_8_i_a2_2 [0])
);
defparam \hstdm_ctrl_inst.txctrl_8_i_a2_2_0[0] .INIT=64'h0000111300000000;
// @225:1467
  LUT6 \hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_6  (
	.I0(traincnt[12]),
	.I1(traincnt[13]),
	.I2(traincnt[14]),
	.I3(traincnt[17]),
	.I4(\hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_0 ),
	.I5(\hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_5 ),
	.O(\hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1 )
);
defparam \hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_6 .INIT=64'h0001000000000000;
// @225:1467
  LUT5 \hstdm_ctrl_inst.training_done_4_0  (
	.I0(SIMULATION),
	.I1(SIMULATION_DISABLE_TRAINING),
	.I2(flags_in[5]),
	.I3(sim_flags_out[2]),
	.I4(reset_to_ctrl),
	.O(training_done_4)
);
defparam \hstdm_ctrl_inst.training_done_4_0 .INIT=32'h7000F888;
// @225:1467
  LUT6 \hstdm_ctrl_inst.txctrl_8_i_o2_1[0]  (
	.I0(traincnt[20]),
	.I1(traincnt[21]),
	.I2(traincnt[23]),
	.I3(traincnt[24]),
	.I4(traincnt[22]),
	.I5(traincnt[25]),
	.O(txctrl_8_i_o2_1[0])
);
defparam \hstdm_ctrl_inst.txctrl_8_i_o2_1[0] .INIT=64'hFFFFFFFF80000000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_9[0]  (
	.I0(CO0_0),
	.I1(\infopipe_snd_inst.sndcnt [2]),
	.I2(infopipe_data_arbiter[18]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(infopipe_data_arbiter[16]),
	.I5(infopipe_data_arbiter[32]),
	.O(N_563)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_9[0] .INIT=64'hFBF373F3C8C040C0;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_9[1]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(CO0_0),
	.I2(infopipe_data_arbiter[17]),
	.I3(\infopipe_snd_inst.sndcnt [2]),
	.I4(infopipe_data_arbiter[18]),
	.I5(infopipe_data_arbiter[32]),
	.O(N_564)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_9[1] .INIT=64'hF7FF80FFF7008000;
// @225:2645
  LUT4 \infopipe_snd_inst.un1_sndcnt_c4  (
	.I0(\infopipe_snd_inst.sndcnt [3]),
	.I1(\infopipe_snd_inst.sndcnt [2]),
	.I2(CO0_0),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.O(un1_sndcnt_c4)
);
defparam \infopipe_snd_inst.un1_sndcnt_c4 .INIT=16'h5777;
  LUT5 \hstdm_ctrl_inst.N_452_a2  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I1(\hstdm_ctrl_inst.tc_status [2]),
	.I2(\hstdm_ctrl_inst.tc_status [0]),
	.I3(\hstdm_ctrl_inst.tc_status [1]),
	.I4(ANC0_3),
	.O(N_462)
);
defparam \hstdm_ctrl_inst.N_452_a2 .INIT=32'h00040000;
// @225:651
  LUT6 \hstdm_ctrl_inst.data_out15_26_0_a2_0_a2_0_o2  (
	.I0(\hstdm_ctrl_inst.data_in [22]),
	.I1(\hstdm_ctrl_inst.data_in [20]),
	.I2(\hstdm_ctrl_inst.data_in [19]),
	.I3(\hstdm_ctrl_inst.data_in [23]),
	.I4(\hstdm_ctrl_inst.data_in [21]),
	.I5(\hstdm_ctrl_inst.data_out15_26_0_a2_0_a2_0_o2_3 ),
	.O(N_984)
);
defparam \hstdm_ctrl_inst.data_out15_26_0_a2_0_a2_0_o2 .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2711
  LUT6 \infopipe_arbiter_inst.current_set_2_sqmuxa_cZ  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(hstdm_cmd_script_ready_ff2),
	.I2(hstdm_cmd_report_ready),
	.I3(hstdm_cmd_report_ack),
	.I4(hstdm_cmd_script_ack),
	.I5(infopipe_reset),
	.O(\infopipe_arbiter_inst.current_set_2_sqmuxa )
);
defparam \infopipe_arbiter_inst.current_set_2_sqmuxa_cZ .INIT=64'h0000000000000020;
// @225:651
  LUT6 \hstdm_ctrl_inst.data_out15_23_0_a2_2_a2_0_o2  (
	.I0(\hstdm_ctrl_inst.data_in [11]),
	.I1(\hstdm_ctrl_inst.data_in [15]),
	.I2(\hstdm_ctrl_inst.data_in [14]),
	.I3(\hstdm_ctrl_inst.data_in [12]),
	.I4(\hstdm_ctrl_inst.data_in [13]),
	.I5(\hstdm_ctrl_inst.data_out15_23_0_a2_2_a2_0_o2_0 ),
	.O(data_out15_23_0_a2_2_a2_0_o2)
);
defparam \hstdm_ctrl_inst.data_out15_23_0_a2_2_a2_0_o2 .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_956_i  (
	.I0(un1_data_in_11_cry_4_O[1]),
	.I1(system_capim_data_in[2]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_956_i)
);
defparam \hstdm_ctrl_inst.N_956_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_955_i  (
	.I0(un1_data_in_11_cry_4_O[4]),
	.I1(system_capim_data_in[5]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_955_i)
);
defparam \hstdm_ctrl_inst.N_955_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_954_i  (
	.I0(un1_data_in_11_cry_4_O[7]),
	.I1(system_capim_data_in[8]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_954_i)
);
defparam \hstdm_ctrl_inst.N_954_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_953_i  (
	.I0(system_capim_data_in[9]),
	.I1(system_capim_wr_in),
	.I2(umr_reset),
	.I3(un1_data_in_11_cry_12_O[0]),
	.O(N_953_i)
);
defparam \hstdm_ctrl_inst.N_953_i .INIT=16'h0B08;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_952_i  (
	.I0(un1_data_in_11_cry_12_O[1]),
	.I1(system_capim_data_in[10]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_952_i)
);
defparam \hstdm_ctrl_inst.N_952_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_951_i  (
	.I0(un1_data_in_11_cry_12_O[2]),
	.I1(system_capim_data_in[11]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_951_i)
);
defparam \hstdm_ctrl_inst.N_951_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_950_i  (
	.I0(un1_data_in_11_cry_12_O[3]),
	.I1(system_capim_data_in[12]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_950_i)
);
defparam \hstdm_ctrl_inst.N_950_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_949_i  (
	.I0(un1_data_in_11_cry_12_O[4]),
	.I1(system_capim_data_in[13]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_949_i)
);
defparam \hstdm_ctrl_inst.N_949_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_948_i  (
	.I0(system_capim_data_in[14]),
	.I1(system_capim_wr_in),
	.I2(umr_reset),
	.I3(un1_data_in_11_cry_12_O[5]),
	.O(N_948_i)
);
defparam \hstdm_ctrl_inst.N_948_i .INIT=16'h0B08;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_947_i  (
	.I0(system_capim_data_in[15]),
	.I1(system_capim_wr_in),
	.I2(umr_reset),
	.I3(un1_data_in_11_cry_12_O[6]),
	.O(N_947_i)
);
defparam \hstdm_ctrl_inst.N_947_i .INIT=16'h0B08;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_946_i  (
	.I0(un1_data_in_11_cry_12_O[7]),
	.I1(system_capim_data_in[16]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_946_i)
);
defparam \hstdm_ctrl_inst.N_946_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_945_i  (
	.I0(un1_data_in_11_cry_20_O[0]),
	.I1(system_capim_data_in[17]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_945_i)
);
defparam \hstdm_ctrl_inst.N_945_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_944_i  (
	.I0(un1_data_in_11_cry_20_O[1]),
	.I1(system_capim_data_in[18]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_944_i)
);
defparam \hstdm_ctrl_inst.N_944_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_943_i  (
	.I0(un1_data_in_11_cry_20_O[2]),
	.I1(system_capim_data_in[19]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_943_i)
);
defparam \hstdm_ctrl_inst.N_943_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_942_i  (
	.I0(un1_data_in_11_cry_20_O[3]),
	.I1(system_capim_data_in[20]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_942_i)
);
defparam \hstdm_ctrl_inst.N_942_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_941_i  (
	.I0(system_capim_data_in[21]),
	.I1(system_capim_wr_in),
	.I2(umr_reset),
	.I3(un1_data_in_11_cry_20_O[4]),
	.O(N_941_i)
);
defparam \hstdm_ctrl_inst.N_941_i .INIT=16'h0B08;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_940_i  (
	.I0(un1_data_in_11_cry_20_O[5]),
	.I1(system_capim_data_in[22]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_940_i)
);
defparam \hstdm_ctrl_inst.N_940_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_939_i  (
	.I0(system_capim_data_in[23]),
	.I1(system_capim_wr_in),
	.I2(umr_reset),
	.I3(un1_data_in_11_cry_20_O[6]),
	.O(N_939_i)
);
defparam \hstdm_ctrl_inst.N_939_i .INIT=16'h0B08;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_938_i  (
	.I0(un1_data_in_11_cry_20_O[7]),
	.I1(system_capim_data_in[24]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_938_i)
);
defparam \hstdm_ctrl_inst.N_938_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_937_i  (
	.I0(un1_data_in_11_s_27_O[0]),
	.I1(system_capim_data_in[25]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_937_i)
);
defparam \hstdm_ctrl_inst.N_937_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_936_i  (
	.I0(un1_data_in_11_s_27_O[1]),
	.I1(system_capim_data_in[26]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_936_i)
);
defparam \hstdm_ctrl_inst.N_936_i .INIT=16'h00CA;
// @225:566
  LUT4 \hstdm_ctrl_inst.N_935_i  (
	.I0(un1_data_in_11_s_27_O[2]),
	.I1(system_capim_data_in[27]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(N_935_i)
);
defparam \hstdm_ctrl_inst.N_935_i .INIT=16'h00CA;
// @225:986
  LUT2 N_4_mux_i_cZ (
	.I0(\reset_gen_inst.reset_pulse_long ),
	.I1(umr_reset),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
// @225:1467
  LUT5 \hstdm_ctrl_inst.rxctrl_5_u_i_a2_3  (
	.I0(traincnt[18]),
	.I1(traincnt[19]),
	.I2(traincnt[20]),
	.I3(traincnt[21]),
	.I4(traincnt[22]),
	.O(N_539)
);
defparam \hstdm_ctrl_inst.rxctrl_5_u_i_a2_3 .INIT=32'h0000001F;
// @225:771
  LUT4 \hstdm_ctrl_inst.tc_status_7_i_o3[0]  (
	.I0(\hstdm_ctrl_inst.TC_reset_c_pulse ),
	.I1(\hstdm_ctrl_inst.TC_end_c ),
	.I2(\hstdm_ctrl_inst.tc_status [0]),
	.I3(\hstdm_ctrl_inst.tc_status [1]),
	.O(N_498)
);
defparam \hstdm_ctrl_inst.tc_status_7_i_o3[0] .INIT=16'hEAAA;
  LUT3 \hstdm_ctrl_inst.N_930_i  (
	.I0(SIMULATION),
	.I1(SIMULATION_DISABLE_TRAINING),
	.I2(flags_in[3]),
	.O(sim_flags_out[1])
);
defparam \hstdm_ctrl_inst.N_930_i .INIT=8'h70;
// @225:2632
  LUT4 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_cZ  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(infopipe_ready_arbiter),
	.I2(\infopipe_snd_inst.state [1]),
	.I3(\infopipe_snd_inst.infopipe_empty_local ),
	.O(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa )
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_cZ .INIT=16'h0400;
// @225:1427
  LUT5 \hstdm_ctrl_inst.traincnt23lto31_i_o2  (
	.I0(traincnt[27]),
	.I1(traincnt[28]),
	.I2(traincnt[29]),
	.I3(traincnt[30]),
	.I4(traincnt[31]),
	.O(traincnt23lto31_i_o2)
);
defparam \hstdm_ctrl_inst.traincnt23lto31_i_o2 .INIT=32'hFFFFFFFE;
// @225:1467
  LUT6 \hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_0_cZ  (
	.I0(traincnt[1]),
	.I1(traincnt[2]),
	.I2(traincnt[8]),
	.I3(traincnt[9]),
	.I4(traincnt[10]),
	.I5(traincnt[11]),
	.O(\hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_0 )
);
defparam \hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_0_cZ .INIT=64'h0000000000000001;
// @225:1467
  LUT6 \hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_5_cZ  (
	.I0(traincnt[3]),
	.I1(traincnt[4]),
	.I2(traincnt[5]),
	.I3(traincnt[6]),
	.I4(traincnt[7]),
	.I5(traincnt[0]),
	.O(\hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_5 )
);
defparam \hstdm_ctrl_inst.rxctrl_5_u_i_a2_2_1_5_cZ .INIT=64'h0000000000000001;
// @225:1561
  LUT6 \infopipe_arbiter_inst.hstdm_cmd_report_ready11_0_cZ  (
	.I0(number_of_ack_for_reporting_flags[2]),
	.I1(number_of_ack_for_reporting_flags[3]),
	.I2(number_of_ack_for_reporting_flags[1]),
	.I3(number_of_ack_for_reporting_flags[6]),
	.I4(number_of_ack_for_reporting_flags[0]),
	.I5(number_of_ack_for_reporting_flags[9]),
	.O(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_0 )
);
defparam \infopipe_arbiter_inst.hstdm_cmd_report_ready11_0_cZ .INIT=64'h0000000000000001;
// @225:1561
  LUT6 \infopipe_arbiter_inst.hstdm_cmd_report_ready11_3_cZ  (
	.I0(number_of_ack_for_reporting_flags[8]),
	.I1(number_of_ack_for_reporting_flags[11]),
	.I2(number_of_ack_for_reporting_flags[5]),
	.I3(number_of_ack_for_reporting_flags[7]),
	.I4(number_of_ack_for_reporting_flags[10]),
	.I5(number_of_ack_for_reporting_flags[4]),
	.O(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_3 )
);
defparam \infopipe_arbiter_inst.hstdm_cmd_report_ready11_3_cZ .INIT=64'h0000000000000001;
// @225:651
  LUT6 \hstdm_ctrl_inst.data_out15_26_0_a2_0_a2_0_o2_3_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [25]),
	.I1(\hstdm_ctrl_inst.data_in [17]),
	.I2(\hstdm_ctrl_inst.data_in [24]),
	.I3(\hstdm_ctrl_inst.data_in [16]),
	.I4(\hstdm_ctrl_inst.data_in [26]),
	.I5(\hstdm_ctrl_inst.data_in [18]),
	.O(\hstdm_ctrl_inst.data_out15_26_0_a2_0_a2_0_o2_3 )
);
defparam \hstdm_ctrl_inst.data_out15_26_0_a2_0_a2_0_o2_3_cZ .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:702
  LUT6 \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_0_0  (
	.I0(\hstdm_ctrl_inst.data_in [17]),
	.I1(\hstdm_ctrl_inst.data_in [21]),
	.I2(\hstdm_ctrl_inst.data_in [23]),
	.I3(\hstdm_ctrl_inst.data_in [19]),
	.I4(\hstdm_ctrl_inst.data_in [16]),
	.I5(\hstdm_ctrl_inst.data_in [18]),
	.O(\hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_0 )
);
defparam \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_0_0 .INIT=64'h8000000000000000;
// @225:702
  LUT6 \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_1_0  (
	.I0(\hstdm_ctrl_inst.data_in [22]),
	.I1(\hstdm_ctrl_inst.data_in [26]),
	.I2(\hstdm_ctrl_inst.data_in [9]),
	.I3(\hstdm_ctrl_inst.data_in [12]),
	.I4(\hstdm_ctrl_inst.data_in [25]),
	.I5(\hstdm_ctrl_inst.data_in [20]),
	.O(\hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_1 )
);
defparam \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_1_0 .INIT=64'h8000000000000000;
// @225:702
  LUT6 \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_2_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [14]),
	.I1(\hstdm_ctrl_inst.data_in [15]),
	.I2(\hstdm_ctrl_inst.data_in [10]),
	.I3(\hstdm_ctrl_inst.data_in [13]),
	.I4(\hstdm_ctrl_inst.data_in [8]),
	.I5(\hstdm_ctrl_inst.data_in [7]),
	.O(\hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_2 )
);
defparam \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_a2_2_cZ .INIT=64'h8000000000000000;
// @225:834
  LUT6 \hstdm_ctrl_inst.command_supported_0_cZ  (
	.I0(\hstdm_ctrl_inst.command_data [27]),
	.I1(\hstdm_ctrl_inst.command_data [30]),
	.I2(\hstdm_ctrl_inst.command_data [24]),
	.I3(\hstdm_ctrl_inst.command_data [26]),
	.I4(\hstdm_ctrl_inst.command_data [31]),
	.I5(\hstdm_ctrl_inst.command_data [25]),
	.O(\hstdm_ctrl_inst.command_supported_0 )
);
defparam \hstdm_ctrl_inst.command_supported_0_cZ .INIT=64'h0000000000000001;
// @225:834
  LUT6 \hstdm_ctrl_inst.command_supported_1_cZ  (
	.I0(\hstdm_ctrl_inst.command_data [18]),
	.I1(\hstdm_ctrl_inst.command_data [19]),
	.I2(\hstdm_ctrl_inst.command_data [21]),
	.I3(\hstdm_ctrl_inst.command_data [22]),
	.I4(\hstdm_ctrl_inst.command_data [23]),
	.I5(\hstdm_ctrl_inst.command_data [20]),
	.O(\hstdm_ctrl_inst.command_supported_1 )
);
defparam \hstdm_ctrl_inst.command_supported_1_cZ .INIT=64'h0000000000000001;
// @225:688
  LUT6 \hstdm_ctrl_inst.un1_command_data16_2_i_a2_3_a2_2_cZ  (
	.I0(i2_i_20),
	.I1(\hstdm_ctrl_inst.un18lto5 ),
	.I2(\hstdm_ctrl_inst.data_in [4]),
	.I3(\hstdm_ctrl_inst.enable_input_pulse ),
	.I4(\hstdm_ctrl_inst.data_in [2]),
	.I5(TC_start_rx_bit_c_4_0_a2_0_o2),
	.O(\hstdm_ctrl_inst.un1_command_data16_2_i_a2_3_a2_2 )
);
defparam \hstdm_ctrl_inst.un1_command_data16_2_i_a2_3_a2_2_cZ .INIT=64'h0000000012000000;
// @225:1467
  LUT5 \hstdm_ctrl_inst.txctrl_8_i_a2_1_1_cZ[1]  (
	.I0(SIMULATION),
	.I1(traincnt[12]),
	.I2(traincnt[13]),
	.I3(traincnt[14]),
	.I4(traincnt[17]),
	.O(\hstdm_ctrl_inst.txctrl_8_i_a2_1_1 [1])
);
defparam \hstdm_ctrl_inst.txctrl_8_i_a2_1_1_cZ[1] .INIT=32'h00000001;
// @225:567
  LUT4 \hstdm_ctrl_inst.data_in_6_cZ[7]  (
	.I0(un1_data_in_11_cry_4_O[6]),
	.I1(system_capim_data_in[7]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(\hstdm_ctrl_inst.data_in_6 [7])
);
defparam \hstdm_ctrl_inst.data_in_6_cZ[7] .INIT=16'h00CA;
// @225:567
  LUT4 \hstdm_ctrl_inst.data_in_6_cZ[6]  (
	.I0(un1_data_in_11_cry_4_O[5]),
	.I1(system_capim_data_in[6]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(\hstdm_ctrl_inst.data_in_6 [6])
);
defparam \hstdm_ctrl_inst.data_in_6_cZ[6] .INIT=16'h00CA;
// @225:567
  LUT4 \hstdm_ctrl_inst.data_in_6_cZ[1]  (
	.I0(un1_data_in_11_cry_4_O[0]),
	.I1(system_capim_data_in[1]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(\hstdm_ctrl_inst.data_in_6 [1])
);
defparam \hstdm_ctrl_inst.data_in_6_cZ[1] .INIT=16'h00CA;
// @225:567
  LUT4 \hstdm_ctrl_inst.data_in_6_cZ[0]  (
	.I0(\hstdm_ctrl_inst.data_in [0]),
	.I1(system_capim_data_in[0]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(\hstdm_ctrl_inst.data_in_6 [0])
);
defparam \hstdm_ctrl_inst.data_in_6_cZ[0] .INIT=16'h00C5;
// @225:567
  LUT4 \hstdm_ctrl_inst.data_in_6_cZ[4]  (
	.I0(un1_data_in_11_cry_4_O[3]),
	.I1(system_capim_data_in[4]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(\hstdm_ctrl_inst.data_in_6 [4])
);
defparam \hstdm_ctrl_inst.data_in_6_cZ[4] .INIT=16'h00CA;
// @225:567
  LUT4 \hstdm_ctrl_inst.data_in_6_cZ[3]  (
	.I0(un1_data_in_11_cry_4_O[2]),
	.I1(system_capim_data_in[3]),
	.I2(system_capim_wr_in),
	.I3(umr_reset),
	.O(\hstdm_ctrl_inst.data_in_6 [3])
);
defparam \hstdm_ctrl_inst.data_in_6_cZ[3] .INIT=16'h00CA;
// @225:1467
  LUT3 \hstdm_ctrl_inst.txctrl_8_i_o2_2[0]  (
	.I0(traincnt[20]),
	.I1(traincnt[21]),
	.I2(traincnt[22]),
	.O(txctrl_8_i_o2_2[0])
);
defparam \hstdm_ctrl_inst.txctrl_8_i_o2_2[0] .INIT=8'hFE;
// @225:2643
  LUT3 \infopipe_snd_inst.infopipe_data_out_5_sn_m10  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.sndcnt [2]),
	.I2(\infopipe_snd_inst.sndcnt [3]),
	.O(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux )
);
defparam \infopipe_snd_inst.infopipe_data_out_5_sn_m10 .INIT=8'h8A;
// @225:2705
  LUT3 \infopipe_arbiter_inst.un1_reset_1_cZ  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_send_ack_arbiter),
	.I2(infopipe_reset),
	.O(\infopipe_arbiter_inst.un1_reset_1 )
);
defparam \infopipe_arbiter_inst.un1_reset_1_cZ .INIT=8'hF4;
// @225:1467
  LUT2 \hstdm_ctrl_inst.N_1003_i  (
	.I0(SIMULATION),
	.I1(SIMULATION_DISABLE_TRAINING),
	.O(N_1003_i)
);
defparam \hstdm_ctrl_inst.N_1003_i .INIT=4'h8;
  LUT4 \hstdm_ctrl_inst.tc_status_6_sqmuxa_0_104_a2  (
	.I0(\hstdm_ctrl_inst.TC_end_c ),
	.I1(\hstdm_ctrl_inst.TC_reset_c_pulse ),
	.I2(\hstdm_ctrl_inst.tc_status [0]),
	.I3(\hstdm_ctrl_inst.tc_status [1]),
	.O(N_751)
);
defparam \hstdm_ctrl_inst.tc_status_6_sqmuxa_0_104_a2 .INIT=16'h2000;
  LUT4 \hstdm_ctrl_inst.N_452_a2_5  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [2]),
	.I1(\hstdm_ctrl_inst.tc_pause_cnt [1]),
	.I2(\hstdm_ctrl_inst.tc_pause_cnt [3]),
	.I3(\hstdm_ctrl_inst.tc_pause_cnt [0]),
	.O(ANC0_3)
);
defparam \hstdm_ctrl_inst.N_452_a2_5 .INIT=16'h0001;
// @225:2643
  LUT3 \infopipe_snd_inst.infopipe_data_out_5_sn_m8  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(CO0_0),
	.O(\infopipe_snd_inst.infopipe_data_out_5_sn_N_15_mux )
);
defparam \infopipe_snd_inst.infopipe_data_out_5_sn_m8 .INIT=8'h20;
// @225:702
  LUT3 \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_o2  (
	.I0(\hstdm_ctrl_inst.data_in [0]),
	.I1(\hstdm_ctrl_inst.data_in [2]),
	.I2(\hstdm_ctrl_inst.data_in [1]),
	.O(command_issue_pulse6_0_a2_24_o2)
);
defparam \hstdm_ctrl_inst.command_issue_pulse6_0_a2_24_o2 .INIT=8'h7F;
// @225:651
  LUT3 \hstdm_ctrl_inst.data_out15_23_0_a2_2_a2_0_o2_0_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [9]),
	.I1(\hstdm_ctrl_inst.data_in [8]),
	.I2(\hstdm_ctrl_inst.data_in [10]),
	.O(\hstdm_ctrl_inst.data_out15_23_0_a2_2_a2_0_o2_0 )
);
defparam \hstdm_ctrl_inst.data_out15_23_0_a2_2_a2_0_o2_0_cZ .INIT=8'hFE;
// @225:688
  LUT3 \hstdm_ctrl_inst.TC_reset_c_pulse_4_0_a2_0_a2_0_0  (
	.I0(\hstdm_ctrl_inst.data_in [4]),
	.I1(\hstdm_ctrl_inst.data_in [3]),
	.I2(\hstdm_ctrl_inst.data_in [2]),
	.O(\hstdm_ctrl_inst.TC_reset_c_pulse_4_0_a2_0_a2_0 )
);
defparam \hstdm_ctrl_inst.TC_reset_c_pulse_4_0_a2_0_a2_0_0 .INIT=8'h80;
// @225:971
  LUT3 \reset_gen_inst.resetn_i_m2  (
	.I0(SIMULATION),
	.I1(training_ctrl_tx_start),
	.I2(umr_reset),
	.O(resetn_i_m2)
);
defparam \reset_gen_inst.resetn_i_m2 .INIT=8'h4E;
  LUT3 \infopipe_snd_inst.infopipe_data_out_5_9[2]  (
	.I0(infopipe_data_arbiter[18]),
	.I1(\infopipe_snd_inst.sndcnt [2]),
	.I2(infopipe_data_arbiter[32]),
	.O(N_565)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_9[2] .INIT=8'hB8;
// @225:309
  LUT2 \reset_gen_inst.longer_pulse_inst.un1_dly  (
	.I0(\reset_gen_inst.longer_pulse_inst.dly [1]),
	.I1(\reset_gen_inst.longer_pulse_inst.srl_dly_out ),
	.O(un1_dly)
);
defparam \reset_gen_inst.longer_pulse_inst.un1_dly .INIT=4'h2;
// @225:309
  LUT2 \TXCTRL_OVERLAP.un1_dly  (
	.I0(\TXCTRL_OVERLAP.dly [1]),
	.I1(\TXCTRL_OVERLAP.srl_dly_out ),
	.O(un1_dly_0)
);
defparam \TXCTRL_OVERLAP.un1_dly .INIT=4'h2;
// @225:1008
  LUT2 \reset_gen_inst.reset_out_cZ  (
	.I0(reset_clock_outz),
	.I1(umr_reset),
	.O(\reset_gen_inst.reset_out )
);
defparam \reset_gen_inst.reset_out_cZ .INIT=4'hE;
// @225:689
  LUT2 \hstdm_ctrl_inst.command_issue_pulse_0_sqmuxa_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [27]),
	.I1(\hstdm_ctrl_inst.enable_input_pulse ),
	.O(\hstdm_ctrl_inst.command_issue_pulse_0_sqmuxa )
);
defparam \hstdm_ctrl_inst.command_issue_pulse_0_sqmuxa_cZ .INIT=4'h8;
// @225:688
  LUT2 \hstdm_ctrl_inst.TC_start_rx_bit_c_4_0_a2_0_o2  (
	.I0(\hstdm_ctrl_inst.data_in [1]),
	.I1(\hstdm_ctrl_inst.data_in [0]),
	.O(TC_start_rx_bit_c_4_0_a2_0_o2)
);
defparam \hstdm_ctrl_inst.TC_start_rx_bit_c_4_0_a2_0_o2 .INIT=4'hE;
// @225:2723
  LUT2 \infopipe_arbiter_inst.SUM1  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [18])
);
defparam \infopipe_arbiter_inst.SUM1 .INIT=4'h6;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_27_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [27]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_27 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_27_cZ .INIT=2'h2;
// @225:1424
  LUT2 un1_traincnt_3_axb_0_cZ (
	.I0(SIMULATION),
	.I1(traincnt[0]),
	.O(un1_traincnt_3_axb_0)
);
defparam un1_traincnt_3_axb_0_cZ.INIT=4'h9;
// @225:1424
  LUT1 un1_traincnt_3_axb_31_cZ (
	.I0(traincnt[31]),
	.O(un1_traincnt_3_axb_31)
);
defparam un1_traincnt_3_axb_31_cZ.INIT=2'h2;
// @225:1552
  LUT2 number_of_ack_for_reporting_flags_326_N_5_i (
	.I0(number_of_ack_for_reporting_flags[11]),
	.I1(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_qxu[11])
);
defparam number_of_ack_for_reporting_flags_326_N_5_i.INIT=4'hD;
// @225:679
  FD \hstdm_ctrl_inst.command_issue_pulse_Z  (
	.Q(\hstdm_ctrl_inst.command_issue_pulse ),
	.D(\hstdm_ctrl_inst.command_issue_pulse_0 ),
	.C(umr_clk)
);
// @225:273
  SRLC32E \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_SRL.SYNC.delay_1  (
	.Q(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_d_array_2 [0]),
	.Q31(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_3 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_2 [0]),
	.CLK(umr_clk),
	.CE(VCC)
);
// @225:273
  SRLC32E \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_SRL.SYNC.delay_2  (
	.Q(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_d_array_0 [0]),
	.Q31(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay [128]),
	.CLK(umr_clk),
	.CE(VCC)
);
// @225:273
  SRLC32E \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_SRL.SYNC.delay_3  (
	.Q(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.Q31(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_2 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.CLK(umr_clk),
	.CE(VCC)
);
// @225:273
  SRLC32E \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_SRL.SYNC.delay_4  (
	.Q(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_d_array_3 [0]),
	.Q31(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_4 [0]),
	.A({VCC, VCC, VCC, GND, VCC}),
	.D(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_array_3 [0]),
	.CLK(umr_clk),
	.CE(VCC)
);
// @225:273
  SRLC32E \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_1  (
	.Q(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_d_array_3 [0]),
	.Q31(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_4 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_3 [0]),
	.CLK(umr_clk),
	.CE(VCC)
);
// @225:273
  SRLC32E \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_2  (
	.Q(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_d_array_0 [0]),
	.Q31(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_1 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(training_ctrl_word_start_i),
	.CLK(umr_clk),
	.CE(VCC)
);
// @225:273
  SRLC32E \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_3  (
	.Q(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_d_array_2 [0]),
	.Q31(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_3 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_2 [0]),
	.CLK(umr_clk),
	.CE(VCC)
);
// @225:273
  SRLC32E \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_SRL.SYNC.delay_4  (
	.Q(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_d_array_1 [0]),
	.Q31(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_2 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_array_1 [0]),
	.CLK(umr_clk),
	.CE(VCC)
);
// @225:273
  SRLC32E \reset_gen_inst.longer_pulse_inst.DLY.SRL.SYNC.delay_SRL.SYNC.delay_1  (
	.Q(\reset_gen_inst.longer_pulse_inst.DLY.SRL.SYNC.delay_tmp_d_array_0 [0]),
	.Q31(\reset_gen_inst.longer_pulse_inst.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.A({VCC, GND, GND, VCC, GND}),
	.D(\reset_gen_inst.reset_pulse_short ),
	.CLK(umr_clk),
	.CE(VCC)
);
// @225:572
  LUT5 \hstdm_ctrl_inst.data_in_2_sqmuxa_i_o2  (
	.I0(\hstdm_ctrl_inst.data_in [27]),
	.I1(\hstdm_ctrl_inst.un18lto5 ),
	.I2(i2_i_20),
	.I3(\hstdm_ctrl_inst.data_in [4]),
	.I4(TC_reset_c_pulse_4_0_a2_0_o2),
	.O(data_in_2_sqmuxa_i_o2)
);
defparam \hstdm_ctrl_inst.data_in_2_sqmuxa_i_o2 .INIT=32'hFFFFFFFE;
// @225:634
  LUT6 \hstdm_ctrl_inst.addr_of_data_out_0_o2[4]  (
	.I0(\hstdm_ctrl_inst.data_in [27]),
	.I1(i2_i_20),
	.I2(\hstdm_ctrl_inst.un18lto5 ),
	.I3(\hstdm_ctrl_inst.data_in [7]),
	.I4(data_out15_23_0_a2_2_a2_0_o2),
	.I5(N_984),
	.O(addr_of_data_out_0_o2[4])
);
defparam \hstdm_ctrl_inst.addr_of_data_out_0_o2[4] .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[5]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(hstdm_cmd_script_data[5]),
	.O(\infopipe_arbiter_inst.data_out_4 [5])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[5] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[3]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(hstdm_cmd_script_data[3]),
	.O(\infopipe_arbiter_inst.data_out_4 [3])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[3] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[2]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(hstdm_cmd_script_data[2]),
	.O(\infopipe_arbiter_inst.data_out_4 [2])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[2] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[6]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(hstdm_cmd_script_data[6]),
	.O(\infopipe_arbiter_inst.data_out_4 [6])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[6] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[4]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(hstdm_cmd_script_data[4]),
	.O(\infopipe_arbiter_inst.data_out_4 [4])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[4] .INIT=8'hF6;
// @225:679
  LUT5 \hstdm_ctrl_inst.command_datace[16]  (
	.I0(\hstdm_ctrl_inst.data_in [24]),
	.I1(\hstdm_ctrl_inst.data_in [26]),
	.I2(\hstdm_ctrl_inst.data_in [25]),
	.I3(\hstdm_ctrl_inst.data_in [27]),
	.I4(\hstdm_ctrl_inst.enable_input_pulse ),
	.O(command_datace[16])
);
defparam \hstdm_ctrl_inst.command_datace[16] .INIT=32'h02000000;
// @225:679
  LUT5 \hstdm_ctrl_inst.command_datace[0]  (
	.I0(\hstdm_ctrl_inst.data_in [25]),
	.I1(\hstdm_ctrl_inst.data_in [24]),
	.I2(\hstdm_ctrl_inst.data_in [27]),
	.I3(\hstdm_ctrl_inst.data_in [26]),
	.I4(\hstdm_ctrl_inst.enable_input_pulse ),
	.O(command_datace[0])
);
defparam \hstdm_ctrl_inst.command_datace[0] .INIT=32'h00200000;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[10]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(hstdm_cmd_script_data[10]),
	.O(\infopipe_arbiter_inst.data_out_4 [10])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[10] .INIT=8'hF6;
// @225:770
  LUT6 \hstdm_ctrl_inst.N_15_0_i_i_m_i  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I1(\hstdm_ctrl_inst.tc_pause_cnt [0]),
	.I2(\hstdm_ctrl_inst.tc_status [2]),
	.I3(\hstdm_ctrl_inst.tc_status [0]),
	.I4(\hstdm_ctrl_inst.tc_status [1]),
	.I5(ANC0_3),
	.O(N_15_0_i_i_m_i)
);
defparam \hstdm_ctrl_inst.N_15_0_i_i_m_i .INIT=64'h6666667633333333;
// @225:1427
  LUT5 \hstdm_ctrl_inst.traincnt23lto31_i_o2_1  (
	.I0(traincnt[20]),
	.I1(traincnt[21]),
	.I2(traincnt[23]),
	.I3(traincnt[24]),
	.I4(traincnt[22]),
	.O(traincnt23lto31_i_o2_1)
);
defparam \hstdm_ctrl_inst.traincnt23lto31_i_o2_1 .INIT=32'hFFF0FFE0;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[7]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(hstdm_cmd_script_data[7]),
	.O(\infopipe_arbiter_inst.data_out_4 [7])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[7] .INIT=8'hF6;
// @225:688
  LUT6 \hstdm_ctrl_inst.un1_command_data16_4_i_a2_2_a2_1_0  (
	.I0(\hstdm_ctrl_inst.data_in [4]),
	.I1(\hstdm_ctrl_inst.data_in [3]),
	.I2(\hstdm_ctrl_inst.data_in [1]),
	.I3(\hstdm_ctrl_inst.data_in [2]),
	.I4(\hstdm_ctrl_inst.enable_input_pulse ),
	.I5(\hstdm_ctrl_inst.data_in [0]),
	.O(\hstdm_ctrl_inst.un1_command_data16_4_i_a2_2_a2_1 )
);
defparam \hstdm_ctrl_inst.un1_command_data16_4_i_a2_2_a2_1_0 .INIT=64'h0000000008020000;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[15]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(hstdm_cmd_script_data[15]),
	.O(\infopipe_arbiter_inst.data_out_4 [15])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[15] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[1]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(hstdm_cmd_script_data[1]),
	.O(\infopipe_arbiter_inst.data_out_4 [1])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[1] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[0]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(hstdm_cmd_script_data[0]),
	.O(\infopipe_arbiter_inst.data_out_4 [0])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[0] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[9]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(hstdm_cmd_script_data[9]),
	.O(\infopipe_arbiter_inst.data_out_4 [9])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[9] .INIT=8'hF6;
// @225:770
  LUT5 \hstdm_ctrl_inst.N_497_i  (
	.I0(\hstdm_ctrl_inst.TC_end_c ),
	.I1(\hstdm_ctrl_inst.TC_start_rx_bit_c ),
	.I2(\hstdm_ctrl_inst.TC_reset_c_pulse ),
	.I3(\hstdm_ctrl_inst.tc_status [0]),
	.I4(\hstdm_ctrl_inst.tc_status [1]),
	.O(N_497_i)
);
defparam \hstdm_ctrl_inst.N_497_i .INIT=32'h050F0C00;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[17]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(hstdm_cmd_script_data[17]),
	.O(\infopipe_arbiter_inst.data_out_4 [17])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[17] .INIT=8'hF6;
// @225:688
  LUT3 \hstdm_ctrl_inst.TC_start_tx_word_c_4_0_a2_0_o2  (
	.I0(\hstdm_ctrl_inst.data_in [1]),
	.I1(\hstdm_ctrl_inst.data_in [2]),
	.I2(\hstdm_ctrl_inst.data_in [0]),
	.O(TC_start_tx_word_c_4_0_a2_0_o2)
);
defparam \hstdm_ctrl_inst.TC_start_tx_word_c_4_0_a2_0_o2 .INIT=8'hFE;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[12]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(hstdm_cmd_script_data[12]),
	.O(\infopipe_arbiter_inst.data_out_4 [12])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[12] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[11]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(hstdm_cmd_script_data[11]),
	.O(\infopipe_arbiter_inst.data_out_4 [11])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[11] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[8]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(hstdm_cmd_script_data[8]),
	.O(\infopipe_arbiter_inst.data_out_4 [8])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[8] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[14]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(hstdm_cmd_script_data[14]),
	.O(\infopipe_arbiter_inst.data_out_4 [14])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[14] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[13]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(hstdm_cmd_script_data[13]),
	.O(\infopipe_arbiter_inst.data_out_4 [13])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[13] .INIT=8'hF6;
// @225:2705
  LUT3 \infopipe_arbiter_inst.data_out_4_cZ[16]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(hstdm_cmd_script_data[16]),
	.O(\infopipe_arbiter_inst.data_out_4 [16])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[16] .INIT=8'hF6;
// @225:770
  LUT6 \hstdm_ctrl_inst.N_16_0_m_i  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I1(\hstdm_ctrl_inst.tc_pause_cnt [3]),
	.I2(\hstdm_ctrl_inst.tc_pause_cnt [0]),
	.I3(\hstdm_ctrl_inst.tc_pause_cnt [1]),
	.I4(\hstdm_ctrl_inst.tc_pause_cnt [2]),
	.I5(N_462),
	.O(N_16_0_m_i)
);
defparam \hstdm_ctrl_inst.N_16_0_m_i .INIT=64'hFFFFFFFFF00FF00E;
// @225:770
  LUT6 \hstdm_ctrl_inst.N_17_0_m_i  (
	.I0(\hstdm_ctrl_inst.tc_pause_cnt [3]),
	.I1(\hstdm_ctrl_inst.tc_pause_cnt [4]),
	.I2(\hstdm_ctrl_inst.tc_pause_cnt [1]),
	.I3(\hstdm_ctrl_inst.tc_pause_cnt [2]),
	.I4(\hstdm_ctrl_inst.tc_pause_cnt [0]),
	.I5(N_462),
	.O(N_17_0_m_i)
);
defparam \hstdm_ctrl_inst.N_17_0_m_i .INIT=64'hFFFFFFFFFF00F00E;
// @225:572
  LUT4 \hstdm_ctrl_inst.data_in_2_sqmuxa_i_m2  (
	.I0(\hstdm_ctrl_inst.data_in [3]),
	.I1(\hstdm_ctrl_inst.data_in [1]),
	.I2(\hstdm_ctrl_inst.data_in [2]),
	.I3(\hstdm_ctrl_inst.data_in [0]),
	.O(data_in_2_sqmuxa_i_m2)
);
defparam \hstdm_ctrl_inst.data_in_2_sqmuxa_i_m2 .INIT=16'h7FFE;
// @225:688
  LUT5 \hstdm_ctrl_inst.un1_command_data16_4_i_a2_2_a2_1_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [1]),
	.I1(\hstdm_ctrl_inst.enable_input_pulse ),
	.I2(\hstdm_ctrl_inst.data_in [4]),
	.I3(\hstdm_ctrl_inst.data_in [2]),
	.I4(\hstdm_ctrl_inst.data_in [0]),
	.O(N_541)
);
defparam \hstdm_ctrl_inst.un1_command_data16_4_i_a2_2_a2_1_cZ .INIT=32'h00000004;
// @225:651
  LUT6 \hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_a2_2_1_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [1]),
	.I1(\hstdm_ctrl_inst.data_in [3]),
	.I2(\hstdm_ctrl_inst.data_in [4]),
	.I3(\hstdm_ctrl_inst.data_in [2]),
	.I4(\hstdm_ctrl_inst.enable_input_pulse ),
	.I5(\hstdm_ctrl_inst.data_in [0]),
	.O(\hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_a2_2_1 )
);
defparam \hstdm_ctrl_inst.un1_data_out15_1_0_a2_7_a2_2_1_cZ .INIT=64'h00000F0F00040F0E;
// @225:651
  LUT6 \hstdm_ctrl_inst.addr_of_data_out_i_0[0]  (
	.I0(\hstdm_ctrl_inst.data_in [3]),
	.I1(\hstdm_ctrl_inst.data_in [1]),
	.I2(\hstdm_ctrl_inst.data_in [2]),
	.I3(\hstdm_ctrl_inst.enable_input_pulse ),
	.I4(\hstdm_ctrl_inst.data_in [0]),
	.I5(data_in_2_sqmuxa_i_o2),
	.O(\hstdm_ctrl_inst.addr_of_data_out_i [0])
);
defparam \hstdm_ctrl_inst.addr_of_data_out_i_0[0] .INIT=64'h0000FFFF00FFFF01;
// @225:273
  FD \reset_gen_inst.longer_pulse_inst.DLY.SRL.SYNC.delay_DOUT_Z[0]  (
	.Q(\reset_gen_inst.longer_pulse_inst.srl_dly_out ),
	.D(\reset_gen_inst.longer_pulse_inst.DLY.SRL.SYNC.delay_tmp_d_array_0 [0]),
	.C(umr_clk)
);
// @225:273
  FD \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_DOUT_Z[0]  (
	.Q(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay [128]),
	.D(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_0_tmp_d_array_3 [0]),
	.C(umr_clk)
);
// @225:273
  FD \TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_DOUT_Z[0]  (
	.Q(\TXCTRL_OVERLAP.srl_dly_out ),
	.D(\TXCTRL_OVERLAP.DLY.SRL.SYNC.delay_tmp_d_array_3 [0]),
	.C(umr_clk)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[11]  (
	.Q(number_of_ack_for_reporting_flags[11]),
	.D(number_of_ack_for_reporting_flags_s[11]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[10]  (
	.Q(number_of_ack_for_reporting_flags[10]),
	.D(number_of_ack_for_reporting_flags_s[10]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[9]  (
	.Q(number_of_ack_for_reporting_flags[9]),
	.D(number_of_ack_for_reporting_flags_s[9]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[8]  (
	.Q(number_of_ack_for_reporting_flags[8]),
	.D(number_of_ack_for_reporting_flags_s[8]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[7]  (
	.Q(number_of_ack_for_reporting_flags[7]),
	.D(number_of_ack_for_reporting_flags_s[7]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[6]  (
	.Q(number_of_ack_for_reporting_flags[6]),
	.D(number_of_ack_for_reporting_flags_s[6]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[5]  (
	.Q(number_of_ack_for_reporting_flags[5]),
	.D(number_of_ack_for_reporting_flags_s[5]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[4]  (
	.Q(number_of_ack_for_reporting_flags[4]),
	.D(number_of_ack_for_reporting_flags_s[4]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[3]  (
	.Q(number_of_ack_for_reporting_flags[3]),
	.D(number_of_ack_for_reporting_flags_s[3]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[2]  (
	.Q(number_of_ack_for_reporting_flags[2]),
	.D(number_of_ack_for_reporting_flags_s[2]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[1]  (
	.Q(number_of_ack_for_reporting_flags[1]),
	.D(number_of_ack_for_reporting_flags_s[1]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:1552
  FDE \number_of_ack_for_reporting_flags_Z[0]  (
	.Q(number_of_ack_for_reporting_flags[0]),
	.D(number_of_ack_for_reporting_flags_s[0]),
	.C(infopipe_clk),
	.CE(number_of_ack_for_reporting_flagse)
);
// @225:770
  FDR \hstdm_ctrl_inst.tc_pause_cnt_Z[0]  (
	.Q(\hstdm_ctrl_inst.tc_pause_cnt [0]),
	.D(N_15_0_i_i_m_i),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.TC_reset_c_pulse )
);
// @225:770
  FDR \hstdm_ctrl_inst.tc_pause_cnt_Z[3]  (
	.Q(\hstdm_ctrl_inst.tc_pause_cnt [3]),
	.D(N_18_0_m_i),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.TC_reset_c_pulse )
);
// @225:770
  FDR \hstdm_ctrl_inst.tc_pause_cnt_Z[2]  (
	.Q(\hstdm_ctrl_inst.tc_pause_cnt [2]),
	.D(N_17_0_m_i),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.TC_reset_c_pulse )
);
// @225:770
  FDR \hstdm_ctrl_inst.tc_pause_cnt_Z[1]  (
	.Q(\hstdm_ctrl_inst.tc_pause_cnt [1]),
	.D(N_16_0_m_i),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.TC_reset_c_pulse )
);
// @225:303
  FD \reset_gen_inst.longer_pulse_inst.dly_Z[1]  (
	.Q(\reset_gen_inst.longer_pulse_inst.dly [1]),
	.D(\reset_gen_inst.longer_pulse_inst.srl_dly_out ),
	.C(umr_clk)
);
// @225:303
  FD \TXCTRL_OVERLAP.dly_Z[1]  (
	.Q(\TXCTRL_OVERLAP.dly [1]),
	.D(\TXCTRL_OVERLAP.srl_dly_out ),
	.C(umr_clk)
);
// @225:1316
(* ASYNC_REG="TRUE" *)  FD hstdm_cmd_script_ready_ff2_Z (
	.Q(hstdm_cmd_script_ready_ff2),
	.D(hstdm_cmd_script_ready_ff1),
	.C(infopipe_clk)
);
// @225:1308
(* ASYNC_REG="TRUE" *)  FD hstdm_cmd_script_ack_ff1_Z (
	.Q(hstdm_cmd_script_ack_ff1),
	.D(hstdm_cmd_script_ack),
	.C(umr_clk)
);
// @225:1316
(* ASYNC_REG="TRUE" *)  FD hstdm_cmd_script_ready_ff1_Z (
	.Q(hstdm_cmd_script_ready_ff1),
	.D(hstdm_cmd_script_ready),
	.C(infopipe_clk)
);
// @225:1308
(* ASYNC_REG="TRUE" *)  FD hstdm_cmd_script_ack_ff2_Z (
	.Q(hstdm_cmd_script_ack_ff2),
	.D(hstdm_cmd_script_ack_ff1),
	.C(umr_clk)
);
// @225:1466
  FD training_done_Z (
	.Q(sim_flags_out[0]),
	.D(training_done_4),
	.C(umr_clk)
);
// @225:1466
  FD training_tx_done_Z (
	.Q(sim_flags_out[2]),
	.D(training_tx_done_6_0),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[1]  (
	.Q(hstdm_status[1]),
	.D(hstdm_reset_i),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[16]  (
	.Q(hstdm_status[16]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[15]  (
	.Q(hstdm_status[15]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[14]  (
	.Q(hstdm_status[14]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[13]  (
	.Q(hstdm_status[13]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[12]  (
	.Q(hstdm_status[12]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[11]  (
	.Q(hstdm_status[11]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[10]  (
	.Q(hstdm_status[10]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[9]  (
	.Q(hstdm_status[9]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[8]  (
	.Q(hstdm_status[8]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[5]  (
	.Q(hstdm_status[5]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[3]  (
	.Q(hstdm_status[3]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[23]  (
	.Q(hstdm_status[23]),
	.D(hstdm_reset_i),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[22]  (
	.Q(hstdm_status[22]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[21]  (
	.Q(hstdm_status[21]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[20]  (
	.Q(hstdm_status[20]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[19]  (
	.Q(hstdm_status[19]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[18]  (
	.Q(hstdm_status[18]),
	.D(GND),
	.C(umr_clk)
);
// @225:1273
  FD \hstdm_status_Z[17]  (
	.Q(hstdm_status[17]),
	.D(GND),
	.C(umr_clk)
);
// @225:2704
  FD \infopipe_arbiter_inst.current_set_Z[1]  (
	.Q(\infopipe_arbiter_inst.current_set [1]),
	.D(\infopipe_arbiter_inst.current_set_1 ),
	.C(infopipe_clk)
);
// @225:2704
  FD \infopipe_arbiter_inst.current_set_Z[0]  (
	.Q(\infopipe_arbiter_inst.current_set [0]),
	.D(\infopipe_arbiter_inst.current_set_0_0 ),
	.C(infopipe_clk)
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[31]  (
	.Q(\hstdm_ctrl_inst.command_data [31]),
	.D(\hstdm_ctrl_inst.data_in [15]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[30]  (
	.Q(\hstdm_ctrl_inst.command_data [30]),
	.D(\hstdm_ctrl_inst.data_in [14]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[29]  (
	.Q(\hstdm_ctrl_inst.command_data [29]),
	.D(\hstdm_ctrl_inst.data_in [13]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[28]  (
	.Q(\hstdm_ctrl_inst.command_data [28]),
	.D(\hstdm_ctrl_inst.data_in [12]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FD \hstdm_ctrl_inst.command_data_Z[27]  (
	.Q(\hstdm_ctrl_inst.command_data [27]),
	.D(\hstdm_ctrl_inst.command_data_scalar ),
	.C(umr_clk)
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[26]  (
	.Q(\hstdm_ctrl_inst.command_data [26]),
	.D(\hstdm_ctrl_inst.data_in [10]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[25]  (
	.Q(\hstdm_ctrl_inst.command_data [25]),
	.D(\hstdm_ctrl_inst.data_in [9]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[24]  (
	.Q(\hstdm_ctrl_inst.command_data [24]),
	.D(\hstdm_ctrl_inst.data_in [8]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[23]  (
	.Q(\hstdm_ctrl_inst.command_data [23]),
	.D(\hstdm_ctrl_inst.data_in [7]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[22]  (
	.Q(\hstdm_ctrl_inst.command_data [22]),
	.D(i2_i_20),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[21]  (
	.Q(\hstdm_ctrl_inst.command_data [21]),
	.D(\hstdm_ctrl_inst.un18lto5 ),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[20]  (
	.Q(\hstdm_ctrl_inst.command_data [20]),
	.D(\hstdm_ctrl_inst.data_in [4]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[19]  (
	.Q(\hstdm_ctrl_inst.command_data [19]),
	.D(\hstdm_ctrl_inst.data_in [3]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[18]  (
	.Q(\hstdm_ctrl_inst.command_data [18]),
	.D(\hstdm_ctrl_inst.data_in [2]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[17]  (
	.Q(\hstdm_ctrl_inst.command_data [17]),
	.D(\hstdm_ctrl_inst.data_in [1]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[16]  (
	.Q(\hstdm_ctrl_inst.command_data [16]),
	.D(\hstdm_ctrl_inst.data_in [0]),
	.C(umr_clk),
	.CE(command_datace[16])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[15]  (
	.Q(\hstdm_ctrl_inst.command_data [15]),
	.D(\hstdm_ctrl_inst.data_in [15]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[14]  (
	.Q(\hstdm_ctrl_inst.command_data [14]),
	.D(\hstdm_ctrl_inst.data_in [14]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[13]  (
	.Q(\hstdm_ctrl_inst.command_data [13]),
	.D(\hstdm_ctrl_inst.data_in [13]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[12]  (
	.Q(\hstdm_ctrl_inst.command_data [12]),
	.D(\hstdm_ctrl_inst.data_in [12]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[11]  (
	.Q(\hstdm_ctrl_inst.command_data [11]),
	.D(\hstdm_ctrl_inst.data_in [11]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[10]  (
	.Q(\hstdm_ctrl_inst.command_data [10]),
	.D(\hstdm_ctrl_inst.data_in [10]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[9]  (
	.Q(\hstdm_ctrl_inst.command_data [9]),
	.D(\hstdm_ctrl_inst.data_in [9]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[8]  (
	.Q(\hstdm_ctrl_inst.command_data [8]),
	.D(\hstdm_ctrl_inst.data_in [8]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[7]  (
	.Q(\hstdm_ctrl_inst.command_data [7]),
	.D(\hstdm_ctrl_inst.data_in [7]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[6]  (
	.Q(\hstdm_ctrl_inst.command_data [6]),
	.D(i2_i_20),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[5]  (
	.Q(\hstdm_ctrl_inst.command_data [5]),
	.D(\hstdm_ctrl_inst.un18lto5 ),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[4]  (
	.Q(\hstdm_ctrl_inst.command_data [4]),
	.D(\hstdm_ctrl_inst.data_in [4]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[3]  (
	.Q(\hstdm_ctrl_inst.command_data [3]),
	.D(\hstdm_ctrl_inst.data_in [3]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[2]  (
	.Q(\hstdm_ctrl_inst.command_data [2]),
	.D(\hstdm_ctrl_inst.data_in [2]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[1]  (
	.Q(\hstdm_ctrl_inst.command_data [1]),
	.D(\hstdm_ctrl_inst.data_in [1]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:679
  FDE \hstdm_ctrl_inst.command_data_Z[0]  (
	.Q(\hstdm_ctrl_inst.command_data [0]),
	.D(\hstdm_ctrl_inst.data_in [0]),
	.C(umr_clk),
	.CE(command_datace[0])
);
// @225:770
  FDR \hstdm_ctrl_inst.training_ctrl_end_out_Z  (
	.Q(training_ctrl_end),
	.D(\hstdm_ctrl_inst.training_ctrl_end_out ),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.TC_reset_c_pulse )
);
// @225:770
  FDR \hstdm_ctrl_inst.training_ctrl_rx_start_out_Z  (
	.Q(training_ctrl_rx_start),
	.D(\hstdm_ctrl_inst.training_ctrl_rx_start_out ),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.TC_reset_c_pulse )
);
// @225:770
  FDR \hstdm_ctrl_inst.training_ctrl_tx_start_out_Z  (
	.Q(training_ctrl_tx_start),
	.D(\hstdm_ctrl_inst.training_ctrl_tx_start_out ),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.TC_reset_c_pulse )
);
// @225:770
  FDR \hstdm_ctrl_inst.training_ctrl_word_start_out_Z  (
	.Q(training_ctrl_word_start),
	.D(\hstdm_ctrl_inst.training_ctrl_word_start_out ),
	.C(umr_clk),
	.R(\hstdm_ctrl_inst.TC_reset_c_pulse )
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[27]  (
	.Q(\hstdm_ctrl_inst.data_in [27]),
	.D(N_935_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[26]  (
	.Q(\hstdm_ctrl_inst.data_in [26]),
	.D(N_936_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[25]  (
	.Q(\hstdm_ctrl_inst.data_in [25]),
	.D(N_937_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[24]  (
	.Q(\hstdm_ctrl_inst.data_in [24]),
	.D(N_938_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[23]  (
	.Q(\hstdm_ctrl_inst.data_in [23]),
	.D(N_939_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[22]  (
	.Q(\hstdm_ctrl_inst.data_in [22]),
	.D(N_940_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[21]  (
	.Q(\hstdm_ctrl_inst.data_in [21]),
	.D(N_941_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[20]  (
	.Q(\hstdm_ctrl_inst.data_in [20]),
	.D(N_942_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[19]  (
	.Q(\hstdm_ctrl_inst.data_in [19]),
	.D(N_943_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[18]  (
	.Q(\hstdm_ctrl_inst.data_in [18]),
	.D(N_944_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[17]  (
	.Q(\hstdm_ctrl_inst.data_in [17]),
	.D(N_945_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[16]  (
	.Q(\hstdm_ctrl_inst.data_in [16]),
	.D(N_946_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[15]  (
	.Q(\hstdm_ctrl_inst.data_in [15]),
	.D(N_947_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[14]  (
	.Q(\hstdm_ctrl_inst.data_in [14]),
	.D(N_948_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[13]  (
	.Q(\hstdm_ctrl_inst.data_in [13]),
	.D(N_949_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[12]  (
	.Q(\hstdm_ctrl_inst.data_in [12]),
	.D(N_950_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[11]  (
	.Q(\hstdm_ctrl_inst.data_in [11]),
	.D(N_951_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[10]  (
	.Q(\hstdm_ctrl_inst.data_in [10]),
	.D(N_952_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[9]  (
	.Q(\hstdm_ctrl_inst.data_in [9]),
	.D(N_953_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[8]  (
	.Q(\hstdm_ctrl_inst.data_in [8]),
	.D(N_954_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[7]  (
	.Q(\hstdm_ctrl_inst.data_in [7]),
	.D(\hstdm_ctrl_inst.data_in_6 [7]),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[6]  (
	.Q(i2_i_20),
	.D(\hstdm_ctrl_inst.data_in_6 [6]),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[5]  (
	.Q(\hstdm_ctrl_inst.un18lto5 ),
	.D(N_955_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[4]  (
	.Q(\hstdm_ctrl_inst.data_in [4]),
	.D(\hstdm_ctrl_inst.data_in_6 [4]),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[3]  (
	.Q(\hstdm_ctrl_inst.data_in [3]),
	.D(\hstdm_ctrl_inst.data_in_6 [3]),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[2]  (
	.Q(\hstdm_ctrl_inst.data_in [2]),
	.D(N_956_i),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[1]  (
	.Q(\hstdm_ctrl_inst.data_in [1]),
	.D(\hstdm_ctrl_inst.data_in_6 [1]),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:566
  FDE \hstdm_ctrl_inst.data_in_Z[0]  (
	.Q(\hstdm_ctrl_inst.data_in [0]),
	.D(\hstdm_ctrl_inst.data_in_6 [0]),
	.C(umr_clk),
	.CE(data_in_2_sqmuxa_i_0)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[31]  (
	.Q(system_capim_data_out[31]),
	.D(\hstdm_ctrl_inst.data_out_6 [31]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[30]  (
	.Q(system_capim_data_out[30]),
	.D(\hstdm_ctrl_inst.data_out_6 [30]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[29]  (
	.Q(system_capim_data_out[29]),
	.D(\hstdm_ctrl_inst.data_out_6 [29]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[28]  (
	.Q(system_capim_data_out[28]),
	.D(\hstdm_ctrl_inst.data_out_6 [28]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[27]  (
	.Q(system_capim_data_out[27]),
	.D(\hstdm_ctrl_inst.data_out_6 [27]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[26]  (
	.Q(system_capim_data_out[26]),
	.D(\hstdm_ctrl_inst.data_out_6 [26]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[25]  (
	.Q(system_capim_data_out[25]),
	.D(\hstdm_ctrl_inst.data_out_6 [25]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[24]  (
	.Q(system_capim_data_out[24]),
	.D(\hstdm_ctrl_inst.data_out_6 [24]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[23]  (
	.Q(system_capim_data_out[23]),
	.D(\hstdm_ctrl_inst.data_out_6 [23]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[22]  (
	.Q(system_capim_data_out[22]),
	.D(\hstdm_ctrl_inst.data_out_6 [22]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[21]  (
	.Q(system_capim_data_out[21]),
	.D(\hstdm_ctrl_inst.data_out_6 [21]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[20]  (
	.Q(system_capim_data_out[20]),
	.D(\hstdm_ctrl_inst.data_out_6 [20]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[19]  (
	.Q(system_capim_data_out[19]),
	.D(\hstdm_ctrl_inst.data_out_6 [19]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[18]  (
	.Q(system_capim_data_out[18]),
	.D(\hstdm_ctrl_inst.data_out_6 [18]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[17]  (
	.Q(system_capim_data_out[17]),
	.D(\hstdm_ctrl_inst.data_out_6 [17]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[16]  (
	.Q(system_capim_data_out[16]),
	.D(\hstdm_ctrl_inst.data_out_6 [16]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[15]  (
	.Q(system_capim_data_out[15]),
	.D(\hstdm_ctrl_inst.data_out_6 [15]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[14]  (
	.Q(system_capim_data_out[14]),
	.D(\hstdm_ctrl_inst.data_out_6 [14]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[13]  (
	.Q(system_capim_data_out[13]),
	.D(\hstdm_ctrl_inst.data_out_6 [13]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[12]  (
	.Q(system_capim_data_out[12]),
	.D(\hstdm_ctrl_inst.data_out_6 [12]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[11]  (
	.Q(system_capim_data_out[11]),
	.D(\hstdm_ctrl_inst.data_out_6 [11]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[10]  (
	.Q(system_capim_data_out[10]),
	.D(\hstdm_ctrl_inst.data_out_6 [10]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[9]  (
	.Q(system_capim_data_out[9]),
	.D(\hstdm_ctrl_inst.data_out_6 [9]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[8]  (
	.Q(system_capim_data_out[8]),
	.D(\hstdm_ctrl_inst.data_out_6 [8]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[7]  (
	.Q(system_capim_data_out[7]),
	.D(\hstdm_ctrl_inst.data_out_6 [7]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[6]  (
	.Q(system_capim_data_out[6]),
	.D(\hstdm_ctrl_inst.data_out_6 [6]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[5]  (
	.Q(system_capim_data_out[5]),
	.D(\hstdm_ctrl_inst.data_out_6 [5]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[4]  (
	.Q(system_capim_data_out[4]),
	.D(\hstdm_ctrl_inst.data_out_6 [4]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[3]  (
	.Q(system_capim_data_out[3]),
	.D(\hstdm_ctrl_inst.data_out_6 [3]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[2]  (
	.Q(system_capim_data_out[2]),
	.D(\hstdm_ctrl_inst.data_out_6 [2]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[1]  (
	.Q(system_capim_data_out[1]),
	.D(\hstdm_ctrl_inst.data_out_6 [1]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:649
  FDE \hstdm_ctrl_inst.data_out_Z[0]  (
	.Q(system_capim_data_out[0]),
	.D(\hstdm_ctrl_inst.data_out_6 [0]),
	.C(umr_clk),
	.CE(N_411_i)
);
// @225:1552
  FDR hstdm_cmd_report_ready_Z (
	.Q(hstdm_cmd_report_ready),
	.D(hstdm_cmd_report_ready_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT3 \infopipe_arbiter_inst.N_758_i  (
	.I0(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_0 ),
	.I1(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_3 ),
	.I2(infopipe_reset),
	.O(N_758_i)
);
defparam \infopipe_arbiter_inst.N_758_i .INIT=8'hF8;
// @225:1552
  LUT2 number_of_ack_for_reporting_flags_325_N_5_i (
	.I0(number_of_ack_for_reporting_flags[10]),
	.I1(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_qxu[10])
);
defparam number_of_ack_for_reporting_flags_325_N_5_i.INIT=4'hD;
// @225:1552
  LUT2 number_of_ack_for_reporting_flags_324_N_5_i (
	.I0(number_of_ack_for_reporting_flags[9]),
	.I1(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_qxu[9])
);
defparam number_of_ack_for_reporting_flags_324_N_5_i.INIT=4'hD;
// @225:1552
  LUT2 number_of_ack_for_reporting_flags_322_N_5_i (
	.I0(number_of_ack_for_reporting_flags[7]),
	.I1(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_qxu[7])
);
defparam number_of_ack_for_reporting_flags_322_N_5_i.INIT=4'hD;
// @225:1552
  LUT2 number_of_ack_for_reporting_flags_321_N_5_i (
	.I0(number_of_ack_for_reporting_flags[6]),
	.I1(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_qxu[6])
);
defparam number_of_ack_for_reporting_flags_321_N_5_i.INIT=4'hD;
// @225:1552
  LUT2 number_of_ack_for_reporting_flags_320_N_5_i (
	.I0(number_of_ack_for_reporting_flags[5]),
	.I1(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_qxu[5])
);
defparam number_of_ack_for_reporting_flags_320_N_5_i.INIT=4'hD;
// @225:1552
  LUT2 number_of_ack_for_reporting_flags_319_N_5_i (
	.I0(number_of_ack_for_reporting_flags[4]),
	.I1(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_qxu[4])
);
defparam number_of_ack_for_reporting_flags_319_N_5_i.INIT=4'hD;
// @225:1552
  LUT2 number_of_ack_for_reporting_flags_318_N_5_i (
	.I0(number_of_ack_for_reporting_flags[3]),
	.I1(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_qxu[3])
);
defparam number_of_ack_for_reporting_flags_318_N_5_i.INIT=4'hD;
  LUT4 \number_of_ack_for_reporting_flags_s_sf_cZ[1]  (
	.I0(number_of_ack_for_reporting_flags[1]),
	.I1(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_3 ),
	.I2(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_0 ),
	.I3(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_s_sf[1])
);
defparam \number_of_ack_for_reporting_flags_s_sf_cZ[1] .INIT=16'hFF15;
  LUT4 \number_of_ack_for_reporting_flags_s_sf_cZ[0]  (
	.I0(number_of_ack_for_reporting_flags[0]),
	.I1(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_0 ),
	.I2(\infopipe_arbiter_inst.hstdm_cmd_report_ready11_3 ),
	.I3(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_s_sf[0])
);
defparam \number_of_ack_for_reporting_flags_s_sf_cZ[0] .INIT=16'hFF15;
// @225:1424
  LUT1 un1_traincnt_3_axb_30_cZ (
	.I0(traincnt[30]),
	.O(un1_traincnt_3_axb_30)
);
defparam un1_traincnt_3_axb_30_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_29_cZ (
	.I0(traincnt[29]),
	.O(un1_traincnt_3_axb_29)
);
defparam un1_traincnt_3_axb_29_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_28_cZ (
	.I0(traincnt[28]),
	.O(un1_traincnt_3_axb_28)
);
defparam un1_traincnt_3_axb_28_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_27_cZ (
	.I0(traincnt[27]),
	.O(un1_traincnt_3_axb_27)
);
defparam un1_traincnt_3_axb_27_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_26_cZ (
	.I0(traincnt[26]),
	.O(un1_traincnt_3_axb_26)
);
defparam un1_traincnt_3_axb_26_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_25_cZ (
	.I0(traincnt[25]),
	.O(un1_traincnt_3_axb_25)
);
defparam un1_traincnt_3_axb_25_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_24_cZ (
	.I0(traincnt[24]),
	.O(un1_traincnt_3_axb_24)
);
defparam un1_traincnt_3_axb_24_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_23_cZ (
	.I0(traincnt[23]),
	.O(un1_traincnt_3_axb_23)
);
defparam un1_traincnt_3_axb_23_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_22_cZ (
	.I0(traincnt[22]),
	.O(un1_traincnt_3_axb_22)
);
defparam un1_traincnt_3_axb_22_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_21_cZ (
	.I0(traincnt[21]),
	.O(un1_traincnt_3_axb_21)
);
defparam un1_traincnt_3_axb_21_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_20_cZ (
	.I0(traincnt[20]),
	.O(un1_traincnt_3_axb_20)
);
defparam un1_traincnt_3_axb_20_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_19_cZ (
	.I0(traincnt[19]),
	.O(un1_traincnt_3_axb_19)
);
defparam un1_traincnt_3_axb_19_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_18_cZ (
	.I0(traincnt[18]),
	.O(un1_traincnt_3_axb_18)
);
defparam un1_traincnt_3_axb_18_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_17_cZ (
	.I0(traincnt[17]),
	.O(un1_traincnt_3_axb_17)
);
defparam un1_traincnt_3_axb_17_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_16_cZ (
	.I0(traincnt[16]),
	.O(un1_traincnt_3_axb_16)
);
defparam un1_traincnt_3_axb_16_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_15_cZ (
	.I0(traincnt[15]),
	.O(un1_traincnt_3_axb_15)
);
defparam un1_traincnt_3_axb_15_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_13_cZ (
	.I0(traincnt[13]),
	.O(un1_traincnt_3_axb_13)
);
defparam un1_traincnt_3_axb_13_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_12_cZ (
	.I0(traincnt[12]),
	.O(un1_traincnt_3_axb_12)
);
defparam un1_traincnt_3_axb_12_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_10_cZ (
	.I0(traincnt[10]),
	.O(un1_traincnt_3_axb_10)
);
defparam un1_traincnt_3_axb_10_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_9_cZ (
	.I0(traincnt[9]),
	.O(un1_traincnt_3_axb_9)
);
defparam un1_traincnt_3_axb_9_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_8_cZ (
	.I0(traincnt[8]),
	.O(un1_traincnt_3_axb_8)
);
defparam un1_traincnt_3_axb_8_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_7_cZ (
	.I0(traincnt[7]),
	.O(un1_traincnt_3_axb_7)
);
defparam un1_traincnt_3_axb_7_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_6_cZ (
	.I0(traincnt[6]),
	.O(un1_traincnt_3_axb_6)
);
defparam un1_traincnt_3_axb_6_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_5_cZ (
	.I0(traincnt[5]),
	.O(un1_traincnt_3_axb_5)
);
defparam un1_traincnt_3_axb_5_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_4_cZ (
	.I0(traincnt[4]),
	.O(un1_traincnt_3_axb_4)
);
defparam un1_traincnt_3_axb_4_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_3_cZ (
	.I0(traincnt[3]),
	.O(un1_traincnt_3_axb_3)
);
defparam un1_traincnt_3_axb_3_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_2_cZ (
	.I0(traincnt[2]),
	.O(un1_traincnt_3_axb_2)
);
defparam un1_traincnt_3_axb_2_cZ.INIT=2'h2;
// @225:1424
  LUT1 un1_traincnt_3_axb_1_cZ (
	.I0(traincnt[1]),
	.O(un1_traincnt_3_axb_1)
);
defparam un1_traincnt_3_axb_1_cZ.INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_26_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [26]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_26 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_26_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_25_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [25]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_25 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_25_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_24_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [24]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_24 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_24_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_23_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [23]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_23 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_23_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_22_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [22]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_22 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_22_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_21_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [21]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_21 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_21_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_20_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [20]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_20 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_20_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_19_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [19]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_19 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_19_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_18_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [18]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_18 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_18_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_17_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [17]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_17 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_17_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_16_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [16]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_16 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_16_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_15_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [15]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_15 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_15_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_14_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [14]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_14 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_14_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_13_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [13]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_13 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_13_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_12_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [12]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_12 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_12_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_11_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [11]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_11 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_11_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_10_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [10]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_10 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_10_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_9_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [9]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_9 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_9_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_8_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [8]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_8 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_8_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_7_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [7]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_7 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_7_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_6_cZ  (
	.I0(i2_i_20),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_6 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_6_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_5_cZ  (
	.I0(\hstdm_ctrl_inst.un18lto5 ),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_5 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_5_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_4_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [4]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_4 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_4_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_3_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [3]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_3 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_3_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_2_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [2]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_2 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_2_cZ .INIT=2'h2;
// @225:563
  LUT1 \hstdm_ctrl_inst.un1_data_in_11_axb_1_cZ  (
	.I0(\hstdm_ctrl_inst.data_in [1]),
	.O(\hstdm_ctrl_inst.un1_data_in_11_axb_1 )
);
defparam \hstdm_ctrl_inst.un1_data_in_11_axb_1_cZ .INIT=2'h2;
  LUT5 \traincnt_8_r_0[0]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_axb_0),
	.O(traincnt_8_0[0])
);
defparam \traincnt_8_r_0[0] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[1]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2_1),
	.I3(traincnt23lto31_i_o2),
	.I4(un1_traincnt_3_cry_3_O[1]),
	.O(traincnt_8_0[1])
);
defparam \traincnt_8_r_0[1] .INIT=32'h007F0000;
  LUT5 \traincnt_8_r_0[2]  (
	.I0(traincnt23lto31_i_o2),
	.I1(traincnt[25]),
	.I2(traincnt[26]),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_3_O[2]),
	.O(traincnt_8_0[2])
);
defparam \traincnt_8_r_0[2] .INIT=32'h15550000;
  LUT5 \traincnt_8_r_0[3]  (
	.I0(traincnt23lto31_i_o2),
	.I1(traincnt[25]),
	.I2(traincnt[26]),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_3_O[3]),
	.O(traincnt_8_0[3])
);
defparam \traincnt_8_r_0[3] .INIT=32'h15550000;
  LUT5 \traincnt_8_r_0[4]  (
	.I0(traincnt23lto31_i_o2),
	.I1(traincnt[25]),
	.I2(traincnt[26]),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_3_O[4]),
	.O(traincnt_8_0[4])
);
defparam \traincnt_8_r_0[4] .INIT=32'h15550000;
  LUT5 \traincnt_8_r_0[5]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2_1),
	.I3(traincnt23lto31_i_o2),
	.I4(un1_traincnt_3_cry_3_O[5]),
	.O(traincnt_8_0[5])
);
defparam \traincnt_8_r_0[5] .INIT=32'h007F0000;
  LUT5 \traincnt_8_r_0[6]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2_1),
	.I3(traincnt23lto31_i_o2),
	.I4(un1_traincnt_3_cry_3_O[6]),
	.O(traincnt_8_0[6])
);
defparam \traincnt_8_r_0[6] .INIT=32'h007F0000;
  LUT5 \traincnt_8_r_0[7]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_3_O[7]),
	.O(traincnt_8_0[7])
);
defparam \traincnt_8_r_0[7] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[8]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_11_O[0]),
	.O(traincnt_8_0[8])
);
defparam \traincnt_8_r_0[8] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[9]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_11_O[1]),
	.O(traincnt_8_0[9])
);
defparam \traincnt_8_r_0[9] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[10]  (
	.I0(traincnt23lto31_i_o2),
	.I1(traincnt[25]),
	.I2(traincnt[26]),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_11_O[2]),
	.O(traincnt_8_0[10])
);
defparam \traincnt_8_r_0[10] .INIT=32'h15550000;
  LUT5 \traincnt_8_r_0[11]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_11_O[3]),
	.O(traincnt_8_0[11])
);
defparam \traincnt_8_r_0[11] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[12]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_11_O[4]),
	.O(traincnt_8_0[12])
);
defparam \traincnt_8_r_0[12] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[13]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_11_O[5]),
	.O(traincnt_8_0[13])
);
defparam \traincnt_8_r_0[13] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[14]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_11_O[6]),
	.O(traincnt_8_0[14])
);
defparam \traincnt_8_r_0[14] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[15]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_11_O[7]),
	.O(traincnt_8_0[15])
);
defparam \traincnt_8_r_0[15] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[16]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2_1),
	.I3(traincnt23lto31_i_o2),
	.I4(un1_traincnt_3_cry_19_O[0]),
	.O(traincnt_8_0[16])
);
defparam \traincnt_8_r_0[16] .INIT=32'h007F0000;
  LUT5 \traincnt_8_r_0[17]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_19_O[1]),
	.O(traincnt_8_0[17])
);
defparam \traincnt_8_r_0[17] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[18]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_19_O[2]),
	.O(traincnt_8_0[18])
);
defparam \traincnt_8_r_0[18] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[19]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_19_O[3]),
	.O(traincnt_8_0[19])
);
defparam \traincnt_8_r_0[19] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[20]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_19_O[4]),
	.O(traincnt_8_0[20])
);
defparam \traincnt_8_r_0[20] .INIT=32'hFFFFF8F0;
  LUT5 \traincnt_8_r_0[21]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_19_O[5]),
	.O(traincnt_8_0[21])
);
defparam \traincnt_8_r_0[21] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[22]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_19_O[6]),
	.O(traincnt_8_0[22])
);
defparam \traincnt_8_r_0[22] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[23]  (
	.I0(traincnt23lto31_i_o2_1),
	.I1(traincnt[25]),
	.I2(traincnt[26]),
	.I3(traincnt23lto31_i_o2),
	.I4(un1_traincnt_3_cry_19_O[7]),
	.O(traincnt_8_0[23])
);
defparam \traincnt_8_r_0[23] .INIT=32'hFFFFFF80;
  LUT5 \traincnt_8_r_0[24]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_27_O[0]),
	.O(traincnt_8_0[24])
);
defparam \traincnt_8_r_0[24] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[25]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_27_O[1]),
	.O(traincnt_8_0[25])
);
defparam \traincnt_8_r_0[25] .INIT=32'hFFFFF8F0;
  LUT5 \traincnt_8_r_0[26]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_27_O[2]),
	.O(traincnt_8_0[26])
);
defparam \traincnt_8_r_0[26] .INIT=32'hFFFFF8F0;
  LUT5 \traincnt_8_r_0[27]  (
	.I0(traincnt23lto31_i_o2),
	.I1(traincnt[25]),
	.I2(traincnt[26]),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_27_O[3]),
	.O(traincnt_8_0[27])
);
defparam \traincnt_8_r_0[27] .INIT=32'h15550000;
  LUT5 \traincnt_8_r_0[28]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_27_O[4]),
	.O(traincnt_8_0[28])
);
defparam \traincnt_8_r_0[28] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[29]  (
	.I0(traincnt[25]),
	.I1(traincnt[26]),
	.I2(traincnt23lto31_i_o2),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_27_O[5]),
	.O(traincnt_8_0[29])
);
defparam \traincnt_8_r_0[29] .INIT=32'h070F0000;
  LUT5 \traincnt_8_r_0[30]  (
	.I0(traincnt23lto31_i_o2),
	.I1(traincnt[25]),
	.I2(traincnt[26]),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_27_O[6]),
	.O(traincnt_8_0[30])
);
defparam \traincnt_8_r_0[30] .INIT=32'h15550000;
  LUT5 \traincnt_8_r_0[31]  (
	.I0(traincnt23lto31_i_o2),
	.I1(traincnt[25]),
	.I2(traincnt[26]),
	.I3(traincnt23lto31_i_o2_1),
	.I4(un1_traincnt_3_cry_27_O[7]),
	.O(traincnt_8_0[31])
);
defparam \traincnt_8_r_0[31] .INIT=32'h15550000;
  LUT2 \infopipe_arbiter_inst.current_set_3_sqmuxa_0_cZ  (
	.I0(infopipe_send_ack_arbiter),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.current_set_3_sqmuxa_0 )
);
defparam \infopipe_arbiter_inst.current_set_3_sqmuxa_0_cZ .INIT=4'h1;
  LUT2 \cmd_script_ack_pulse_gen.fdcr1.IntDceR15_0  (
	.I0(hstdm_cmd_script_ack_ff2),
	.I1(\cmd_script_ack_pulse_gen.IntSigClr ),
	.O(\cmd_script_ack_pulse_gen.fdcr1.IntDceR_0 )
);
defparam \cmd_script_ack_pulse_gen.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT2 \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR15_0  (
	.I0(\infopipe_snd_inst.accept_pulse_gen.IntSigClr ),
	.I1(\infopipe_snd_inst.infopipe_empty_local ),
	.O(\infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0 )
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR15_0 .INIT=4'h4;
  LUT5 \infopipe_snd_inst.state_2_sqmuxa_0_cZ  (
	.I0(\infopipe_snd_inst.sndcnt [3]),
	.I1(\infopipe_snd_inst.sndcnt [2]),
	.I2(CO0_0),
	.I3(\infopipe_snd_inst.state [0]),
	.I4(\infopipe_snd_inst.sndcnt [1]),
	.O(\infopipe_snd_inst.state_2_sqmuxa_0 )
);
defparam \infopipe_snd_inst.state_2_sqmuxa_0_cZ .INIT=32'hA8008800;
  LUT4 \reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntDceR15_0  (
	.I0(SIMULATION),
	.I1(training_ctrl_tx_start),
	.I2(\reset_gen_inst.reset_release_pulse_gen_inst.IntSigClr ),
	.I3(umr_reset),
	.O(\reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntDceR_0 )
);
defparam \reset_gen_inst.reset_release_pulse_gen_inst.fdcr1.IntDceR15_0 .INIT=16'h040E;
// @225:2704
  FDR \infopipe_arbiter_inst.data_ready_out_Z  (
	.Q(infopipe_ready_arbiter),
	.D(\infopipe_arbiter_inst.current_set_3_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:1273
  FDR \hstdm_status_Z[2]  (
	.Q(hstdm_status[2]),
	.D(flags_in[0]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[4]  (
	.Q(hstdm_status[4]),
	.D(flags_in[6]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[6]  (
	.Q(hstdm_status[6]),
	.D(flags_in[1]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[7]  (
	.Q(hstdm_status[7]),
	.D(flags_in[2]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[26]  (
	.Q(hstdm_status[26]),
	.D(flags_in[4]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[0]  (
	.Q(hstdm_status[0]),
	.D(flags_in[3]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[24]  (
	.Q(hstdm_status[24]),
	.D(sim_flags_out[2]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[25]  (
	.Q(hstdm_status[25]),
	.D(flags_in[5]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[27]  (
	.Q(hstdm_status[27]),
	.D(txctrl[0]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[28]  (
	.Q(hstdm_status[28]),
	.D(\hstdm_ctrl_inst.self_test_start_rx_out [1]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[29]  (
	.Q(hstdm_status[29]),
	.D(\hstdm_ctrl_inst.self_test_start_tx_out [1]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[30]  (
	.Q(hstdm_status[30]),
	.D(self_test_start_rx_out[0]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:1273
  FDR \hstdm_status_Z[31]  (
	.Q(hstdm_status[31]),
	.D(\hstdm_ctrl_inst.self_test_start_tx_out [0]),
	.C(umr_clk),
	.R(reset_hstdm_out)
);
// @225:2625
  FDR \infopipe_snd_inst.data_sent_out_Z  (
	.Q(infopipe_send_ack_arbiter),
	.D(\infopipe_snd_inst.state_2_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT6 \hstdm_ctrl_inst.training_tx_done_6_u_0_0  (
	.I0(SIMULATION),
	.I1(SIMULATION_DISABLE_TRAINING),
	.I2(training_ctrl_end),
	.I3(reset_to_ctrl),
	.I4(traincnt23lto31_i_o2),
	.I5(N_391),
	.O(training_tx_done_6_0)
);
defparam \hstdm_ctrl_inst.training_tx_done_6_u_0_0 .INIT=64'hFFFFFFFF72FA50D8;
  LUT6 \infopipe_arbiter_inst.current_set_e_0[1]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(hstdm_cmd_report_ready),
	.I2(hstdm_cmd_script_ready_ff2),
	.I3(hstdm_cmd_script_ack),
	.I4(hstdm_cmd_report_ack),
	.I5(\infopipe_arbiter_inst.un1_reset_1 ),
	.O(\infopipe_arbiter_inst.current_set_1 )
);
defparam \infopipe_arbiter_inst.current_set_e_0[1] .INIT=64'hFFFFFFFFFFFFFF02;
  LUT3 \reset_gen_inst.longer_pulse_inst.out_e_0  (
	.I0(\reset_gen_inst.reset_pulse_short ),
	.I1(\reset_gen_inst.reset_pulse_long ),
	.I2(un1_dly),
	.O(\reset_gen_inst.longer_pulse_inst.out_0 )
);
defparam \reset_gen_inst.longer_pulse_inst.out_e_0 .INIT=8'hAE;
  LUT3 \TXCTRL_OVERLAP.out_e_0  (
	.I0(txctrl1_inv_delay),
	.I1(un1_dly_0),
	.I2(training_ctrl_word_start_i),
	.O(\TXCTRL_OVERLAP.out_0 )
);
defparam \TXCTRL_OVERLAP.out_e_0 .INIT=8'hF2;
  LUT3 \reset_gen_inst.reset_pulse_s_0  (
	.I0(\reset_gen_inst.first_reset_done ),
	.I1(\reset_gen_inst.reset_pulse_long ),
	.I2(umr_reset),
	.O(N_28_0)
);
defparam \reset_gen_inst.reset_pulse_s_0 .INIT=8'hFD;
  LUT5 \infopipe_arbiter_inst.current_set_e_0[0]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(infopipe_send_ack_arbiter),
	.I3(infopipe_reset),
	.I4(\infopipe_arbiter_inst.current_set_2_sqmuxa ),
	.O(\infopipe_arbiter_inst.current_set_0_0 )
);
defparam \infopipe_arbiter_inst.current_set_e_0[0] .INIT=32'hFFFF0004;
  LUT6 \infopipe_snd_inst.sndcnt_5_0_e_cZ[2]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(CO0_0),
	.I3(\infopipe_snd_inst.sndcnt [2]),
	.I4(\infopipe_snd_inst.sndcnt [3]),
	.I5(infopipe_reset),
	.O(\infopipe_snd_inst.sndcnt_5_0_e [2])
);
defparam \infopipe_snd_inst.sndcnt_5_0_e_cZ[2] .INIT=64'h0000000000004C80;
  LUT6 \infopipe_snd_inst.sndcnt_5_0_e_cZ[1]  (
	.I0(\infopipe_snd_inst.sndcnt [3]),
	.I1(\infopipe_snd_inst.sndcnt [2]),
	.I2(CO0_0),
	.I3(\infopipe_snd_inst.state [0]),
	.I4(\infopipe_snd_inst.sndcnt [1]),
	.I5(infopipe_reset),
	.O(\infopipe_snd_inst.sndcnt_5_0_e [1])
);
defparam \infopipe_snd_inst.sndcnt_5_0_e_cZ[1] .INIT=64'h0000000007007000;
  LUT5 \infopipe_snd_inst.sndcnt_5_0_e_cZ[0]  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.sndcnt [3]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.I3(CO0_0),
	.I4(infopipe_reset),
	.O(\infopipe_snd_inst.sndcnt_5_0_e [0])
);
defparam \infopipe_snd_inst.sndcnt_5_0_e_cZ[0] .INIT=32'h0000002A;
  LUT6 \infopipe_snd_inst.sndcnt_5_0_e_cZ[3]  (
	.I0(\infopipe_snd_inst.sndcnt [3]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.I3(\infopipe_snd_inst.state [0]),
	.I4(CO0_0),
	.I5(infopipe_reset),
	.O(\infopipe_snd_inst.sndcnt_5_0_e [3])
);
defparam \infopipe_snd_inst.sndcnt_5_0_e_cZ[3] .INIT=64'h0000000042000A00;
  LUT6 \infopipe_snd_inst.N_475_i_0_e_cZ  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(infopipe_ready_arbiter),
	.I2(\infopipe_snd_inst.state [1]),
	.I3(\infopipe_snd_inst.infopipe_empty_local ),
	.I4(infopipe_reset),
	.I5(un1_sndcnt_c4),
	.O(\infopipe_snd_inst.N_475_i_0_e )
);
defparam \infopipe_snd_inst.N_475_i_0_e_cZ .INIT=64'h00000E0A00000400;
  LUT5 \infopipe_snd_inst.state_e_0_e_cZ[1]  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.state [1]),
	.I2(\infopipe_snd_inst.infopipe_empty_pulse ),
	.I3(infopipe_reset),
	.I4(un1_sndcnt_c4),
	.O(\infopipe_snd_inst.state_e_0_e [1])
);
defparam \infopipe_snd_inst.state_e_0_e_cZ[1] .INIT=32'h008C00AE;
  LUT5 \hstdm_ctrl_inst.cmd_state_r_0_e_cZ[0]  (
	.I0(\hstdm_ctrl_inst.command_issue_pulse ),
	.I1(\hstdm_ctrl_inst.cmd_state [0]),
	.I2(hstdm_cmd_script_ack_pulse),
	.I3(\hstdm_ctrl_inst.command_supported ),
	.I4(umr_reset),
	.O(\hstdm_ctrl_inst.cmd_state_r_0_e [0])
);
defparam \hstdm_ctrl_inst.cmd_state_r_0_e_cZ[0] .INIT=32'h00002ECC;
// @225:2625
  FD \infopipe_snd_inst.sndcnt_Z[2]  (
	.Q(\infopipe_snd_inst.sndcnt [2]),
	.D(\infopipe_snd_inst.sndcnt_5_0_e [2]),
	.C(infopipe_clk)
);
// @225:2625
  FD \infopipe_snd_inst.sndcnt_Z[1]  (
	.Q(\infopipe_snd_inst.sndcnt [1]),
	.D(\infopipe_snd_inst.sndcnt_5_0_e [1]),
	.C(infopipe_clk)
);
// @225:2625
  FD \infopipe_snd_inst.sndcnt_Z[0]  (
	.Q(CO0_0),
	.D(\infopipe_snd_inst.sndcnt_5_0_e [0]),
	.C(infopipe_clk)
);
// @225:2625
  FD \infopipe_snd_inst.sndcnt_Z[3]  (
	.Q(\infopipe_snd_inst.sndcnt [3]),
	.D(\infopipe_snd_inst.sndcnt_5_0_e [3]),
	.C(infopipe_clk)
);
// @225:2625
  FD \infopipe_snd_inst.state_Z[0]  (
	.Q(\infopipe_snd_inst.state [0]),
	.D(\infopipe_snd_inst.N_475_i_0_e ),
	.C(infopipe_clk)
);
// @225:2625
  FD \infopipe_snd_inst.state_Z[1]  (
	.Q(\infopipe_snd_inst.state [1]),
	.D(\infopipe_snd_inst.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:844
  FD \hstdm_ctrl_inst.cmd_state_Z[0]  (
	.Q(\hstdm_ctrl_inst.cmd_state [0]),
	.D(\hstdm_ctrl_inst.cmd_state_r_0_e [0]),
	.C(umr_clk)
);
  CARRY8 \hstdm_ctrl_inst.un1_data_in_11_cry_4_cZ  (
	.CO({\hstdm_ctrl_inst.un1_data_in_11_cry_8 , \hstdm_ctrl_inst.un1_data_in_11_cry_7 , \hstdm_ctrl_inst.un1_data_in_11_cry_6 , \hstdm_ctrl_inst.un1_data_in_11_cry_5 , \hstdm_ctrl_inst.un1_data_in_11_cry_4 , \hstdm_ctrl_inst.un1_data_in_11_cry_3 , \hstdm_ctrl_inst.un1_data_in_11_cry_2 , \hstdm_ctrl_inst.un1_data_in_11_cry_1 }),
	.O(un1_data_in_11_cry_4_O[7:0]),
	.CI(\hstdm_ctrl_inst.data_in [0]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({\hstdm_ctrl_inst.un1_data_in_11_axb_8 , \hstdm_ctrl_inst.un1_data_in_11_axb_7 , \hstdm_ctrl_inst.un1_data_in_11_axb_6 , \hstdm_ctrl_inst.un1_data_in_11_axb_5 , \hstdm_ctrl_inst.un1_data_in_11_axb_4 , \hstdm_ctrl_inst.un1_data_in_11_axb_3 , \hstdm_ctrl_inst.un1_data_in_11_axb_2 , \hstdm_ctrl_inst.un1_data_in_11_axb_1 })
);
  CARRY8 \hstdm_ctrl_inst.un1_data_in_11_cry_12_cZ  (
	.CO({\hstdm_ctrl_inst.un1_data_in_11_cry_16 , \hstdm_ctrl_inst.un1_data_in_11_cry_15 , \hstdm_ctrl_inst.un1_data_in_11_cry_14 , \hstdm_ctrl_inst.un1_data_in_11_cry_13 , \hstdm_ctrl_inst.un1_data_in_11_cry_12 , \hstdm_ctrl_inst.un1_data_in_11_cry_11 , \hstdm_ctrl_inst.un1_data_in_11_cry_10 , \hstdm_ctrl_inst.un1_data_in_11_cry_9 }),
	.O(un1_data_in_11_cry_12_O[7:0]),
	.CI(\hstdm_ctrl_inst.un1_data_in_11_cry_8 ),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({\hstdm_ctrl_inst.un1_data_in_11_axb_16 , \hstdm_ctrl_inst.un1_data_in_11_axb_15 , \hstdm_ctrl_inst.un1_data_in_11_axb_14 , \hstdm_ctrl_inst.un1_data_in_11_axb_13 , \hstdm_ctrl_inst.un1_data_in_11_axb_12 , \hstdm_ctrl_inst.un1_data_in_11_axb_11 , \hstdm_ctrl_inst.un1_data_in_11_axb_10 , \hstdm_ctrl_inst.un1_data_in_11_axb_9 })
);
  CARRY8 \hstdm_ctrl_inst.un1_data_in_11_cry_20_cZ  (
	.CO({\hstdm_ctrl_inst.un1_data_in_11_cry_24 , \hstdm_ctrl_inst.un1_data_in_11_cry_23 , \hstdm_ctrl_inst.un1_data_in_11_cry_22 , \hstdm_ctrl_inst.un1_data_in_11_cry_21 , \hstdm_ctrl_inst.un1_data_in_11_cry_20 , \hstdm_ctrl_inst.un1_data_in_11_cry_19 , \hstdm_ctrl_inst.un1_data_in_11_cry_18 , \hstdm_ctrl_inst.un1_data_in_11_cry_17 }),
	.O(un1_data_in_11_cry_20_O[7:0]),
	.CI(\hstdm_ctrl_inst.un1_data_in_11_cry_16 ),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({\hstdm_ctrl_inst.un1_data_in_11_axb_24 , \hstdm_ctrl_inst.un1_data_in_11_axb_23 , \hstdm_ctrl_inst.un1_data_in_11_axb_22 , \hstdm_ctrl_inst.un1_data_in_11_axb_21 , \hstdm_ctrl_inst.un1_data_in_11_axb_20 , \hstdm_ctrl_inst.un1_data_in_11_axb_19 , \hstdm_ctrl_inst.un1_data_in_11_axb_18 , \hstdm_ctrl_inst.un1_data_in_11_axb_17 })
);
  CARRY8 \hstdm_ctrl_inst.un1_data_in_11_s_27  (
	.CO({NC12, NC11, NC10, NC9, un1_data_in_11_s_27_CO[3:2], \hstdm_ctrl_inst.un1_data_in_11_cry_26 , \hstdm_ctrl_inst.un1_data_in_11_cry_25 }),
	.O({NC16, NC15, NC14, NC13, un1_data_in_11_s_27_O[3:0]}),
	.CI(\hstdm_ctrl_inst.un1_data_in_11_cry_24 ),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, \hstdm_ctrl_inst.un1_data_in_11_axb_27 , \hstdm_ctrl_inst.un1_data_in_11_axb_26 , \hstdm_ctrl_inst.un1_data_in_11_axb_25 })
);
  CARRY8 un1_traincnt_3_cry_3_cZ (
	.CO({un1_traincnt_3_cry_7, un1_traincnt_3_cry_6, un1_traincnt_3_cry_5, un1_traincnt_3_cry_4, un1_traincnt_3_cry_3, un1_traincnt_3_cry_2, un1_traincnt_3_cry_1, un1_traincnt_3_cry_0}),
	.O(un1_traincnt_3_cry_3_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, traincnt[0]}),
	.S({un1_traincnt_3_axb_7, un1_traincnt_3_axb_6, un1_traincnt_3_axb_5, un1_traincnt_3_axb_4, un1_traincnt_3_axb_3, un1_traincnt_3_axb_2, un1_traincnt_3_axb_1, un1_traincnt_3_axb_0})
);
  CARRY8 un1_traincnt_3_cry_11_cZ (
	.CO({un1_traincnt_3_cry_15, un1_traincnt_3_cry_14, un1_traincnt_3_cry_13, un1_traincnt_3_cry_12, un1_traincnt_3_cry_11, un1_traincnt_3_cry_10, un1_traincnt_3_cry_9, un1_traincnt_3_cry_8}),
	.O(un1_traincnt_3_cry_11_O[7:0]),
	.CI(un1_traincnt_3_cry_7),
	.CI_TOP(GND),
	.DI({GND, traincnt[14], GND, GND, un1_traincnt_3_11_d, GND, GND, GND}),
	.S({un1_traincnt_3_axb_15, un1_traincnt_3_axb_14, un1_traincnt_3_axb_13, un1_traincnt_3_axb_12, un1_traincnt_3_axb_11, un1_traincnt_3_axb_10, un1_traincnt_3_axb_9, un1_traincnt_3_axb_8})
);
  CARRY8 un1_traincnt_3_cry_19_cZ (
	.CO({un1_traincnt_3_cry_23, un1_traincnt_3_cry_22, un1_traincnt_3_cry_21, un1_traincnt_3_cry_20, un1_traincnt_3_cry_19, un1_traincnt_3_cry_18, un1_traincnt_3_cry_17, un1_traincnt_3_cry_16}),
	.O(un1_traincnt_3_cry_19_O[7:0]),
	.CI(un1_traincnt_3_cry_15),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({un1_traincnt_3_axb_23, un1_traincnt_3_axb_22, un1_traincnt_3_axb_21, un1_traincnt_3_axb_20, un1_traincnt_3_axb_19, un1_traincnt_3_axb_18, un1_traincnt_3_axb_17, un1_traincnt_3_axb_16})
);
  CARRY8 un1_traincnt_3_cry_27_cZ (
	.CO({NC8, un1_traincnt_3_cry_30, un1_traincnt_3_cry_29, un1_traincnt_3_cry_28, un1_traincnt_3_cry_27, un1_traincnt_3_cry_26, un1_traincnt_3_cry_25, un1_traincnt_3_cry_24}),
	.O(un1_traincnt_3_cry_27_O[7:0]),
	.CI(un1_traincnt_3_cry_23),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({un1_traincnt_3_axb_31, un1_traincnt_3_axb_30, un1_traincnt_3_axb_29, un1_traincnt_3_axb_28, un1_traincnt_3_axb_27, un1_traincnt_3_axb_26, un1_traincnt_3_axb_25, un1_traincnt_3_axb_24})
);
  CARRY8 \number_of_ack_for_reporting_flags_cry_cZ[2]  (
	.CO({number_of_ack_for_reporting_flags_cry[6:0], number_of_ack_for_reporting_flags_cry_cy}),
	.O({number_of_ack_for_reporting_flags_s[6:0], number_of_ack_for_reporting_flags_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, GND}),
	.S({number_of_ack_for_reporting_flags_qxu[6:2], number_of_ack_for_reporting_flags_s_sf[1:0], N_758_i})
);
  CARRY8 \number_of_ack_for_reporting_flags_cry_cZ[10]  (
	.CO({NC3, NC2, NC1, NC0, number_of_ack_for_reporting_flags_cry[10:7]}),
	.O({NC7, NC6, NC5, NC4, number_of_ack_for_reporting_flags_s[10:7]}),
	.CI(number_of_ack_for_reporting_flags_cry[6]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, VCC, VCC, VCC, VCC}),
	.S({GND, GND, GND, GND, number_of_ack_for_reporting_flags_qxu[10:7]})
);
// @225:1552
  LUT2 \number_of_ack_for_reporting_flags_s_cZ[11]  (
	.I0(number_of_ack_for_reporting_flags_qxu[11]),
	.I1(number_of_ack_for_reporting_flags_cry[10]),
	.O(number_of_ack_for_reporting_flags_s[11])
);
defparam \number_of_ack_for_reporting_flags_s_cZ[11] .INIT=4'h6;
// @225:1467
  LUT4 \hstdm_ctrl_inst.txctrl_8_i_a2_5_lut6_2_o6[0]  (
	.I0(traincnt[23]),
	.I1(traincnt[24]),
	.I2(traincnt[25]),
	.I3(traincnt[26]),
	.O(N_425)
);
defparam \hstdm_ctrl_inst.txctrl_8_i_a2_5_lut6_2_o6[0] .INIT=16'h0001;
// @225:1467
  LUT5 \hstdm_ctrl_inst.txctrl_8_i_a2_5_lut6_2_o5[0]  (
	.I0(traincnt[23]),
	.I1(traincnt[24]),
	.I2(traincnt[22]),
	.I3(traincnt[25]),
	.I4(traincnt[26]),
	.O(N_341)
);
defparam \hstdm_ctrl_inst.txctrl_8_i_a2_5_lut6_2_o5[0] .INIT=32'hFE33FFFF;
// @225:1552
  LUT2 number_of_ack_for_reporting_flags_317_N_5_i_lut6_2_o6 (
	.I0(number_of_ack_for_reporting_flags[2]),
	.I1(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_qxu[2])
);
defparam number_of_ack_for_reporting_flags_317_N_5_i_lut6_2_o6.INIT=4'hD;
// @225:1552
  LUT2 number_of_ack_for_reporting_flags_317_N_5_i_lut6_2_o5 (
	.I0(number_of_ack_for_reporting_flags[8]),
	.I1(infopipe_reset),
	.O(number_of_ack_for_reporting_flags_qxu[8])
);
defparam number_of_ack_for_reporting_flags_317_N_5_i_lut6_2_o5.INIT=4'hD;
assign reset_clock_out = GND;
assign training_done_out = sim_flags_out[0];
assign infopipe_empty_out = GND;
assign flags_out[0] = GND;
assign flags_out[1] = GND;
assign flags_out[2] = GND;
assign flags_out[3] = GND;
assign flags_out[4] = VCC;
assign flags_out[5] = VCC;
assign flags_out[6] = GND;
assign flags_out[7] = VCC;
assign self_test_start_rx_out[1] = GND;
assign reset_erd_flag_out = GND;
assign reset_tx_out = GND;
endmodule /* hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_simulation_FB1_uD (
  umr_clk,
  umr_reset,
  sim_flags_in,
  SIMULATION,
  SIMULATION_DISABLE_TRAINING
)
;
input umr_clk ;
input umr_reset ;
input [2:0] sim_flags_in ;
(* DONT_TOUCH="TRUE" *)output SIMULATION ;
(* DONT_TOUCH="TRUE" *)output SIMULATION_DISABLE_TRAINING ;
wire umr_clk ;
wire umr_reset ;
wire SIMULATION ;
wire SIMULATION_DISABLE_TRAINING ;
wire GND ;
wire SIM_TRAINING_DONE ;
wire SIM_TRAINING_ERROR ;
wire SIM_TRAINING_TIMEOUT ;
wire SIM_TRAINING_TIMEOUT_r ;
wire SIM_TRAINING_ERROR_r ;
wire SIM_TRAINING_DONE_r ;
wire VCC ;
  GND GND_cZ (
	.G(GND)
);
(* DONT_TOUCH="TRUE" *)  FD SIM_TRAINING_TIMEOUT_Z (
	.Q(SIM_TRAINING_TIMEOUT),
	.D(SIM_TRAINING_TIMEOUT_r),
	.C(umr_clk)
);
defparam SIM_TRAINING_TIMEOUT_Z.INIT=1'b0;
(* DONT_TOUCH="TRUE" *)  FD SIM_TRAINING_ERROR_Z (
	.Q(SIM_TRAINING_ERROR),
	.D(SIM_TRAINING_ERROR_r),
	.C(umr_clk)
);
defparam SIM_TRAINING_ERROR_Z.INIT=1'b0;
(* DONT_TOUCH="TRUE" *)  FD SIM_TRAINING_DONE_Z (
	.Q(SIM_TRAINING_DONE),
	.D(SIM_TRAINING_DONE_r),
	.C(umr_clk)
);
defparam SIM_TRAINING_DONE_Z.INIT=1'b0;
(* DONT_TOUCH="TRUE" *)  FD SIMULATION_DISABLE_TRAINING_Z (
	.Q(SIMULATION_DISABLE_TRAINING),
	.D(GND),
	.C(umr_clk)
);
defparam SIMULATION_DISABLE_TRAINING_Z.INIT=1'b0;
(* DONT_TOUCH="TRUE" *)  FD SIMULATION_Z (
	.Q(SIMULATION),
	.D(GND),
	.C(umr_clk)
);
defparam SIMULATION_Z.INIT=1'b0;
  LUT2 SIM_TRAINING_DONE_r_cZ (
	.I0(sim_flags_in[0]),
	.I1(umr_reset),
	.O(SIM_TRAINING_DONE_r)
);
defparam SIM_TRAINING_DONE_r_cZ.INIT=4'h2;
  LUT2 SIM_TRAINING_TIMEOUT_r_cZ (
	.I0(sim_flags_in[2]),
	.I1(umr_reset),
	.O(SIM_TRAINING_TIMEOUT_r)
);
defparam SIM_TRAINING_TIMEOUT_r_cZ.INIT=4'h2;
  LUT2 SIM_TRAINING_ERROR_r_cZ (
	.I0(sim_flags_in[1]),
	.I1(umr_reset),
	.O(SIM_TRAINING_ERROR_r)
);
defparam SIM_TRAINING_ERROR_r_cZ.INIT=4'h2;
  assign VCC = 1'b1;
endmodule /* hstdm_simulation_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_ultrascale_plle3_Z1_FB1_uD (
  clk_in,
  reset_in,
  txclk,
  txclkdiv2,
  txclkdiv4,
  idlyctrlclk,
  clkoutphy,
  locked,
  RST_DLY,
  BS_RST,
  BSC_RST,
  DLY_RDY,
  VTC_RDY,
  BSC_EN_VTC,
  BSC_RDY,
  RIU_CLK,
  RIU_NIBBLE_SEL_UPPER,
  RIU_NIBBLE_SEL_LOWER,
  RIU_WR_EN,
  RIU_ADDR,
  RIU_WR_DATA
)
;
input clk_in ;
input reset_in ;
output txclk ;
output txclkdiv2 ;
output txclkdiv4 ;
output idlyctrlclk ;
output clkoutphy ;
output locked ;
output RST_DLY ;
output BS_RST ;
output BSC_RST ;
input [7:0] DLY_RDY ;
input [7:0] VTC_RDY ;
output BSC_EN_VTC ;
output BSC_RDY ;
output RIU_CLK ;
output RIU_NIBBLE_SEL_UPPER ;
output RIU_NIBBLE_SEL_LOWER ;
output RIU_WR_EN ;
output [5:0] RIU_ADDR ;
output [15:0] RIU_WR_DATA ;
wire clk_in ;
wire reset_in ;
wire txclk ;
wire txclkdiv2 ;
wire txclkdiv4 ;
wire idlyctrlclk ;
wire clkoutphy ;
wire locked ;
wire RST_DLY ;
wire BS_RST ;
wire BSC_RST ;
wire BSC_EN_VTC ;
wire BSC_RDY ;
wire RIU_CLK ;
wire RIU_NIBBLE_SEL_UPPER ;
wire RIU_NIBBLE_SEL_LOWER ;
wire RIU_WR_EN ;
wire [15:0] DO;
wire [1:1] \phy_en_delay.dly ;
wire [1:1] \rst_delay.dly ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_1 ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_2 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_array_1 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_array_2 ;
wire CLKFBOUT ;
wire hstdm_txclkdiv4_local ;
wire CLKOUT0B ;
wire hstdm_txclkdiv2_local ;
wire CLKOUT1B ;
wire DRDY ;
wire clkoutphyen ;
wire locked_inv_sync ;
wire rst_wire ;
wire bs_rst_2 ;
wire clkoutphyen_inv ;
wire bs_rst ;
wire \phy_en_delay.srl_dly_out  ;
wire un1_dly_0 ;
wire \rst_delay.srl_dly_out  ;
wire un1_dly ;
wire \ar_locked.R0  ;
wire N_31 ;
wire N_32 ;
wire locked_i ;
wire un3_clkoutphyen_i ;
wire N_4_mux_i ;
wire N_4_mux_0_i ;
wire lockedz ;
wire VCC ;
wire GND ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  FDE \rst_delay.out_Z  (
	.Q(rst_wire),
	.D(locked_inv_sync),
	.C(RIU_CLK),
	.CE(N_4_mux_0_i)
);
defparam \rst_delay.out_Z .INIT=1'b0;
  FDE \phy_en_delay.out_Z  (
	.Q(clkoutphyen_inv),
	.D(bs_rst_2),
	.C(RIU_CLK),
	.CE(N_4_mux_i)
);
defparam \phy_en_delay.out_Z .INIT=1'b0;
// @225:7286
  INV \locked_i.O  (
	.I(lockedz),
	.O(locked_i)
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_locked.R0_Z  (
	.Q(\ar_locked.R0 ),
	.D(GND),
	.C(RIU_CLK),
	.PRE(locked_i)
);
defparam \ar_locked.R0_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_locked.R1_Z  (
	.Q(locked_inv_sync),
	.D(\ar_locked.R0 ),
	.C(RIU_CLK),
	.PRE(locked_i)
);
defparam \ar_locked.R1_Z .INIT=1'b1;
// @225:7182
  PLLE3_ADV hstdm_plle3 (
	.CLKFBOUT(CLKFBOUT),
	.CLKOUT0(hstdm_txclkdiv4_local),
	.CLKOUT0B(CLKOUT0B),
	.CLKOUT1(hstdm_txclkdiv2_local),
	.CLKOUT1B(CLKOUT1B),
	.CLKOUTPHY(clkoutphy),
	.DO(DO[15:0]),
	.DRDY(DRDY),
	.LOCKED(lockedz),
	.CLKFBIN(GND),
	.CLKIN(RIU_CLK),
	.CLKOUTPHYEN(clkoutphyen),
	.PWRDWN(GND),
	.RST(reset_in)
);
defparam hstdm_plle3.CLKFBOUT_MULT=12;
defparam hstdm_plle3.CLKIN_PERIOD=10.0;
defparam hstdm_plle3.CLKOUT0_DIVIDE=8;
defparam hstdm_plle3.CLKOUT0_PHASE=0.0;
defparam hstdm_plle3.CLKOUT1_DIVIDE=4;
defparam hstdm_plle3.CLKOUT1_PHASE=0.0;
defparam hstdm_plle3.CLKOUTPHY_MODE="VCO";
defparam hstdm_plle3.COMPENSATION="INTERNAL";
defparam hstdm_plle3.DIVCLK_DIVIDE=1;
// @225:306
  LUT2 N_4_mux_0_i_cZ (
	.I0(un1_dly),
	.I1(locked_inv_sync),
	.O(N_4_mux_0_i)
);
defparam N_4_mux_0_i_cZ.INIT=4'hE;
// @225:306
  LUT2 N_4_mux_i_cZ (
	.I0(un1_dly_0),
	.I1(bs_rst_2),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
// @225:7286
  LUT2 un3_clkoutphyen_i_cZ (
	.I0(clkoutphyen_inv),
	.I1(locked_inv_sync),
	.O(un3_clkoutphyen_i)
);
defparam un3_clkoutphyen_i_cZ.INIT=4'h1;
// @225:309
  LUT2 \rst_delay.un1_dly  (
	.I0(\rst_delay.srl_dly_out ),
	.I1(\rst_delay.dly [1]),
	.O(un1_dly)
);
defparam \rst_delay.un1_dly .INIT=4'h4;
// @225:309
  LUT2 \phy_en_delay.un1_dly  (
	.I0(\phy_en_delay.dly [1]),
	.I1(\phy_en_delay.srl_dly_out ),
	.O(un1_dly_0)
);
defparam \phy_en_delay.un1_dly .INIT=4'h2;
// @225:7297
  LUT2 bs_rst_2_cZ (
	.I0(rst_wire),
	.I1(locked_inv_sync),
	.O(bs_rst_2)
);
defparam bs_rst_2_cZ.INIT=4'hE;
// @225:273
  SRLC32E \rst_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_1  (
	.Q(\rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 [0]),
	.Q31(\rst_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(locked_inv_sync),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  SRLC32E \rst_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_2  (
	.Q(\rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.Q31(\rst_delay.DLY.SRL.SYNC.delay_tmp_array_2 [0]),
	.A({VCC, VCC, VCC, VCC, GND}),
	.D(\rst_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  SRLC32E \phy_en_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_1  (
	.Q(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 [0]),
	.Q31(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(bs_rst_2),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  SRLC32E \phy_en_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_2  (
	.Q(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.Q31(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_2 [0]),
	.A({VCC, VCC, VCC, VCC, GND}),
	.D(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  FD \phy_en_delay.DLY.SRL.SYNC.delay_DOUT_Z[0]  (
	.Q(\phy_en_delay.srl_dly_out ),
	.D(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.C(RIU_CLK)
);
// @225:273
  FD \rst_delay.DLY.SRL.SYNC.delay_DOUT_Z[0]  (
	.Q(\rst_delay.srl_dly_out ),
	.D(\rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.C(RIU_CLK)
);
// @225:7286
  FDP bs_rst_Z (
	.Q(bs_rst),
	.D(bs_rst_2),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:7286
  FDP BSC_RST_Z (
	.Q(BSC_RST),
	.D(bs_rst_2),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:303
  FD \phy_en_delay.dly_Z[1]  (
	.Q(\phy_en_delay.dly [1]),
	.D(\phy_en_delay.srl_dly_out ),
	.C(RIU_CLK)
);
// @225:303
  FD \rst_delay.dly_Z[1]  (
	.Q(\rst_delay.dly [1]),
	.D(\rst_delay.srl_dly_out ),
	.C(RIU_CLK)
);
// @225:7286
  FDP RST_DLY_Z (
	.Q(RST_DLY),
	.D(bs_rst),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:7286
  FDP BS_RST_Z (
	.Q(BS_RST),
	.D(bs_rst),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:7286
  FDC clkoutphyen_Z (
	.Q(clkoutphyen),
	.D(un3_clkoutphyen_i),
	.C(RIU_CLK),
	.CLR(locked_i)
);
assign RIU_CLK = clk_in;
assign txclk = GND;
assign txclkdiv2 = GND;
assign txclkdiv4 = GND;
assign idlyctrlclk = GND;
assign locked = GND;
assign BSC_EN_VTC = GND;
assign BSC_RDY = VCC;
assign RIU_NIBBLE_SEL_UPPER = GND;
assign RIU_NIBBLE_SEL_LOWER = GND;
assign RIU_WR_EN = GND;
assign RIU_ADDR[0] = GND;
assign RIU_ADDR[1] = GND;
assign RIU_ADDR[2] = GND;
assign RIU_ADDR[3] = GND;
assign RIU_ADDR[4] = GND;
assign RIU_ADDR[5] = GND;
assign RIU_WR_DATA[0] = GND;
assign RIU_WR_DATA[1] = GND;
assign RIU_WR_DATA[2] = GND;
assign RIU_WR_DATA[3] = GND;
assign RIU_WR_DATA[4] = GND;
assign RIU_WR_DATA[5] = GND;
assign RIU_WR_DATA[6] = GND;
assign RIU_WR_DATA[7] = GND;
assign RIU_WR_DATA[8] = GND;
assign RIU_WR_DATA[9] = GND;
assign RIU_WR_DATA[10] = GND;
assign RIU_WR_DATA[11] = GND;
assign RIU_WR_DATA[12] = GND;
assign RIU_WR_DATA[13] = GND;
assign RIU_WR_DATA[14] = GND;
assign RIU_WR_DATA[15] = GND;
endmodule /* hstdm_ultrascale_plle3_Z1_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_ultrascale_plle3_Z1_0_FB1_uD (
  clk_in,
  reset_in,
  txclk,
  txclkdiv2,
  txclkdiv4,
  idlyctrlclk,
  clkoutphy,
  locked,
  RST_DLY,
  BS_RST,
  BSC_RST,
  DLY_RDY,
  VTC_RDY,
  BSC_EN_VTC,
  BSC_RDY,
  RIU_CLK,
  RIU_NIBBLE_SEL_UPPER,
  RIU_NIBBLE_SEL_LOWER,
  RIU_WR_EN,
  RIU_ADDR,
  RIU_WR_DATA
)
;
input clk_in ;
input reset_in ;
output txclk ;
output txclkdiv2 ;
output txclkdiv4 ;
output idlyctrlclk ;
output clkoutphy ;
output locked ;
output RST_DLY ;
output BS_RST ;
output BSC_RST ;
input [7:0] DLY_RDY ;
input [7:0] VTC_RDY ;
output BSC_EN_VTC ;
output BSC_RDY ;
output RIU_CLK ;
output RIU_NIBBLE_SEL_UPPER ;
output RIU_NIBBLE_SEL_LOWER ;
output RIU_WR_EN ;
output [5:0] RIU_ADDR ;
output [15:0] RIU_WR_DATA ;
wire clk_in ;
wire reset_in ;
wire txclk ;
wire txclkdiv2 ;
wire txclkdiv4 ;
wire idlyctrlclk ;
wire clkoutphy ;
wire locked ;
wire RST_DLY ;
wire BS_RST ;
wire BSC_RST ;
wire BSC_EN_VTC ;
wire BSC_RDY ;
wire RIU_CLK ;
wire RIU_NIBBLE_SEL_UPPER ;
wire RIU_NIBBLE_SEL_LOWER ;
wire RIU_WR_EN ;
wire [15:0] DO;
wire [1:1] \phy_en_delay.dly ;
wire [1:1] \rst_delay.dly ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_1 ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_2 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_array_1 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_array_2 ;
wire CLKFBOUT ;
wire hstdm_txclkdiv4_local ;
wire CLKOUT0B ;
wire hstdm_txclkdiv2_local ;
wire CLKOUT1B ;
wire DRDY ;
wire clkoutphyen ;
wire locked_inv_sync ;
wire rst_wire ;
wire bs_rst_2 ;
wire clkoutphyen_inv ;
wire bs_rst ;
wire \phy_en_delay.srl_dly_out  ;
wire un1_dly_0 ;
wire \rst_delay.srl_dly_out  ;
wire un1_dly ;
wire \ar_locked.R0  ;
wire N_32 ;
wire N_33 ;
wire locked_i ;
wire un3_clkoutphyen_i ;
wire N_4_mux_i ;
wire N_4_mux_0_i ;
wire lockedz ;
wire VCC ;
wire GND ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  FDE \rst_delay.out_Z  (
	.Q(rst_wire),
	.D(locked_inv_sync),
	.C(RIU_CLK),
	.CE(N_4_mux_0_i)
);
defparam \rst_delay.out_Z .INIT=1'b0;
  FDE \phy_en_delay.out_Z  (
	.Q(clkoutphyen_inv),
	.D(bs_rst_2),
	.C(RIU_CLK),
	.CE(N_4_mux_i)
);
defparam \phy_en_delay.out_Z .INIT=1'b0;
// @225:7286
  INV \locked_i.O  (
	.I(lockedz),
	.O(locked_i)
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_locked.R0_Z  (
	.Q(\ar_locked.R0 ),
	.D(GND),
	.C(RIU_CLK),
	.PRE(locked_i)
);
defparam \ar_locked.R0_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_locked.R1_Z  (
	.Q(locked_inv_sync),
	.D(\ar_locked.R0 ),
	.C(RIU_CLK),
	.PRE(locked_i)
);
defparam \ar_locked.R1_Z .INIT=1'b1;
// @225:7182
  PLLE3_ADV hstdm_plle3 (
	.CLKFBOUT(CLKFBOUT),
	.CLKOUT0(hstdm_txclkdiv4_local),
	.CLKOUT0B(CLKOUT0B),
	.CLKOUT1(hstdm_txclkdiv2_local),
	.CLKOUT1B(CLKOUT1B),
	.CLKOUTPHY(clkoutphy),
	.DO(DO[15:0]),
	.DRDY(DRDY),
	.LOCKED(lockedz),
	.CLKFBIN(GND),
	.CLKIN(RIU_CLK),
	.CLKOUTPHYEN(clkoutphyen),
	.PWRDWN(GND),
	.RST(reset_in)
);
defparam hstdm_plle3.CLKFBOUT_MULT=12;
defparam hstdm_plle3.CLKIN_PERIOD=10.0;
defparam hstdm_plle3.CLKOUT0_DIVIDE=8;
defparam hstdm_plle3.CLKOUT0_PHASE=0.0;
defparam hstdm_plle3.CLKOUT1_DIVIDE=4;
defparam hstdm_plle3.CLKOUT1_PHASE=0.0;
defparam hstdm_plle3.CLKOUTPHY_MODE="VCO";
defparam hstdm_plle3.COMPENSATION="INTERNAL";
defparam hstdm_plle3.DIVCLK_DIVIDE=1;
// @225:306
  LUT2 N_4_mux_0_i_cZ (
	.I0(locked_inv_sync),
	.I1(un1_dly),
	.O(N_4_mux_0_i)
);
defparam N_4_mux_0_i_cZ.INIT=4'hE;
// @225:306
  LUT2 N_4_mux_i_cZ (
	.I0(bs_rst_2),
	.I1(un1_dly_0),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
// @225:7286
  LUT2 un3_clkoutphyen_i_cZ (
	.I0(clkoutphyen_inv),
	.I1(locked_inv_sync),
	.O(un3_clkoutphyen_i)
);
defparam un3_clkoutphyen_i_cZ.INIT=4'h1;
// @225:309
  LUT2 \rst_delay.un1_dly  (
	.I0(\rst_delay.srl_dly_out ),
	.I1(\rst_delay.dly [1]),
	.O(un1_dly)
);
defparam \rst_delay.un1_dly .INIT=4'h4;
// @225:309
  LUT2 \phy_en_delay.un1_dly  (
	.I0(\phy_en_delay.dly [1]),
	.I1(\phy_en_delay.srl_dly_out ),
	.O(un1_dly_0)
);
defparam \phy_en_delay.un1_dly .INIT=4'h2;
// @225:7297
  LUT2 bs_rst_2_cZ (
	.I0(rst_wire),
	.I1(locked_inv_sync),
	.O(bs_rst_2)
);
defparam bs_rst_2_cZ.INIT=4'hE;
// @225:273
  SRLC32E \rst_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_1  (
	.Q(\rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 [0]),
	.Q31(\rst_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(locked_inv_sync),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  SRLC32E \rst_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_2  (
	.Q(\rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.Q31(\rst_delay.DLY.SRL.SYNC.delay_tmp_array_2 [0]),
	.A({VCC, VCC, VCC, VCC, GND}),
	.D(\rst_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  SRLC32E \phy_en_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_1  (
	.Q(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 [0]),
	.Q31(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(bs_rst_2),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  SRLC32E \phy_en_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_2  (
	.Q(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.Q31(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_2 [0]),
	.A({VCC, VCC, VCC, VCC, GND}),
	.D(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  FD \phy_en_delay.DLY.SRL.SYNC.delay_DOUT_Z[0]  (
	.Q(\phy_en_delay.srl_dly_out ),
	.D(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.C(RIU_CLK)
);
// @225:273
  FD \rst_delay.DLY.SRL.SYNC.delay_DOUT_Z[0]  (
	.Q(\rst_delay.srl_dly_out ),
	.D(\rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.C(RIU_CLK)
);
// @225:7286
  FDP bs_rst_Z (
	.Q(bs_rst),
	.D(bs_rst_2),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:7286
  FDP BSC_RST_Z (
	.Q(BSC_RST),
	.D(bs_rst_2),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:303
  FD \phy_en_delay.dly_Z[1]  (
	.Q(\phy_en_delay.dly [1]),
	.D(\phy_en_delay.srl_dly_out ),
	.C(RIU_CLK)
);
// @225:303
  FD \rst_delay.dly_Z[1]  (
	.Q(\rst_delay.dly [1]),
	.D(\rst_delay.srl_dly_out ),
	.C(RIU_CLK)
);
// @225:7286
  FDP RST_DLY_Z (
	.Q(RST_DLY),
	.D(bs_rst),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:7286
  FDP BS_RST_Z (
	.Q(BS_RST),
	.D(bs_rst),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:7286
  FDC clkoutphyen_Z (
	.Q(clkoutphyen),
	.D(un3_clkoutphyen_i),
	.C(RIU_CLK),
	.CLR(locked_i)
);
assign RIU_CLK = clk_in;
assign txclk = GND;
assign txclkdiv2 = GND;
assign txclkdiv4 = GND;
assign idlyctrlclk = GND;
assign locked = GND;
assign BSC_EN_VTC = GND;
assign BSC_RDY = VCC;
assign RIU_NIBBLE_SEL_UPPER = GND;
assign RIU_NIBBLE_SEL_LOWER = GND;
assign RIU_WR_EN = GND;
assign RIU_ADDR[0] = GND;
assign RIU_ADDR[1] = GND;
assign RIU_ADDR[2] = GND;
assign RIU_ADDR[3] = GND;
assign RIU_ADDR[4] = GND;
assign RIU_ADDR[5] = GND;
assign RIU_WR_DATA[0] = GND;
assign RIU_WR_DATA[1] = GND;
assign RIU_WR_DATA[2] = GND;
assign RIU_WR_DATA[3] = GND;
assign RIU_WR_DATA[4] = GND;
assign RIU_WR_DATA[5] = GND;
assign RIU_WR_DATA[6] = GND;
assign RIU_WR_DATA[7] = GND;
assign RIU_WR_DATA[8] = GND;
assign RIU_WR_DATA[9] = GND;
assign RIU_WR_DATA[10] = GND;
assign RIU_WR_DATA[11] = GND;
assign RIU_WR_DATA[12] = GND;
assign RIU_WR_DATA[13] = GND;
assign RIU_WR_DATA[14] = GND;
assign RIU_WR_DATA[15] = GND;
endmodule /* hstdm_ultrascale_plle3_Z1_0_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_ultrascale_plle3_Z1_1_FB1_uD (
  clk_in,
  reset_in,
  txclk,
  txclkdiv2,
  txclkdiv4,
  idlyctrlclk,
  clkoutphy,
  locked,
  RST_DLY,
  BS_RST,
  BSC_RST,
  DLY_RDY,
  VTC_RDY,
  BSC_EN_VTC,
  BSC_RDY,
  RIU_CLK,
  RIU_NIBBLE_SEL_UPPER,
  RIU_NIBBLE_SEL_LOWER,
  RIU_WR_EN,
  RIU_ADDR,
  RIU_WR_DATA
)
;
input clk_in ;
input reset_in ;
output txclk ;
output txclkdiv2 ;
output txclkdiv4 ;
output idlyctrlclk ;
output clkoutphy ;
output locked ;
output RST_DLY ;
output BS_RST ;
output BSC_RST ;
input [7:0] DLY_RDY ;
input [7:0] VTC_RDY ;
output BSC_EN_VTC ;
output BSC_RDY ;
output RIU_CLK ;
output RIU_NIBBLE_SEL_UPPER ;
output RIU_NIBBLE_SEL_LOWER ;
output RIU_WR_EN ;
output [5:0] RIU_ADDR ;
output [15:0] RIU_WR_DATA ;
wire clk_in ;
wire reset_in ;
wire txclk ;
wire txclkdiv2 ;
wire txclkdiv4 ;
wire idlyctrlclk ;
wire clkoutphy ;
wire locked ;
wire RST_DLY ;
wire BS_RST ;
wire BSC_RST ;
wire BSC_EN_VTC ;
wire BSC_RDY ;
wire RIU_CLK ;
wire RIU_NIBBLE_SEL_UPPER ;
wire RIU_NIBBLE_SEL_LOWER ;
wire RIU_WR_EN ;
wire [15:0] DO;
wire [1:1] \phy_en_delay.dly ;
wire [1:1] \rst_delay.dly ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_1 ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 ;
wire [0:0] \phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_2 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_array_1 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 ;
wire [0:0] \rst_delay.DLY.SRL.SYNC.delay_tmp_array_2 ;
wire CLKFBOUT ;
wire hstdm_txclkdiv4_local ;
wire CLKOUT0B ;
wire hstdm_txclkdiv2_local ;
wire CLKOUT1B ;
wire DRDY ;
wire clkoutphyen ;
wire locked_inv_sync ;
wire rst_wire ;
wire bs_rst_2 ;
wire clkoutphyen_inv ;
wire bs_rst ;
wire \phy_en_delay.srl_dly_out  ;
wire un1_dly_0 ;
wire \rst_delay.srl_dly_out  ;
wire un1_dly ;
wire \ar_locked.R0  ;
wire N_31 ;
wire N_32 ;
wire locked_i ;
wire un3_clkoutphyen_i ;
wire N_4_mux_i ;
wire N_4_mux_0_i ;
wire lockedz ;
wire VCC ;
wire GND ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  FDE \rst_delay.out_Z  (
	.Q(rst_wire),
	.D(locked_inv_sync),
	.C(RIU_CLK),
	.CE(N_4_mux_0_i)
);
defparam \rst_delay.out_Z .INIT=1'b0;
  FDE \phy_en_delay.out_Z  (
	.Q(clkoutphyen_inv),
	.D(bs_rst_2),
	.C(RIU_CLK),
	.CE(N_4_mux_i)
);
defparam \phy_en_delay.out_Z .INIT=1'b0;
// @225:7286
  INV \locked_i.O  (
	.I(lockedz),
	.O(locked_i)
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_locked.R0_Z  (
	.Q(\ar_locked.R0 ),
	.D(GND),
	.C(RIU_CLK),
	.PRE(locked_i)
);
defparam \ar_locked.R0_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_locked.R1_Z  (
	.Q(locked_inv_sync),
	.D(\ar_locked.R0 ),
	.C(RIU_CLK),
	.PRE(locked_i)
);
defparam \ar_locked.R1_Z .INIT=1'b1;
// @225:7182
  PLLE3_ADV hstdm_plle3 (
	.CLKFBOUT(CLKFBOUT),
	.CLKOUT0(hstdm_txclkdiv4_local),
	.CLKOUT0B(CLKOUT0B),
	.CLKOUT1(hstdm_txclkdiv2_local),
	.CLKOUT1B(CLKOUT1B),
	.CLKOUTPHY(clkoutphy),
	.DO(DO[15:0]),
	.DRDY(DRDY),
	.LOCKED(lockedz),
	.CLKFBIN(GND),
	.CLKIN(RIU_CLK),
	.CLKOUTPHYEN(clkoutphyen),
	.PWRDWN(GND),
	.RST(reset_in)
);
defparam hstdm_plle3.CLKFBOUT_MULT=12;
defparam hstdm_plle3.CLKIN_PERIOD=10.0;
defparam hstdm_plle3.CLKOUT0_DIVIDE=8;
defparam hstdm_plle3.CLKOUT0_PHASE=0.0;
defparam hstdm_plle3.CLKOUT1_DIVIDE=4;
defparam hstdm_plle3.CLKOUT1_PHASE=0.0;
defparam hstdm_plle3.CLKOUTPHY_MODE="VCO";
defparam hstdm_plle3.COMPENSATION="INTERNAL";
defparam hstdm_plle3.DIVCLK_DIVIDE=1;
// @225:306
  LUT2 N_4_mux_0_i_cZ (
	.I0(locked_inv_sync),
	.I1(un1_dly),
	.O(N_4_mux_0_i)
);
defparam N_4_mux_0_i_cZ.INIT=4'hE;
// @225:306
  LUT2 N_4_mux_i_cZ (
	.I0(un1_dly_0),
	.I1(bs_rst_2),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
// @225:7286
  LUT2 un3_clkoutphyen_i_cZ (
	.I0(clkoutphyen_inv),
	.I1(locked_inv_sync),
	.O(un3_clkoutphyen_i)
);
defparam un3_clkoutphyen_i_cZ.INIT=4'h1;
// @225:309
  LUT2 \rst_delay.un1_dly  (
	.I0(\rst_delay.srl_dly_out ),
	.I1(\rst_delay.dly [1]),
	.O(un1_dly)
);
defparam \rst_delay.un1_dly .INIT=4'h4;
// @225:309
  LUT2 \phy_en_delay.un1_dly  (
	.I0(\phy_en_delay.srl_dly_out ),
	.I1(\phy_en_delay.dly [1]),
	.O(un1_dly_0)
);
defparam \phy_en_delay.un1_dly .INIT=4'h4;
// @225:7297
  LUT2 bs_rst_2_cZ (
	.I0(rst_wire),
	.I1(locked_inv_sync),
	.O(bs_rst_2)
);
defparam bs_rst_2_cZ.INIT=4'hE;
// @225:273
  SRLC32E \rst_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_1  (
	.Q(\rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 [0]),
	.Q31(\rst_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(locked_inv_sync),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  SRLC32E \rst_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_2  (
	.Q(\rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.Q31(\rst_delay.DLY.SRL.SYNC.delay_tmp_array_2 [0]),
	.A({VCC, VCC, VCC, VCC, GND}),
	.D(\rst_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  SRLC32E \phy_en_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_1  (
	.Q(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_0 [0]),
	.Q31(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.A({VCC, VCC, VCC, VCC, VCC}),
	.D(bs_rst_2),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  SRLC32E \phy_en_delay.DLY.SRL.SYNC.delay_SRL.SYNC.delay_2  (
	.Q(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.Q31(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_2 [0]),
	.A({VCC, VCC, VCC, VCC, GND}),
	.D(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_array_1 [0]),
	.CLK(RIU_CLK),
	.CE(VCC)
);
// @225:273
  FD \phy_en_delay.DLY.SRL.SYNC.delay_DOUT_Z[0]  (
	.Q(\phy_en_delay.srl_dly_out ),
	.D(\phy_en_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.C(RIU_CLK)
);
// @225:273
  FD \rst_delay.DLY.SRL.SYNC.delay_DOUT_Z[0]  (
	.Q(\rst_delay.srl_dly_out ),
	.D(\rst_delay.DLY.SRL.SYNC.delay_tmp_d_array_1 [0]),
	.C(RIU_CLK)
);
// @225:7286
  FDP bs_rst_Z (
	.Q(bs_rst),
	.D(bs_rst_2),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:7286
  FDP BSC_RST_Z (
	.Q(BSC_RST),
	.D(bs_rst_2),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:303
  FD \phy_en_delay.dly_Z[1]  (
	.Q(\phy_en_delay.dly [1]),
	.D(\phy_en_delay.srl_dly_out ),
	.C(RIU_CLK)
);
// @225:303
  FD \rst_delay.dly_Z[1]  (
	.Q(\rst_delay.dly [1]),
	.D(\rst_delay.srl_dly_out ),
	.C(RIU_CLK)
);
// @225:7286
  FDP RST_DLY_Z (
	.Q(RST_DLY),
	.D(bs_rst),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:7286
  FDP BS_RST_Z (
	.Q(BS_RST),
	.D(bs_rst),
	.C(RIU_CLK),
	.PRE(locked_i)
);
// @225:7286
  FDC clkoutphyen_Z (
	.Q(clkoutphyen),
	.D(un3_clkoutphyen_i),
	.C(RIU_CLK),
	.CLR(locked_i)
);
assign RIU_CLK = clk_in;
assign txclk = GND;
assign txclkdiv2 = GND;
assign txclkdiv4 = GND;
assign idlyctrlclk = GND;
assign locked = GND;
assign BSC_EN_VTC = GND;
assign BSC_RDY = VCC;
assign RIU_NIBBLE_SEL_UPPER = GND;
assign RIU_NIBBLE_SEL_LOWER = GND;
assign RIU_WR_EN = GND;
assign RIU_ADDR[0] = GND;
assign RIU_ADDR[1] = GND;
assign RIU_ADDR[2] = GND;
assign RIU_ADDR[3] = GND;
assign RIU_ADDR[4] = GND;
assign RIU_ADDR[5] = GND;
assign RIU_WR_DATA[0] = GND;
assign RIU_WR_DATA[1] = GND;
assign RIU_WR_DATA[2] = GND;
assign RIU_WR_DATA[3] = GND;
assign RIU_WR_DATA[4] = GND;
assign RIU_WR_DATA[5] = GND;
assign RIU_WR_DATA[6] = GND;
assign RIU_WR_DATA[7] = GND;
assign RIU_WR_DATA[8] = GND;
assign RIU_WR_DATA[9] = GND;
assign RIU_WR_DATA[10] = GND;
assign RIU_WR_DATA[11] = GND;
assign RIU_WR_DATA[12] = GND;
assign RIU_WR_DATA[13] = GND;
assign RIU_WR_DATA[14] = GND;
assign RIU_WR_DATA[15] = GND;
endmodule /* hstdm_ultrascale_plle3_Z1_1_FB1_uD */

(* haps_ip_type="hstdm" *)module hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_0s_16s_0s_0s_32s_ULTRASCALE_PLUS_Z1_FB1_uD (
  RX_BIT_CTRL_OUT0,
  RX_BIT_CTRL_OUT1,
  RX_BIT_CTRL_OUT2,
  RX_BIT_CTRL_OUT3,
  RX_BIT_CTRL_OUT4,
  RX_BIT_CTRL_OUT5,
  RX_BIT_CTRL_OUT6,
  TX_BIT_CTRL_OUT0,
  TX_BIT_CTRL_OUT1,
  TX_BIT_CTRL_OUT2,
  TX_BIT_CTRL_OUT3,
  TX_BIT_CTRL_OUT4,
  TX_BIT_CTRL_OUT5,
  TX_BIT_CTRL_OUT6,
  RX_BIT_CTRL_IN0,
  RX_BIT_CTRL_IN1,
  RX_BIT_CTRL_IN2,
  RX_BIT_CTRL_IN3,
  RX_BIT_CTRL_IN4,
  RX_BIT_CTRL_IN5,
  RX_BIT_CTRL_IN6,
  TX_BIT_CTRL_IN0,
  TX_BIT_CTRL_IN1,
  TX_BIT_CTRL_IN2,
  TX_BIT_CTRL_IN3,
  TX_BIT_CTRL_IN4,
  TX_BIT_CTRL_IN5,
  TX_BIT_CTRL_IN6,
  DLY_RDY,
  VTC_RDY,
  PLL_CLK,
  RST,
  EN_VTC,
  RIU_ADDR,
  RIU_CLK,
  RIU_NIBBLE_SEL_LOWER,
  RIU_NIBBLE_SEL_UPPER,
  RIU_WR_DATA,
  RIU_WR_EN
)
;
output [319:0] RX_BIT_CTRL_OUT0 ;
output [319:0] RX_BIT_CTRL_OUT1 ;
output [319:0] RX_BIT_CTRL_OUT2 ;
output [319:0] RX_BIT_CTRL_OUT3 ;
output [319:0] RX_BIT_CTRL_OUT4 ;
output [319:0] RX_BIT_CTRL_OUT5 ;
output [319:0] RX_BIT_CTRL_OUT6 ;
output [319:0] TX_BIT_CTRL_OUT0 ;
output [319:0] TX_BIT_CTRL_OUT1 ;
output [319:0] TX_BIT_CTRL_OUT2 ;
output [319:0] TX_BIT_CTRL_OUT3 ;
output [319:0] TX_BIT_CTRL_OUT4 ;
output [319:0] TX_BIT_CTRL_OUT5 ;
output [319:0] TX_BIT_CTRL_OUT6 ;
input [319:0] RX_BIT_CTRL_IN0 ;
input [319:0] RX_BIT_CTRL_IN1 ;
input [319:0] RX_BIT_CTRL_IN2 ;
input [319:0] RX_BIT_CTRL_IN3 ;
input [319:0] RX_BIT_CTRL_IN4 ;
input [319:0] RX_BIT_CTRL_IN5 ;
input [319:0] RX_BIT_CTRL_IN6 ;
input [319:0] TX_BIT_CTRL_IN0 ;
input [319:0] TX_BIT_CTRL_IN1 ;
input [319:0] TX_BIT_CTRL_IN2 ;
input [319:0] TX_BIT_CTRL_IN3 ;
input [319:0] TX_BIT_CTRL_IN4 ;
input [319:0] TX_BIT_CTRL_IN5 ;
input [319:0] TX_BIT_CTRL_IN6 ;
output [7:0] DLY_RDY ;
output [7:0] VTC_RDY ;
input PLL_CLK ;
input RST ;
input EN_VTC ;
input [5:0] RIU_ADDR ;
input RIU_CLK ;
input RIU_NIBBLE_SEL_LOWER ;
input RIU_NIBBLE_SEL_UPPER ;
input [15:0] RIU_WR_DATA ;
input RIU_WR_EN ;
wire PLL_CLK ;
wire RST ;
wire EN_VTC ;
wire RIU_CLK ;
wire RIU_NIBBLE_SEL_LOWER ;
wire RIU_NIBBLE_SEL_UPPER ;
wire RIU_WR_EN ;
wire [239:160] RX_BIT_CTRL_OUT1_1;
wire [239:200] RX_BIT_CTRL_OUT2_1;
wire [239:200] RX_BIT_CTRL_OUT3_1;
wire [239:200] RX_BIT_CTRL_OUT4_1;
wire [239:200] RX_BIT_CTRL_OUT5_1;
wire [239:160] RX_BIT_CTRL_OUT6_1;
wire [239:160] TX_BIT_CTRL_OUT1_1;
wire [239:200] TX_BIT_CTRL_OUT2_1;
wire [239:200] TX_BIT_CTRL_OUT3_1;
wire [239:200] TX_BIT_CTRL_OUT4_1;
wire [239:200] TX_BIT_CTRL_OUT5_1;
wire [239:160] TX_BIT_CTRL_OUT6_1;
wire [5:4] DLY_RDY_1;
wire [5:4] VTC_RDY_1;
wire [6:0] \NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_3 ;
wire [5:4] nclk_nibble_out;
wire [5:4] pclk_nibble_out;
wire [15:0] \NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_1 ;
wire [39:0] \NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_5 ;
wire [6:0] \NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control_2 ;
wire [15:0] \NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control_3 ;
wire [39:0] \NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control_5 ;
wire \NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_2  ;
wire \NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control  ;
wire \NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_4  ;
wire \NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control  ;
wire \NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control_4  ;
wire \NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control_1  ;
wire GND ;
wire VCC ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
// @225:8066
(* haps_ip_type="hstdm_native_bitslice_ctrl" *)  BITSLICE_CONTROL \NIBBLE[5].BITSLICE_CTRL.bitslice_control  (
	.CLK_TO_EXT_NORTH(\NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_2 ),
	.CLK_TO_EXT_SOUTH(\NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control ),
	.DLY_RDY(DLY_RDY_1[5]),
	.DYN_DCI(\NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_3 [6:0]),
	.NCLK_NIBBLE_OUT(nclk_nibble_out[5]),
	.PCLK_NIBBLE_OUT(pclk_nibble_out[5]),
	.RIU_RD_DATA(\NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_1 [15:0]),
	.RIU_VALID(\NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_4 ),
	.RX_BIT_CTRL_OUT0(RX_BIT_CTRL_OUT0[239:200]),
	.RX_BIT_CTRL_OUT1(RX_BIT_CTRL_OUT1_1[239:200]),
	.RX_BIT_CTRL_OUT2(RX_BIT_CTRL_OUT2_1[239:200]),
	.RX_BIT_CTRL_OUT3(RX_BIT_CTRL_OUT3_1[239:200]),
	.RX_BIT_CTRL_OUT4(RX_BIT_CTRL_OUT4_1[239:200]),
	.RX_BIT_CTRL_OUT5(RX_BIT_CTRL_OUT5_1[239:200]),
	.RX_BIT_CTRL_OUT6(RX_BIT_CTRL_OUT6_1[239:200]),
	.TX_BIT_CTRL_OUT0(TX_BIT_CTRL_OUT0[239:200]),
	.TX_BIT_CTRL_OUT1(TX_BIT_CTRL_OUT1_1[239:200]),
	.TX_BIT_CTRL_OUT2(TX_BIT_CTRL_OUT2_1[239:200]),
	.TX_BIT_CTRL_OUT3(TX_BIT_CTRL_OUT3_1[239:200]),
	.TX_BIT_CTRL_OUT4(TX_BIT_CTRL_OUT4_1[239:200]),
	.TX_BIT_CTRL_OUT5(TX_BIT_CTRL_OUT5_1[239:200]),
	.TX_BIT_CTRL_OUT6(TX_BIT_CTRL_OUT6_1[239:200]),
	.TX_BIT_CTRL_OUT_TRI(\NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_5 [39:0]),
	.VTC_RDY(VTC_RDY_1[5]),
	.CLK_FROM_EXT(VCC),
	.EN_VTC(GND),
	.NCLK_NIBBLE_IN(nclk_nibble_out[4]),
	.PCLK_NIBBLE_IN(pclk_nibble_out[4]),
	.PHY_RDEN({VCC, VCC, VCC, VCC}),
	.PLL_CLK(PLL_CLK),
	.REFCLK(GND),
	.RIU_ADDR({GND, GND, GND, GND, GND, GND}),
	.RIU_CLK(RIU_CLK),
	.RIU_NIBBLE_SEL(GND),
	.RIU_WR_DATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RIU_WR_EN(GND),
	.RST(RST),
	.RX_BIT_CTRL_IN0(RX_BIT_CTRL_IN0[239:200]),
	.RX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN2({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TBYTE_IN({GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN0(TX_BIT_CTRL_IN0[239:200]),
	.TX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN2({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN_TRI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND})
);
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .CTRL_CLK="EXTERNAL";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .DIV_MODE="DIV2";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .EN_CLK_TO_EXT_NORTH="DISABLE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .EN_CLK_TO_EXT_SOUTH="DISABLE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .EN_OTHER_NCLK="TRUE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .EN_OTHER_PCLK="TRUE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .IDLY_VT_TRACK="FALSE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .ODLY_VT_TRACK="FALSE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .QDLY_VT_TRACK="FALSE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .REFCLK_SRC="PLLCLK";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .RX_GATING="DISABLE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .SELF_CALIBRATE="DISABLE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .SERIAL_MODE="FALSE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .SIM_DEVICE="ULTRASCALE_PLUS";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .SIM_VERSION=2.0;
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .TX_GATING="DISABLE";
// @225:8066
(* haps_ip_type="hstdm_native_bitslice_ctrl" *)  BITSLICE_CONTROL \NIBBLE[4].BITSLICE_CTRL.bitslice_control  (
	.CLK_TO_EXT_NORTH(\NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control ),
	.CLK_TO_EXT_SOUTH(\NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control_4 ),
	.DLY_RDY(DLY_RDY_1[4]),
	.DYN_DCI(\NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control_2 [6:0]),
	.NCLK_NIBBLE_OUT(nclk_nibble_out[4]),
	.PCLK_NIBBLE_OUT(pclk_nibble_out[4]),
	.RIU_RD_DATA(\NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control_3 [15:0]),
	.RIU_VALID(\NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control_1 ),
	.RX_BIT_CTRL_OUT0(RX_BIT_CTRL_OUT0[199:160]),
	.RX_BIT_CTRL_OUT1(RX_BIT_CTRL_OUT1_1[199:160]),
	.RX_BIT_CTRL_OUT2(RX_BIT_CTRL_OUT2[199:160]),
	.RX_BIT_CTRL_OUT3(RX_BIT_CTRL_OUT3[199:160]),
	.RX_BIT_CTRL_OUT4(RX_BIT_CTRL_OUT4[199:160]),
	.RX_BIT_CTRL_OUT5(RX_BIT_CTRL_OUT5[199:160]),
	.RX_BIT_CTRL_OUT6(RX_BIT_CTRL_OUT6_1[199:160]),
	.TX_BIT_CTRL_OUT0(TX_BIT_CTRL_OUT0[199:160]),
	.TX_BIT_CTRL_OUT1(TX_BIT_CTRL_OUT1_1[199:160]),
	.TX_BIT_CTRL_OUT2(TX_BIT_CTRL_OUT2[199:160]),
	.TX_BIT_CTRL_OUT3(TX_BIT_CTRL_OUT3[199:160]),
	.TX_BIT_CTRL_OUT4(TX_BIT_CTRL_OUT4[199:160]),
	.TX_BIT_CTRL_OUT5(TX_BIT_CTRL_OUT5[199:160]),
	.TX_BIT_CTRL_OUT6(TX_BIT_CTRL_OUT6_1[199:160]),
	.TX_BIT_CTRL_OUT_TRI(\NIBBLE[4].BITSLICE_CTRL.un1_bitslice_control_5 [39:0]),
	.VTC_RDY(VTC_RDY_1[4]),
	.CLK_FROM_EXT(VCC),
	.EN_VTC(GND),
	.NCLK_NIBBLE_IN(GND),
	.PCLK_NIBBLE_IN(GND),
	.PHY_RDEN({VCC, VCC, VCC, VCC}),
	.PLL_CLK(PLL_CLK),
	.REFCLK(GND),
	.RIU_ADDR({GND, GND, GND, GND, GND, GND}),
	.RIU_CLK(RIU_CLK),
	.RIU_NIBBLE_SEL(GND),
	.RIU_WR_DATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RIU_WR_EN(GND),
	.RST(RST),
	.RX_BIT_CTRL_IN0(RX_BIT_CTRL_IN0[199:160]),
	.RX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN2(RX_BIT_CTRL_IN2[199:160]),
	.RX_BIT_CTRL_IN3(RX_BIT_CTRL_IN3[199:160]),
	.RX_BIT_CTRL_IN4(RX_BIT_CTRL_IN4[199:160]),
	.RX_BIT_CTRL_IN5(RX_BIT_CTRL_IN5[199:160]),
	.RX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TBYTE_IN({GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN0(TX_BIT_CTRL_IN0[199:160]),
	.TX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN2(TX_BIT_CTRL_IN2[199:160]),
	.TX_BIT_CTRL_IN3(TX_BIT_CTRL_IN3[199:160]),
	.TX_BIT_CTRL_IN4(TX_BIT_CTRL_IN4[199:160]),
	.TX_BIT_CTRL_IN5(TX_BIT_CTRL_IN5[199:160]),
	.TX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN_TRI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND})
);
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .CTRL_CLK="EXTERNAL";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .DIV_MODE="DIV2";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .EN_CLK_TO_EXT_NORTH="DISABLE";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .EN_CLK_TO_EXT_SOUTH="DISABLE";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .EN_OTHER_NCLK="FALSE";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .EN_OTHER_PCLK="FALSE";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .IDLY_VT_TRACK="FALSE";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .ODLY_VT_TRACK="FALSE";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .QDLY_VT_TRACK="FALSE";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .REFCLK_SRC="PLLCLK";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .RX_GATING="DISABLE";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .SELF_CALIBRATE="DISABLE";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .SERIAL_MODE="FALSE";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .SIM_DEVICE="ULTRASCALE_PLUS";
defparam \NIBBLE[4].BITSLICE_CTRL.bitslice_control .TX_GATING="DISABLE";
assign RX_BIT_CTRL_OUT0[0] = GND;
assign RX_BIT_CTRL_OUT0[1] = GND;
assign RX_BIT_CTRL_OUT0[2] = GND;
assign RX_BIT_CTRL_OUT0[3] = GND;
assign RX_BIT_CTRL_OUT0[4] = GND;
assign RX_BIT_CTRL_OUT0[5] = GND;
assign RX_BIT_CTRL_OUT0[6] = GND;
assign RX_BIT_CTRL_OUT0[7] = GND;
assign RX_BIT_CTRL_OUT0[8] = GND;
assign RX_BIT_CTRL_OUT0[9] = GND;
assign RX_BIT_CTRL_OUT0[10] = GND;
assign RX_BIT_CTRL_OUT0[11] = GND;
assign RX_BIT_CTRL_OUT0[12] = GND;
assign RX_BIT_CTRL_OUT0[13] = GND;
assign RX_BIT_CTRL_OUT0[14] = GND;
assign RX_BIT_CTRL_OUT0[15] = GND;
assign RX_BIT_CTRL_OUT0[16] = GND;
assign RX_BIT_CTRL_OUT0[17] = GND;
assign RX_BIT_CTRL_OUT0[18] = GND;
assign RX_BIT_CTRL_OUT0[19] = GND;
assign RX_BIT_CTRL_OUT0[20] = GND;
assign RX_BIT_CTRL_OUT0[21] = GND;
assign RX_BIT_CTRL_OUT0[22] = GND;
assign RX_BIT_CTRL_OUT0[23] = GND;
assign RX_BIT_CTRL_OUT0[24] = GND;
assign RX_BIT_CTRL_OUT0[25] = GND;
assign RX_BIT_CTRL_OUT0[26] = GND;
assign RX_BIT_CTRL_OUT0[27] = GND;
assign RX_BIT_CTRL_OUT0[28] = GND;
assign RX_BIT_CTRL_OUT0[29] = GND;
assign RX_BIT_CTRL_OUT0[30] = GND;
assign RX_BIT_CTRL_OUT0[31] = GND;
assign RX_BIT_CTRL_OUT0[32] = GND;
assign RX_BIT_CTRL_OUT0[33] = GND;
assign RX_BIT_CTRL_OUT0[34] = GND;
assign RX_BIT_CTRL_OUT0[35] = GND;
assign RX_BIT_CTRL_OUT0[36] = GND;
assign RX_BIT_CTRL_OUT0[37] = GND;
assign RX_BIT_CTRL_OUT0[38] = GND;
assign RX_BIT_CTRL_OUT0[39] = GND;
assign RX_BIT_CTRL_OUT0[40] = GND;
assign RX_BIT_CTRL_OUT0[41] = GND;
assign RX_BIT_CTRL_OUT0[42] = GND;
assign RX_BIT_CTRL_OUT0[43] = GND;
assign RX_BIT_CTRL_OUT0[44] = GND;
assign RX_BIT_CTRL_OUT0[45] = GND;
assign RX_BIT_CTRL_OUT0[46] = GND;
assign RX_BIT_CTRL_OUT0[47] = GND;
assign RX_BIT_CTRL_OUT0[48] = GND;
assign RX_BIT_CTRL_OUT0[49] = GND;
assign RX_BIT_CTRL_OUT0[50] = GND;
assign RX_BIT_CTRL_OUT0[51] = GND;
assign RX_BIT_CTRL_OUT0[52] = GND;
assign RX_BIT_CTRL_OUT0[53] = GND;
assign RX_BIT_CTRL_OUT0[54] = GND;
assign RX_BIT_CTRL_OUT0[55] = GND;
assign RX_BIT_CTRL_OUT0[56] = GND;
assign RX_BIT_CTRL_OUT0[57] = GND;
assign RX_BIT_CTRL_OUT0[58] = GND;
assign RX_BIT_CTRL_OUT0[59] = GND;
assign RX_BIT_CTRL_OUT0[60] = GND;
assign RX_BIT_CTRL_OUT0[61] = GND;
assign RX_BIT_CTRL_OUT0[62] = GND;
assign RX_BIT_CTRL_OUT0[63] = GND;
assign RX_BIT_CTRL_OUT0[64] = GND;
assign RX_BIT_CTRL_OUT0[65] = GND;
assign RX_BIT_CTRL_OUT0[66] = GND;
assign RX_BIT_CTRL_OUT0[67] = GND;
assign RX_BIT_CTRL_OUT0[68] = GND;
assign RX_BIT_CTRL_OUT0[69] = GND;
assign RX_BIT_CTRL_OUT0[70] = GND;
assign RX_BIT_CTRL_OUT0[71] = GND;
assign RX_BIT_CTRL_OUT0[72] = GND;
assign RX_BIT_CTRL_OUT0[73] = GND;
assign RX_BIT_CTRL_OUT0[74] = GND;
assign RX_BIT_CTRL_OUT0[75] = GND;
assign RX_BIT_CTRL_OUT0[76] = GND;
assign RX_BIT_CTRL_OUT0[77] = GND;
assign RX_BIT_CTRL_OUT0[78] = GND;
assign RX_BIT_CTRL_OUT0[79] = GND;
assign RX_BIT_CTRL_OUT0[80] = GND;
assign RX_BIT_CTRL_OUT0[81] = GND;
assign RX_BIT_CTRL_OUT0[82] = GND;
assign RX_BIT_CTRL_OUT0[83] = GND;
assign RX_BIT_CTRL_OUT0[84] = GND;
assign RX_BIT_CTRL_OUT0[85] = GND;
assign RX_BIT_CTRL_OUT0[86] = GND;
assign RX_BIT_CTRL_OUT0[87] = GND;
assign RX_BIT_CTRL_OUT0[88] = GND;
assign RX_BIT_CTRL_OUT0[89] = GND;
assign RX_BIT_CTRL_OUT0[90] = GND;
assign RX_BIT_CTRL_OUT0[91] = GND;
assign RX_BIT_CTRL_OUT0[92] = GND;
assign RX_BIT_CTRL_OUT0[93] = GND;
assign RX_BIT_CTRL_OUT0[94] = GND;
assign RX_BIT_CTRL_OUT0[95] = GND;
assign RX_BIT_CTRL_OUT0[96] = GND;
assign RX_BIT_CTRL_OUT0[97] = GND;
assign RX_BIT_CTRL_OUT0[98] = GND;
assign RX_BIT_CTRL_OUT0[99] = GND;
assign RX_BIT_CTRL_OUT0[100] = GND;
assign RX_BIT_CTRL_OUT0[101] = GND;
assign RX_BIT_CTRL_OUT0[102] = GND;
assign RX_BIT_CTRL_OUT0[103] = GND;
assign RX_BIT_CTRL_OUT0[104] = GND;
assign RX_BIT_CTRL_OUT0[105] = GND;
assign RX_BIT_CTRL_OUT0[106] = GND;
assign RX_BIT_CTRL_OUT0[107] = GND;
assign RX_BIT_CTRL_OUT0[108] = GND;
assign RX_BIT_CTRL_OUT0[109] = GND;
assign RX_BIT_CTRL_OUT0[110] = GND;
assign RX_BIT_CTRL_OUT0[111] = GND;
assign RX_BIT_CTRL_OUT0[112] = GND;
assign RX_BIT_CTRL_OUT0[113] = GND;
assign RX_BIT_CTRL_OUT0[114] = GND;
assign RX_BIT_CTRL_OUT0[115] = GND;
assign RX_BIT_CTRL_OUT0[116] = GND;
assign RX_BIT_CTRL_OUT0[117] = GND;
assign RX_BIT_CTRL_OUT0[118] = GND;
assign RX_BIT_CTRL_OUT0[119] = GND;
assign RX_BIT_CTRL_OUT0[120] = GND;
assign RX_BIT_CTRL_OUT0[121] = GND;
assign RX_BIT_CTRL_OUT0[122] = GND;
assign RX_BIT_CTRL_OUT0[123] = GND;
assign RX_BIT_CTRL_OUT0[124] = GND;
assign RX_BIT_CTRL_OUT0[125] = GND;
assign RX_BIT_CTRL_OUT0[126] = GND;
assign RX_BIT_CTRL_OUT0[127] = GND;
assign RX_BIT_CTRL_OUT0[128] = GND;
assign RX_BIT_CTRL_OUT0[129] = GND;
assign RX_BIT_CTRL_OUT0[130] = GND;
assign RX_BIT_CTRL_OUT0[131] = GND;
assign RX_BIT_CTRL_OUT0[132] = GND;
assign RX_BIT_CTRL_OUT0[133] = GND;
assign RX_BIT_CTRL_OUT0[134] = GND;
assign RX_BIT_CTRL_OUT0[135] = GND;
assign RX_BIT_CTRL_OUT0[136] = GND;
assign RX_BIT_CTRL_OUT0[137] = GND;
assign RX_BIT_CTRL_OUT0[138] = GND;
assign RX_BIT_CTRL_OUT0[139] = GND;
assign RX_BIT_CTRL_OUT0[140] = GND;
assign RX_BIT_CTRL_OUT0[141] = GND;
assign RX_BIT_CTRL_OUT0[142] = GND;
assign RX_BIT_CTRL_OUT0[143] = GND;
assign RX_BIT_CTRL_OUT0[144] = GND;
assign RX_BIT_CTRL_OUT0[145] = GND;
assign RX_BIT_CTRL_OUT0[146] = GND;
assign RX_BIT_CTRL_OUT0[147] = GND;
assign RX_BIT_CTRL_OUT0[148] = GND;
assign RX_BIT_CTRL_OUT0[149] = GND;
assign RX_BIT_CTRL_OUT0[150] = GND;
assign RX_BIT_CTRL_OUT0[151] = GND;
assign RX_BIT_CTRL_OUT0[152] = GND;
assign RX_BIT_CTRL_OUT0[153] = GND;
assign RX_BIT_CTRL_OUT0[154] = GND;
assign RX_BIT_CTRL_OUT0[155] = GND;
assign RX_BIT_CTRL_OUT0[156] = GND;
assign RX_BIT_CTRL_OUT0[157] = GND;
assign RX_BIT_CTRL_OUT0[158] = GND;
assign RX_BIT_CTRL_OUT0[159] = GND;
assign RX_BIT_CTRL_OUT0[240] = GND;
assign RX_BIT_CTRL_OUT0[241] = GND;
assign RX_BIT_CTRL_OUT0[242] = GND;
assign RX_BIT_CTRL_OUT0[243] = GND;
assign RX_BIT_CTRL_OUT0[244] = GND;
assign RX_BIT_CTRL_OUT0[245] = GND;
assign RX_BIT_CTRL_OUT0[246] = GND;
assign RX_BIT_CTRL_OUT0[247] = GND;
assign RX_BIT_CTRL_OUT0[248] = GND;
assign RX_BIT_CTRL_OUT0[249] = GND;
assign RX_BIT_CTRL_OUT0[250] = GND;
assign RX_BIT_CTRL_OUT0[251] = GND;
assign RX_BIT_CTRL_OUT0[252] = GND;
assign RX_BIT_CTRL_OUT0[253] = GND;
assign RX_BIT_CTRL_OUT0[254] = GND;
assign RX_BIT_CTRL_OUT0[255] = GND;
assign RX_BIT_CTRL_OUT0[256] = GND;
assign RX_BIT_CTRL_OUT0[257] = GND;
assign RX_BIT_CTRL_OUT0[258] = GND;
assign RX_BIT_CTRL_OUT0[259] = GND;
assign RX_BIT_CTRL_OUT0[260] = GND;
assign RX_BIT_CTRL_OUT0[261] = GND;
assign RX_BIT_CTRL_OUT0[262] = GND;
assign RX_BIT_CTRL_OUT0[263] = GND;
assign RX_BIT_CTRL_OUT0[264] = GND;
assign RX_BIT_CTRL_OUT0[265] = GND;
assign RX_BIT_CTRL_OUT0[266] = GND;
assign RX_BIT_CTRL_OUT0[267] = GND;
assign RX_BIT_CTRL_OUT0[268] = GND;
assign RX_BIT_CTRL_OUT0[269] = GND;
assign RX_BIT_CTRL_OUT0[270] = GND;
assign RX_BIT_CTRL_OUT0[271] = GND;
assign RX_BIT_CTRL_OUT0[272] = GND;
assign RX_BIT_CTRL_OUT0[273] = GND;
assign RX_BIT_CTRL_OUT0[274] = GND;
assign RX_BIT_CTRL_OUT0[275] = GND;
assign RX_BIT_CTRL_OUT0[276] = GND;
assign RX_BIT_CTRL_OUT0[277] = GND;
assign RX_BIT_CTRL_OUT0[278] = GND;
assign RX_BIT_CTRL_OUT0[279] = GND;
assign RX_BIT_CTRL_OUT0[280] = GND;
assign RX_BIT_CTRL_OUT0[281] = GND;
assign RX_BIT_CTRL_OUT0[282] = GND;
assign RX_BIT_CTRL_OUT0[283] = GND;
assign RX_BIT_CTRL_OUT0[284] = GND;
assign RX_BIT_CTRL_OUT0[285] = GND;
assign RX_BIT_CTRL_OUT0[286] = GND;
assign RX_BIT_CTRL_OUT0[287] = GND;
assign RX_BIT_CTRL_OUT0[288] = GND;
assign RX_BIT_CTRL_OUT0[289] = GND;
assign RX_BIT_CTRL_OUT0[290] = GND;
assign RX_BIT_CTRL_OUT0[291] = GND;
assign RX_BIT_CTRL_OUT0[292] = GND;
assign RX_BIT_CTRL_OUT0[293] = GND;
assign RX_BIT_CTRL_OUT0[294] = GND;
assign RX_BIT_CTRL_OUT0[295] = GND;
assign RX_BIT_CTRL_OUT0[296] = GND;
assign RX_BIT_CTRL_OUT0[297] = GND;
assign RX_BIT_CTRL_OUT0[298] = GND;
assign RX_BIT_CTRL_OUT0[299] = GND;
assign RX_BIT_CTRL_OUT0[300] = GND;
assign RX_BIT_CTRL_OUT0[301] = GND;
assign RX_BIT_CTRL_OUT0[302] = GND;
assign RX_BIT_CTRL_OUT0[303] = GND;
assign RX_BIT_CTRL_OUT0[304] = GND;
assign RX_BIT_CTRL_OUT0[305] = GND;
assign RX_BIT_CTRL_OUT0[306] = GND;
assign RX_BIT_CTRL_OUT0[307] = GND;
assign RX_BIT_CTRL_OUT0[308] = GND;
assign RX_BIT_CTRL_OUT0[309] = GND;
assign RX_BIT_CTRL_OUT0[310] = GND;
assign RX_BIT_CTRL_OUT0[311] = GND;
assign RX_BIT_CTRL_OUT0[312] = GND;
assign RX_BIT_CTRL_OUT0[313] = GND;
assign RX_BIT_CTRL_OUT0[314] = GND;
assign RX_BIT_CTRL_OUT0[315] = GND;
assign RX_BIT_CTRL_OUT0[316] = GND;
assign RX_BIT_CTRL_OUT0[317] = GND;
assign RX_BIT_CTRL_OUT0[318] = GND;
assign RX_BIT_CTRL_OUT0[319] = GND;
assign RX_BIT_CTRL_OUT1[0] = GND;
assign RX_BIT_CTRL_OUT1[1] = GND;
assign RX_BIT_CTRL_OUT1[2] = GND;
assign RX_BIT_CTRL_OUT1[3] = GND;
assign RX_BIT_CTRL_OUT1[4] = GND;
assign RX_BIT_CTRL_OUT1[5] = GND;
assign RX_BIT_CTRL_OUT1[6] = GND;
assign RX_BIT_CTRL_OUT1[7] = GND;
assign RX_BIT_CTRL_OUT1[8] = GND;
assign RX_BIT_CTRL_OUT1[9] = GND;
assign RX_BIT_CTRL_OUT1[10] = GND;
assign RX_BIT_CTRL_OUT1[11] = GND;
assign RX_BIT_CTRL_OUT1[12] = GND;
assign RX_BIT_CTRL_OUT1[13] = GND;
assign RX_BIT_CTRL_OUT1[14] = GND;
assign RX_BIT_CTRL_OUT1[15] = GND;
assign RX_BIT_CTRL_OUT1[16] = GND;
assign RX_BIT_CTRL_OUT1[17] = GND;
assign RX_BIT_CTRL_OUT1[18] = GND;
assign RX_BIT_CTRL_OUT1[19] = GND;
assign RX_BIT_CTRL_OUT1[20] = GND;
assign RX_BIT_CTRL_OUT1[21] = GND;
assign RX_BIT_CTRL_OUT1[22] = GND;
assign RX_BIT_CTRL_OUT1[23] = GND;
assign RX_BIT_CTRL_OUT1[24] = GND;
assign RX_BIT_CTRL_OUT1[25] = GND;
assign RX_BIT_CTRL_OUT1[26] = GND;
assign RX_BIT_CTRL_OUT1[27] = GND;
assign RX_BIT_CTRL_OUT1[28] = GND;
assign RX_BIT_CTRL_OUT1[29] = GND;
assign RX_BIT_CTRL_OUT1[30] = GND;
assign RX_BIT_CTRL_OUT1[31] = GND;
assign RX_BIT_CTRL_OUT1[32] = GND;
assign RX_BIT_CTRL_OUT1[33] = GND;
assign RX_BIT_CTRL_OUT1[34] = GND;
assign RX_BIT_CTRL_OUT1[35] = GND;
assign RX_BIT_CTRL_OUT1[36] = GND;
assign RX_BIT_CTRL_OUT1[37] = GND;
assign RX_BIT_CTRL_OUT1[38] = GND;
assign RX_BIT_CTRL_OUT1[39] = GND;
assign RX_BIT_CTRL_OUT1[40] = GND;
assign RX_BIT_CTRL_OUT1[41] = GND;
assign RX_BIT_CTRL_OUT1[42] = GND;
assign RX_BIT_CTRL_OUT1[43] = GND;
assign RX_BIT_CTRL_OUT1[44] = GND;
assign RX_BIT_CTRL_OUT1[45] = GND;
assign RX_BIT_CTRL_OUT1[46] = GND;
assign RX_BIT_CTRL_OUT1[47] = GND;
assign RX_BIT_CTRL_OUT1[48] = GND;
assign RX_BIT_CTRL_OUT1[49] = GND;
assign RX_BIT_CTRL_OUT1[50] = GND;
assign RX_BIT_CTRL_OUT1[51] = GND;
assign RX_BIT_CTRL_OUT1[52] = GND;
assign RX_BIT_CTRL_OUT1[53] = GND;
assign RX_BIT_CTRL_OUT1[54] = GND;
assign RX_BIT_CTRL_OUT1[55] = GND;
assign RX_BIT_CTRL_OUT1[56] = GND;
assign RX_BIT_CTRL_OUT1[57] = GND;
assign RX_BIT_CTRL_OUT1[58] = GND;
assign RX_BIT_CTRL_OUT1[59] = GND;
assign RX_BIT_CTRL_OUT1[60] = GND;
assign RX_BIT_CTRL_OUT1[61] = GND;
assign RX_BIT_CTRL_OUT1[62] = GND;
assign RX_BIT_CTRL_OUT1[63] = GND;
assign RX_BIT_CTRL_OUT1[64] = GND;
assign RX_BIT_CTRL_OUT1[65] = GND;
assign RX_BIT_CTRL_OUT1[66] = GND;
assign RX_BIT_CTRL_OUT1[67] = GND;
assign RX_BIT_CTRL_OUT1[68] = GND;
assign RX_BIT_CTRL_OUT1[69] = GND;
assign RX_BIT_CTRL_OUT1[70] = GND;
assign RX_BIT_CTRL_OUT1[71] = GND;
assign RX_BIT_CTRL_OUT1[72] = GND;
assign RX_BIT_CTRL_OUT1[73] = GND;
assign RX_BIT_CTRL_OUT1[74] = GND;
assign RX_BIT_CTRL_OUT1[75] = GND;
assign RX_BIT_CTRL_OUT1[76] = GND;
assign RX_BIT_CTRL_OUT1[77] = GND;
assign RX_BIT_CTRL_OUT1[78] = GND;
assign RX_BIT_CTRL_OUT1[79] = GND;
assign RX_BIT_CTRL_OUT1[80] = GND;
assign RX_BIT_CTRL_OUT1[81] = GND;
assign RX_BIT_CTRL_OUT1[82] = GND;
assign RX_BIT_CTRL_OUT1[83] = GND;
assign RX_BIT_CTRL_OUT1[84] = GND;
assign RX_BIT_CTRL_OUT1[85] = GND;
assign RX_BIT_CTRL_OUT1[86] = GND;
assign RX_BIT_CTRL_OUT1[87] = GND;
assign RX_BIT_CTRL_OUT1[88] = GND;
assign RX_BIT_CTRL_OUT1[89] = GND;
assign RX_BIT_CTRL_OUT1[90] = GND;
assign RX_BIT_CTRL_OUT1[91] = GND;
assign RX_BIT_CTRL_OUT1[92] = GND;
assign RX_BIT_CTRL_OUT1[93] = GND;
assign RX_BIT_CTRL_OUT1[94] = GND;
assign RX_BIT_CTRL_OUT1[95] = GND;
assign RX_BIT_CTRL_OUT1[96] = GND;
assign RX_BIT_CTRL_OUT1[97] = GND;
assign RX_BIT_CTRL_OUT1[98] = GND;
assign RX_BIT_CTRL_OUT1[99] = GND;
assign RX_BIT_CTRL_OUT1[100] = GND;
assign RX_BIT_CTRL_OUT1[101] = GND;
assign RX_BIT_CTRL_OUT1[102] = GND;
assign RX_BIT_CTRL_OUT1[103] = GND;
assign RX_BIT_CTRL_OUT1[104] = GND;
assign RX_BIT_CTRL_OUT1[105] = GND;
assign RX_BIT_CTRL_OUT1[106] = GND;
assign RX_BIT_CTRL_OUT1[107] = GND;
assign RX_BIT_CTRL_OUT1[108] = GND;
assign RX_BIT_CTRL_OUT1[109] = GND;
assign RX_BIT_CTRL_OUT1[110] = GND;
assign RX_BIT_CTRL_OUT1[111] = GND;
assign RX_BIT_CTRL_OUT1[112] = GND;
assign RX_BIT_CTRL_OUT1[113] = GND;
assign RX_BIT_CTRL_OUT1[114] = GND;
assign RX_BIT_CTRL_OUT1[115] = GND;
assign RX_BIT_CTRL_OUT1[116] = GND;
assign RX_BIT_CTRL_OUT1[117] = GND;
assign RX_BIT_CTRL_OUT1[118] = GND;
assign RX_BIT_CTRL_OUT1[119] = GND;
assign RX_BIT_CTRL_OUT1[120] = GND;
assign RX_BIT_CTRL_OUT1[121] = GND;
assign RX_BIT_CTRL_OUT1[122] = GND;
assign RX_BIT_CTRL_OUT1[123] = GND;
assign RX_BIT_CTRL_OUT1[124] = GND;
assign RX_BIT_CTRL_OUT1[125] = GND;
assign RX_BIT_CTRL_OUT1[126] = GND;
assign RX_BIT_CTRL_OUT1[127] = GND;
assign RX_BIT_CTRL_OUT1[128] = GND;
assign RX_BIT_CTRL_OUT1[129] = GND;
assign RX_BIT_CTRL_OUT1[130] = GND;
assign RX_BIT_CTRL_OUT1[131] = GND;
assign RX_BIT_CTRL_OUT1[132] = GND;
assign RX_BIT_CTRL_OUT1[133] = GND;
assign RX_BIT_CTRL_OUT1[134] = GND;
assign RX_BIT_CTRL_OUT1[135] = GND;
assign RX_BIT_CTRL_OUT1[136] = GND;
assign RX_BIT_CTRL_OUT1[137] = GND;
assign RX_BIT_CTRL_OUT1[138] = GND;
assign RX_BIT_CTRL_OUT1[139] = GND;
assign RX_BIT_CTRL_OUT1[140] = GND;
assign RX_BIT_CTRL_OUT1[141] = GND;
assign RX_BIT_CTRL_OUT1[142] = GND;
assign RX_BIT_CTRL_OUT1[143] = GND;
assign RX_BIT_CTRL_OUT1[144] = GND;
assign RX_BIT_CTRL_OUT1[145] = GND;
assign RX_BIT_CTRL_OUT1[146] = GND;
assign RX_BIT_CTRL_OUT1[147] = GND;
assign RX_BIT_CTRL_OUT1[148] = GND;
assign RX_BIT_CTRL_OUT1[149] = GND;
assign RX_BIT_CTRL_OUT1[150] = GND;
assign RX_BIT_CTRL_OUT1[151] = GND;
assign RX_BIT_CTRL_OUT1[152] = GND;
assign RX_BIT_CTRL_OUT1[153] = GND;
assign RX_BIT_CTRL_OUT1[154] = GND;
assign RX_BIT_CTRL_OUT1[155] = GND;
assign RX_BIT_CTRL_OUT1[156] = GND;
assign RX_BIT_CTRL_OUT1[157] = GND;
assign RX_BIT_CTRL_OUT1[158] = GND;
assign RX_BIT_CTRL_OUT1[159] = GND;
assign RX_BIT_CTRL_OUT1[160] = GND;
assign RX_BIT_CTRL_OUT1[161] = GND;
assign RX_BIT_CTRL_OUT1[162] = GND;
assign RX_BIT_CTRL_OUT1[163] = GND;
assign RX_BIT_CTRL_OUT1[164] = GND;
assign RX_BIT_CTRL_OUT1[165] = GND;
assign RX_BIT_CTRL_OUT1[166] = GND;
assign RX_BIT_CTRL_OUT1[167] = GND;
assign RX_BIT_CTRL_OUT1[168] = GND;
assign RX_BIT_CTRL_OUT1[169] = GND;
assign RX_BIT_CTRL_OUT1[170] = GND;
assign RX_BIT_CTRL_OUT1[171] = GND;
assign RX_BIT_CTRL_OUT1[172] = GND;
assign RX_BIT_CTRL_OUT1[173] = GND;
assign RX_BIT_CTRL_OUT1[174] = GND;
assign RX_BIT_CTRL_OUT1[175] = GND;
assign RX_BIT_CTRL_OUT1[176] = GND;
assign RX_BIT_CTRL_OUT1[177] = GND;
assign RX_BIT_CTRL_OUT1[178] = GND;
assign RX_BIT_CTRL_OUT1[179] = GND;
assign RX_BIT_CTRL_OUT1[180] = GND;
assign RX_BIT_CTRL_OUT1[181] = GND;
assign RX_BIT_CTRL_OUT1[182] = GND;
assign RX_BIT_CTRL_OUT1[183] = GND;
assign RX_BIT_CTRL_OUT1[184] = GND;
assign RX_BIT_CTRL_OUT1[185] = GND;
assign RX_BIT_CTRL_OUT1[186] = GND;
assign RX_BIT_CTRL_OUT1[187] = GND;
assign RX_BIT_CTRL_OUT1[188] = GND;
assign RX_BIT_CTRL_OUT1[189] = GND;
assign RX_BIT_CTRL_OUT1[190] = GND;
assign RX_BIT_CTRL_OUT1[191] = GND;
assign RX_BIT_CTRL_OUT1[192] = GND;
assign RX_BIT_CTRL_OUT1[193] = GND;
assign RX_BIT_CTRL_OUT1[194] = GND;
assign RX_BIT_CTRL_OUT1[195] = GND;
assign RX_BIT_CTRL_OUT1[196] = GND;
assign RX_BIT_CTRL_OUT1[197] = GND;
assign RX_BIT_CTRL_OUT1[198] = GND;
assign RX_BIT_CTRL_OUT1[199] = GND;
assign RX_BIT_CTRL_OUT1[200] = GND;
assign RX_BIT_CTRL_OUT1[201] = GND;
assign RX_BIT_CTRL_OUT1[202] = GND;
assign RX_BIT_CTRL_OUT1[203] = GND;
assign RX_BIT_CTRL_OUT1[204] = GND;
assign RX_BIT_CTRL_OUT1[205] = GND;
assign RX_BIT_CTRL_OUT1[206] = GND;
assign RX_BIT_CTRL_OUT1[207] = GND;
assign RX_BIT_CTRL_OUT1[208] = GND;
assign RX_BIT_CTRL_OUT1[209] = GND;
assign RX_BIT_CTRL_OUT1[210] = GND;
assign RX_BIT_CTRL_OUT1[211] = GND;
assign RX_BIT_CTRL_OUT1[212] = GND;
assign RX_BIT_CTRL_OUT1[213] = GND;
assign RX_BIT_CTRL_OUT1[214] = GND;
assign RX_BIT_CTRL_OUT1[215] = GND;
assign RX_BIT_CTRL_OUT1[216] = GND;
assign RX_BIT_CTRL_OUT1[217] = GND;
assign RX_BIT_CTRL_OUT1[218] = GND;
assign RX_BIT_CTRL_OUT1[219] = GND;
assign RX_BIT_CTRL_OUT1[220] = GND;
assign RX_BIT_CTRL_OUT1[221] = GND;
assign RX_BIT_CTRL_OUT1[222] = GND;
assign RX_BIT_CTRL_OUT1[223] = GND;
assign RX_BIT_CTRL_OUT1[224] = GND;
assign RX_BIT_CTRL_OUT1[225] = GND;
assign RX_BIT_CTRL_OUT1[226] = GND;
assign RX_BIT_CTRL_OUT1[227] = GND;
assign RX_BIT_CTRL_OUT1[228] = GND;
assign RX_BIT_CTRL_OUT1[229] = GND;
assign RX_BIT_CTRL_OUT1[230] = GND;
assign RX_BIT_CTRL_OUT1[231] = GND;
assign RX_BIT_CTRL_OUT1[232] = GND;
assign RX_BIT_CTRL_OUT1[233] = GND;
assign RX_BIT_CTRL_OUT1[234] = GND;
assign RX_BIT_CTRL_OUT1[235] = GND;
assign RX_BIT_CTRL_OUT1[236] = GND;
assign RX_BIT_CTRL_OUT1[237] = GND;
assign RX_BIT_CTRL_OUT1[238] = GND;
assign RX_BIT_CTRL_OUT1[239] = GND;
assign RX_BIT_CTRL_OUT1[240] = GND;
assign RX_BIT_CTRL_OUT1[241] = GND;
assign RX_BIT_CTRL_OUT1[242] = GND;
assign RX_BIT_CTRL_OUT1[243] = GND;
assign RX_BIT_CTRL_OUT1[244] = GND;
assign RX_BIT_CTRL_OUT1[245] = GND;
assign RX_BIT_CTRL_OUT1[246] = GND;
assign RX_BIT_CTRL_OUT1[247] = GND;
assign RX_BIT_CTRL_OUT1[248] = GND;
assign RX_BIT_CTRL_OUT1[249] = GND;
assign RX_BIT_CTRL_OUT1[250] = GND;
assign RX_BIT_CTRL_OUT1[251] = GND;
assign RX_BIT_CTRL_OUT1[252] = GND;
assign RX_BIT_CTRL_OUT1[253] = GND;
assign RX_BIT_CTRL_OUT1[254] = GND;
assign RX_BIT_CTRL_OUT1[255] = GND;
assign RX_BIT_CTRL_OUT1[256] = GND;
assign RX_BIT_CTRL_OUT1[257] = GND;
assign RX_BIT_CTRL_OUT1[258] = GND;
assign RX_BIT_CTRL_OUT1[259] = GND;
assign RX_BIT_CTRL_OUT1[260] = GND;
assign RX_BIT_CTRL_OUT1[261] = GND;
assign RX_BIT_CTRL_OUT1[262] = GND;
assign RX_BIT_CTRL_OUT1[263] = GND;
assign RX_BIT_CTRL_OUT1[264] = GND;
assign RX_BIT_CTRL_OUT1[265] = GND;
assign RX_BIT_CTRL_OUT1[266] = GND;
assign RX_BIT_CTRL_OUT1[267] = GND;
assign RX_BIT_CTRL_OUT1[268] = GND;
assign RX_BIT_CTRL_OUT1[269] = GND;
assign RX_BIT_CTRL_OUT1[270] = GND;
assign RX_BIT_CTRL_OUT1[271] = GND;
assign RX_BIT_CTRL_OUT1[272] = GND;
assign RX_BIT_CTRL_OUT1[273] = GND;
assign RX_BIT_CTRL_OUT1[274] = GND;
assign RX_BIT_CTRL_OUT1[275] = GND;
assign RX_BIT_CTRL_OUT1[276] = GND;
assign RX_BIT_CTRL_OUT1[277] = GND;
assign RX_BIT_CTRL_OUT1[278] = GND;
assign RX_BIT_CTRL_OUT1[279] = GND;
assign RX_BIT_CTRL_OUT1[280] = GND;
assign RX_BIT_CTRL_OUT1[281] = GND;
assign RX_BIT_CTRL_OUT1[282] = GND;
assign RX_BIT_CTRL_OUT1[283] = GND;
assign RX_BIT_CTRL_OUT1[284] = GND;
assign RX_BIT_CTRL_OUT1[285] = GND;
assign RX_BIT_CTRL_OUT1[286] = GND;
assign RX_BIT_CTRL_OUT1[287] = GND;
assign RX_BIT_CTRL_OUT1[288] = GND;
assign RX_BIT_CTRL_OUT1[289] = GND;
assign RX_BIT_CTRL_OUT1[290] = GND;
assign RX_BIT_CTRL_OUT1[291] = GND;
assign RX_BIT_CTRL_OUT1[292] = GND;
assign RX_BIT_CTRL_OUT1[293] = GND;
assign RX_BIT_CTRL_OUT1[294] = GND;
assign RX_BIT_CTRL_OUT1[295] = GND;
assign RX_BIT_CTRL_OUT1[296] = GND;
assign RX_BIT_CTRL_OUT1[297] = GND;
assign RX_BIT_CTRL_OUT1[298] = GND;
assign RX_BIT_CTRL_OUT1[299] = GND;
assign RX_BIT_CTRL_OUT1[300] = GND;
assign RX_BIT_CTRL_OUT1[301] = GND;
assign RX_BIT_CTRL_OUT1[302] = GND;
assign RX_BIT_CTRL_OUT1[303] = GND;
assign RX_BIT_CTRL_OUT1[304] = GND;
assign RX_BIT_CTRL_OUT1[305] = GND;
assign RX_BIT_CTRL_OUT1[306] = GND;
assign RX_BIT_CTRL_OUT1[307] = GND;
assign RX_BIT_CTRL_OUT1[308] = GND;
assign RX_BIT_CTRL_OUT1[309] = GND;
assign RX_BIT_CTRL_OUT1[310] = GND;
assign RX_BIT_CTRL_OUT1[311] = GND;
assign RX_BIT_CTRL_OUT1[312] = GND;
assign RX_BIT_CTRL_OUT1[313] = GND;
assign RX_BIT_CTRL_OUT1[314] = GND;
assign RX_BIT_CTRL_OUT1[315] = GND;
assign RX_BIT_CTRL_OUT1[316] = GND;
assign RX_BIT_CTRL_OUT1[317] = GND;
assign RX_BIT_CTRL_OUT1[318] = GND;
assign RX_BIT_CTRL_OUT1[319] = GND;
assign RX_BIT_CTRL_OUT2[0] = GND;
assign RX_BIT_CTRL_OUT2[1] = GND;
assign RX_BIT_CTRL_OUT2[2] = GND;
assign RX_BIT_CTRL_OUT2[3] = GND;
assign RX_BIT_CTRL_OUT2[4] = GND;
assign RX_BIT_CTRL_OUT2[5] = GND;
assign RX_BIT_CTRL_OUT2[6] = GND;
assign RX_BIT_CTRL_OUT2[7] = GND;
assign RX_BIT_CTRL_OUT2[8] = GND;
assign RX_BIT_CTRL_OUT2[9] = GND;
assign RX_BIT_CTRL_OUT2[10] = GND;
assign RX_BIT_CTRL_OUT2[11] = GND;
assign RX_BIT_CTRL_OUT2[12] = GND;
assign RX_BIT_CTRL_OUT2[13] = GND;
assign RX_BIT_CTRL_OUT2[14] = GND;
assign RX_BIT_CTRL_OUT2[15] = GND;
assign RX_BIT_CTRL_OUT2[16] = GND;
assign RX_BIT_CTRL_OUT2[17] = GND;
assign RX_BIT_CTRL_OUT2[18] = GND;
assign RX_BIT_CTRL_OUT2[19] = GND;
assign RX_BIT_CTRL_OUT2[20] = GND;
assign RX_BIT_CTRL_OUT2[21] = GND;
assign RX_BIT_CTRL_OUT2[22] = GND;
assign RX_BIT_CTRL_OUT2[23] = GND;
assign RX_BIT_CTRL_OUT2[24] = GND;
assign RX_BIT_CTRL_OUT2[25] = GND;
assign RX_BIT_CTRL_OUT2[26] = GND;
assign RX_BIT_CTRL_OUT2[27] = GND;
assign RX_BIT_CTRL_OUT2[28] = GND;
assign RX_BIT_CTRL_OUT2[29] = GND;
assign RX_BIT_CTRL_OUT2[30] = GND;
assign RX_BIT_CTRL_OUT2[31] = GND;
assign RX_BIT_CTRL_OUT2[32] = GND;
assign RX_BIT_CTRL_OUT2[33] = GND;
assign RX_BIT_CTRL_OUT2[34] = GND;
assign RX_BIT_CTRL_OUT2[35] = GND;
assign RX_BIT_CTRL_OUT2[36] = GND;
assign RX_BIT_CTRL_OUT2[37] = GND;
assign RX_BIT_CTRL_OUT2[38] = GND;
assign RX_BIT_CTRL_OUT2[39] = GND;
assign RX_BIT_CTRL_OUT2[40] = GND;
assign RX_BIT_CTRL_OUT2[41] = GND;
assign RX_BIT_CTRL_OUT2[42] = GND;
assign RX_BIT_CTRL_OUT2[43] = GND;
assign RX_BIT_CTRL_OUT2[44] = GND;
assign RX_BIT_CTRL_OUT2[45] = GND;
assign RX_BIT_CTRL_OUT2[46] = GND;
assign RX_BIT_CTRL_OUT2[47] = GND;
assign RX_BIT_CTRL_OUT2[48] = GND;
assign RX_BIT_CTRL_OUT2[49] = GND;
assign RX_BIT_CTRL_OUT2[50] = GND;
assign RX_BIT_CTRL_OUT2[51] = GND;
assign RX_BIT_CTRL_OUT2[52] = GND;
assign RX_BIT_CTRL_OUT2[53] = GND;
assign RX_BIT_CTRL_OUT2[54] = GND;
assign RX_BIT_CTRL_OUT2[55] = GND;
assign RX_BIT_CTRL_OUT2[56] = GND;
assign RX_BIT_CTRL_OUT2[57] = GND;
assign RX_BIT_CTRL_OUT2[58] = GND;
assign RX_BIT_CTRL_OUT2[59] = GND;
assign RX_BIT_CTRL_OUT2[60] = GND;
assign RX_BIT_CTRL_OUT2[61] = GND;
assign RX_BIT_CTRL_OUT2[62] = GND;
assign RX_BIT_CTRL_OUT2[63] = GND;
assign RX_BIT_CTRL_OUT2[64] = GND;
assign RX_BIT_CTRL_OUT2[65] = GND;
assign RX_BIT_CTRL_OUT2[66] = GND;
assign RX_BIT_CTRL_OUT2[67] = GND;
assign RX_BIT_CTRL_OUT2[68] = GND;
assign RX_BIT_CTRL_OUT2[69] = GND;
assign RX_BIT_CTRL_OUT2[70] = GND;
assign RX_BIT_CTRL_OUT2[71] = GND;
assign RX_BIT_CTRL_OUT2[72] = GND;
assign RX_BIT_CTRL_OUT2[73] = GND;
assign RX_BIT_CTRL_OUT2[74] = GND;
assign RX_BIT_CTRL_OUT2[75] = GND;
assign RX_BIT_CTRL_OUT2[76] = GND;
assign RX_BIT_CTRL_OUT2[77] = GND;
assign RX_BIT_CTRL_OUT2[78] = GND;
assign RX_BIT_CTRL_OUT2[79] = GND;
assign RX_BIT_CTRL_OUT2[80] = GND;
assign RX_BIT_CTRL_OUT2[81] = GND;
assign RX_BIT_CTRL_OUT2[82] = GND;
assign RX_BIT_CTRL_OUT2[83] = GND;
assign RX_BIT_CTRL_OUT2[84] = GND;
assign RX_BIT_CTRL_OUT2[85] = GND;
assign RX_BIT_CTRL_OUT2[86] = GND;
assign RX_BIT_CTRL_OUT2[87] = GND;
assign RX_BIT_CTRL_OUT2[88] = GND;
assign RX_BIT_CTRL_OUT2[89] = GND;
assign RX_BIT_CTRL_OUT2[90] = GND;
assign RX_BIT_CTRL_OUT2[91] = GND;
assign RX_BIT_CTRL_OUT2[92] = GND;
assign RX_BIT_CTRL_OUT2[93] = GND;
assign RX_BIT_CTRL_OUT2[94] = GND;
assign RX_BIT_CTRL_OUT2[95] = GND;
assign RX_BIT_CTRL_OUT2[96] = GND;
assign RX_BIT_CTRL_OUT2[97] = GND;
assign RX_BIT_CTRL_OUT2[98] = GND;
assign RX_BIT_CTRL_OUT2[99] = GND;
assign RX_BIT_CTRL_OUT2[100] = GND;
assign RX_BIT_CTRL_OUT2[101] = GND;
assign RX_BIT_CTRL_OUT2[102] = GND;
assign RX_BIT_CTRL_OUT2[103] = GND;
assign RX_BIT_CTRL_OUT2[104] = GND;
assign RX_BIT_CTRL_OUT2[105] = GND;
assign RX_BIT_CTRL_OUT2[106] = GND;
assign RX_BIT_CTRL_OUT2[107] = GND;
assign RX_BIT_CTRL_OUT2[108] = GND;
assign RX_BIT_CTRL_OUT2[109] = GND;
assign RX_BIT_CTRL_OUT2[110] = GND;
assign RX_BIT_CTRL_OUT2[111] = GND;
assign RX_BIT_CTRL_OUT2[112] = GND;
assign RX_BIT_CTRL_OUT2[113] = GND;
assign RX_BIT_CTRL_OUT2[114] = GND;
assign RX_BIT_CTRL_OUT2[115] = GND;
assign RX_BIT_CTRL_OUT2[116] = GND;
assign RX_BIT_CTRL_OUT2[117] = GND;
assign RX_BIT_CTRL_OUT2[118] = GND;
assign RX_BIT_CTRL_OUT2[119] = GND;
assign RX_BIT_CTRL_OUT2[120] = GND;
assign RX_BIT_CTRL_OUT2[121] = GND;
assign RX_BIT_CTRL_OUT2[122] = GND;
assign RX_BIT_CTRL_OUT2[123] = GND;
assign RX_BIT_CTRL_OUT2[124] = GND;
assign RX_BIT_CTRL_OUT2[125] = GND;
assign RX_BIT_CTRL_OUT2[126] = GND;
assign RX_BIT_CTRL_OUT2[127] = GND;
assign RX_BIT_CTRL_OUT2[128] = GND;
assign RX_BIT_CTRL_OUT2[129] = GND;
assign RX_BIT_CTRL_OUT2[130] = GND;
assign RX_BIT_CTRL_OUT2[131] = GND;
assign RX_BIT_CTRL_OUT2[132] = GND;
assign RX_BIT_CTRL_OUT2[133] = GND;
assign RX_BIT_CTRL_OUT2[134] = GND;
assign RX_BIT_CTRL_OUT2[135] = GND;
assign RX_BIT_CTRL_OUT2[136] = GND;
assign RX_BIT_CTRL_OUT2[137] = GND;
assign RX_BIT_CTRL_OUT2[138] = GND;
assign RX_BIT_CTRL_OUT2[139] = GND;
assign RX_BIT_CTRL_OUT2[140] = GND;
assign RX_BIT_CTRL_OUT2[141] = GND;
assign RX_BIT_CTRL_OUT2[142] = GND;
assign RX_BIT_CTRL_OUT2[143] = GND;
assign RX_BIT_CTRL_OUT2[144] = GND;
assign RX_BIT_CTRL_OUT2[145] = GND;
assign RX_BIT_CTRL_OUT2[146] = GND;
assign RX_BIT_CTRL_OUT2[147] = GND;
assign RX_BIT_CTRL_OUT2[148] = GND;
assign RX_BIT_CTRL_OUT2[149] = GND;
assign RX_BIT_CTRL_OUT2[150] = GND;
assign RX_BIT_CTRL_OUT2[151] = GND;
assign RX_BIT_CTRL_OUT2[152] = GND;
assign RX_BIT_CTRL_OUT2[153] = GND;
assign RX_BIT_CTRL_OUT2[154] = GND;
assign RX_BIT_CTRL_OUT2[155] = GND;
assign RX_BIT_CTRL_OUT2[156] = GND;
assign RX_BIT_CTRL_OUT2[157] = GND;
assign RX_BIT_CTRL_OUT2[158] = GND;
assign RX_BIT_CTRL_OUT2[159] = GND;
assign RX_BIT_CTRL_OUT2[200] = GND;
assign RX_BIT_CTRL_OUT2[201] = GND;
assign RX_BIT_CTRL_OUT2[202] = GND;
assign RX_BIT_CTRL_OUT2[203] = GND;
assign RX_BIT_CTRL_OUT2[204] = GND;
assign RX_BIT_CTRL_OUT2[205] = GND;
assign RX_BIT_CTRL_OUT2[206] = GND;
assign RX_BIT_CTRL_OUT2[207] = GND;
assign RX_BIT_CTRL_OUT2[208] = GND;
assign RX_BIT_CTRL_OUT2[209] = GND;
assign RX_BIT_CTRL_OUT2[210] = GND;
assign RX_BIT_CTRL_OUT2[211] = GND;
assign RX_BIT_CTRL_OUT2[212] = GND;
assign RX_BIT_CTRL_OUT2[213] = GND;
assign RX_BIT_CTRL_OUT2[214] = GND;
assign RX_BIT_CTRL_OUT2[215] = GND;
assign RX_BIT_CTRL_OUT2[216] = GND;
assign RX_BIT_CTRL_OUT2[217] = GND;
assign RX_BIT_CTRL_OUT2[218] = GND;
assign RX_BIT_CTRL_OUT2[219] = GND;
assign RX_BIT_CTRL_OUT2[220] = GND;
assign RX_BIT_CTRL_OUT2[221] = GND;
assign RX_BIT_CTRL_OUT2[222] = GND;
assign RX_BIT_CTRL_OUT2[223] = GND;
assign RX_BIT_CTRL_OUT2[224] = GND;
assign RX_BIT_CTRL_OUT2[225] = GND;
assign RX_BIT_CTRL_OUT2[226] = GND;
assign RX_BIT_CTRL_OUT2[227] = GND;
assign RX_BIT_CTRL_OUT2[228] = GND;
assign RX_BIT_CTRL_OUT2[229] = GND;
assign RX_BIT_CTRL_OUT2[230] = GND;
assign RX_BIT_CTRL_OUT2[231] = GND;
assign RX_BIT_CTRL_OUT2[232] = GND;
assign RX_BIT_CTRL_OUT2[233] = GND;
assign RX_BIT_CTRL_OUT2[234] = GND;
assign RX_BIT_CTRL_OUT2[235] = GND;
assign RX_BIT_CTRL_OUT2[236] = GND;
assign RX_BIT_CTRL_OUT2[237] = GND;
assign RX_BIT_CTRL_OUT2[238] = GND;
assign RX_BIT_CTRL_OUT2[239] = GND;
assign RX_BIT_CTRL_OUT2[240] = GND;
assign RX_BIT_CTRL_OUT2[241] = GND;
assign RX_BIT_CTRL_OUT2[242] = GND;
assign RX_BIT_CTRL_OUT2[243] = GND;
assign RX_BIT_CTRL_OUT2[244] = GND;
assign RX_BIT_CTRL_OUT2[245] = GND;
assign RX_BIT_CTRL_OUT2[246] = GND;
assign RX_BIT_CTRL_OUT2[247] = GND;
assign RX_BIT_CTRL_OUT2[248] = GND;
assign RX_BIT_CTRL_OUT2[249] = GND;
assign RX_BIT_CTRL_OUT2[250] = GND;
assign RX_BIT_CTRL_OUT2[251] = GND;
assign RX_BIT_CTRL_OUT2[252] = GND;
assign RX_BIT_CTRL_OUT2[253] = GND;
assign RX_BIT_CTRL_OUT2[254] = GND;
assign RX_BIT_CTRL_OUT2[255] = GND;
assign RX_BIT_CTRL_OUT2[256] = GND;
assign RX_BIT_CTRL_OUT2[257] = GND;
assign RX_BIT_CTRL_OUT2[258] = GND;
assign RX_BIT_CTRL_OUT2[259] = GND;
assign RX_BIT_CTRL_OUT2[260] = GND;
assign RX_BIT_CTRL_OUT2[261] = GND;
assign RX_BIT_CTRL_OUT2[262] = GND;
assign RX_BIT_CTRL_OUT2[263] = GND;
assign RX_BIT_CTRL_OUT2[264] = GND;
assign RX_BIT_CTRL_OUT2[265] = GND;
assign RX_BIT_CTRL_OUT2[266] = GND;
assign RX_BIT_CTRL_OUT2[267] = GND;
assign RX_BIT_CTRL_OUT2[268] = GND;
assign RX_BIT_CTRL_OUT2[269] = GND;
assign RX_BIT_CTRL_OUT2[270] = GND;
assign RX_BIT_CTRL_OUT2[271] = GND;
assign RX_BIT_CTRL_OUT2[272] = GND;
assign RX_BIT_CTRL_OUT2[273] = GND;
assign RX_BIT_CTRL_OUT2[274] = GND;
assign RX_BIT_CTRL_OUT2[275] = GND;
assign RX_BIT_CTRL_OUT2[276] = GND;
assign RX_BIT_CTRL_OUT2[277] = GND;
assign RX_BIT_CTRL_OUT2[278] = GND;
assign RX_BIT_CTRL_OUT2[279] = GND;
assign RX_BIT_CTRL_OUT2[280] = GND;
assign RX_BIT_CTRL_OUT2[281] = GND;
assign RX_BIT_CTRL_OUT2[282] = GND;
assign RX_BIT_CTRL_OUT2[283] = GND;
assign RX_BIT_CTRL_OUT2[284] = GND;
assign RX_BIT_CTRL_OUT2[285] = GND;
assign RX_BIT_CTRL_OUT2[286] = GND;
assign RX_BIT_CTRL_OUT2[287] = GND;
assign RX_BIT_CTRL_OUT2[288] = GND;
assign RX_BIT_CTRL_OUT2[289] = GND;
assign RX_BIT_CTRL_OUT2[290] = GND;
assign RX_BIT_CTRL_OUT2[291] = GND;
assign RX_BIT_CTRL_OUT2[292] = GND;
assign RX_BIT_CTRL_OUT2[293] = GND;
assign RX_BIT_CTRL_OUT2[294] = GND;
assign RX_BIT_CTRL_OUT2[295] = GND;
assign RX_BIT_CTRL_OUT2[296] = GND;
assign RX_BIT_CTRL_OUT2[297] = GND;
assign RX_BIT_CTRL_OUT2[298] = GND;
assign RX_BIT_CTRL_OUT2[299] = GND;
assign RX_BIT_CTRL_OUT2[300] = GND;
assign RX_BIT_CTRL_OUT2[301] = GND;
assign RX_BIT_CTRL_OUT2[302] = GND;
assign RX_BIT_CTRL_OUT2[303] = GND;
assign RX_BIT_CTRL_OUT2[304] = GND;
assign RX_BIT_CTRL_OUT2[305] = GND;
assign RX_BIT_CTRL_OUT2[306] = GND;
assign RX_BIT_CTRL_OUT2[307] = GND;
assign RX_BIT_CTRL_OUT2[308] = GND;
assign RX_BIT_CTRL_OUT2[309] = GND;
assign RX_BIT_CTRL_OUT2[310] = GND;
assign RX_BIT_CTRL_OUT2[311] = GND;
assign RX_BIT_CTRL_OUT2[312] = GND;
assign RX_BIT_CTRL_OUT2[313] = GND;
assign RX_BIT_CTRL_OUT2[314] = GND;
assign RX_BIT_CTRL_OUT2[315] = GND;
assign RX_BIT_CTRL_OUT2[316] = GND;
assign RX_BIT_CTRL_OUT2[317] = GND;
assign RX_BIT_CTRL_OUT2[318] = GND;
assign RX_BIT_CTRL_OUT2[319] = GND;
assign RX_BIT_CTRL_OUT3[0] = GND;
assign RX_BIT_CTRL_OUT3[1] = GND;
assign RX_BIT_CTRL_OUT3[2] = GND;
assign RX_BIT_CTRL_OUT3[3] = GND;
assign RX_BIT_CTRL_OUT3[4] = GND;
assign RX_BIT_CTRL_OUT3[5] = GND;
assign RX_BIT_CTRL_OUT3[6] = GND;
assign RX_BIT_CTRL_OUT3[7] = GND;
assign RX_BIT_CTRL_OUT3[8] = GND;
assign RX_BIT_CTRL_OUT3[9] = GND;
assign RX_BIT_CTRL_OUT3[10] = GND;
assign RX_BIT_CTRL_OUT3[11] = GND;
assign RX_BIT_CTRL_OUT3[12] = GND;
assign RX_BIT_CTRL_OUT3[13] = GND;
assign RX_BIT_CTRL_OUT3[14] = GND;
assign RX_BIT_CTRL_OUT3[15] = GND;
assign RX_BIT_CTRL_OUT3[16] = GND;
assign RX_BIT_CTRL_OUT3[17] = GND;
assign RX_BIT_CTRL_OUT3[18] = GND;
assign RX_BIT_CTRL_OUT3[19] = GND;
assign RX_BIT_CTRL_OUT3[20] = GND;
assign RX_BIT_CTRL_OUT3[21] = GND;
assign RX_BIT_CTRL_OUT3[22] = GND;
assign RX_BIT_CTRL_OUT3[23] = GND;
assign RX_BIT_CTRL_OUT3[24] = GND;
assign RX_BIT_CTRL_OUT3[25] = GND;
assign RX_BIT_CTRL_OUT3[26] = GND;
assign RX_BIT_CTRL_OUT3[27] = GND;
assign RX_BIT_CTRL_OUT3[28] = GND;
assign RX_BIT_CTRL_OUT3[29] = GND;
assign RX_BIT_CTRL_OUT3[30] = GND;
assign RX_BIT_CTRL_OUT3[31] = GND;
assign RX_BIT_CTRL_OUT3[32] = GND;
assign RX_BIT_CTRL_OUT3[33] = GND;
assign RX_BIT_CTRL_OUT3[34] = GND;
assign RX_BIT_CTRL_OUT3[35] = GND;
assign RX_BIT_CTRL_OUT3[36] = GND;
assign RX_BIT_CTRL_OUT3[37] = GND;
assign RX_BIT_CTRL_OUT3[38] = GND;
assign RX_BIT_CTRL_OUT3[39] = GND;
assign RX_BIT_CTRL_OUT3[40] = GND;
assign RX_BIT_CTRL_OUT3[41] = GND;
assign RX_BIT_CTRL_OUT3[42] = GND;
assign RX_BIT_CTRL_OUT3[43] = GND;
assign RX_BIT_CTRL_OUT3[44] = GND;
assign RX_BIT_CTRL_OUT3[45] = GND;
assign RX_BIT_CTRL_OUT3[46] = GND;
assign RX_BIT_CTRL_OUT3[47] = GND;
assign RX_BIT_CTRL_OUT3[48] = GND;
assign RX_BIT_CTRL_OUT3[49] = GND;
assign RX_BIT_CTRL_OUT3[50] = GND;
assign RX_BIT_CTRL_OUT3[51] = GND;
assign RX_BIT_CTRL_OUT3[52] = GND;
assign RX_BIT_CTRL_OUT3[53] = GND;
assign RX_BIT_CTRL_OUT3[54] = GND;
assign RX_BIT_CTRL_OUT3[55] = GND;
assign RX_BIT_CTRL_OUT3[56] = GND;
assign RX_BIT_CTRL_OUT3[57] = GND;
assign RX_BIT_CTRL_OUT3[58] = GND;
assign RX_BIT_CTRL_OUT3[59] = GND;
assign RX_BIT_CTRL_OUT3[60] = GND;
assign RX_BIT_CTRL_OUT3[61] = GND;
assign RX_BIT_CTRL_OUT3[62] = GND;
assign RX_BIT_CTRL_OUT3[63] = GND;
assign RX_BIT_CTRL_OUT3[64] = GND;
assign RX_BIT_CTRL_OUT3[65] = GND;
assign RX_BIT_CTRL_OUT3[66] = GND;
assign RX_BIT_CTRL_OUT3[67] = GND;
assign RX_BIT_CTRL_OUT3[68] = GND;
assign RX_BIT_CTRL_OUT3[69] = GND;
assign RX_BIT_CTRL_OUT3[70] = GND;
assign RX_BIT_CTRL_OUT3[71] = GND;
assign RX_BIT_CTRL_OUT3[72] = GND;
assign RX_BIT_CTRL_OUT3[73] = GND;
assign RX_BIT_CTRL_OUT3[74] = GND;
assign RX_BIT_CTRL_OUT3[75] = GND;
assign RX_BIT_CTRL_OUT3[76] = GND;
assign RX_BIT_CTRL_OUT3[77] = GND;
assign RX_BIT_CTRL_OUT3[78] = GND;
assign RX_BIT_CTRL_OUT3[79] = GND;
assign RX_BIT_CTRL_OUT3[80] = GND;
assign RX_BIT_CTRL_OUT3[81] = GND;
assign RX_BIT_CTRL_OUT3[82] = GND;
assign RX_BIT_CTRL_OUT3[83] = GND;
assign RX_BIT_CTRL_OUT3[84] = GND;
assign RX_BIT_CTRL_OUT3[85] = GND;
assign RX_BIT_CTRL_OUT3[86] = GND;
assign RX_BIT_CTRL_OUT3[87] = GND;
assign RX_BIT_CTRL_OUT3[88] = GND;
assign RX_BIT_CTRL_OUT3[89] = GND;
assign RX_BIT_CTRL_OUT3[90] = GND;
assign RX_BIT_CTRL_OUT3[91] = GND;
assign RX_BIT_CTRL_OUT3[92] = GND;
assign RX_BIT_CTRL_OUT3[93] = GND;
assign RX_BIT_CTRL_OUT3[94] = GND;
assign RX_BIT_CTRL_OUT3[95] = GND;
assign RX_BIT_CTRL_OUT3[96] = GND;
assign RX_BIT_CTRL_OUT3[97] = GND;
assign RX_BIT_CTRL_OUT3[98] = GND;
assign RX_BIT_CTRL_OUT3[99] = GND;
assign RX_BIT_CTRL_OUT3[100] = GND;
assign RX_BIT_CTRL_OUT3[101] = GND;
assign RX_BIT_CTRL_OUT3[102] = GND;
assign RX_BIT_CTRL_OUT3[103] = GND;
assign RX_BIT_CTRL_OUT3[104] = GND;
assign RX_BIT_CTRL_OUT3[105] = GND;
assign RX_BIT_CTRL_OUT3[106] = GND;
assign RX_BIT_CTRL_OUT3[107] = GND;
assign RX_BIT_CTRL_OUT3[108] = GND;
assign RX_BIT_CTRL_OUT3[109] = GND;
assign RX_BIT_CTRL_OUT3[110] = GND;
assign RX_BIT_CTRL_OUT3[111] = GND;
assign RX_BIT_CTRL_OUT3[112] = GND;
assign RX_BIT_CTRL_OUT3[113] = GND;
assign RX_BIT_CTRL_OUT3[114] = GND;
assign RX_BIT_CTRL_OUT3[115] = GND;
assign RX_BIT_CTRL_OUT3[116] = GND;
assign RX_BIT_CTRL_OUT3[117] = GND;
assign RX_BIT_CTRL_OUT3[118] = GND;
assign RX_BIT_CTRL_OUT3[119] = GND;
assign RX_BIT_CTRL_OUT3[120] = GND;
assign RX_BIT_CTRL_OUT3[121] = GND;
assign RX_BIT_CTRL_OUT3[122] = GND;
assign RX_BIT_CTRL_OUT3[123] = GND;
assign RX_BIT_CTRL_OUT3[124] = GND;
assign RX_BIT_CTRL_OUT3[125] = GND;
assign RX_BIT_CTRL_OUT3[126] = GND;
assign RX_BIT_CTRL_OUT3[127] = GND;
assign RX_BIT_CTRL_OUT3[128] = GND;
assign RX_BIT_CTRL_OUT3[129] = GND;
assign RX_BIT_CTRL_OUT3[130] = GND;
assign RX_BIT_CTRL_OUT3[131] = GND;
assign RX_BIT_CTRL_OUT3[132] = GND;
assign RX_BIT_CTRL_OUT3[133] = GND;
assign RX_BIT_CTRL_OUT3[134] = GND;
assign RX_BIT_CTRL_OUT3[135] = GND;
assign RX_BIT_CTRL_OUT3[136] = GND;
assign RX_BIT_CTRL_OUT3[137] = GND;
assign RX_BIT_CTRL_OUT3[138] = GND;
assign RX_BIT_CTRL_OUT3[139] = GND;
assign RX_BIT_CTRL_OUT3[140] = GND;
assign RX_BIT_CTRL_OUT3[141] = GND;
assign RX_BIT_CTRL_OUT3[142] = GND;
assign RX_BIT_CTRL_OUT3[143] = GND;
assign RX_BIT_CTRL_OUT3[144] = GND;
assign RX_BIT_CTRL_OUT3[145] = GND;
assign RX_BIT_CTRL_OUT3[146] = GND;
assign RX_BIT_CTRL_OUT3[147] = GND;
assign RX_BIT_CTRL_OUT3[148] = GND;
assign RX_BIT_CTRL_OUT3[149] = GND;
assign RX_BIT_CTRL_OUT3[150] = GND;
assign RX_BIT_CTRL_OUT3[151] = GND;
assign RX_BIT_CTRL_OUT3[152] = GND;
assign RX_BIT_CTRL_OUT3[153] = GND;
assign RX_BIT_CTRL_OUT3[154] = GND;
assign RX_BIT_CTRL_OUT3[155] = GND;
assign RX_BIT_CTRL_OUT3[156] = GND;
assign RX_BIT_CTRL_OUT3[157] = GND;
assign RX_BIT_CTRL_OUT3[158] = GND;
assign RX_BIT_CTRL_OUT3[159] = GND;
assign RX_BIT_CTRL_OUT3[200] = GND;
assign RX_BIT_CTRL_OUT3[201] = GND;
assign RX_BIT_CTRL_OUT3[202] = GND;
assign RX_BIT_CTRL_OUT3[203] = GND;
assign RX_BIT_CTRL_OUT3[204] = GND;
assign RX_BIT_CTRL_OUT3[205] = GND;
assign RX_BIT_CTRL_OUT3[206] = GND;
assign RX_BIT_CTRL_OUT3[207] = GND;
assign RX_BIT_CTRL_OUT3[208] = GND;
assign RX_BIT_CTRL_OUT3[209] = GND;
assign RX_BIT_CTRL_OUT3[210] = GND;
assign RX_BIT_CTRL_OUT3[211] = GND;
assign RX_BIT_CTRL_OUT3[212] = GND;
assign RX_BIT_CTRL_OUT3[213] = GND;
assign RX_BIT_CTRL_OUT3[214] = GND;
assign RX_BIT_CTRL_OUT3[215] = GND;
assign RX_BIT_CTRL_OUT3[216] = GND;
assign RX_BIT_CTRL_OUT3[217] = GND;
assign RX_BIT_CTRL_OUT3[218] = GND;
assign RX_BIT_CTRL_OUT3[219] = GND;
assign RX_BIT_CTRL_OUT3[220] = GND;
assign RX_BIT_CTRL_OUT3[221] = GND;
assign RX_BIT_CTRL_OUT3[222] = GND;
assign RX_BIT_CTRL_OUT3[223] = GND;
assign RX_BIT_CTRL_OUT3[224] = GND;
assign RX_BIT_CTRL_OUT3[225] = GND;
assign RX_BIT_CTRL_OUT3[226] = GND;
assign RX_BIT_CTRL_OUT3[227] = GND;
assign RX_BIT_CTRL_OUT3[228] = GND;
assign RX_BIT_CTRL_OUT3[229] = GND;
assign RX_BIT_CTRL_OUT3[230] = GND;
assign RX_BIT_CTRL_OUT3[231] = GND;
assign RX_BIT_CTRL_OUT3[232] = GND;
assign RX_BIT_CTRL_OUT3[233] = GND;
assign RX_BIT_CTRL_OUT3[234] = GND;
assign RX_BIT_CTRL_OUT3[235] = GND;
assign RX_BIT_CTRL_OUT3[236] = GND;
assign RX_BIT_CTRL_OUT3[237] = GND;
assign RX_BIT_CTRL_OUT3[238] = GND;
assign RX_BIT_CTRL_OUT3[239] = GND;
assign RX_BIT_CTRL_OUT3[240] = GND;
assign RX_BIT_CTRL_OUT3[241] = GND;
assign RX_BIT_CTRL_OUT3[242] = GND;
assign RX_BIT_CTRL_OUT3[243] = GND;
assign RX_BIT_CTRL_OUT3[244] = GND;
assign RX_BIT_CTRL_OUT3[245] = GND;
assign RX_BIT_CTRL_OUT3[246] = GND;
assign RX_BIT_CTRL_OUT3[247] = GND;
assign RX_BIT_CTRL_OUT3[248] = GND;
assign RX_BIT_CTRL_OUT3[249] = GND;
assign RX_BIT_CTRL_OUT3[250] = GND;
assign RX_BIT_CTRL_OUT3[251] = GND;
assign RX_BIT_CTRL_OUT3[252] = GND;
assign RX_BIT_CTRL_OUT3[253] = GND;
assign RX_BIT_CTRL_OUT3[254] = GND;
assign RX_BIT_CTRL_OUT3[255] = GND;
assign RX_BIT_CTRL_OUT3[256] = GND;
assign RX_BIT_CTRL_OUT3[257] = GND;
assign RX_BIT_CTRL_OUT3[258] = GND;
assign RX_BIT_CTRL_OUT3[259] = GND;
assign RX_BIT_CTRL_OUT3[260] = GND;
assign RX_BIT_CTRL_OUT3[261] = GND;
assign RX_BIT_CTRL_OUT3[262] = GND;
assign RX_BIT_CTRL_OUT3[263] = GND;
assign RX_BIT_CTRL_OUT3[264] = GND;
assign RX_BIT_CTRL_OUT3[265] = GND;
assign RX_BIT_CTRL_OUT3[266] = GND;
assign RX_BIT_CTRL_OUT3[267] = GND;
assign RX_BIT_CTRL_OUT3[268] = GND;
assign RX_BIT_CTRL_OUT3[269] = GND;
assign RX_BIT_CTRL_OUT3[270] = GND;
assign RX_BIT_CTRL_OUT3[271] = GND;
assign RX_BIT_CTRL_OUT3[272] = GND;
assign RX_BIT_CTRL_OUT3[273] = GND;
assign RX_BIT_CTRL_OUT3[274] = GND;
assign RX_BIT_CTRL_OUT3[275] = GND;
assign RX_BIT_CTRL_OUT3[276] = GND;
assign RX_BIT_CTRL_OUT3[277] = GND;
assign RX_BIT_CTRL_OUT3[278] = GND;
assign RX_BIT_CTRL_OUT3[279] = GND;
assign RX_BIT_CTRL_OUT3[280] = GND;
assign RX_BIT_CTRL_OUT3[281] = GND;
assign RX_BIT_CTRL_OUT3[282] = GND;
assign RX_BIT_CTRL_OUT3[283] = GND;
assign RX_BIT_CTRL_OUT3[284] = GND;
assign RX_BIT_CTRL_OUT3[285] = GND;
assign RX_BIT_CTRL_OUT3[286] = GND;
assign RX_BIT_CTRL_OUT3[287] = GND;
assign RX_BIT_CTRL_OUT3[288] = GND;
assign RX_BIT_CTRL_OUT3[289] = GND;
assign RX_BIT_CTRL_OUT3[290] = GND;
assign RX_BIT_CTRL_OUT3[291] = GND;
assign RX_BIT_CTRL_OUT3[292] = GND;
assign RX_BIT_CTRL_OUT3[293] = GND;
assign RX_BIT_CTRL_OUT3[294] = GND;
assign RX_BIT_CTRL_OUT3[295] = GND;
assign RX_BIT_CTRL_OUT3[296] = GND;
assign RX_BIT_CTRL_OUT3[297] = GND;
assign RX_BIT_CTRL_OUT3[298] = GND;
assign RX_BIT_CTRL_OUT3[299] = GND;
assign RX_BIT_CTRL_OUT3[300] = GND;
assign RX_BIT_CTRL_OUT3[301] = GND;
assign RX_BIT_CTRL_OUT3[302] = GND;
assign RX_BIT_CTRL_OUT3[303] = GND;
assign RX_BIT_CTRL_OUT3[304] = GND;
assign RX_BIT_CTRL_OUT3[305] = GND;
assign RX_BIT_CTRL_OUT3[306] = GND;
assign RX_BIT_CTRL_OUT3[307] = GND;
assign RX_BIT_CTRL_OUT3[308] = GND;
assign RX_BIT_CTRL_OUT3[309] = GND;
assign RX_BIT_CTRL_OUT3[310] = GND;
assign RX_BIT_CTRL_OUT3[311] = GND;
assign RX_BIT_CTRL_OUT3[312] = GND;
assign RX_BIT_CTRL_OUT3[313] = GND;
assign RX_BIT_CTRL_OUT3[314] = GND;
assign RX_BIT_CTRL_OUT3[315] = GND;
assign RX_BIT_CTRL_OUT3[316] = GND;
assign RX_BIT_CTRL_OUT3[317] = GND;
assign RX_BIT_CTRL_OUT3[318] = GND;
assign RX_BIT_CTRL_OUT3[319] = GND;
assign RX_BIT_CTRL_OUT4[0] = GND;
assign RX_BIT_CTRL_OUT4[1] = GND;
assign RX_BIT_CTRL_OUT4[2] = GND;
assign RX_BIT_CTRL_OUT4[3] = GND;
assign RX_BIT_CTRL_OUT4[4] = GND;
assign RX_BIT_CTRL_OUT4[5] = GND;
assign RX_BIT_CTRL_OUT4[6] = GND;
assign RX_BIT_CTRL_OUT4[7] = GND;
assign RX_BIT_CTRL_OUT4[8] = GND;
assign RX_BIT_CTRL_OUT4[9] = GND;
assign RX_BIT_CTRL_OUT4[10] = GND;
assign RX_BIT_CTRL_OUT4[11] = GND;
assign RX_BIT_CTRL_OUT4[12] = GND;
assign RX_BIT_CTRL_OUT4[13] = GND;
assign RX_BIT_CTRL_OUT4[14] = GND;
assign RX_BIT_CTRL_OUT4[15] = GND;
assign RX_BIT_CTRL_OUT4[16] = GND;
assign RX_BIT_CTRL_OUT4[17] = GND;
assign RX_BIT_CTRL_OUT4[18] = GND;
assign RX_BIT_CTRL_OUT4[19] = GND;
assign RX_BIT_CTRL_OUT4[20] = GND;
assign RX_BIT_CTRL_OUT4[21] = GND;
assign RX_BIT_CTRL_OUT4[22] = GND;
assign RX_BIT_CTRL_OUT4[23] = GND;
assign RX_BIT_CTRL_OUT4[24] = GND;
assign RX_BIT_CTRL_OUT4[25] = GND;
assign RX_BIT_CTRL_OUT4[26] = GND;
assign RX_BIT_CTRL_OUT4[27] = GND;
assign RX_BIT_CTRL_OUT4[28] = GND;
assign RX_BIT_CTRL_OUT4[29] = GND;
assign RX_BIT_CTRL_OUT4[30] = GND;
assign RX_BIT_CTRL_OUT4[31] = GND;
assign RX_BIT_CTRL_OUT4[32] = GND;
assign RX_BIT_CTRL_OUT4[33] = GND;
assign RX_BIT_CTRL_OUT4[34] = GND;
assign RX_BIT_CTRL_OUT4[35] = GND;
assign RX_BIT_CTRL_OUT4[36] = GND;
assign RX_BIT_CTRL_OUT4[37] = GND;
assign RX_BIT_CTRL_OUT4[38] = GND;
assign RX_BIT_CTRL_OUT4[39] = GND;
assign RX_BIT_CTRL_OUT4[40] = GND;
assign RX_BIT_CTRL_OUT4[41] = GND;
assign RX_BIT_CTRL_OUT4[42] = GND;
assign RX_BIT_CTRL_OUT4[43] = GND;
assign RX_BIT_CTRL_OUT4[44] = GND;
assign RX_BIT_CTRL_OUT4[45] = GND;
assign RX_BIT_CTRL_OUT4[46] = GND;
assign RX_BIT_CTRL_OUT4[47] = GND;
assign RX_BIT_CTRL_OUT4[48] = GND;
assign RX_BIT_CTRL_OUT4[49] = GND;
assign RX_BIT_CTRL_OUT4[50] = GND;
assign RX_BIT_CTRL_OUT4[51] = GND;
assign RX_BIT_CTRL_OUT4[52] = GND;
assign RX_BIT_CTRL_OUT4[53] = GND;
assign RX_BIT_CTRL_OUT4[54] = GND;
assign RX_BIT_CTRL_OUT4[55] = GND;
assign RX_BIT_CTRL_OUT4[56] = GND;
assign RX_BIT_CTRL_OUT4[57] = GND;
assign RX_BIT_CTRL_OUT4[58] = GND;
assign RX_BIT_CTRL_OUT4[59] = GND;
assign RX_BIT_CTRL_OUT4[60] = GND;
assign RX_BIT_CTRL_OUT4[61] = GND;
assign RX_BIT_CTRL_OUT4[62] = GND;
assign RX_BIT_CTRL_OUT4[63] = GND;
assign RX_BIT_CTRL_OUT4[64] = GND;
assign RX_BIT_CTRL_OUT4[65] = GND;
assign RX_BIT_CTRL_OUT4[66] = GND;
assign RX_BIT_CTRL_OUT4[67] = GND;
assign RX_BIT_CTRL_OUT4[68] = GND;
assign RX_BIT_CTRL_OUT4[69] = GND;
assign RX_BIT_CTRL_OUT4[70] = GND;
assign RX_BIT_CTRL_OUT4[71] = GND;
assign RX_BIT_CTRL_OUT4[72] = GND;
assign RX_BIT_CTRL_OUT4[73] = GND;
assign RX_BIT_CTRL_OUT4[74] = GND;
assign RX_BIT_CTRL_OUT4[75] = GND;
assign RX_BIT_CTRL_OUT4[76] = GND;
assign RX_BIT_CTRL_OUT4[77] = GND;
assign RX_BIT_CTRL_OUT4[78] = GND;
assign RX_BIT_CTRL_OUT4[79] = GND;
assign RX_BIT_CTRL_OUT4[80] = GND;
assign RX_BIT_CTRL_OUT4[81] = GND;
assign RX_BIT_CTRL_OUT4[82] = GND;
assign RX_BIT_CTRL_OUT4[83] = GND;
assign RX_BIT_CTRL_OUT4[84] = GND;
assign RX_BIT_CTRL_OUT4[85] = GND;
assign RX_BIT_CTRL_OUT4[86] = GND;
assign RX_BIT_CTRL_OUT4[87] = GND;
assign RX_BIT_CTRL_OUT4[88] = GND;
assign RX_BIT_CTRL_OUT4[89] = GND;
assign RX_BIT_CTRL_OUT4[90] = GND;
assign RX_BIT_CTRL_OUT4[91] = GND;
assign RX_BIT_CTRL_OUT4[92] = GND;
assign RX_BIT_CTRL_OUT4[93] = GND;
assign RX_BIT_CTRL_OUT4[94] = GND;
assign RX_BIT_CTRL_OUT4[95] = GND;
assign RX_BIT_CTRL_OUT4[96] = GND;
assign RX_BIT_CTRL_OUT4[97] = GND;
assign RX_BIT_CTRL_OUT4[98] = GND;
assign RX_BIT_CTRL_OUT4[99] = GND;
assign RX_BIT_CTRL_OUT4[100] = GND;
assign RX_BIT_CTRL_OUT4[101] = GND;
assign RX_BIT_CTRL_OUT4[102] = GND;
assign RX_BIT_CTRL_OUT4[103] = GND;
assign RX_BIT_CTRL_OUT4[104] = GND;
assign RX_BIT_CTRL_OUT4[105] = GND;
assign RX_BIT_CTRL_OUT4[106] = GND;
assign RX_BIT_CTRL_OUT4[107] = GND;
assign RX_BIT_CTRL_OUT4[108] = GND;
assign RX_BIT_CTRL_OUT4[109] = GND;
assign RX_BIT_CTRL_OUT4[110] = GND;
assign RX_BIT_CTRL_OUT4[111] = GND;
assign RX_BIT_CTRL_OUT4[112] = GND;
assign RX_BIT_CTRL_OUT4[113] = GND;
assign RX_BIT_CTRL_OUT4[114] = GND;
assign RX_BIT_CTRL_OUT4[115] = GND;
assign RX_BIT_CTRL_OUT4[116] = GND;
assign RX_BIT_CTRL_OUT4[117] = GND;
assign RX_BIT_CTRL_OUT4[118] = GND;
assign RX_BIT_CTRL_OUT4[119] = GND;
assign RX_BIT_CTRL_OUT4[120] = GND;
assign RX_BIT_CTRL_OUT4[121] = GND;
assign RX_BIT_CTRL_OUT4[122] = GND;
assign RX_BIT_CTRL_OUT4[123] = GND;
assign RX_BIT_CTRL_OUT4[124] = GND;
assign RX_BIT_CTRL_OUT4[125] = GND;
assign RX_BIT_CTRL_OUT4[126] = GND;
assign RX_BIT_CTRL_OUT4[127] = GND;
assign RX_BIT_CTRL_OUT4[128] = GND;
assign RX_BIT_CTRL_OUT4[129] = GND;
assign RX_BIT_CTRL_OUT4[130] = GND;
assign RX_BIT_CTRL_OUT4[131] = GND;
assign RX_BIT_CTRL_OUT4[132] = GND;
assign RX_BIT_CTRL_OUT4[133] = GND;
assign RX_BIT_CTRL_OUT4[134] = GND;
assign RX_BIT_CTRL_OUT4[135] = GND;
assign RX_BIT_CTRL_OUT4[136] = GND;
assign RX_BIT_CTRL_OUT4[137] = GND;
assign RX_BIT_CTRL_OUT4[138] = GND;
assign RX_BIT_CTRL_OUT4[139] = GND;
assign RX_BIT_CTRL_OUT4[140] = GND;
assign RX_BIT_CTRL_OUT4[141] = GND;
assign RX_BIT_CTRL_OUT4[142] = GND;
assign RX_BIT_CTRL_OUT4[143] = GND;
assign RX_BIT_CTRL_OUT4[144] = GND;
assign RX_BIT_CTRL_OUT4[145] = GND;
assign RX_BIT_CTRL_OUT4[146] = GND;
assign RX_BIT_CTRL_OUT4[147] = GND;
assign RX_BIT_CTRL_OUT4[148] = GND;
assign RX_BIT_CTRL_OUT4[149] = GND;
assign RX_BIT_CTRL_OUT4[150] = GND;
assign RX_BIT_CTRL_OUT4[151] = GND;
assign RX_BIT_CTRL_OUT4[152] = GND;
assign RX_BIT_CTRL_OUT4[153] = GND;
assign RX_BIT_CTRL_OUT4[154] = GND;
assign RX_BIT_CTRL_OUT4[155] = GND;
assign RX_BIT_CTRL_OUT4[156] = GND;
assign RX_BIT_CTRL_OUT4[157] = GND;
assign RX_BIT_CTRL_OUT4[158] = GND;
assign RX_BIT_CTRL_OUT4[159] = GND;
assign RX_BIT_CTRL_OUT4[200] = GND;
assign RX_BIT_CTRL_OUT4[201] = GND;
assign RX_BIT_CTRL_OUT4[202] = GND;
assign RX_BIT_CTRL_OUT4[203] = GND;
assign RX_BIT_CTRL_OUT4[204] = GND;
assign RX_BIT_CTRL_OUT4[205] = GND;
assign RX_BIT_CTRL_OUT4[206] = GND;
assign RX_BIT_CTRL_OUT4[207] = GND;
assign RX_BIT_CTRL_OUT4[208] = GND;
assign RX_BIT_CTRL_OUT4[209] = GND;
assign RX_BIT_CTRL_OUT4[210] = GND;
assign RX_BIT_CTRL_OUT4[211] = GND;
assign RX_BIT_CTRL_OUT4[212] = GND;
assign RX_BIT_CTRL_OUT4[213] = GND;
assign RX_BIT_CTRL_OUT4[214] = GND;
assign RX_BIT_CTRL_OUT4[215] = GND;
assign RX_BIT_CTRL_OUT4[216] = GND;
assign RX_BIT_CTRL_OUT4[217] = GND;
assign RX_BIT_CTRL_OUT4[218] = GND;
assign RX_BIT_CTRL_OUT4[219] = GND;
assign RX_BIT_CTRL_OUT4[220] = GND;
assign RX_BIT_CTRL_OUT4[221] = GND;
assign RX_BIT_CTRL_OUT4[222] = GND;
assign RX_BIT_CTRL_OUT4[223] = GND;
assign RX_BIT_CTRL_OUT4[224] = GND;
assign RX_BIT_CTRL_OUT4[225] = GND;
assign RX_BIT_CTRL_OUT4[226] = GND;
assign RX_BIT_CTRL_OUT4[227] = GND;
assign RX_BIT_CTRL_OUT4[228] = GND;
assign RX_BIT_CTRL_OUT4[229] = GND;
assign RX_BIT_CTRL_OUT4[230] = GND;
assign RX_BIT_CTRL_OUT4[231] = GND;
assign RX_BIT_CTRL_OUT4[232] = GND;
assign RX_BIT_CTRL_OUT4[233] = GND;
assign RX_BIT_CTRL_OUT4[234] = GND;
assign RX_BIT_CTRL_OUT4[235] = GND;
assign RX_BIT_CTRL_OUT4[236] = GND;
assign RX_BIT_CTRL_OUT4[237] = GND;
assign RX_BIT_CTRL_OUT4[238] = GND;
assign RX_BIT_CTRL_OUT4[239] = GND;
assign RX_BIT_CTRL_OUT4[240] = GND;
assign RX_BIT_CTRL_OUT4[241] = GND;
assign RX_BIT_CTRL_OUT4[242] = GND;
assign RX_BIT_CTRL_OUT4[243] = GND;
assign RX_BIT_CTRL_OUT4[244] = GND;
assign RX_BIT_CTRL_OUT4[245] = GND;
assign RX_BIT_CTRL_OUT4[246] = GND;
assign RX_BIT_CTRL_OUT4[247] = GND;
assign RX_BIT_CTRL_OUT4[248] = GND;
assign RX_BIT_CTRL_OUT4[249] = GND;
assign RX_BIT_CTRL_OUT4[250] = GND;
assign RX_BIT_CTRL_OUT4[251] = GND;
assign RX_BIT_CTRL_OUT4[252] = GND;
assign RX_BIT_CTRL_OUT4[253] = GND;
assign RX_BIT_CTRL_OUT4[254] = GND;
assign RX_BIT_CTRL_OUT4[255] = GND;
assign RX_BIT_CTRL_OUT4[256] = GND;
assign RX_BIT_CTRL_OUT4[257] = GND;
assign RX_BIT_CTRL_OUT4[258] = GND;
assign RX_BIT_CTRL_OUT4[259] = GND;
assign RX_BIT_CTRL_OUT4[260] = GND;
assign RX_BIT_CTRL_OUT4[261] = GND;
assign RX_BIT_CTRL_OUT4[262] = GND;
assign RX_BIT_CTRL_OUT4[263] = GND;
assign RX_BIT_CTRL_OUT4[264] = GND;
assign RX_BIT_CTRL_OUT4[265] = GND;
assign RX_BIT_CTRL_OUT4[266] = GND;
assign RX_BIT_CTRL_OUT4[267] = GND;
assign RX_BIT_CTRL_OUT4[268] = GND;
assign RX_BIT_CTRL_OUT4[269] = GND;
assign RX_BIT_CTRL_OUT4[270] = GND;
assign RX_BIT_CTRL_OUT4[271] = GND;
assign RX_BIT_CTRL_OUT4[272] = GND;
assign RX_BIT_CTRL_OUT4[273] = GND;
assign RX_BIT_CTRL_OUT4[274] = GND;
assign RX_BIT_CTRL_OUT4[275] = GND;
assign RX_BIT_CTRL_OUT4[276] = GND;
assign RX_BIT_CTRL_OUT4[277] = GND;
assign RX_BIT_CTRL_OUT4[278] = GND;
assign RX_BIT_CTRL_OUT4[279] = GND;
assign RX_BIT_CTRL_OUT4[280] = GND;
assign RX_BIT_CTRL_OUT4[281] = GND;
assign RX_BIT_CTRL_OUT4[282] = GND;
assign RX_BIT_CTRL_OUT4[283] = GND;
assign RX_BIT_CTRL_OUT4[284] = GND;
assign RX_BIT_CTRL_OUT4[285] = GND;
assign RX_BIT_CTRL_OUT4[286] = GND;
assign RX_BIT_CTRL_OUT4[287] = GND;
assign RX_BIT_CTRL_OUT4[288] = GND;
assign RX_BIT_CTRL_OUT4[289] = GND;
assign RX_BIT_CTRL_OUT4[290] = GND;
assign RX_BIT_CTRL_OUT4[291] = GND;
assign RX_BIT_CTRL_OUT4[292] = GND;
assign RX_BIT_CTRL_OUT4[293] = GND;
assign RX_BIT_CTRL_OUT4[294] = GND;
assign RX_BIT_CTRL_OUT4[295] = GND;
assign RX_BIT_CTRL_OUT4[296] = GND;
assign RX_BIT_CTRL_OUT4[297] = GND;
assign RX_BIT_CTRL_OUT4[298] = GND;
assign RX_BIT_CTRL_OUT4[299] = GND;
assign RX_BIT_CTRL_OUT4[300] = GND;
assign RX_BIT_CTRL_OUT4[301] = GND;
assign RX_BIT_CTRL_OUT4[302] = GND;
assign RX_BIT_CTRL_OUT4[303] = GND;
assign RX_BIT_CTRL_OUT4[304] = GND;
assign RX_BIT_CTRL_OUT4[305] = GND;
assign RX_BIT_CTRL_OUT4[306] = GND;
assign RX_BIT_CTRL_OUT4[307] = GND;
assign RX_BIT_CTRL_OUT4[308] = GND;
assign RX_BIT_CTRL_OUT4[309] = GND;
assign RX_BIT_CTRL_OUT4[310] = GND;
assign RX_BIT_CTRL_OUT4[311] = GND;
assign RX_BIT_CTRL_OUT4[312] = GND;
assign RX_BIT_CTRL_OUT4[313] = GND;
assign RX_BIT_CTRL_OUT4[314] = GND;
assign RX_BIT_CTRL_OUT4[315] = GND;
assign RX_BIT_CTRL_OUT4[316] = GND;
assign RX_BIT_CTRL_OUT4[317] = GND;
assign RX_BIT_CTRL_OUT4[318] = GND;
assign RX_BIT_CTRL_OUT4[319] = GND;
assign RX_BIT_CTRL_OUT5[0] = GND;
assign RX_BIT_CTRL_OUT5[1] = GND;
assign RX_BIT_CTRL_OUT5[2] = GND;
assign RX_BIT_CTRL_OUT5[3] = GND;
assign RX_BIT_CTRL_OUT5[4] = GND;
assign RX_BIT_CTRL_OUT5[5] = GND;
assign RX_BIT_CTRL_OUT5[6] = GND;
assign RX_BIT_CTRL_OUT5[7] = GND;
assign RX_BIT_CTRL_OUT5[8] = GND;
assign RX_BIT_CTRL_OUT5[9] = GND;
assign RX_BIT_CTRL_OUT5[10] = GND;
assign RX_BIT_CTRL_OUT5[11] = GND;
assign RX_BIT_CTRL_OUT5[12] = GND;
assign RX_BIT_CTRL_OUT5[13] = GND;
assign RX_BIT_CTRL_OUT5[14] = GND;
assign RX_BIT_CTRL_OUT5[15] = GND;
assign RX_BIT_CTRL_OUT5[16] = GND;
assign RX_BIT_CTRL_OUT5[17] = GND;
assign RX_BIT_CTRL_OUT5[18] = GND;
assign RX_BIT_CTRL_OUT5[19] = GND;
assign RX_BIT_CTRL_OUT5[20] = GND;
assign RX_BIT_CTRL_OUT5[21] = GND;
assign RX_BIT_CTRL_OUT5[22] = GND;
assign RX_BIT_CTRL_OUT5[23] = GND;
assign RX_BIT_CTRL_OUT5[24] = GND;
assign RX_BIT_CTRL_OUT5[25] = GND;
assign RX_BIT_CTRL_OUT5[26] = GND;
assign RX_BIT_CTRL_OUT5[27] = GND;
assign RX_BIT_CTRL_OUT5[28] = GND;
assign RX_BIT_CTRL_OUT5[29] = GND;
assign RX_BIT_CTRL_OUT5[30] = GND;
assign RX_BIT_CTRL_OUT5[31] = GND;
assign RX_BIT_CTRL_OUT5[32] = GND;
assign RX_BIT_CTRL_OUT5[33] = GND;
assign RX_BIT_CTRL_OUT5[34] = GND;
assign RX_BIT_CTRL_OUT5[35] = GND;
assign RX_BIT_CTRL_OUT5[36] = GND;
assign RX_BIT_CTRL_OUT5[37] = GND;
assign RX_BIT_CTRL_OUT5[38] = GND;
assign RX_BIT_CTRL_OUT5[39] = GND;
assign RX_BIT_CTRL_OUT5[40] = GND;
assign RX_BIT_CTRL_OUT5[41] = GND;
assign RX_BIT_CTRL_OUT5[42] = GND;
assign RX_BIT_CTRL_OUT5[43] = GND;
assign RX_BIT_CTRL_OUT5[44] = GND;
assign RX_BIT_CTRL_OUT5[45] = GND;
assign RX_BIT_CTRL_OUT5[46] = GND;
assign RX_BIT_CTRL_OUT5[47] = GND;
assign RX_BIT_CTRL_OUT5[48] = GND;
assign RX_BIT_CTRL_OUT5[49] = GND;
assign RX_BIT_CTRL_OUT5[50] = GND;
assign RX_BIT_CTRL_OUT5[51] = GND;
assign RX_BIT_CTRL_OUT5[52] = GND;
assign RX_BIT_CTRL_OUT5[53] = GND;
assign RX_BIT_CTRL_OUT5[54] = GND;
assign RX_BIT_CTRL_OUT5[55] = GND;
assign RX_BIT_CTRL_OUT5[56] = GND;
assign RX_BIT_CTRL_OUT5[57] = GND;
assign RX_BIT_CTRL_OUT5[58] = GND;
assign RX_BIT_CTRL_OUT5[59] = GND;
assign RX_BIT_CTRL_OUT5[60] = GND;
assign RX_BIT_CTRL_OUT5[61] = GND;
assign RX_BIT_CTRL_OUT5[62] = GND;
assign RX_BIT_CTRL_OUT5[63] = GND;
assign RX_BIT_CTRL_OUT5[64] = GND;
assign RX_BIT_CTRL_OUT5[65] = GND;
assign RX_BIT_CTRL_OUT5[66] = GND;
assign RX_BIT_CTRL_OUT5[67] = GND;
assign RX_BIT_CTRL_OUT5[68] = GND;
assign RX_BIT_CTRL_OUT5[69] = GND;
assign RX_BIT_CTRL_OUT5[70] = GND;
assign RX_BIT_CTRL_OUT5[71] = GND;
assign RX_BIT_CTRL_OUT5[72] = GND;
assign RX_BIT_CTRL_OUT5[73] = GND;
assign RX_BIT_CTRL_OUT5[74] = GND;
assign RX_BIT_CTRL_OUT5[75] = GND;
assign RX_BIT_CTRL_OUT5[76] = GND;
assign RX_BIT_CTRL_OUT5[77] = GND;
assign RX_BIT_CTRL_OUT5[78] = GND;
assign RX_BIT_CTRL_OUT5[79] = GND;
assign RX_BIT_CTRL_OUT5[80] = GND;
assign RX_BIT_CTRL_OUT5[81] = GND;
assign RX_BIT_CTRL_OUT5[82] = GND;
assign RX_BIT_CTRL_OUT5[83] = GND;
assign RX_BIT_CTRL_OUT5[84] = GND;
assign RX_BIT_CTRL_OUT5[85] = GND;
assign RX_BIT_CTRL_OUT5[86] = GND;
assign RX_BIT_CTRL_OUT5[87] = GND;
assign RX_BIT_CTRL_OUT5[88] = GND;
assign RX_BIT_CTRL_OUT5[89] = GND;
assign RX_BIT_CTRL_OUT5[90] = GND;
assign RX_BIT_CTRL_OUT5[91] = GND;
assign RX_BIT_CTRL_OUT5[92] = GND;
assign RX_BIT_CTRL_OUT5[93] = GND;
assign RX_BIT_CTRL_OUT5[94] = GND;
assign RX_BIT_CTRL_OUT5[95] = GND;
assign RX_BIT_CTRL_OUT5[96] = GND;
assign RX_BIT_CTRL_OUT5[97] = GND;
assign RX_BIT_CTRL_OUT5[98] = GND;
assign RX_BIT_CTRL_OUT5[99] = GND;
assign RX_BIT_CTRL_OUT5[100] = GND;
assign RX_BIT_CTRL_OUT5[101] = GND;
assign RX_BIT_CTRL_OUT5[102] = GND;
assign RX_BIT_CTRL_OUT5[103] = GND;
assign RX_BIT_CTRL_OUT5[104] = GND;
assign RX_BIT_CTRL_OUT5[105] = GND;
assign RX_BIT_CTRL_OUT5[106] = GND;
assign RX_BIT_CTRL_OUT5[107] = GND;
assign RX_BIT_CTRL_OUT5[108] = GND;
assign RX_BIT_CTRL_OUT5[109] = GND;
assign RX_BIT_CTRL_OUT5[110] = GND;
assign RX_BIT_CTRL_OUT5[111] = GND;
assign RX_BIT_CTRL_OUT5[112] = GND;
assign RX_BIT_CTRL_OUT5[113] = GND;
assign RX_BIT_CTRL_OUT5[114] = GND;
assign RX_BIT_CTRL_OUT5[115] = GND;
assign RX_BIT_CTRL_OUT5[116] = GND;
assign RX_BIT_CTRL_OUT5[117] = GND;
assign RX_BIT_CTRL_OUT5[118] = GND;
assign RX_BIT_CTRL_OUT5[119] = GND;
assign RX_BIT_CTRL_OUT5[120] = GND;
assign RX_BIT_CTRL_OUT5[121] = GND;
assign RX_BIT_CTRL_OUT5[122] = GND;
assign RX_BIT_CTRL_OUT5[123] = GND;
assign RX_BIT_CTRL_OUT5[124] = GND;
assign RX_BIT_CTRL_OUT5[125] = GND;
assign RX_BIT_CTRL_OUT5[126] = GND;
assign RX_BIT_CTRL_OUT5[127] = GND;
assign RX_BIT_CTRL_OUT5[128] = GND;
assign RX_BIT_CTRL_OUT5[129] = GND;
assign RX_BIT_CTRL_OUT5[130] = GND;
assign RX_BIT_CTRL_OUT5[131] = GND;
assign RX_BIT_CTRL_OUT5[132] = GND;
assign RX_BIT_CTRL_OUT5[133] = GND;
assign RX_BIT_CTRL_OUT5[134] = GND;
assign RX_BIT_CTRL_OUT5[135] = GND;
assign RX_BIT_CTRL_OUT5[136] = GND;
assign RX_BIT_CTRL_OUT5[137] = GND;
assign RX_BIT_CTRL_OUT5[138] = GND;
assign RX_BIT_CTRL_OUT5[139] = GND;
assign RX_BIT_CTRL_OUT5[140] = GND;
assign RX_BIT_CTRL_OUT5[141] = GND;
assign RX_BIT_CTRL_OUT5[142] = GND;
assign RX_BIT_CTRL_OUT5[143] = GND;
assign RX_BIT_CTRL_OUT5[144] = GND;
assign RX_BIT_CTRL_OUT5[145] = GND;
assign RX_BIT_CTRL_OUT5[146] = GND;
assign RX_BIT_CTRL_OUT5[147] = GND;
assign RX_BIT_CTRL_OUT5[148] = GND;
assign RX_BIT_CTRL_OUT5[149] = GND;
assign RX_BIT_CTRL_OUT5[150] = GND;
assign RX_BIT_CTRL_OUT5[151] = GND;
assign RX_BIT_CTRL_OUT5[152] = GND;
assign RX_BIT_CTRL_OUT5[153] = GND;
assign RX_BIT_CTRL_OUT5[154] = GND;
assign RX_BIT_CTRL_OUT5[155] = GND;
assign RX_BIT_CTRL_OUT5[156] = GND;
assign RX_BIT_CTRL_OUT5[157] = GND;
assign RX_BIT_CTRL_OUT5[158] = GND;
assign RX_BIT_CTRL_OUT5[159] = GND;
assign RX_BIT_CTRL_OUT5[200] = GND;
assign RX_BIT_CTRL_OUT5[201] = GND;
assign RX_BIT_CTRL_OUT5[202] = GND;
assign RX_BIT_CTRL_OUT5[203] = GND;
assign RX_BIT_CTRL_OUT5[204] = GND;
assign RX_BIT_CTRL_OUT5[205] = GND;
assign RX_BIT_CTRL_OUT5[206] = GND;
assign RX_BIT_CTRL_OUT5[207] = GND;
assign RX_BIT_CTRL_OUT5[208] = GND;
assign RX_BIT_CTRL_OUT5[209] = GND;
assign RX_BIT_CTRL_OUT5[210] = GND;
assign RX_BIT_CTRL_OUT5[211] = GND;
assign RX_BIT_CTRL_OUT5[212] = GND;
assign RX_BIT_CTRL_OUT5[213] = GND;
assign RX_BIT_CTRL_OUT5[214] = GND;
assign RX_BIT_CTRL_OUT5[215] = GND;
assign RX_BIT_CTRL_OUT5[216] = GND;
assign RX_BIT_CTRL_OUT5[217] = GND;
assign RX_BIT_CTRL_OUT5[218] = GND;
assign RX_BIT_CTRL_OUT5[219] = GND;
assign RX_BIT_CTRL_OUT5[220] = GND;
assign RX_BIT_CTRL_OUT5[221] = GND;
assign RX_BIT_CTRL_OUT5[222] = GND;
assign RX_BIT_CTRL_OUT5[223] = GND;
assign RX_BIT_CTRL_OUT5[224] = GND;
assign RX_BIT_CTRL_OUT5[225] = GND;
assign RX_BIT_CTRL_OUT5[226] = GND;
assign RX_BIT_CTRL_OUT5[227] = GND;
assign RX_BIT_CTRL_OUT5[228] = GND;
assign RX_BIT_CTRL_OUT5[229] = GND;
assign RX_BIT_CTRL_OUT5[230] = GND;
assign RX_BIT_CTRL_OUT5[231] = GND;
assign RX_BIT_CTRL_OUT5[232] = GND;
assign RX_BIT_CTRL_OUT5[233] = GND;
assign RX_BIT_CTRL_OUT5[234] = GND;
assign RX_BIT_CTRL_OUT5[235] = GND;
assign RX_BIT_CTRL_OUT5[236] = GND;
assign RX_BIT_CTRL_OUT5[237] = GND;
assign RX_BIT_CTRL_OUT5[238] = GND;
assign RX_BIT_CTRL_OUT5[239] = GND;
assign RX_BIT_CTRL_OUT5[240] = GND;
assign RX_BIT_CTRL_OUT5[241] = GND;
assign RX_BIT_CTRL_OUT5[242] = GND;
assign RX_BIT_CTRL_OUT5[243] = GND;
assign RX_BIT_CTRL_OUT5[244] = GND;
assign RX_BIT_CTRL_OUT5[245] = GND;
assign RX_BIT_CTRL_OUT5[246] = GND;
assign RX_BIT_CTRL_OUT5[247] = GND;
assign RX_BIT_CTRL_OUT5[248] = GND;
assign RX_BIT_CTRL_OUT5[249] = GND;
assign RX_BIT_CTRL_OUT5[250] = GND;
assign RX_BIT_CTRL_OUT5[251] = GND;
assign RX_BIT_CTRL_OUT5[252] = GND;
assign RX_BIT_CTRL_OUT5[253] = GND;
assign RX_BIT_CTRL_OUT5[254] = GND;
assign RX_BIT_CTRL_OUT5[255] = GND;
assign RX_BIT_CTRL_OUT5[256] = GND;
assign RX_BIT_CTRL_OUT5[257] = GND;
assign RX_BIT_CTRL_OUT5[258] = GND;
assign RX_BIT_CTRL_OUT5[259] = GND;
assign RX_BIT_CTRL_OUT5[260] = GND;
assign RX_BIT_CTRL_OUT5[261] = GND;
assign RX_BIT_CTRL_OUT5[262] = GND;
assign RX_BIT_CTRL_OUT5[263] = GND;
assign RX_BIT_CTRL_OUT5[264] = GND;
assign RX_BIT_CTRL_OUT5[265] = GND;
assign RX_BIT_CTRL_OUT5[266] = GND;
assign RX_BIT_CTRL_OUT5[267] = GND;
assign RX_BIT_CTRL_OUT5[268] = GND;
assign RX_BIT_CTRL_OUT5[269] = GND;
assign RX_BIT_CTRL_OUT5[270] = GND;
assign RX_BIT_CTRL_OUT5[271] = GND;
assign RX_BIT_CTRL_OUT5[272] = GND;
assign RX_BIT_CTRL_OUT5[273] = GND;
assign RX_BIT_CTRL_OUT5[274] = GND;
assign RX_BIT_CTRL_OUT5[275] = GND;
assign RX_BIT_CTRL_OUT5[276] = GND;
assign RX_BIT_CTRL_OUT5[277] = GND;
assign RX_BIT_CTRL_OUT5[278] = GND;
assign RX_BIT_CTRL_OUT5[279] = GND;
assign RX_BIT_CTRL_OUT5[280] = GND;
assign RX_BIT_CTRL_OUT5[281] = GND;
assign RX_BIT_CTRL_OUT5[282] = GND;
assign RX_BIT_CTRL_OUT5[283] = GND;
assign RX_BIT_CTRL_OUT5[284] = GND;
assign RX_BIT_CTRL_OUT5[285] = GND;
assign RX_BIT_CTRL_OUT5[286] = GND;
assign RX_BIT_CTRL_OUT5[287] = GND;
assign RX_BIT_CTRL_OUT5[288] = GND;
assign RX_BIT_CTRL_OUT5[289] = GND;
assign RX_BIT_CTRL_OUT5[290] = GND;
assign RX_BIT_CTRL_OUT5[291] = GND;
assign RX_BIT_CTRL_OUT5[292] = GND;
assign RX_BIT_CTRL_OUT5[293] = GND;
assign RX_BIT_CTRL_OUT5[294] = GND;
assign RX_BIT_CTRL_OUT5[295] = GND;
assign RX_BIT_CTRL_OUT5[296] = GND;
assign RX_BIT_CTRL_OUT5[297] = GND;
assign RX_BIT_CTRL_OUT5[298] = GND;
assign RX_BIT_CTRL_OUT5[299] = GND;
assign RX_BIT_CTRL_OUT5[300] = GND;
assign RX_BIT_CTRL_OUT5[301] = GND;
assign RX_BIT_CTRL_OUT5[302] = GND;
assign RX_BIT_CTRL_OUT5[303] = GND;
assign RX_BIT_CTRL_OUT5[304] = GND;
assign RX_BIT_CTRL_OUT5[305] = GND;
assign RX_BIT_CTRL_OUT5[306] = GND;
assign RX_BIT_CTRL_OUT5[307] = GND;
assign RX_BIT_CTRL_OUT5[308] = GND;
assign RX_BIT_CTRL_OUT5[309] = GND;
assign RX_BIT_CTRL_OUT5[310] = GND;
assign RX_BIT_CTRL_OUT5[311] = GND;
assign RX_BIT_CTRL_OUT5[312] = GND;
assign RX_BIT_CTRL_OUT5[313] = GND;
assign RX_BIT_CTRL_OUT5[314] = GND;
assign RX_BIT_CTRL_OUT5[315] = GND;
assign RX_BIT_CTRL_OUT5[316] = GND;
assign RX_BIT_CTRL_OUT5[317] = GND;
assign RX_BIT_CTRL_OUT5[318] = GND;
assign RX_BIT_CTRL_OUT5[319] = GND;
assign RX_BIT_CTRL_OUT6[0] = GND;
assign RX_BIT_CTRL_OUT6[1] = GND;
assign RX_BIT_CTRL_OUT6[2] = GND;
assign RX_BIT_CTRL_OUT6[3] = GND;
assign RX_BIT_CTRL_OUT6[4] = GND;
assign RX_BIT_CTRL_OUT6[5] = GND;
assign RX_BIT_CTRL_OUT6[6] = GND;
assign RX_BIT_CTRL_OUT6[7] = GND;
assign RX_BIT_CTRL_OUT6[8] = GND;
assign RX_BIT_CTRL_OUT6[9] = GND;
assign RX_BIT_CTRL_OUT6[10] = GND;
assign RX_BIT_CTRL_OUT6[11] = GND;
assign RX_BIT_CTRL_OUT6[12] = GND;
assign RX_BIT_CTRL_OUT6[13] = GND;
assign RX_BIT_CTRL_OUT6[14] = GND;
assign RX_BIT_CTRL_OUT6[15] = GND;
assign RX_BIT_CTRL_OUT6[16] = GND;
assign RX_BIT_CTRL_OUT6[17] = GND;
assign RX_BIT_CTRL_OUT6[18] = GND;
assign RX_BIT_CTRL_OUT6[19] = GND;
assign RX_BIT_CTRL_OUT6[20] = GND;
assign RX_BIT_CTRL_OUT6[21] = GND;
assign RX_BIT_CTRL_OUT6[22] = GND;
assign RX_BIT_CTRL_OUT6[23] = GND;
assign RX_BIT_CTRL_OUT6[24] = GND;
assign RX_BIT_CTRL_OUT6[25] = GND;
assign RX_BIT_CTRL_OUT6[26] = GND;
assign RX_BIT_CTRL_OUT6[27] = GND;
assign RX_BIT_CTRL_OUT6[28] = GND;
assign RX_BIT_CTRL_OUT6[29] = GND;
assign RX_BIT_CTRL_OUT6[30] = GND;
assign RX_BIT_CTRL_OUT6[31] = GND;
assign RX_BIT_CTRL_OUT6[32] = GND;
assign RX_BIT_CTRL_OUT6[33] = GND;
assign RX_BIT_CTRL_OUT6[34] = GND;
assign RX_BIT_CTRL_OUT6[35] = GND;
assign RX_BIT_CTRL_OUT6[36] = GND;
assign RX_BIT_CTRL_OUT6[37] = GND;
assign RX_BIT_CTRL_OUT6[38] = GND;
assign RX_BIT_CTRL_OUT6[39] = GND;
assign RX_BIT_CTRL_OUT6[40] = GND;
assign RX_BIT_CTRL_OUT6[41] = GND;
assign RX_BIT_CTRL_OUT6[42] = GND;
assign RX_BIT_CTRL_OUT6[43] = GND;
assign RX_BIT_CTRL_OUT6[44] = GND;
assign RX_BIT_CTRL_OUT6[45] = GND;
assign RX_BIT_CTRL_OUT6[46] = GND;
assign RX_BIT_CTRL_OUT6[47] = GND;
assign RX_BIT_CTRL_OUT6[48] = GND;
assign RX_BIT_CTRL_OUT6[49] = GND;
assign RX_BIT_CTRL_OUT6[50] = GND;
assign RX_BIT_CTRL_OUT6[51] = GND;
assign RX_BIT_CTRL_OUT6[52] = GND;
assign RX_BIT_CTRL_OUT6[53] = GND;
assign RX_BIT_CTRL_OUT6[54] = GND;
assign RX_BIT_CTRL_OUT6[55] = GND;
assign RX_BIT_CTRL_OUT6[56] = GND;
assign RX_BIT_CTRL_OUT6[57] = GND;
assign RX_BIT_CTRL_OUT6[58] = GND;
assign RX_BIT_CTRL_OUT6[59] = GND;
assign RX_BIT_CTRL_OUT6[60] = GND;
assign RX_BIT_CTRL_OUT6[61] = GND;
assign RX_BIT_CTRL_OUT6[62] = GND;
assign RX_BIT_CTRL_OUT6[63] = GND;
assign RX_BIT_CTRL_OUT6[64] = GND;
assign RX_BIT_CTRL_OUT6[65] = GND;
assign RX_BIT_CTRL_OUT6[66] = GND;
assign RX_BIT_CTRL_OUT6[67] = GND;
assign RX_BIT_CTRL_OUT6[68] = GND;
assign RX_BIT_CTRL_OUT6[69] = GND;
assign RX_BIT_CTRL_OUT6[70] = GND;
assign RX_BIT_CTRL_OUT6[71] = GND;
assign RX_BIT_CTRL_OUT6[72] = GND;
assign RX_BIT_CTRL_OUT6[73] = GND;
assign RX_BIT_CTRL_OUT6[74] = GND;
assign RX_BIT_CTRL_OUT6[75] = GND;
assign RX_BIT_CTRL_OUT6[76] = GND;
assign RX_BIT_CTRL_OUT6[77] = GND;
assign RX_BIT_CTRL_OUT6[78] = GND;
assign RX_BIT_CTRL_OUT6[79] = GND;
assign RX_BIT_CTRL_OUT6[80] = GND;
assign RX_BIT_CTRL_OUT6[81] = GND;
assign RX_BIT_CTRL_OUT6[82] = GND;
assign RX_BIT_CTRL_OUT6[83] = GND;
assign RX_BIT_CTRL_OUT6[84] = GND;
assign RX_BIT_CTRL_OUT6[85] = GND;
assign RX_BIT_CTRL_OUT6[86] = GND;
assign RX_BIT_CTRL_OUT6[87] = GND;
assign RX_BIT_CTRL_OUT6[88] = GND;
assign RX_BIT_CTRL_OUT6[89] = GND;
assign RX_BIT_CTRL_OUT6[90] = GND;
assign RX_BIT_CTRL_OUT6[91] = GND;
assign RX_BIT_CTRL_OUT6[92] = GND;
assign RX_BIT_CTRL_OUT6[93] = GND;
assign RX_BIT_CTRL_OUT6[94] = GND;
assign RX_BIT_CTRL_OUT6[95] = GND;
assign RX_BIT_CTRL_OUT6[96] = GND;
assign RX_BIT_CTRL_OUT6[97] = GND;
assign RX_BIT_CTRL_OUT6[98] = GND;
assign RX_BIT_CTRL_OUT6[99] = GND;
assign RX_BIT_CTRL_OUT6[100] = GND;
assign RX_BIT_CTRL_OUT6[101] = GND;
assign RX_BIT_CTRL_OUT6[102] = GND;
assign RX_BIT_CTRL_OUT6[103] = GND;
assign RX_BIT_CTRL_OUT6[104] = GND;
assign RX_BIT_CTRL_OUT6[105] = GND;
assign RX_BIT_CTRL_OUT6[106] = GND;
assign RX_BIT_CTRL_OUT6[107] = GND;
assign RX_BIT_CTRL_OUT6[108] = GND;
assign RX_BIT_CTRL_OUT6[109] = GND;
assign RX_BIT_CTRL_OUT6[110] = GND;
assign RX_BIT_CTRL_OUT6[111] = GND;
assign RX_BIT_CTRL_OUT6[112] = GND;
assign RX_BIT_CTRL_OUT6[113] = GND;
assign RX_BIT_CTRL_OUT6[114] = GND;
assign RX_BIT_CTRL_OUT6[115] = GND;
assign RX_BIT_CTRL_OUT6[116] = GND;
assign RX_BIT_CTRL_OUT6[117] = GND;
assign RX_BIT_CTRL_OUT6[118] = GND;
assign RX_BIT_CTRL_OUT6[119] = GND;
assign RX_BIT_CTRL_OUT6[120] = GND;
assign RX_BIT_CTRL_OUT6[121] = GND;
assign RX_BIT_CTRL_OUT6[122] = GND;
assign RX_BIT_CTRL_OUT6[123] = GND;
assign RX_BIT_CTRL_OUT6[124] = GND;
assign RX_BIT_CTRL_OUT6[125] = GND;
assign RX_BIT_CTRL_OUT6[126] = GND;
assign RX_BIT_CTRL_OUT6[127] = GND;
assign RX_BIT_CTRL_OUT6[128] = GND;
assign RX_BIT_CTRL_OUT6[129] = GND;
assign RX_BIT_CTRL_OUT6[130] = GND;
assign RX_BIT_CTRL_OUT6[131] = GND;
assign RX_BIT_CTRL_OUT6[132] = GND;
assign RX_BIT_CTRL_OUT6[133] = GND;
assign RX_BIT_CTRL_OUT6[134] = GND;
assign RX_BIT_CTRL_OUT6[135] = GND;
assign RX_BIT_CTRL_OUT6[136] = GND;
assign RX_BIT_CTRL_OUT6[137] = GND;
assign RX_BIT_CTRL_OUT6[138] = GND;
assign RX_BIT_CTRL_OUT6[139] = GND;
assign RX_BIT_CTRL_OUT6[140] = GND;
assign RX_BIT_CTRL_OUT6[141] = GND;
assign RX_BIT_CTRL_OUT6[142] = GND;
assign RX_BIT_CTRL_OUT6[143] = GND;
assign RX_BIT_CTRL_OUT6[144] = GND;
assign RX_BIT_CTRL_OUT6[145] = GND;
assign RX_BIT_CTRL_OUT6[146] = GND;
assign RX_BIT_CTRL_OUT6[147] = GND;
assign RX_BIT_CTRL_OUT6[148] = GND;
assign RX_BIT_CTRL_OUT6[149] = GND;
assign RX_BIT_CTRL_OUT6[150] = GND;
assign RX_BIT_CTRL_OUT6[151] = GND;
assign RX_BIT_CTRL_OUT6[152] = GND;
assign RX_BIT_CTRL_OUT6[153] = GND;
assign RX_BIT_CTRL_OUT6[154] = GND;
assign RX_BIT_CTRL_OUT6[155] = GND;
assign RX_BIT_CTRL_OUT6[156] = GND;
assign RX_BIT_CTRL_OUT6[157] = GND;
assign RX_BIT_CTRL_OUT6[158] = GND;
assign RX_BIT_CTRL_OUT6[159] = GND;
assign RX_BIT_CTRL_OUT6[160] = GND;
assign RX_BIT_CTRL_OUT6[161] = GND;
assign RX_BIT_CTRL_OUT6[162] = GND;
assign RX_BIT_CTRL_OUT6[163] = GND;
assign RX_BIT_CTRL_OUT6[164] = GND;
assign RX_BIT_CTRL_OUT6[165] = GND;
assign RX_BIT_CTRL_OUT6[166] = GND;
assign RX_BIT_CTRL_OUT6[167] = GND;
assign RX_BIT_CTRL_OUT6[168] = GND;
assign RX_BIT_CTRL_OUT6[169] = GND;
assign RX_BIT_CTRL_OUT6[170] = GND;
assign RX_BIT_CTRL_OUT6[171] = GND;
assign RX_BIT_CTRL_OUT6[172] = GND;
assign RX_BIT_CTRL_OUT6[173] = GND;
assign RX_BIT_CTRL_OUT6[174] = GND;
assign RX_BIT_CTRL_OUT6[175] = GND;
assign RX_BIT_CTRL_OUT6[176] = GND;
assign RX_BIT_CTRL_OUT6[177] = GND;
assign RX_BIT_CTRL_OUT6[178] = GND;
assign RX_BIT_CTRL_OUT6[179] = GND;
assign RX_BIT_CTRL_OUT6[180] = GND;
assign RX_BIT_CTRL_OUT6[181] = GND;
assign RX_BIT_CTRL_OUT6[182] = GND;
assign RX_BIT_CTRL_OUT6[183] = GND;
assign RX_BIT_CTRL_OUT6[184] = GND;
assign RX_BIT_CTRL_OUT6[185] = GND;
assign RX_BIT_CTRL_OUT6[186] = GND;
assign RX_BIT_CTRL_OUT6[187] = GND;
assign RX_BIT_CTRL_OUT6[188] = GND;
assign RX_BIT_CTRL_OUT6[189] = GND;
assign RX_BIT_CTRL_OUT6[190] = GND;
assign RX_BIT_CTRL_OUT6[191] = GND;
assign RX_BIT_CTRL_OUT6[192] = GND;
assign RX_BIT_CTRL_OUT6[193] = GND;
assign RX_BIT_CTRL_OUT6[194] = GND;
assign RX_BIT_CTRL_OUT6[195] = GND;
assign RX_BIT_CTRL_OUT6[196] = GND;
assign RX_BIT_CTRL_OUT6[197] = GND;
assign RX_BIT_CTRL_OUT6[198] = GND;
assign RX_BIT_CTRL_OUT6[199] = GND;
assign RX_BIT_CTRL_OUT6[200] = GND;
assign RX_BIT_CTRL_OUT6[201] = GND;
assign RX_BIT_CTRL_OUT6[202] = GND;
assign RX_BIT_CTRL_OUT6[203] = GND;
assign RX_BIT_CTRL_OUT6[204] = GND;
assign RX_BIT_CTRL_OUT6[205] = GND;
assign RX_BIT_CTRL_OUT6[206] = GND;
assign RX_BIT_CTRL_OUT6[207] = GND;
assign RX_BIT_CTRL_OUT6[208] = GND;
assign RX_BIT_CTRL_OUT6[209] = GND;
assign RX_BIT_CTRL_OUT6[210] = GND;
assign RX_BIT_CTRL_OUT6[211] = GND;
assign RX_BIT_CTRL_OUT6[212] = GND;
assign RX_BIT_CTRL_OUT6[213] = GND;
assign RX_BIT_CTRL_OUT6[214] = GND;
assign RX_BIT_CTRL_OUT6[215] = GND;
assign RX_BIT_CTRL_OUT6[216] = GND;
assign RX_BIT_CTRL_OUT6[217] = GND;
assign RX_BIT_CTRL_OUT6[218] = GND;
assign RX_BIT_CTRL_OUT6[219] = GND;
assign RX_BIT_CTRL_OUT6[220] = GND;
assign RX_BIT_CTRL_OUT6[221] = GND;
assign RX_BIT_CTRL_OUT6[222] = GND;
assign RX_BIT_CTRL_OUT6[223] = GND;
assign RX_BIT_CTRL_OUT6[224] = GND;
assign RX_BIT_CTRL_OUT6[225] = GND;
assign RX_BIT_CTRL_OUT6[226] = GND;
assign RX_BIT_CTRL_OUT6[227] = GND;
assign RX_BIT_CTRL_OUT6[228] = GND;
assign RX_BIT_CTRL_OUT6[229] = GND;
assign RX_BIT_CTRL_OUT6[230] = GND;
assign RX_BIT_CTRL_OUT6[231] = GND;
assign RX_BIT_CTRL_OUT6[232] = GND;
assign RX_BIT_CTRL_OUT6[233] = GND;
assign RX_BIT_CTRL_OUT6[234] = GND;
assign RX_BIT_CTRL_OUT6[235] = GND;
assign RX_BIT_CTRL_OUT6[236] = GND;
assign RX_BIT_CTRL_OUT6[237] = GND;
assign RX_BIT_CTRL_OUT6[238] = GND;
assign RX_BIT_CTRL_OUT6[239] = GND;
assign RX_BIT_CTRL_OUT6[240] = GND;
assign RX_BIT_CTRL_OUT6[241] = GND;
assign RX_BIT_CTRL_OUT6[242] = GND;
assign RX_BIT_CTRL_OUT6[243] = GND;
assign RX_BIT_CTRL_OUT6[244] = GND;
assign RX_BIT_CTRL_OUT6[245] = GND;
assign RX_BIT_CTRL_OUT6[246] = GND;
assign RX_BIT_CTRL_OUT6[247] = GND;
assign RX_BIT_CTRL_OUT6[248] = GND;
assign RX_BIT_CTRL_OUT6[249] = GND;
assign RX_BIT_CTRL_OUT6[250] = GND;
assign RX_BIT_CTRL_OUT6[251] = GND;
assign RX_BIT_CTRL_OUT6[252] = GND;
assign RX_BIT_CTRL_OUT6[253] = GND;
assign RX_BIT_CTRL_OUT6[254] = GND;
assign RX_BIT_CTRL_OUT6[255] = GND;
assign RX_BIT_CTRL_OUT6[256] = GND;
assign RX_BIT_CTRL_OUT6[257] = GND;
assign RX_BIT_CTRL_OUT6[258] = GND;
assign RX_BIT_CTRL_OUT6[259] = GND;
assign RX_BIT_CTRL_OUT6[260] = GND;
assign RX_BIT_CTRL_OUT6[261] = GND;
assign RX_BIT_CTRL_OUT6[262] = GND;
assign RX_BIT_CTRL_OUT6[263] = GND;
assign RX_BIT_CTRL_OUT6[264] = GND;
assign RX_BIT_CTRL_OUT6[265] = GND;
assign RX_BIT_CTRL_OUT6[266] = GND;
assign RX_BIT_CTRL_OUT6[267] = GND;
assign RX_BIT_CTRL_OUT6[268] = GND;
assign RX_BIT_CTRL_OUT6[269] = GND;
assign RX_BIT_CTRL_OUT6[270] = GND;
assign RX_BIT_CTRL_OUT6[271] = GND;
assign RX_BIT_CTRL_OUT6[272] = GND;
assign RX_BIT_CTRL_OUT6[273] = GND;
assign RX_BIT_CTRL_OUT6[274] = GND;
assign RX_BIT_CTRL_OUT6[275] = GND;
assign RX_BIT_CTRL_OUT6[276] = GND;
assign RX_BIT_CTRL_OUT6[277] = GND;
assign RX_BIT_CTRL_OUT6[278] = GND;
assign RX_BIT_CTRL_OUT6[279] = GND;
assign RX_BIT_CTRL_OUT6[280] = GND;
assign RX_BIT_CTRL_OUT6[281] = GND;
assign RX_BIT_CTRL_OUT6[282] = GND;
assign RX_BIT_CTRL_OUT6[283] = GND;
assign RX_BIT_CTRL_OUT6[284] = GND;
assign RX_BIT_CTRL_OUT6[285] = GND;
assign RX_BIT_CTRL_OUT6[286] = GND;
assign RX_BIT_CTRL_OUT6[287] = GND;
assign RX_BIT_CTRL_OUT6[288] = GND;
assign RX_BIT_CTRL_OUT6[289] = GND;
assign RX_BIT_CTRL_OUT6[290] = GND;
assign RX_BIT_CTRL_OUT6[291] = GND;
assign RX_BIT_CTRL_OUT6[292] = GND;
assign RX_BIT_CTRL_OUT6[293] = GND;
assign RX_BIT_CTRL_OUT6[294] = GND;
assign RX_BIT_CTRL_OUT6[295] = GND;
assign RX_BIT_CTRL_OUT6[296] = GND;
assign RX_BIT_CTRL_OUT6[297] = GND;
assign RX_BIT_CTRL_OUT6[298] = GND;
assign RX_BIT_CTRL_OUT6[299] = GND;
assign RX_BIT_CTRL_OUT6[300] = GND;
assign RX_BIT_CTRL_OUT6[301] = GND;
assign RX_BIT_CTRL_OUT6[302] = GND;
assign RX_BIT_CTRL_OUT6[303] = GND;
assign RX_BIT_CTRL_OUT6[304] = GND;
assign RX_BIT_CTRL_OUT6[305] = GND;
assign RX_BIT_CTRL_OUT6[306] = GND;
assign RX_BIT_CTRL_OUT6[307] = GND;
assign RX_BIT_CTRL_OUT6[308] = GND;
assign RX_BIT_CTRL_OUT6[309] = GND;
assign RX_BIT_CTRL_OUT6[310] = GND;
assign RX_BIT_CTRL_OUT6[311] = GND;
assign RX_BIT_CTRL_OUT6[312] = GND;
assign RX_BIT_CTRL_OUT6[313] = GND;
assign RX_BIT_CTRL_OUT6[314] = GND;
assign RX_BIT_CTRL_OUT6[315] = GND;
assign RX_BIT_CTRL_OUT6[316] = GND;
assign RX_BIT_CTRL_OUT6[317] = GND;
assign RX_BIT_CTRL_OUT6[318] = GND;
assign RX_BIT_CTRL_OUT6[319] = GND;
assign TX_BIT_CTRL_OUT0[0] = GND;
assign TX_BIT_CTRL_OUT0[1] = GND;
assign TX_BIT_CTRL_OUT0[2] = GND;
assign TX_BIT_CTRL_OUT0[3] = GND;
assign TX_BIT_CTRL_OUT0[4] = GND;
assign TX_BIT_CTRL_OUT0[5] = GND;
assign TX_BIT_CTRL_OUT0[6] = GND;
assign TX_BIT_CTRL_OUT0[7] = GND;
assign TX_BIT_CTRL_OUT0[8] = GND;
assign TX_BIT_CTRL_OUT0[9] = GND;
assign TX_BIT_CTRL_OUT0[10] = GND;
assign TX_BIT_CTRL_OUT0[11] = GND;
assign TX_BIT_CTRL_OUT0[12] = GND;
assign TX_BIT_CTRL_OUT0[13] = GND;
assign TX_BIT_CTRL_OUT0[14] = GND;
assign TX_BIT_CTRL_OUT0[15] = GND;
assign TX_BIT_CTRL_OUT0[16] = GND;
assign TX_BIT_CTRL_OUT0[17] = GND;
assign TX_BIT_CTRL_OUT0[18] = GND;
assign TX_BIT_CTRL_OUT0[19] = GND;
assign TX_BIT_CTRL_OUT0[20] = GND;
assign TX_BIT_CTRL_OUT0[21] = GND;
assign TX_BIT_CTRL_OUT0[22] = GND;
assign TX_BIT_CTRL_OUT0[23] = GND;
assign TX_BIT_CTRL_OUT0[24] = GND;
assign TX_BIT_CTRL_OUT0[25] = GND;
assign TX_BIT_CTRL_OUT0[26] = GND;
assign TX_BIT_CTRL_OUT0[27] = GND;
assign TX_BIT_CTRL_OUT0[28] = GND;
assign TX_BIT_CTRL_OUT0[29] = GND;
assign TX_BIT_CTRL_OUT0[30] = GND;
assign TX_BIT_CTRL_OUT0[31] = GND;
assign TX_BIT_CTRL_OUT0[32] = GND;
assign TX_BIT_CTRL_OUT0[33] = GND;
assign TX_BIT_CTRL_OUT0[34] = GND;
assign TX_BIT_CTRL_OUT0[35] = GND;
assign TX_BIT_CTRL_OUT0[36] = GND;
assign TX_BIT_CTRL_OUT0[37] = GND;
assign TX_BIT_CTRL_OUT0[38] = GND;
assign TX_BIT_CTRL_OUT0[39] = GND;
assign TX_BIT_CTRL_OUT0[40] = GND;
assign TX_BIT_CTRL_OUT0[41] = GND;
assign TX_BIT_CTRL_OUT0[42] = GND;
assign TX_BIT_CTRL_OUT0[43] = GND;
assign TX_BIT_CTRL_OUT0[44] = GND;
assign TX_BIT_CTRL_OUT0[45] = GND;
assign TX_BIT_CTRL_OUT0[46] = GND;
assign TX_BIT_CTRL_OUT0[47] = GND;
assign TX_BIT_CTRL_OUT0[48] = GND;
assign TX_BIT_CTRL_OUT0[49] = GND;
assign TX_BIT_CTRL_OUT0[50] = GND;
assign TX_BIT_CTRL_OUT0[51] = GND;
assign TX_BIT_CTRL_OUT0[52] = GND;
assign TX_BIT_CTRL_OUT0[53] = GND;
assign TX_BIT_CTRL_OUT0[54] = GND;
assign TX_BIT_CTRL_OUT0[55] = GND;
assign TX_BIT_CTRL_OUT0[56] = GND;
assign TX_BIT_CTRL_OUT0[57] = GND;
assign TX_BIT_CTRL_OUT0[58] = GND;
assign TX_BIT_CTRL_OUT0[59] = GND;
assign TX_BIT_CTRL_OUT0[60] = GND;
assign TX_BIT_CTRL_OUT0[61] = GND;
assign TX_BIT_CTRL_OUT0[62] = GND;
assign TX_BIT_CTRL_OUT0[63] = GND;
assign TX_BIT_CTRL_OUT0[64] = GND;
assign TX_BIT_CTRL_OUT0[65] = GND;
assign TX_BIT_CTRL_OUT0[66] = GND;
assign TX_BIT_CTRL_OUT0[67] = GND;
assign TX_BIT_CTRL_OUT0[68] = GND;
assign TX_BIT_CTRL_OUT0[69] = GND;
assign TX_BIT_CTRL_OUT0[70] = GND;
assign TX_BIT_CTRL_OUT0[71] = GND;
assign TX_BIT_CTRL_OUT0[72] = GND;
assign TX_BIT_CTRL_OUT0[73] = GND;
assign TX_BIT_CTRL_OUT0[74] = GND;
assign TX_BIT_CTRL_OUT0[75] = GND;
assign TX_BIT_CTRL_OUT0[76] = GND;
assign TX_BIT_CTRL_OUT0[77] = GND;
assign TX_BIT_CTRL_OUT0[78] = GND;
assign TX_BIT_CTRL_OUT0[79] = GND;
assign TX_BIT_CTRL_OUT0[80] = GND;
assign TX_BIT_CTRL_OUT0[81] = GND;
assign TX_BIT_CTRL_OUT0[82] = GND;
assign TX_BIT_CTRL_OUT0[83] = GND;
assign TX_BIT_CTRL_OUT0[84] = GND;
assign TX_BIT_CTRL_OUT0[85] = GND;
assign TX_BIT_CTRL_OUT0[86] = GND;
assign TX_BIT_CTRL_OUT0[87] = GND;
assign TX_BIT_CTRL_OUT0[88] = GND;
assign TX_BIT_CTRL_OUT0[89] = GND;
assign TX_BIT_CTRL_OUT0[90] = GND;
assign TX_BIT_CTRL_OUT0[91] = GND;
assign TX_BIT_CTRL_OUT0[92] = GND;
assign TX_BIT_CTRL_OUT0[93] = GND;
assign TX_BIT_CTRL_OUT0[94] = GND;
assign TX_BIT_CTRL_OUT0[95] = GND;
assign TX_BIT_CTRL_OUT0[96] = GND;
assign TX_BIT_CTRL_OUT0[97] = GND;
assign TX_BIT_CTRL_OUT0[98] = GND;
assign TX_BIT_CTRL_OUT0[99] = GND;
assign TX_BIT_CTRL_OUT0[100] = GND;
assign TX_BIT_CTRL_OUT0[101] = GND;
assign TX_BIT_CTRL_OUT0[102] = GND;
assign TX_BIT_CTRL_OUT0[103] = GND;
assign TX_BIT_CTRL_OUT0[104] = GND;
assign TX_BIT_CTRL_OUT0[105] = GND;
assign TX_BIT_CTRL_OUT0[106] = GND;
assign TX_BIT_CTRL_OUT0[107] = GND;
assign TX_BIT_CTRL_OUT0[108] = GND;
assign TX_BIT_CTRL_OUT0[109] = GND;
assign TX_BIT_CTRL_OUT0[110] = GND;
assign TX_BIT_CTRL_OUT0[111] = GND;
assign TX_BIT_CTRL_OUT0[112] = GND;
assign TX_BIT_CTRL_OUT0[113] = GND;
assign TX_BIT_CTRL_OUT0[114] = GND;
assign TX_BIT_CTRL_OUT0[115] = GND;
assign TX_BIT_CTRL_OUT0[116] = GND;
assign TX_BIT_CTRL_OUT0[117] = GND;
assign TX_BIT_CTRL_OUT0[118] = GND;
assign TX_BIT_CTRL_OUT0[119] = GND;
assign TX_BIT_CTRL_OUT0[120] = GND;
assign TX_BIT_CTRL_OUT0[121] = GND;
assign TX_BIT_CTRL_OUT0[122] = GND;
assign TX_BIT_CTRL_OUT0[123] = GND;
assign TX_BIT_CTRL_OUT0[124] = GND;
assign TX_BIT_CTRL_OUT0[125] = GND;
assign TX_BIT_CTRL_OUT0[126] = GND;
assign TX_BIT_CTRL_OUT0[127] = GND;
assign TX_BIT_CTRL_OUT0[128] = GND;
assign TX_BIT_CTRL_OUT0[129] = GND;
assign TX_BIT_CTRL_OUT0[130] = GND;
assign TX_BIT_CTRL_OUT0[131] = GND;
assign TX_BIT_CTRL_OUT0[132] = GND;
assign TX_BIT_CTRL_OUT0[133] = GND;
assign TX_BIT_CTRL_OUT0[134] = GND;
assign TX_BIT_CTRL_OUT0[135] = GND;
assign TX_BIT_CTRL_OUT0[136] = GND;
assign TX_BIT_CTRL_OUT0[137] = GND;
assign TX_BIT_CTRL_OUT0[138] = GND;
assign TX_BIT_CTRL_OUT0[139] = GND;
assign TX_BIT_CTRL_OUT0[140] = GND;
assign TX_BIT_CTRL_OUT0[141] = GND;
assign TX_BIT_CTRL_OUT0[142] = GND;
assign TX_BIT_CTRL_OUT0[143] = GND;
assign TX_BIT_CTRL_OUT0[144] = GND;
assign TX_BIT_CTRL_OUT0[145] = GND;
assign TX_BIT_CTRL_OUT0[146] = GND;
assign TX_BIT_CTRL_OUT0[147] = GND;
assign TX_BIT_CTRL_OUT0[148] = GND;
assign TX_BIT_CTRL_OUT0[149] = GND;
assign TX_BIT_CTRL_OUT0[150] = GND;
assign TX_BIT_CTRL_OUT0[151] = GND;
assign TX_BIT_CTRL_OUT0[152] = GND;
assign TX_BIT_CTRL_OUT0[153] = GND;
assign TX_BIT_CTRL_OUT0[154] = GND;
assign TX_BIT_CTRL_OUT0[155] = GND;
assign TX_BIT_CTRL_OUT0[156] = GND;
assign TX_BIT_CTRL_OUT0[157] = GND;
assign TX_BIT_CTRL_OUT0[158] = GND;
assign TX_BIT_CTRL_OUT0[159] = GND;
assign TX_BIT_CTRL_OUT0[240] = GND;
assign TX_BIT_CTRL_OUT0[241] = GND;
assign TX_BIT_CTRL_OUT0[242] = GND;
assign TX_BIT_CTRL_OUT0[243] = GND;
assign TX_BIT_CTRL_OUT0[244] = GND;
assign TX_BIT_CTRL_OUT0[245] = GND;
assign TX_BIT_CTRL_OUT0[246] = GND;
assign TX_BIT_CTRL_OUT0[247] = GND;
assign TX_BIT_CTRL_OUT0[248] = GND;
assign TX_BIT_CTRL_OUT0[249] = GND;
assign TX_BIT_CTRL_OUT0[250] = GND;
assign TX_BIT_CTRL_OUT0[251] = GND;
assign TX_BIT_CTRL_OUT0[252] = GND;
assign TX_BIT_CTRL_OUT0[253] = GND;
assign TX_BIT_CTRL_OUT0[254] = GND;
assign TX_BIT_CTRL_OUT0[255] = GND;
assign TX_BIT_CTRL_OUT0[256] = GND;
assign TX_BIT_CTRL_OUT0[257] = GND;
assign TX_BIT_CTRL_OUT0[258] = GND;
assign TX_BIT_CTRL_OUT0[259] = GND;
assign TX_BIT_CTRL_OUT0[260] = GND;
assign TX_BIT_CTRL_OUT0[261] = GND;
assign TX_BIT_CTRL_OUT0[262] = GND;
assign TX_BIT_CTRL_OUT0[263] = GND;
assign TX_BIT_CTRL_OUT0[264] = GND;
assign TX_BIT_CTRL_OUT0[265] = GND;
assign TX_BIT_CTRL_OUT0[266] = GND;
assign TX_BIT_CTRL_OUT0[267] = GND;
assign TX_BIT_CTRL_OUT0[268] = GND;
assign TX_BIT_CTRL_OUT0[269] = GND;
assign TX_BIT_CTRL_OUT0[270] = GND;
assign TX_BIT_CTRL_OUT0[271] = GND;
assign TX_BIT_CTRL_OUT0[272] = GND;
assign TX_BIT_CTRL_OUT0[273] = GND;
assign TX_BIT_CTRL_OUT0[274] = GND;
assign TX_BIT_CTRL_OUT0[275] = GND;
assign TX_BIT_CTRL_OUT0[276] = GND;
assign TX_BIT_CTRL_OUT0[277] = GND;
assign TX_BIT_CTRL_OUT0[278] = GND;
assign TX_BIT_CTRL_OUT0[279] = GND;
assign TX_BIT_CTRL_OUT0[280] = GND;
assign TX_BIT_CTRL_OUT0[281] = GND;
assign TX_BIT_CTRL_OUT0[282] = GND;
assign TX_BIT_CTRL_OUT0[283] = GND;
assign TX_BIT_CTRL_OUT0[284] = GND;
assign TX_BIT_CTRL_OUT0[285] = GND;
assign TX_BIT_CTRL_OUT0[286] = GND;
assign TX_BIT_CTRL_OUT0[287] = GND;
assign TX_BIT_CTRL_OUT0[288] = GND;
assign TX_BIT_CTRL_OUT0[289] = GND;
assign TX_BIT_CTRL_OUT0[290] = GND;
assign TX_BIT_CTRL_OUT0[291] = GND;
assign TX_BIT_CTRL_OUT0[292] = GND;
assign TX_BIT_CTRL_OUT0[293] = GND;
assign TX_BIT_CTRL_OUT0[294] = GND;
assign TX_BIT_CTRL_OUT0[295] = GND;
assign TX_BIT_CTRL_OUT0[296] = GND;
assign TX_BIT_CTRL_OUT0[297] = GND;
assign TX_BIT_CTRL_OUT0[298] = GND;
assign TX_BIT_CTRL_OUT0[299] = GND;
assign TX_BIT_CTRL_OUT0[300] = GND;
assign TX_BIT_CTRL_OUT0[301] = GND;
assign TX_BIT_CTRL_OUT0[302] = GND;
assign TX_BIT_CTRL_OUT0[303] = GND;
assign TX_BIT_CTRL_OUT0[304] = GND;
assign TX_BIT_CTRL_OUT0[305] = GND;
assign TX_BIT_CTRL_OUT0[306] = GND;
assign TX_BIT_CTRL_OUT0[307] = GND;
assign TX_BIT_CTRL_OUT0[308] = GND;
assign TX_BIT_CTRL_OUT0[309] = GND;
assign TX_BIT_CTRL_OUT0[310] = GND;
assign TX_BIT_CTRL_OUT0[311] = GND;
assign TX_BIT_CTRL_OUT0[312] = GND;
assign TX_BIT_CTRL_OUT0[313] = GND;
assign TX_BIT_CTRL_OUT0[314] = GND;
assign TX_BIT_CTRL_OUT0[315] = GND;
assign TX_BIT_CTRL_OUT0[316] = GND;
assign TX_BIT_CTRL_OUT0[317] = GND;
assign TX_BIT_CTRL_OUT0[318] = GND;
assign TX_BIT_CTRL_OUT0[319] = GND;
assign TX_BIT_CTRL_OUT1[0] = GND;
assign TX_BIT_CTRL_OUT1[1] = GND;
assign TX_BIT_CTRL_OUT1[2] = GND;
assign TX_BIT_CTRL_OUT1[3] = GND;
assign TX_BIT_CTRL_OUT1[4] = GND;
assign TX_BIT_CTRL_OUT1[5] = GND;
assign TX_BIT_CTRL_OUT1[6] = GND;
assign TX_BIT_CTRL_OUT1[7] = GND;
assign TX_BIT_CTRL_OUT1[8] = GND;
assign TX_BIT_CTRL_OUT1[9] = GND;
assign TX_BIT_CTRL_OUT1[10] = GND;
assign TX_BIT_CTRL_OUT1[11] = GND;
assign TX_BIT_CTRL_OUT1[12] = GND;
assign TX_BIT_CTRL_OUT1[13] = GND;
assign TX_BIT_CTRL_OUT1[14] = GND;
assign TX_BIT_CTRL_OUT1[15] = GND;
assign TX_BIT_CTRL_OUT1[16] = GND;
assign TX_BIT_CTRL_OUT1[17] = GND;
assign TX_BIT_CTRL_OUT1[18] = GND;
assign TX_BIT_CTRL_OUT1[19] = GND;
assign TX_BIT_CTRL_OUT1[20] = GND;
assign TX_BIT_CTRL_OUT1[21] = GND;
assign TX_BIT_CTRL_OUT1[22] = GND;
assign TX_BIT_CTRL_OUT1[23] = GND;
assign TX_BIT_CTRL_OUT1[24] = GND;
assign TX_BIT_CTRL_OUT1[25] = GND;
assign TX_BIT_CTRL_OUT1[26] = GND;
assign TX_BIT_CTRL_OUT1[27] = GND;
assign TX_BIT_CTRL_OUT1[28] = GND;
assign TX_BIT_CTRL_OUT1[29] = GND;
assign TX_BIT_CTRL_OUT1[30] = GND;
assign TX_BIT_CTRL_OUT1[31] = GND;
assign TX_BIT_CTRL_OUT1[32] = GND;
assign TX_BIT_CTRL_OUT1[33] = GND;
assign TX_BIT_CTRL_OUT1[34] = GND;
assign TX_BIT_CTRL_OUT1[35] = GND;
assign TX_BIT_CTRL_OUT1[36] = GND;
assign TX_BIT_CTRL_OUT1[37] = GND;
assign TX_BIT_CTRL_OUT1[38] = GND;
assign TX_BIT_CTRL_OUT1[39] = GND;
assign TX_BIT_CTRL_OUT1[40] = GND;
assign TX_BIT_CTRL_OUT1[41] = GND;
assign TX_BIT_CTRL_OUT1[42] = GND;
assign TX_BIT_CTRL_OUT1[43] = GND;
assign TX_BIT_CTRL_OUT1[44] = GND;
assign TX_BIT_CTRL_OUT1[45] = GND;
assign TX_BIT_CTRL_OUT1[46] = GND;
assign TX_BIT_CTRL_OUT1[47] = GND;
assign TX_BIT_CTRL_OUT1[48] = GND;
assign TX_BIT_CTRL_OUT1[49] = GND;
assign TX_BIT_CTRL_OUT1[50] = GND;
assign TX_BIT_CTRL_OUT1[51] = GND;
assign TX_BIT_CTRL_OUT1[52] = GND;
assign TX_BIT_CTRL_OUT1[53] = GND;
assign TX_BIT_CTRL_OUT1[54] = GND;
assign TX_BIT_CTRL_OUT1[55] = GND;
assign TX_BIT_CTRL_OUT1[56] = GND;
assign TX_BIT_CTRL_OUT1[57] = GND;
assign TX_BIT_CTRL_OUT1[58] = GND;
assign TX_BIT_CTRL_OUT1[59] = GND;
assign TX_BIT_CTRL_OUT1[60] = GND;
assign TX_BIT_CTRL_OUT1[61] = GND;
assign TX_BIT_CTRL_OUT1[62] = GND;
assign TX_BIT_CTRL_OUT1[63] = GND;
assign TX_BIT_CTRL_OUT1[64] = GND;
assign TX_BIT_CTRL_OUT1[65] = GND;
assign TX_BIT_CTRL_OUT1[66] = GND;
assign TX_BIT_CTRL_OUT1[67] = GND;
assign TX_BIT_CTRL_OUT1[68] = GND;
assign TX_BIT_CTRL_OUT1[69] = GND;
assign TX_BIT_CTRL_OUT1[70] = GND;
assign TX_BIT_CTRL_OUT1[71] = GND;
assign TX_BIT_CTRL_OUT1[72] = GND;
assign TX_BIT_CTRL_OUT1[73] = GND;
assign TX_BIT_CTRL_OUT1[74] = GND;
assign TX_BIT_CTRL_OUT1[75] = GND;
assign TX_BIT_CTRL_OUT1[76] = GND;
assign TX_BIT_CTRL_OUT1[77] = GND;
assign TX_BIT_CTRL_OUT1[78] = GND;
assign TX_BIT_CTRL_OUT1[79] = GND;
assign TX_BIT_CTRL_OUT1[80] = GND;
assign TX_BIT_CTRL_OUT1[81] = GND;
assign TX_BIT_CTRL_OUT1[82] = GND;
assign TX_BIT_CTRL_OUT1[83] = GND;
assign TX_BIT_CTRL_OUT1[84] = GND;
assign TX_BIT_CTRL_OUT1[85] = GND;
assign TX_BIT_CTRL_OUT1[86] = GND;
assign TX_BIT_CTRL_OUT1[87] = GND;
assign TX_BIT_CTRL_OUT1[88] = GND;
assign TX_BIT_CTRL_OUT1[89] = GND;
assign TX_BIT_CTRL_OUT1[90] = GND;
assign TX_BIT_CTRL_OUT1[91] = GND;
assign TX_BIT_CTRL_OUT1[92] = GND;
assign TX_BIT_CTRL_OUT1[93] = GND;
assign TX_BIT_CTRL_OUT1[94] = GND;
assign TX_BIT_CTRL_OUT1[95] = GND;
assign TX_BIT_CTRL_OUT1[96] = GND;
assign TX_BIT_CTRL_OUT1[97] = GND;
assign TX_BIT_CTRL_OUT1[98] = GND;
assign TX_BIT_CTRL_OUT1[99] = GND;
assign TX_BIT_CTRL_OUT1[100] = GND;
assign TX_BIT_CTRL_OUT1[101] = GND;
assign TX_BIT_CTRL_OUT1[102] = GND;
assign TX_BIT_CTRL_OUT1[103] = GND;
assign TX_BIT_CTRL_OUT1[104] = GND;
assign TX_BIT_CTRL_OUT1[105] = GND;
assign TX_BIT_CTRL_OUT1[106] = GND;
assign TX_BIT_CTRL_OUT1[107] = GND;
assign TX_BIT_CTRL_OUT1[108] = GND;
assign TX_BIT_CTRL_OUT1[109] = GND;
assign TX_BIT_CTRL_OUT1[110] = GND;
assign TX_BIT_CTRL_OUT1[111] = GND;
assign TX_BIT_CTRL_OUT1[112] = GND;
assign TX_BIT_CTRL_OUT1[113] = GND;
assign TX_BIT_CTRL_OUT1[114] = GND;
assign TX_BIT_CTRL_OUT1[115] = GND;
assign TX_BIT_CTRL_OUT1[116] = GND;
assign TX_BIT_CTRL_OUT1[117] = GND;
assign TX_BIT_CTRL_OUT1[118] = GND;
assign TX_BIT_CTRL_OUT1[119] = GND;
assign TX_BIT_CTRL_OUT1[120] = GND;
assign TX_BIT_CTRL_OUT1[121] = GND;
assign TX_BIT_CTRL_OUT1[122] = GND;
assign TX_BIT_CTRL_OUT1[123] = GND;
assign TX_BIT_CTRL_OUT1[124] = GND;
assign TX_BIT_CTRL_OUT1[125] = GND;
assign TX_BIT_CTRL_OUT1[126] = GND;
assign TX_BIT_CTRL_OUT1[127] = GND;
assign TX_BIT_CTRL_OUT1[128] = GND;
assign TX_BIT_CTRL_OUT1[129] = GND;
assign TX_BIT_CTRL_OUT1[130] = GND;
assign TX_BIT_CTRL_OUT1[131] = GND;
assign TX_BIT_CTRL_OUT1[132] = GND;
assign TX_BIT_CTRL_OUT1[133] = GND;
assign TX_BIT_CTRL_OUT1[134] = GND;
assign TX_BIT_CTRL_OUT1[135] = GND;
assign TX_BIT_CTRL_OUT1[136] = GND;
assign TX_BIT_CTRL_OUT1[137] = GND;
assign TX_BIT_CTRL_OUT1[138] = GND;
assign TX_BIT_CTRL_OUT1[139] = GND;
assign TX_BIT_CTRL_OUT1[140] = GND;
assign TX_BIT_CTRL_OUT1[141] = GND;
assign TX_BIT_CTRL_OUT1[142] = GND;
assign TX_BIT_CTRL_OUT1[143] = GND;
assign TX_BIT_CTRL_OUT1[144] = GND;
assign TX_BIT_CTRL_OUT1[145] = GND;
assign TX_BIT_CTRL_OUT1[146] = GND;
assign TX_BIT_CTRL_OUT1[147] = GND;
assign TX_BIT_CTRL_OUT1[148] = GND;
assign TX_BIT_CTRL_OUT1[149] = GND;
assign TX_BIT_CTRL_OUT1[150] = GND;
assign TX_BIT_CTRL_OUT1[151] = GND;
assign TX_BIT_CTRL_OUT1[152] = GND;
assign TX_BIT_CTRL_OUT1[153] = GND;
assign TX_BIT_CTRL_OUT1[154] = GND;
assign TX_BIT_CTRL_OUT1[155] = GND;
assign TX_BIT_CTRL_OUT1[156] = GND;
assign TX_BIT_CTRL_OUT1[157] = GND;
assign TX_BIT_CTRL_OUT1[158] = GND;
assign TX_BIT_CTRL_OUT1[159] = GND;
assign TX_BIT_CTRL_OUT1[160] = GND;
assign TX_BIT_CTRL_OUT1[161] = GND;
assign TX_BIT_CTRL_OUT1[162] = GND;
assign TX_BIT_CTRL_OUT1[163] = GND;
assign TX_BIT_CTRL_OUT1[164] = GND;
assign TX_BIT_CTRL_OUT1[165] = GND;
assign TX_BIT_CTRL_OUT1[166] = GND;
assign TX_BIT_CTRL_OUT1[167] = GND;
assign TX_BIT_CTRL_OUT1[168] = GND;
assign TX_BIT_CTRL_OUT1[169] = GND;
assign TX_BIT_CTRL_OUT1[170] = GND;
assign TX_BIT_CTRL_OUT1[171] = GND;
assign TX_BIT_CTRL_OUT1[172] = GND;
assign TX_BIT_CTRL_OUT1[173] = GND;
assign TX_BIT_CTRL_OUT1[174] = GND;
assign TX_BIT_CTRL_OUT1[175] = GND;
assign TX_BIT_CTRL_OUT1[176] = GND;
assign TX_BIT_CTRL_OUT1[177] = GND;
assign TX_BIT_CTRL_OUT1[178] = GND;
assign TX_BIT_CTRL_OUT1[179] = GND;
assign TX_BIT_CTRL_OUT1[180] = GND;
assign TX_BIT_CTRL_OUT1[181] = GND;
assign TX_BIT_CTRL_OUT1[182] = GND;
assign TX_BIT_CTRL_OUT1[183] = GND;
assign TX_BIT_CTRL_OUT1[184] = GND;
assign TX_BIT_CTRL_OUT1[185] = GND;
assign TX_BIT_CTRL_OUT1[186] = GND;
assign TX_BIT_CTRL_OUT1[187] = GND;
assign TX_BIT_CTRL_OUT1[188] = GND;
assign TX_BIT_CTRL_OUT1[189] = GND;
assign TX_BIT_CTRL_OUT1[190] = GND;
assign TX_BIT_CTRL_OUT1[191] = GND;
assign TX_BIT_CTRL_OUT1[192] = GND;
assign TX_BIT_CTRL_OUT1[193] = GND;
assign TX_BIT_CTRL_OUT1[194] = GND;
assign TX_BIT_CTRL_OUT1[195] = GND;
assign TX_BIT_CTRL_OUT1[196] = GND;
assign TX_BIT_CTRL_OUT1[197] = GND;
assign TX_BIT_CTRL_OUT1[198] = GND;
assign TX_BIT_CTRL_OUT1[199] = GND;
assign TX_BIT_CTRL_OUT1[200] = GND;
assign TX_BIT_CTRL_OUT1[201] = GND;
assign TX_BIT_CTRL_OUT1[202] = GND;
assign TX_BIT_CTRL_OUT1[203] = GND;
assign TX_BIT_CTRL_OUT1[204] = GND;
assign TX_BIT_CTRL_OUT1[205] = GND;
assign TX_BIT_CTRL_OUT1[206] = GND;
assign TX_BIT_CTRL_OUT1[207] = GND;
assign TX_BIT_CTRL_OUT1[208] = GND;
assign TX_BIT_CTRL_OUT1[209] = GND;
assign TX_BIT_CTRL_OUT1[210] = GND;
assign TX_BIT_CTRL_OUT1[211] = GND;
assign TX_BIT_CTRL_OUT1[212] = GND;
assign TX_BIT_CTRL_OUT1[213] = GND;
assign TX_BIT_CTRL_OUT1[214] = GND;
assign TX_BIT_CTRL_OUT1[215] = GND;
assign TX_BIT_CTRL_OUT1[216] = GND;
assign TX_BIT_CTRL_OUT1[217] = GND;
assign TX_BIT_CTRL_OUT1[218] = GND;
assign TX_BIT_CTRL_OUT1[219] = GND;
assign TX_BIT_CTRL_OUT1[220] = GND;
assign TX_BIT_CTRL_OUT1[221] = GND;
assign TX_BIT_CTRL_OUT1[222] = GND;
assign TX_BIT_CTRL_OUT1[223] = GND;
assign TX_BIT_CTRL_OUT1[224] = GND;
assign TX_BIT_CTRL_OUT1[225] = GND;
assign TX_BIT_CTRL_OUT1[226] = GND;
assign TX_BIT_CTRL_OUT1[227] = GND;
assign TX_BIT_CTRL_OUT1[228] = GND;
assign TX_BIT_CTRL_OUT1[229] = GND;
assign TX_BIT_CTRL_OUT1[230] = GND;
assign TX_BIT_CTRL_OUT1[231] = GND;
assign TX_BIT_CTRL_OUT1[232] = GND;
assign TX_BIT_CTRL_OUT1[233] = GND;
assign TX_BIT_CTRL_OUT1[234] = GND;
assign TX_BIT_CTRL_OUT1[235] = GND;
assign TX_BIT_CTRL_OUT1[236] = GND;
assign TX_BIT_CTRL_OUT1[237] = GND;
assign TX_BIT_CTRL_OUT1[238] = GND;
assign TX_BIT_CTRL_OUT1[239] = GND;
assign TX_BIT_CTRL_OUT1[240] = GND;
assign TX_BIT_CTRL_OUT1[241] = GND;
assign TX_BIT_CTRL_OUT1[242] = GND;
assign TX_BIT_CTRL_OUT1[243] = GND;
assign TX_BIT_CTRL_OUT1[244] = GND;
assign TX_BIT_CTRL_OUT1[245] = GND;
assign TX_BIT_CTRL_OUT1[246] = GND;
assign TX_BIT_CTRL_OUT1[247] = GND;
assign TX_BIT_CTRL_OUT1[248] = GND;
assign TX_BIT_CTRL_OUT1[249] = GND;
assign TX_BIT_CTRL_OUT1[250] = GND;
assign TX_BIT_CTRL_OUT1[251] = GND;
assign TX_BIT_CTRL_OUT1[252] = GND;
assign TX_BIT_CTRL_OUT1[253] = GND;
assign TX_BIT_CTRL_OUT1[254] = GND;
assign TX_BIT_CTRL_OUT1[255] = GND;
assign TX_BIT_CTRL_OUT1[256] = GND;
assign TX_BIT_CTRL_OUT1[257] = GND;
assign TX_BIT_CTRL_OUT1[258] = GND;
assign TX_BIT_CTRL_OUT1[259] = GND;
assign TX_BIT_CTRL_OUT1[260] = GND;
assign TX_BIT_CTRL_OUT1[261] = GND;
assign TX_BIT_CTRL_OUT1[262] = GND;
assign TX_BIT_CTRL_OUT1[263] = GND;
assign TX_BIT_CTRL_OUT1[264] = GND;
assign TX_BIT_CTRL_OUT1[265] = GND;
assign TX_BIT_CTRL_OUT1[266] = GND;
assign TX_BIT_CTRL_OUT1[267] = GND;
assign TX_BIT_CTRL_OUT1[268] = GND;
assign TX_BIT_CTRL_OUT1[269] = GND;
assign TX_BIT_CTRL_OUT1[270] = GND;
assign TX_BIT_CTRL_OUT1[271] = GND;
assign TX_BIT_CTRL_OUT1[272] = GND;
assign TX_BIT_CTRL_OUT1[273] = GND;
assign TX_BIT_CTRL_OUT1[274] = GND;
assign TX_BIT_CTRL_OUT1[275] = GND;
assign TX_BIT_CTRL_OUT1[276] = GND;
assign TX_BIT_CTRL_OUT1[277] = GND;
assign TX_BIT_CTRL_OUT1[278] = GND;
assign TX_BIT_CTRL_OUT1[279] = GND;
assign TX_BIT_CTRL_OUT1[280] = GND;
assign TX_BIT_CTRL_OUT1[281] = GND;
assign TX_BIT_CTRL_OUT1[282] = GND;
assign TX_BIT_CTRL_OUT1[283] = GND;
assign TX_BIT_CTRL_OUT1[284] = GND;
assign TX_BIT_CTRL_OUT1[285] = GND;
assign TX_BIT_CTRL_OUT1[286] = GND;
assign TX_BIT_CTRL_OUT1[287] = GND;
assign TX_BIT_CTRL_OUT1[288] = GND;
assign TX_BIT_CTRL_OUT1[289] = GND;
assign TX_BIT_CTRL_OUT1[290] = GND;
assign TX_BIT_CTRL_OUT1[291] = GND;
assign TX_BIT_CTRL_OUT1[292] = GND;
assign TX_BIT_CTRL_OUT1[293] = GND;
assign TX_BIT_CTRL_OUT1[294] = GND;
assign TX_BIT_CTRL_OUT1[295] = GND;
assign TX_BIT_CTRL_OUT1[296] = GND;
assign TX_BIT_CTRL_OUT1[297] = GND;
assign TX_BIT_CTRL_OUT1[298] = GND;
assign TX_BIT_CTRL_OUT1[299] = GND;
assign TX_BIT_CTRL_OUT1[300] = GND;
assign TX_BIT_CTRL_OUT1[301] = GND;
assign TX_BIT_CTRL_OUT1[302] = GND;
assign TX_BIT_CTRL_OUT1[303] = GND;
assign TX_BIT_CTRL_OUT1[304] = GND;
assign TX_BIT_CTRL_OUT1[305] = GND;
assign TX_BIT_CTRL_OUT1[306] = GND;
assign TX_BIT_CTRL_OUT1[307] = GND;
assign TX_BIT_CTRL_OUT1[308] = GND;
assign TX_BIT_CTRL_OUT1[309] = GND;
assign TX_BIT_CTRL_OUT1[310] = GND;
assign TX_BIT_CTRL_OUT1[311] = GND;
assign TX_BIT_CTRL_OUT1[312] = GND;
assign TX_BIT_CTRL_OUT1[313] = GND;
assign TX_BIT_CTRL_OUT1[314] = GND;
assign TX_BIT_CTRL_OUT1[315] = GND;
assign TX_BIT_CTRL_OUT1[316] = GND;
assign TX_BIT_CTRL_OUT1[317] = GND;
assign TX_BIT_CTRL_OUT1[318] = GND;
assign TX_BIT_CTRL_OUT1[319] = GND;
assign TX_BIT_CTRL_OUT2[0] = GND;
assign TX_BIT_CTRL_OUT2[1] = GND;
assign TX_BIT_CTRL_OUT2[2] = GND;
assign TX_BIT_CTRL_OUT2[3] = GND;
assign TX_BIT_CTRL_OUT2[4] = GND;
assign TX_BIT_CTRL_OUT2[5] = GND;
assign TX_BIT_CTRL_OUT2[6] = GND;
assign TX_BIT_CTRL_OUT2[7] = GND;
assign TX_BIT_CTRL_OUT2[8] = GND;
assign TX_BIT_CTRL_OUT2[9] = GND;
assign TX_BIT_CTRL_OUT2[10] = GND;
assign TX_BIT_CTRL_OUT2[11] = GND;
assign TX_BIT_CTRL_OUT2[12] = GND;
assign TX_BIT_CTRL_OUT2[13] = GND;
assign TX_BIT_CTRL_OUT2[14] = GND;
assign TX_BIT_CTRL_OUT2[15] = GND;
assign TX_BIT_CTRL_OUT2[16] = GND;
assign TX_BIT_CTRL_OUT2[17] = GND;
assign TX_BIT_CTRL_OUT2[18] = GND;
assign TX_BIT_CTRL_OUT2[19] = GND;
assign TX_BIT_CTRL_OUT2[20] = GND;
assign TX_BIT_CTRL_OUT2[21] = GND;
assign TX_BIT_CTRL_OUT2[22] = GND;
assign TX_BIT_CTRL_OUT2[23] = GND;
assign TX_BIT_CTRL_OUT2[24] = GND;
assign TX_BIT_CTRL_OUT2[25] = GND;
assign TX_BIT_CTRL_OUT2[26] = GND;
assign TX_BIT_CTRL_OUT2[27] = GND;
assign TX_BIT_CTRL_OUT2[28] = GND;
assign TX_BIT_CTRL_OUT2[29] = GND;
assign TX_BIT_CTRL_OUT2[30] = GND;
assign TX_BIT_CTRL_OUT2[31] = GND;
assign TX_BIT_CTRL_OUT2[32] = GND;
assign TX_BIT_CTRL_OUT2[33] = GND;
assign TX_BIT_CTRL_OUT2[34] = GND;
assign TX_BIT_CTRL_OUT2[35] = GND;
assign TX_BIT_CTRL_OUT2[36] = GND;
assign TX_BIT_CTRL_OUT2[37] = GND;
assign TX_BIT_CTRL_OUT2[38] = GND;
assign TX_BIT_CTRL_OUT2[39] = GND;
assign TX_BIT_CTRL_OUT2[40] = GND;
assign TX_BIT_CTRL_OUT2[41] = GND;
assign TX_BIT_CTRL_OUT2[42] = GND;
assign TX_BIT_CTRL_OUT2[43] = GND;
assign TX_BIT_CTRL_OUT2[44] = GND;
assign TX_BIT_CTRL_OUT2[45] = GND;
assign TX_BIT_CTRL_OUT2[46] = GND;
assign TX_BIT_CTRL_OUT2[47] = GND;
assign TX_BIT_CTRL_OUT2[48] = GND;
assign TX_BIT_CTRL_OUT2[49] = GND;
assign TX_BIT_CTRL_OUT2[50] = GND;
assign TX_BIT_CTRL_OUT2[51] = GND;
assign TX_BIT_CTRL_OUT2[52] = GND;
assign TX_BIT_CTRL_OUT2[53] = GND;
assign TX_BIT_CTRL_OUT2[54] = GND;
assign TX_BIT_CTRL_OUT2[55] = GND;
assign TX_BIT_CTRL_OUT2[56] = GND;
assign TX_BIT_CTRL_OUT2[57] = GND;
assign TX_BIT_CTRL_OUT2[58] = GND;
assign TX_BIT_CTRL_OUT2[59] = GND;
assign TX_BIT_CTRL_OUT2[60] = GND;
assign TX_BIT_CTRL_OUT2[61] = GND;
assign TX_BIT_CTRL_OUT2[62] = GND;
assign TX_BIT_CTRL_OUT2[63] = GND;
assign TX_BIT_CTRL_OUT2[64] = GND;
assign TX_BIT_CTRL_OUT2[65] = GND;
assign TX_BIT_CTRL_OUT2[66] = GND;
assign TX_BIT_CTRL_OUT2[67] = GND;
assign TX_BIT_CTRL_OUT2[68] = GND;
assign TX_BIT_CTRL_OUT2[69] = GND;
assign TX_BIT_CTRL_OUT2[70] = GND;
assign TX_BIT_CTRL_OUT2[71] = GND;
assign TX_BIT_CTRL_OUT2[72] = GND;
assign TX_BIT_CTRL_OUT2[73] = GND;
assign TX_BIT_CTRL_OUT2[74] = GND;
assign TX_BIT_CTRL_OUT2[75] = GND;
assign TX_BIT_CTRL_OUT2[76] = GND;
assign TX_BIT_CTRL_OUT2[77] = GND;
assign TX_BIT_CTRL_OUT2[78] = GND;
assign TX_BIT_CTRL_OUT2[79] = GND;
assign TX_BIT_CTRL_OUT2[80] = GND;
assign TX_BIT_CTRL_OUT2[81] = GND;
assign TX_BIT_CTRL_OUT2[82] = GND;
assign TX_BIT_CTRL_OUT2[83] = GND;
assign TX_BIT_CTRL_OUT2[84] = GND;
assign TX_BIT_CTRL_OUT2[85] = GND;
assign TX_BIT_CTRL_OUT2[86] = GND;
assign TX_BIT_CTRL_OUT2[87] = GND;
assign TX_BIT_CTRL_OUT2[88] = GND;
assign TX_BIT_CTRL_OUT2[89] = GND;
assign TX_BIT_CTRL_OUT2[90] = GND;
assign TX_BIT_CTRL_OUT2[91] = GND;
assign TX_BIT_CTRL_OUT2[92] = GND;
assign TX_BIT_CTRL_OUT2[93] = GND;
assign TX_BIT_CTRL_OUT2[94] = GND;
assign TX_BIT_CTRL_OUT2[95] = GND;
assign TX_BIT_CTRL_OUT2[96] = GND;
assign TX_BIT_CTRL_OUT2[97] = GND;
assign TX_BIT_CTRL_OUT2[98] = GND;
assign TX_BIT_CTRL_OUT2[99] = GND;
assign TX_BIT_CTRL_OUT2[100] = GND;
assign TX_BIT_CTRL_OUT2[101] = GND;
assign TX_BIT_CTRL_OUT2[102] = GND;
assign TX_BIT_CTRL_OUT2[103] = GND;
assign TX_BIT_CTRL_OUT2[104] = GND;
assign TX_BIT_CTRL_OUT2[105] = GND;
assign TX_BIT_CTRL_OUT2[106] = GND;
assign TX_BIT_CTRL_OUT2[107] = GND;
assign TX_BIT_CTRL_OUT2[108] = GND;
assign TX_BIT_CTRL_OUT2[109] = GND;
assign TX_BIT_CTRL_OUT2[110] = GND;
assign TX_BIT_CTRL_OUT2[111] = GND;
assign TX_BIT_CTRL_OUT2[112] = GND;
assign TX_BIT_CTRL_OUT2[113] = GND;
assign TX_BIT_CTRL_OUT2[114] = GND;
assign TX_BIT_CTRL_OUT2[115] = GND;
assign TX_BIT_CTRL_OUT2[116] = GND;
assign TX_BIT_CTRL_OUT2[117] = GND;
assign TX_BIT_CTRL_OUT2[118] = GND;
assign TX_BIT_CTRL_OUT2[119] = GND;
assign TX_BIT_CTRL_OUT2[120] = GND;
assign TX_BIT_CTRL_OUT2[121] = GND;
assign TX_BIT_CTRL_OUT2[122] = GND;
assign TX_BIT_CTRL_OUT2[123] = GND;
assign TX_BIT_CTRL_OUT2[124] = GND;
assign TX_BIT_CTRL_OUT2[125] = GND;
assign TX_BIT_CTRL_OUT2[126] = GND;
assign TX_BIT_CTRL_OUT2[127] = GND;
assign TX_BIT_CTRL_OUT2[128] = GND;
assign TX_BIT_CTRL_OUT2[129] = GND;
assign TX_BIT_CTRL_OUT2[130] = GND;
assign TX_BIT_CTRL_OUT2[131] = GND;
assign TX_BIT_CTRL_OUT2[132] = GND;
assign TX_BIT_CTRL_OUT2[133] = GND;
assign TX_BIT_CTRL_OUT2[134] = GND;
assign TX_BIT_CTRL_OUT2[135] = GND;
assign TX_BIT_CTRL_OUT2[136] = GND;
assign TX_BIT_CTRL_OUT2[137] = GND;
assign TX_BIT_CTRL_OUT2[138] = GND;
assign TX_BIT_CTRL_OUT2[139] = GND;
assign TX_BIT_CTRL_OUT2[140] = GND;
assign TX_BIT_CTRL_OUT2[141] = GND;
assign TX_BIT_CTRL_OUT2[142] = GND;
assign TX_BIT_CTRL_OUT2[143] = GND;
assign TX_BIT_CTRL_OUT2[144] = GND;
assign TX_BIT_CTRL_OUT2[145] = GND;
assign TX_BIT_CTRL_OUT2[146] = GND;
assign TX_BIT_CTRL_OUT2[147] = GND;
assign TX_BIT_CTRL_OUT2[148] = GND;
assign TX_BIT_CTRL_OUT2[149] = GND;
assign TX_BIT_CTRL_OUT2[150] = GND;
assign TX_BIT_CTRL_OUT2[151] = GND;
assign TX_BIT_CTRL_OUT2[152] = GND;
assign TX_BIT_CTRL_OUT2[153] = GND;
assign TX_BIT_CTRL_OUT2[154] = GND;
assign TX_BIT_CTRL_OUT2[155] = GND;
assign TX_BIT_CTRL_OUT2[156] = GND;
assign TX_BIT_CTRL_OUT2[157] = GND;
assign TX_BIT_CTRL_OUT2[158] = GND;
assign TX_BIT_CTRL_OUT2[159] = GND;
assign TX_BIT_CTRL_OUT2[200] = GND;
assign TX_BIT_CTRL_OUT2[201] = GND;
assign TX_BIT_CTRL_OUT2[202] = GND;
assign TX_BIT_CTRL_OUT2[203] = GND;
assign TX_BIT_CTRL_OUT2[204] = GND;
assign TX_BIT_CTRL_OUT2[205] = GND;
assign TX_BIT_CTRL_OUT2[206] = GND;
assign TX_BIT_CTRL_OUT2[207] = GND;
assign TX_BIT_CTRL_OUT2[208] = GND;
assign TX_BIT_CTRL_OUT2[209] = GND;
assign TX_BIT_CTRL_OUT2[210] = GND;
assign TX_BIT_CTRL_OUT2[211] = GND;
assign TX_BIT_CTRL_OUT2[212] = GND;
assign TX_BIT_CTRL_OUT2[213] = GND;
assign TX_BIT_CTRL_OUT2[214] = GND;
assign TX_BIT_CTRL_OUT2[215] = GND;
assign TX_BIT_CTRL_OUT2[216] = GND;
assign TX_BIT_CTRL_OUT2[217] = GND;
assign TX_BIT_CTRL_OUT2[218] = GND;
assign TX_BIT_CTRL_OUT2[219] = GND;
assign TX_BIT_CTRL_OUT2[220] = GND;
assign TX_BIT_CTRL_OUT2[221] = GND;
assign TX_BIT_CTRL_OUT2[222] = GND;
assign TX_BIT_CTRL_OUT2[223] = GND;
assign TX_BIT_CTRL_OUT2[224] = GND;
assign TX_BIT_CTRL_OUT2[225] = GND;
assign TX_BIT_CTRL_OUT2[226] = GND;
assign TX_BIT_CTRL_OUT2[227] = GND;
assign TX_BIT_CTRL_OUT2[228] = GND;
assign TX_BIT_CTRL_OUT2[229] = GND;
assign TX_BIT_CTRL_OUT2[230] = GND;
assign TX_BIT_CTRL_OUT2[231] = GND;
assign TX_BIT_CTRL_OUT2[232] = GND;
assign TX_BIT_CTRL_OUT2[233] = GND;
assign TX_BIT_CTRL_OUT2[234] = GND;
assign TX_BIT_CTRL_OUT2[235] = GND;
assign TX_BIT_CTRL_OUT2[236] = GND;
assign TX_BIT_CTRL_OUT2[237] = GND;
assign TX_BIT_CTRL_OUT2[238] = GND;
assign TX_BIT_CTRL_OUT2[239] = GND;
assign TX_BIT_CTRL_OUT2[240] = GND;
assign TX_BIT_CTRL_OUT2[241] = GND;
assign TX_BIT_CTRL_OUT2[242] = GND;
assign TX_BIT_CTRL_OUT2[243] = GND;
assign TX_BIT_CTRL_OUT2[244] = GND;
assign TX_BIT_CTRL_OUT2[245] = GND;
assign TX_BIT_CTRL_OUT2[246] = GND;
assign TX_BIT_CTRL_OUT2[247] = GND;
assign TX_BIT_CTRL_OUT2[248] = GND;
assign TX_BIT_CTRL_OUT2[249] = GND;
assign TX_BIT_CTRL_OUT2[250] = GND;
assign TX_BIT_CTRL_OUT2[251] = GND;
assign TX_BIT_CTRL_OUT2[252] = GND;
assign TX_BIT_CTRL_OUT2[253] = GND;
assign TX_BIT_CTRL_OUT2[254] = GND;
assign TX_BIT_CTRL_OUT2[255] = GND;
assign TX_BIT_CTRL_OUT2[256] = GND;
assign TX_BIT_CTRL_OUT2[257] = GND;
assign TX_BIT_CTRL_OUT2[258] = GND;
assign TX_BIT_CTRL_OUT2[259] = GND;
assign TX_BIT_CTRL_OUT2[260] = GND;
assign TX_BIT_CTRL_OUT2[261] = GND;
assign TX_BIT_CTRL_OUT2[262] = GND;
assign TX_BIT_CTRL_OUT2[263] = GND;
assign TX_BIT_CTRL_OUT2[264] = GND;
assign TX_BIT_CTRL_OUT2[265] = GND;
assign TX_BIT_CTRL_OUT2[266] = GND;
assign TX_BIT_CTRL_OUT2[267] = GND;
assign TX_BIT_CTRL_OUT2[268] = GND;
assign TX_BIT_CTRL_OUT2[269] = GND;
assign TX_BIT_CTRL_OUT2[270] = GND;
assign TX_BIT_CTRL_OUT2[271] = GND;
assign TX_BIT_CTRL_OUT2[272] = GND;
assign TX_BIT_CTRL_OUT2[273] = GND;
assign TX_BIT_CTRL_OUT2[274] = GND;
assign TX_BIT_CTRL_OUT2[275] = GND;
assign TX_BIT_CTRL_OUT2[276] = GND;
assign TX_BIT_CTRL_OUT2[277] = GND;
assign TX_BIT_CTRL_OUT2[278] = GND;
assign TX_BIT_CTRL_OUT2[279] = GND;
assign TX_BIT_CTRL_OUT2[280] = GND;
assign TX_BIT_CTRL_OUT2[281] = GND;
assign TX_BIT_CTRL_OUT2[282] = GND;
assign TX_BIT_CTRL_OUT2[283] = GND;
assign TX_BIT_CTRL_OUT2[284] = GND;
assign TX_BIT_CTRL_OUT2[285] = GND;
assign TX_BIT_CTRL_OUT2[286] = GND;
assign TX_BIT_CTRL_OUT2[287] = GND;
assign TX_BIT_CTRL_OUT2[288] = GND;
assign TX_BIT_CTRL_OUT2[289] = GND;
assign TX_BIT_CTRL_OUT2[290] = GND;
assign TX_BIT_CTRL_OUT2[291] = GND;
assign TX_BIT_CTRL_OUT2[292] = GND;
assign TX_BIT_CTRL_OUT2[293] = GND;
assign TX_BIT_CTRL_OUT2[294] = GND;
assign TX_BIT_CTRL_OUT2[295] = GND;
assign TX_BIT_CTRL_OUT2[296] = GND;
assign TX_BIT_CTRL_OUT2[297] = GND;
assign TX_BIT_CTRL_OUT2[298] = GND;
assign TX_BIT_CTRL_OUT2[299] = GND;
assign TX_BIT_CTRL_OUT2[300] = GND;
assign TX_BIT_CTRL_OUT2[301] = GND;
assign TX_BIT_CTRL_OUT2[302] = GND;
assign TX_BIT_CTRL_OUT2[303] = GND;
assign TX_BIT_CTRL_OUT2[304] = GND;
assign TX_BIT_CTRL_OUT2[305] = GND;
assign TX_BIT_CTRL_OUT2[306] = GND;
assign TX_BIT_CTRL_OUT2[307] = GND;
assign TX_BIT_CTRL_OUT2[308] = GND;
assign TX_BIT_CTRL_OUT2[309] = GND;
assign TX_BIT_CTRL_OUT2[310] = GND;
assign TX_BIT_CTRL_OUT2[311] = GND;
assign TX_BIT_CTRL_OUT2[312] = GND;
assign TX_BIT_CTRL_OUT2[313] = GND;
assign TX_BIT_CTRL_OUT2[314] = GND;
assign TX_BIT_CTRL_OUT2[315] = GND;
assign TX_BIT_CTRL_OUT2[316] = GND;
assign TX_BIT_CTRL_OUT2[317] = GND;
assign TX_BIT_CTRL_OUT2[318] = GND;
assign TX_BIT_CTRL_OUT2[319] = GND;
assign TX_BIT_CTRL_OUT3[0] = GND;
assign TX_BIT_CTRL_OUT3[1] = GND;
assign TX_BIT_CTRL_OUT3[2] = GND;
assign TX_BIT_CTRL_OUT3[3] = GND;
assign TX_BIT_CTRL_OUT3[4] = GND;
assign TX_BIT_CTRL_OUT3[5] = GND;
assign TX_BIT_CTRL_OUT3[6] = GND;
assign TX_BIT_CTRL_OUT3[7] = GND;
assign TX_BIT_CTRL_OUT3[8] = GND;
assign TX_BIT_CTRL_OUT3[9] = GND;
assign TX_BIT_CTRL_OUT3[10] = GND;
assign TX_BIT_CTRL_OUT3[11] = GND;
assign TX_BIT_CTRL_OUT3[12] = GND;
assign TX_BIT_CTRL_OUT3[13] = GND;
assign TX_BIT_CTRL_OUT3[14] = GND;
assign TX_BIT_CTRL_OUT3[15] = GND;
assign TX_BIT_CTRL_OUT3[16] = GND;
assign TX_BIT_CTRL_OUT3[17] = GND;
assign TX_BIT_CTRL_OUT3[18] = GND;
assign TX_BIT_CTRL_OUT3[19] = GND;
assign TX_BIT_CTRL_OUT3[20] = GND;
assign TX_BIT_CTRL_OUT3[21] = GND;
assign TX_BIT_CTRL_OUT3[22] = GND;
assign TX_BIT_CTRL_OUT3[23] = GND;
assign TX_BIT_CTRL_OUT3[24] = GND;
assign TX_BIT_CTRL_OUT3[25] = GND;
assign TX_BIT_CTRL_OUT3[26] = GND;
assign TX_BIT_CTRL_OUT3[27] = GND;
assign TX_BIT_CTRL_OUT3[28] = GND;
assign TX_BIT_CTRL_OUT3[29] = GND;
assign TX_BIT_CTRL_OUT3[30] = GND;
assign TX_BIT_CTRL_OUT3[31] = GND;
assign TX_BIT_CTRL_OUT3[32] = GND;
assign TX_BIT_CTRL_OUT3[33] = GND;
assign TX_BIT_CTRL_OUT3[34] = GND;
assign TX_BIT_CTRL_OUT3[35] = GND;
assign TX_BIT_CTRL_OUT3[36] = GND;
assign TX_BIT_CTRL_OUT3[37] = GND;
assign TX_BIT_CTRL_OUT3[38] = GND;
assign TX_BIT_CTRL_OUT3[39] = GND;
assign TX_BIT_CTRL_OUT3[40] = GND;
assign TX_BIT_CTRL_OUT3[41] = GND;
assign TX_BIT_CTRL_OUT3[42] = GND;
assign TX_BIT_CTRL_OUT3[43] = GND;
assign TX_BIT_CTRL_OUT3[44] = GND;
assign TX_BIT_CTRL_OUT3[45] = GND;
assign TX_BIT_CTRL_OUT3[46] = GND;
assign TX_BIT_CTRL_OUT3[47] = GND;
assign TX_BIT_CTRL_OUT3[48] = GND;
assign TX_BIT_CTRL_OUT3[49] = GND;
assign TX_BIT_CTRL_OUT3[50] = GND;
assign TX_BIT_CTRL_OUT3[51] = GND;
assign TX_BIT_CTRL_OUT3[52] = GND;
assign TX_BIT_CTRL_OUT3[53] = GND;
assign TX_BIT_CTRL_OUT3[54] = GND;
assign TX_BIT_CTRL_OUT3[55] = GND;
assign TX_BIT_CTRL_OUT3[56] = GND;
assign TX_BIT_CTRL_OUT3[57] = GND;
assign TX_BIT_CTRL_OUT3[58] = GND;
assign TX_BIT_CTRL_OUT3[59] = GND;
assign TX_BIT_CTRL_OUT3[60] = GND;
assign TX_BIT_CTRL_OUT3[61] = GND;
assign TX_BIT_CTRL_OUT3[62] = GND;
assign TX_BIT_CTRL_OUT3[63] = GND;
assign TX_BIT_CTRL_OUT3[64] = GND;
assign TX_BIT_CTRL_OUT3[65] = GND;
assign TX_BIT_CTRL_OUT3[66] = GND;
assign TX_BIT_CTRL_OUT3[67] = GND;
assign TX_BIT_CTRL_OUT3[68] = GND;
assign TX_BIT_CTRL_OUT3[69] = GND;
assign TX_BIT_CTRL_OUT3[70] = GND;
assign TX_BIT_CTRL_OUT3[71] = GND;
assign TX_BIT_CTRL_OUT3[72] = GND;
assign TX_BIT_CTRL_OUT3[73] = GND;
assign TX_BIT_CTRL_OUT3[74] = GND;
assign TX_BIT_CTRL_OUT3[75] = GND;
assign TX_BIT_CTRL_OUT3[76] = GND;
assign TX_BIT_CTRL_OUT3[77] = GND;
assign TX_BIT_CTRL_OUT3[78] = GND;
assign TX_BIT_CTRL_OUT3[79] = GND;
assign TX_BIT_CTRL_OUT3[80] = GND;
assign TX_BIT_CTRL_OUT3[81] = GND;
assign TX_BIT_CTRL_OUT3[82] = GND;
assign TX_BIT_CTRL_OUT3[83] = GND;
assign TX_BIT_CTRL_OUT3[84] = GND;
assign TX_BIT_CTRL_OUT3[85] = GND;
assign TX_BIT_CTRL_OUT3[86] = GND;
assign TX_BIT_CTRL_OUT3[87] = GND;
assign TX_BIT_CTRL_OUT3[88] = GND;
assign TX_BIT_CTRL_OUT3[89] = GND;
assign TX_BIT_CTRL_OUT3[90] = GND;
assign TX_BIT_CTRL_OUT3[91] = GND;
assign TX_BIT_CTRL_OUT3[92] = GND;
assign TX_BIT_CTRL_OUT3[93] = GND;
assign TX_BIT_CTRL_OUT3[94] = GND;
assign TX_BIT_CTRL_OUT3[95] = GND;
assign TX_BIT_CTRL_OUT3[96] = GND;
assign TX_BIT_CTRL_OUT3[97] = GND;
assign TX_BIT_CTRL_OUT3[98] = GND;
assign TX_BIT_CTRL_OUT3[99] = GND;
assign TX_BIT_CTRL_OUT3[100] = GND;
assign TX_BIT_CTRL_OUT3[101] = GND;
assign TX_BIT_CTRL_OUT3[102] = GND;
assign TX_BIT_CTRL_OUT3[103] = GND;
assign TX_BIT_CTRL_OUT3[104] = GND;
assign TX_BIT_CTRL_OUT3[105] = GND;
assign TX_BIT_CTRL_OUT3[106] = GND;
assign TX_BIT_CTRL_OUT3[107] = GND;
assign TX_BIT_CTRL_OUT3[108] = GND;
assign TX_BIT_CTRL_OUT3[109] = GND;
assign TX_BIT_CTRL_OUT3[110] = GND;
assign TX_BIT_CTRL_OUT3[111] = GND;
assign TX_BIT_CTRL_OUT3[112] = GND;
assign TX_BIT_CTRL_OUT3[113] = GND;
assign TX_BIT_CTRL_OUT3[114] = GND;
assign TX_BIT_CTRL_OUT3[115] = GND;
assign TX_BIT_CTRL_OUT3[116] = GND;
assign TX_BIT_CTRL_OUT3[117] = GND;
assign TX_BIT_CTRL_OUT3[118] = GND;
assign TX_BIT_CTRL_OUT3[119] = GND;
assign TX_BIT_CTRL_OUT3[120] = GND;
assign TX_BIT_CTRL_OUT3[121] = GND;
assign TX_BIT_CTRL_OUT3[122] = GND;
assign TX_BIT_CTRL_OUT3[123] = GND;
assign TX_BIT_CTRL_OUT3[124] = GND;
assign TX_BIT_CTRL_OUT3[125] = GND;
assign TX_BIT_CTRL_OUT3[126] = GND;
assign TX_BIT_CTRL_OUT3[127] = GND;
assign TX_BIT_CTRL_OUT3[128] = GND;
assign TX_BIT_CTRL_OUT3[129] = GND;
assign TX_BIT_CTRL_OUT3[130] = GND;
assign TX_BIT_CTRL_OUT3[131] = GND;
assign TX_BIT_CTRL_OUT3[132] = GND;
assign TX_BIT_CTRL_OUT3[133] = GND;
assign TX_BIT_CTRL_OUT3[134] = GND;
assign TX_BIT_CTRL_OUT3[135] = GND;
assign TX_BIT_CTRL_OUT3[136] = GND;
assign TX_BIT_CTRL_OUT3[137] = GND;
assign TX_BIT_CTRL_OUT3[138] = GND;
assign TX_BIT_CTRL_OUT3[139] = GND;
assign TX_BIT_CTRL_OUT3[140] = GND;
assign TX_BIT_CTRL_OUT3[141] = GND;
assign TX_BIT_CTRL_OUT3[142] = GND;
assign TX_BIT_CTRL_OUT3[143] = GND;
assign TX_BIT_CTRL_OUT3[144] = GND;
assign TX_BIT_CTRL_OUT3[145] = GND;
assign TX_BIT_CTRL_OUT3[146] = GND;
assign TX_BIT_CTRL_OUT3[147] = GND;
assign TX_BIT_CTRL_OUT3[148] = GND;
assign TX_BIT_CTRL_OUT3[149] = GND;
assign TX_BIT_CTRL_OUT3[150] = GND;
assign TX_BIT_CTRL_OUT3[151] = GND;
assign TX_BIT_CTRL_OUT3[152] = GND;
assign TX_BIT_CTRL_OUT3[153] = GND;
assign TX_BIT_CTRL_OUT3[154] = GND;
assign TX_BIT_CTRL_OUT3[155] = GND;
assign TX_BIT_CTRL_OUT3[156] = GND;
assign TX_BIT_CTRL_OUT3[157] = GND;
assign TX_BIT_CTRL_OUT3[158] = GND;
assign TX_BIT_CTRL_OUT3[159] = GND;
assign TX_BIT_CTRL_OUT3[200] = GND;
assign TX_BIT_CTRL_OUT3[201] = GND;
assign TX_BIT_CTRL_OUT3[202] = GND;
assign TX_BIT_CTRL_OUT3[203] = GND;
assign TX_BIT_CTRL_OUT3[204] = GND;
assign TX_BIT_CTRL_OUT3[205] = GND;
assign TX_BIT_CTRL_OUT3[206] = GND;
assign TX_BIT_CTRL_OUT3[207] = GND;
assign TX_BIT_CTRL_OUT3[208] = GND;
assign TX_BIT_CTRL_OUT3[209] = GND;
assign TX_BIT_CTRL_OUT3[210] = GND;
assign TX_BIT_CTRL_OUT3[211] = GND;
assign TX_BIT_CTRL_OUT3[212] = GND;
assign TX_BIT_CTRL_OUT3[213] = GND;
assign TX_BIT_CTRL_OUT3[214] = GND;
assign TX_BIT_CTRL_OUT3[215] = GND;
assign TX_BIT_CTRL_OUT3[216] = GND;
assign TX_BIT_CTRL_OUT3[217] = GND;
assign TX_BIT_CTRL_OUT3[218] = GND;
assign TX_BIT_CTRL_OUT3[219] = GND;
assign TX_BIT_CTRL_OUT3[220] = GND;
assign TX_BIT_CTRL_OUT3[221] = GND;
assign TX_BIT_CTRL_OUT3[222] = GND;
assign TX_BIT_CTRL_OUT3[223] = GND;
assign TX_BIT_CTRL_OUT3[224] = GND;
assign TX_BIT_CTRL_OUT3[225] = GND;
assign TX_BIT_CTRL_OUT3[226] = GND;
assign TX_BIT_CTRL_OUT3[227] = GND;
assign TX_BIT_CTRL_OUT3[228] = GND;
assign TX_BIT_CTRL_OUT3[229] = GND;
assign TX_BIT_CTRL_OUT3[230] = GND;
assign TX_BIT_CTRL_OUT3[231] = GND;
assign TX_BIT_CTRL_OUT3[232] = GND;
assign TX_BIT_CTRL_OUT3[233] = GND;
assign TX_BIT_CTRL_OUT3[234] = GND;
assign TX_BIT_CTRL_OUT3[235] = GND;
assign TX_BIT_CTRL_OUT3[236] = GND;
assign TX_BIT_CTRL_OUT3[237] = GND;
assign TX_BIT_CTRL_OUT3[238] = GND;
assign TX_BIT_CTRL_OUT3[239] = GND;
assign TX_BIT_CTRL_OUT3[240] = GND;
assign TX_BIT_CTRL_OUT3[241] = GND;
assign TX_BIT_CTRL_OUT3[242] = GND;
assign TX_BIT_CTRL_OUT3[243] = GND;
assign TX_BIT_CTRL_OUT3[244] = GND;
assign TX_BIT_CTRL_OUT3[245] = GND;
assign TX_BIT_CTRL_OUT3[246] = GND;
assign TX_BIT_CTRL_OUT3[247] = GND;
assign TX_BIT_CTRL_OUT3[248] = GND;
assign TX_BIT_CTRL_OUT3[249] = GND;
assign TX_BIT_CTRL_OUT3[250] = GND;
assign TX_BIT_CTRL_OUT3[251] = GND;
assign TX_BIT_CTRL_OUT3[252] = GND;
assign TX_BIT_CTRL_OUT3[253] = GND;
assign TX_BIT_CTRL_OUT3[254] = GND;
assign TX_BIT_CTRL_OUT3[255] = GND;
assign TX_BIT_CTRL_OUT3[256] = GND;
assign TX_BIT_CTRL_OUT3[257] = GND;
assign TX_BIT_CTRL_OUT3[258] = GND;
assign TX_BIT_CTRL_OUT3[259] = GND;
assign TX_BIT_CTRL_OUT3[260] = GND;
assign TX_BIT_CTRL_OUT3[261] = GND;
assign TX_BIT_CTRL_OUT3[262] = GND;
assign TX_BIT_CTRL_OUT3[263] = GND;
assign TX_BIT_CTRL_OUT3[264] = GND;
assign TX_BIT_CTRL_OUT3[265] = GND;
assign TX_BIT_CTRL_OUT3[266] = GND;
assign TX_BIT_CTRL_OUT3[267] = GND;
assign TX_BIT_CTRL_OUT3[268] = GND;
assign TX_BIT_CTRL_OUT3[269] = GND;
assign TX_BIT_CTRL_OUT3[270] = GND;
assign TX_BIT_CTRL_OUT3[271] = GND;
assign TX_BIT_CTRL_OUT3[272] = GND;
assign TX_BIT_CTRL_OUT3[273] = GND;
assign TX_BIT_CTRL_OUT3[274] = GND;
assign TX_BIT_CTRL_OUT3[275] = GND;
assign TX_BIT_CTRL_OUT3[276] = GND;
assign TX_BIT_CTRL_OUT3[277] = GND;
assign TX_BIT_CTRL_OUT3[278] = GND;
assign TX_BIT_CTRL_OUT3[279] = GND;
assign TX_BIT_CTRL_OUT3[280] = GND;
assign TX_BIT_CTRL_OUT3[281] = GND;
assign TX_BIT_CTRL_OUT3[282] = GND;
assign TX_BIT_CTRL_OUT3[283] = GND;
assign TX_BIT_CTRL_OUT3[284] = GND;
assign TX_BIT_CTRL_OUT3[285] = GND;
assign TX_BIT_CTRL_OUT3[286] = GND;
assign TX_BIT_CTRL_OUT3[287] = GND;
assign TX_BIT_CTRL_OUT3[288] = GND;
assign TX_BIT_CTRL_OUT3[289] = GND;
assign TX_BIT_CTRL_OUT3[290] = GND;
assign TX_BIT_CTRL_OUT3[291] = GND;
assign TX_BIT_CTRL_OUT3[292] = GND;
assign TX_BIT_CTRL_OUT3[293] = GND;
assign TX_BIT_CTRL_OUT3[294] = GND;
assign TX_BIT_CTRL_OUT3[295] = GND;
assign TX_BIT_CTRL_OUT3[296] = GND;
assign TX_BIT_CTRL_OUT3[297] = GND;
assign TX_BIT_CTRL_OUT3[298] = GND;
assign TX_BIT_CTRL_OUT3[299] = GND;
assign TX_BIT_CTRL_OUT3[300] = GND;
assign TX_BIT_CTRL_OUT3[301] = GND;
assign TX_BIT_CTRL_OUT3[302] = GND;
assign TX_BIT_CTRL_OUT3[303] = GND;
assign TX_BIT_CTRL_OUT3[304] = GND;
assign TX_BIT_CTRL_OUT3[305] = GND;
assign TX_BIT_CTRL_OUT3[306] = GND;
assign TX_BIT_CTRL_OUT3[307] = GND;
assign TX_BIT_CTRL_OUT3[308] = GND;
assign TX_BIT_CTRL_OUT3[309] = GND;
assign TX_BIT_CTRL_OUT3[310] = GND;
assign TX_BIT_CTRL_OUT3[311] = GND;
assign TX_BIT_CTRL_OUT3[312] = GND;
assign TX_BIT_CTRL_OUT3[313] = GND;
assign TX_BIT_CTRL_OUT3[314] = GND;
assign TX_BIT_CTRL_OUT3[315] = GND;
assign TX_BIT_CTRL_OUT3[316] = GND;
assign TX_BIT_CTRL_OUT3[317] = GND;
assign TX_BIT_CTRL_OUT3[318] = GND;
assign TX_BIT_CTRL_OUT3[319] = GND;
assign TX_BIT_CTRL_OUT4[0] = GND;
assign TX_BIT_CTRL_OUT4[1] = GND;
assign TX_BIT_CTRL_OUT4[2] = GND;
assign TX_BIT_CTRL_OUT4[3] = GND;
assign TX_BIT_CTRL_OUT4[4] = GND;
assign TX_BIT_CTRL_OUT4[5] = GND;
assign TX_BIT_CTRL_OUT4[6] = GND;
assign TX_BIT_CTRL_OUT4[7] = GND;
assign TX_BIT_CTRL_OUT4[8] = GND;
assign TX_BIT_CTRL_OUT4[9] = GND;
assign TX_BIT_CTRL_OUT4[10] = GND;
assign TX_BIT_CTRL_OUT4[11] = GND;
assign TX_BIT_CTRL_OUT4[12] = GND;
assign TX_BIT_CTRL_OUT4[13] = GND;
assign TX_BIT_CTRL_OUT4[14] = GND;
assign TX_BIT_CTRL_OUT4[15] = GND;
assign TX_BIT_CTRL_OUT4[16] = GND;
assign TX_BIT_CTRL_OUT4[17] = GND;
assign TX_BIT_CTRL_OUT4[18] = GND;
assign TX_BIT_CTRL_OUT4[19] = GND;
assign TX_BIT_CTRL_OUT4[20] = GND;
assign TX_BIT_CTRL_OUT4[21] = GND;
assign TX_BIT_CTRL_OUT4[22] = GND;
assign TX_BIT_CTRL_OUT4[23] = GND;
assign TX_BIT_CTRL_OUT4[24] = GND;
assign TX_BIT_CTRL_OUT4[25] = GND;
assign TX_BIT_CTRL_OUT4[26] = GND;
assign TX_BIT_CTRL_OUT4[27] = GND;
assign TX_BIT_CTRL_OUT4[28] = GND;
assign TX_BIT_CTRL_OUT4[29] = GND;
assign TX_BIT_CTRL_OUT4[30] = GND;
assign TX_BIT_CTRL_OUT4[31] = GND;
assign TX_BIT_CTRL_OUT4[32] = GND;
assign TX_BIT_CTRL_OUT4[33] = GND;
assign TX_BIT_CTRL_OUT4[34] = GND;
assign TX_BIT_CTRL_OUT4[35] = GND;
assign TX_BIT_CTRL_OUT4[36] = GND;
assign TX_BIT_CTRL_OUT4[37] = GND;
assign TX_BIT_CTRL_OUT4[38] = GND;
assign TX_BIT_CTRL_OUT4[39] = GND;
assign TX_BIT_CTRL_OUT4[40] = GND;
assign TX_BIT_CTRL_OUT4[41] = GND;
assign TX_BIT_CTRL_OUT4[42] = GND;
assign TX_BIT_CTRL_OUT4[43] = GND;
assign TX_BIT_CTRL_OUT4[44] = GND;
assign TX_BIT_CTRL_OUT4[45] = GND;
assign TX_BIT_CTRL_OUT4[46] = GND;
assign TX_BIT_CTRL_OUT4[47] = GND;
assign TX_BIT_CTRL_OUT4[48] = GND;
assign TX_BIT_CTRL_OUT4[49] = GND;
assign TX_BIT_CTRL_OUT4[50] = GND;
assign TX_BIT_CTRL_OUT4[51] = GND;
assign TX_BIT_CTRL_OUT4[52] = GND;
assign TX_BIT_CTRL_OUT4[53] = GND;
assign TX_BIT_CTRL_OUT4[54] = GND;
assign TX_BIT_CTRL_OUT4[55] = GND;
assign TX_BIT_CTRL_OUT4[56] = GND;
assign TX_BIT_CTRL_OUT4[57] = GND;
assign TX_BIT_CTRL_OUT4[58] = GND;
assign TX_BIT_CTRL_OUT4[59] = GND;
assign TX_BIT_CTRL_OUT4[60] = GND;
assign TX_BIT_CTRL_OUT4[61] = GND;
assign TX_BIT_CTRL_OUT4[62] = GND;
assign TX_BIT_CTRL_OUT4[63] = GND;
assign TX_BIT_CTRL_OUT4[64] = GND;
assign TX_BIT_CTRL_OUT4[65] = GND;
assign TX_BIT_CTRL_OUT4[66] = GND;
assign TX_BIT_CTRL_OUT4[67] = GND;
assign TX_BIT_CTRL_OUT4[68] = GND;
assign TX_BIT_CTRL_OUT4[69] = GND;
assign TX_BIT_CTRL_OUT4[70] = GND;
assign TX_BIT_CTRL_OUT4[71] = GND;
assign TX_BIT_CTRL_OUT4[72] = GND;
assign TX_BIT_CTRL_OUT4[73] = GND;
assign TX_BIT_CTRL_OUT4[74] = GND;
assign TX_BIT_CTRL_OUT4[75] = GND;
assign TX_BIT_CTRL_OUT4[76] = GND;
assign TX_BIT_CTRL_OUT4[77] = GND;
assign TX_BIT_CTRL_OUT4[78] = GND;
assign TX_BIT_CTRL_OUT4[79] = GND;
assign TX_BIT_CTRL_OUT4[80] = GND;
assign TX_BIT_CTRL_OUT4[81] = GND;
assign TX_BIT_CTRL_OUT4[82] = GND;
assign TX_BIT_CTRL_OUT4[83] = GND;
assign TX_BIT_CTRL_OUT4[84] = GND;
assign TX_BIT_CTRL_OUT4[85] = GND;
assign TX_BIT_CTRL_OUT4[86] = GND;
assign TX_BIT_CTRL_OUT4[87] = GND;
assign TX_BIT_CTRL_OUT4[88] = GND;
assign TX_BIT_CTRL_OUT4[89] = GND;
assign TX_BIT_CTRL_OUT4[90] = GND;
assign TX_BIT_CTRL_OUT4[91] = GND;
assign TX_BIT_CTRL_OUT4[92] = GND;
assign TX_BIT_CTRL_OUT4[93] = GND;
assign TX_BIT_CTRL_OUT4[94] = GND;
assign TX_BIT_CTRL_OUT4[95] = GND;
assign TX_BIT_CTRL_OUT4[96] = GND;
assign TX_BIT_CTRL_OUT4[97] = GND;
assign TX_BIT_CTRL_OUT4[98] = GND;
assign TX_BIT_CTRL_OUT4[99] = GND;
assign TX_BIT_CTRL_OUT4[100] = GND;
assign TX_BIT_CTRL_OUT4[101] = GND;
assign TX_BIT_CTRL_OUT4[102] = GND;
assign TX_BIT_CTRL_OUT4[103] = GND;
assign TX_BIT_CTRL_OUT4[104] = GND;
assign TX_BIT_CTRL_OUT4[105] = GND;
assign TX_BIT_CTRL_OUT4[106] = GND;
assign TX_BIT_CTRL_OUT4[107] = GND;
assign TX_BIT_CTRL_OUT4[108] = GND;
assign TX_BIT_CTRL_OUT4[109] = GND;
assign TX_BIT_CTRL_OUT4[110] = GND;
assign TX_BIT_CTRL_OUT4[111] = GND;
assign TX_BIT_CTRL_OUT4[112] = GND;
assign TX_BIT_CTRL_OUT4[113] = GND;
assign TX_BIT_CTRL_OUT4[114] = GND;
assign TX_BIT_CTRL_OUT4[115] = GND;
assign TX_BIT_CTRL_OUT4[116] = GND;
assign TX_BIT_CTRL_OUT4[117] = GND;
assign TX_BIT_CTRL_OUT4[118] = GND;
assign TX_BIT_CTRL_OUT4[119] = GND;
assign TX_BIT_CTRL_OUT4[120] = GND;
assign TX_BIT_CTRL_OUT4[121] = GND;
assign TX_BIT_CTRL_OUT4[122] = GND;
assign TX_BIT_CTRL_OUT4[123] = GND;
assign TX_BIT_CTRL_OUT4[124] = GND;
assign TX_BIT_CTRL_OUT4[125] = GND;
assign TX_BIT_CTRL_OUT4[126] = GND;
assign TX_BIT_CTRL_OUT4[127] = GND;
assign TX_BIT_CTRL_OUT4[128] = GND;
assign TX_BIT_CTRL_OUT4[129] = GND;
assign TX_BIT_CTRL_OUT4[130] = GND;
assign TX_BIT_CTRL_OUT4[131] = GND;
assign TX_BIT_CTRL_OUT4[132] = GND;
assign TX_BIT_CTRL_OUT4[133] = GND;
assign TX_BIT_CTRL_OUT4[134] = GND;
assign TX_BIT_CTRL_OUT4[135] = GND;
assign TX_BIT_CTRL_OUT4[136] = GND;
assign TX_BIT_CTRL_OUT4[137] = GND;
assign TX_BIT_CTRL_OUT4[138] = GND;
assign TX_BIT_CTRL_OUT4[139] = GND;
assign TX_BIT_CTRL_OUT4[140] = GND;
assign TX_BIT_CTRL_OUT4[141] = GND;
assign TX_BIT_CTRL_OUT4[142] = GND;
assign TX_BIT_CTRL_OUT4[143] = GND;
assign TX_BIT_CTRL_OUT4[144] = GND;
assign TX_BIT_CTRL_OUT4[145] = GND;
assign TX_BIT_CTRL_OUT4[146] = GND;
assign TX_BIT_CTRL_OUT4[147] = GND;
assign TX_BIT_CTRL_OUT4[148] = GND;
assign TX_BIT_CTRL_OUT4[149] = GND;
assign TX_BIT_CTRL_OUT4[150] = GND;
assign TX_BIT_CTRL_OUT4[151] = GND;
assign TX_BIT_CTRL_OUT4[152] = GND;
assign TX_BIT_CTRL_OUT4[153] = GND;
assign TX_BIT_CTRL_OUT4[154] = GND;
assign TX_BIT_CTRL_OUT4[155] = GND;
assign TX_BIT_CTRL_OUT4[156] = GND;
assign TX_BIT_CTRL_OUT4[157] = GND;
assign TX_BIT_CTRL_OUT4[158] = GND;
assign TX_BIT_CTRL_OUT4[159] = GND;
assign TX_BIT_CTRL_OUT4[200] = GND;
assign TX_BIT_CTRL_OUT4[201] = GND;
assign TX_BIT_CTRL_OUT4[202] = GND;
assign TX_BIT_CTRL_OUT4[203] = GND;
assign TX_BIT_CTRL_OUT4[204] = GND;
assign TX_BIT_CTRL_OUT4[205] = GND;
assign TX_BIT_CTRL_OUT4[206] = GND;
assign TX_BIT_CTRL_OUT4[207] = GND;
assign TX_BIT_CTRL_OUT4[208] = GND;
assign TX_BIT_CTRL_OUT4[209] = GND;
assign TX_BIT_CTRL_OUT4[210] = GND;
assign TX_BIT_CTRL_OUT4[211] = GND;
assign TX_BIT_CTRL_OUT4[212] = GND;
assign TX_BIT_CTRL_OUT4[213] = GND;
assign TX_BIT_CTRL_OUT4[214] = GND;
assign TX_BIT_CTRL_OUT4[215] = GND;
assign TX_BIT_CTRL_OUT4[216] = GND;
assign TX_BIT_CTRL_OUT4[217] = GND;
assign TX_BIT_CTRL_OUT4[218] = GND;
assign TX_BIT_CTRL_OUT4[219] = GND;
assign TX_BIT_CTRL_OUT4[220] = GND;
assign TX_BIT_CTRL_OUT4[221] = GND;
assign TX_BIT_CTRL_OUT4[222] = GND;
assign TX_BIT_CTRL_OUT4[223] = GND;
assign TX_BIT_CTRL_OUT4[224] = GND;
assign TX_BIT_CTRL_OUT4[225] = GND;
assign TX_BIT_CTRL_OUT4[226] = GND;
assign TX_BIT_CTRL_OUT4[227] = GND;
assign TX_BIT_CTRL_OUT4[228] = GND;
assign TX_BIT_CTRL_OUT4[229] = GND;
assign TX_BIT_CTRL_OUT4[230] = GND;
assign TX_BIT_CTRL_OUT4[231] = GND;
assign TX_BIT_CTRL_OUT4[232] = GND;
assign TX_BIT_CTRL_OUT4[233] = GND;
assign TX_BIT_CTRL_OUT4[234] = GND;
assign TX_BIT_CTRL_OUT4[235] = GND;
assign TX_BIT_CTRL_OUT4[236] = GND;
assign TX_BIT_CTRL_OUT4[237] = GND;
assign TX_BIT_CTRL_OUT4[238] = GND;
assign TX_BIT_CTRL_OUT4[239] = GND;
assign TX_BIT_CTRL_OUT4[240] = GND;
assign TX_BIT_CTRL_OUT4[241] = GND;
assign TX_BIT_CTRL_OUT4[242] = GND;
assign TX_BIT_CTRL_OUT4[243] = GND;
assign TX_BIT_CTRL_OUT4[244] = GND;
assign TX_BIT_CTRL_OUT4[245] = GND;
assign TX_BIT_CTRL_OUT4[246] = GND;
assign TX_BIT_CTRL_OUT4[247] = GND;
assign TX_BIT_CTRL_OUT4[248] = GND;
assign TX_BIT_CTRL_OUT4[249] = GND;
assign TX_BIT_CTRL_OUT4[250] = GND;
assign TX_BIT_CTRL_OUT4[251] = GND;
assign TX_BIT_CTRL_OUT4[252] = GND;
assign TX_BIT_CTRL_OUT4[253] = GND;
assign TX_BIT_CTRL_OUT4[254] = GND;
assign TX_BIT_CTRL_OUT4[255] = GND;
assign TX_BIT_CTRL_OUT4[256] = GND;
assign TX_BIT_CTRL_OUT4[257] = GND;
assign TX_BIT_CTRL_OUT4[258] = GND;
assign TX_BIT_CTRL_OUT4[259] = GND;
assign TX_BIT_CTRL_OUT4[260] = GND;
assign TX_BIT_CTRL_OUT4[261] = GND;
assign TX_BIT_CTRL_OUT4[262] = GND;
assign TX_BIT_CTRL_OUT4[263] = GND;
assign TX_BIT_CTRL_OUT4[264] = GND;
assign TX_BIT_CTRL_OUT4[265] = GND;
assign TX_BIT_CTRL_OUT4[266] = GND;
assign TX_BIT_CTRL_OUT4[267] = GND;
assign TX_BIT_CTRL_OUT4[268] = GND;
assign TX_BIT_CTRL_OUT4[269] = GND;
assign TX_BIT_CTRL_OUT4[270] = GND;
assign TX_BIT_CTRL_OUT4[271] = GND;
assign TX_BIT_CTRL_OUT4[272] = GND;
assign TX_BIT_CTRL_OUT4[273] = GND;
assign TX_BIT_CTRL_OUT4[274] = GND;
assign TX_BIT_CTRL_OUT4[275] = GND;
assign TX_BIT_CTRL_OUT4[276] = GND;
assign TX_BIT_CTRL_OUT4[277] = GND;
assign TX_BIT_CTRL_OUT4[278] = GND;
assign TX_BIT_CTRL_OUT4[279] = GND;
assign TX_BIT_CTRL_OUT4[280] = GND;
assign TX_BIT_CTRL_OUT4[281] = GND;
assign TX_BIT_CTRL_OUT4[282] = GND;
assign TX_BIT_CTRL_OUT4[283] = GND;
assign TX_BIT_CTRL_OUT4[284] = GND;
assign TX_BIT_CTRL_OUT4[285] = GND;
assign TX_BIT_CTRL_OUT4[286] = GND;
assign TX_BIT_CTRL_OUT4[287] = GND;
assign TX_BIT_CTRL_OUT4[288] = GND;
assign TX_BIT_CTRL_OUT4[289] = GND;
assign TX_BIT_CTRL_OUT4[290] = GND;
assign TX_BIT_CTRL_OUT4[291] = GND;
assign TX_BIT_CTRL_OUT4[292] = GND;
assign TX_BIT_CTRL_OUT4[293] = GND;
assign TX_BIT_CTRL_OUT4[294] = GND;
assign TX_BIT_CTRL_OUT4[295] = GND;
assign TX_BIT_CTRL_OUT4[296] = GND;
assign TX_BIT_CTRL_OUT4[297] = GND;
assign TX_BIT_CTRL_OUT4[298] = GND;
assign TX_BIT_CTRL_OUT4[299] = GND;
assign TX_BIT_CTRL_OUT4[300] = GND;
assign TX_BIT_CTRL_OUT4[301] = GND;
assign TX_BIT_CTRL_OUT4[302] = GND;
assign TX_BIT_CTRL_OUT4[303] = GND;
assign TX_BIT_CTRL_OUT4[304] = GND;
assign TX_BIT_CTRL_OUT4[305] = GND;
assign TX_BIT_CTRL_OUT4[306] = GND;
assign TX_BIT_CTRL_OUT4[307] = GND;
assign TX_BIT_CTRL_OUT4[308] = GND;
assign TX_BIT_CTRL_OUT4[309] = GND;
assign TX_BIT_CTRL_OUT4[310] = GND;
assign TX_BIT_CTRL_OUT4[311] = GND;
assign TX_BIT_CTRL_OUT4[312] = GND;
assign TX_BIT_CTRL_OUT4[313] = GND;
assign TX_BIT_CTRL_OUT4[314] = GND;
assign TX_BIT_CTRL_OUT4[315] = GND;
assign TX_BIT_CTRL_OUT4[316] = GND;
assign TX_BIT_CTRL_OUT4[317] = GND;
assign TX_BIT_CTRL_OUT4[318] = GND;
assign TX_BIT_CTRL_OUT4[319] = GND;
assign TX_BIT_CTRL_OUT5[0] = GND;
assign TX_BIT_CTRL_OUT5[1] = GND;
assign TX_BIT_CTRL_OUT5[2] = GND;
assign TX_BIT_CTRL_OUT5[3] = GND;
assign TX_BIT_CTRL_OUT5[4] = GND;
assign TX_BIT_CTRL_OUT5[5] = GND;
assign TX_BIT_CTRL_OUT5[6] = GND;
assign TX_BIT_CTRL_OUT5[7] = GND;
assign TX_BIT_CTRL_OUT5[8] = GND;
assign TX_BIT_CTRL_OUT5[9] = GND;
assign TX_BIT_CTRL_OUT5[10] = GND;
assign TX_BIT_CTRL_OUT5[11] = GND;
assign TX_BIT_CTRL_OUT5[12] = GND;
assign TX_BIT_CTRL_OUT5[13] = GND;
assign TX_BIT_CTRL_OUT5[14] = GND;
assign TX_BIT_CTRL_OUT5[15] = GND;
assign TX_BIT_CTRL_OUT5[16] = GND;
assign TX_BIT_CTRL_OUT5[17] = GND;
assign TX_BIT_CTRL_OUT5[18] = GND;
assign TX_BIT_CTRL_OUT5[19] = GND;
assign TX_BIT_CTRL_OUT5[20] = GND;
assign TX_BIT_CTRL_OUT5[21] = GND;
assign TX_BIT_CTRL_OUT5[22] = GND;
assign TX_BIT_CTRL_OUT5[23] = GND;
assign TX_BIT_CTRL_OUT5[24] = GND;
assign TX_BIT_CTRL_OUT5[25] = GND;
assign TX_BIT_CTRL_OUT5[26] = GND;
assign TX_BIT_CTRL_OUT5[27] = GND;
assign TX_BIT_CTRL_OUT5[28] = GND;
assign TX_BIT_CTRL_OUT5[29] = GND;
assign TX_BIT_CTRL_OUT5[30] = GND;
assign TX_BIT_CTRL_OUT5[31] = GND;
assign TX_BIT_CTRL_OUT5[32] = GND;
assign TX_BIT_CTRL_OUT5[33] = GND;
assign TX_BIT_CTRL_OUT5[34] = GND;
assign TX_BIT_CTRL_OUT5[35] = GND;
assign TX_BIT_CTRL_OUT5[36] = GND;
assign TX_BIT_CTRL_OUT5[37] = GND;
assign TX_BIT_CTRL_OUT5[38] = GND;
assign TX_BIT_CTRL_OUT5[39] = GND;
assign TX_BIT_CTRL_OUT5[40] = GND;
assign TX_BIT_CTRL_OUT5[41] = GND;
assign TX_BIT_CTRL_OUT5[42] = GND;
assign TX_BIT_CTRL_OUT5[43] = GND;
assign TX_BIT_CTRL_OUT5[44] = GND;
assign TX_BIT_CTRL_OUT5[45] = GND;
assign TX_BIT_CTRL_OUT5[46] = GND;
assign TX_BIT_CTRL_OUT5[47] = GND;
assign TX_BIT_CTRL_OUT5[48] = GND;
assign TX_BIT_CTRL_OUT5[49] = GND;
assign TX_BIT_CTRL_OUT5[50] = GND;
assign TX_BIT_CTRL_OUT5[51] = GND;
assign TX_BIT_CTRL_OUT5[52] = GND;
assign TX_BIT_CTRL_OUT5[53] = GND;
assign TX_BIT_CTRL_OUT5[54] = GND;
assign TX_BIT_CTRL_OUT5[55] = GND;
assign TX_BIT_CTRL_OUT5[56] = GND;
assign TX_BIT_CTRL_OUT5[57] = GND;
assign TX_BIT_CTRL_OUT5[58] = GND;
assign TX_BIT_CTRL_OUT5[59] = GND;
assign TX_BIT_CTRL_OUT5[60] = GND;
assign TX_BIT_CTRL_OUT5[61] = GND;
assign TX_BIT_CTRL_OUT5[62] = GND;
assign TX_BIT_CTRL_OUT5[63] = GND;
assign TX_BIT_CTRL_OUT5[64] = GND;
assign TX_BIT_CTRL_OUT5[65] = GND;
assign TX_BIT_CTRL_OUT5[66] = GND;
assign TX_BIT_CTRL_OUT5[67] = GND;
assign TX_BIT_CTRL_OUT5[68] = GND;
assign TX_BIT_CTRL_OUT5[69] = GND;
assign TX_BIT_CTRL_OUT5[70] = GND;
assign TX_BIT_CTRL_OUT5[71] = GND;
assign TX_BIT_CTRL_OUT5[72] = GND;
assign TX_BIT_CTRL_OUT5[73] = GND;
assign TX_BIT_CTRL_OUT5[74] = GND;
assign TX_BIT_CTRL_OUT5[75] = GND;
assign TX_BIT_CTRL_OUT5[76] = GND;
assign TX_BIT_CTRL_OUT5[77] = GND;
assign TX_BIT_CTRL_OUT5[78] = GND;
assign TX_BIT_CTRL_OUT5[79] = GND;
assign TX_BIT_CTRL_OUT5[80] = GND;
assign TX_BIT_CTRL_OUT5[81] = GND;
assign TX_BIT_CTRL_OUT5[82] = GND;
assign TX_BIT_CTRL_OUT5[83] = GND;
assign TX_BIT_CTRL_OUT5[84] = GND;
assign TX_BIT_CTRL_OUT5[85] = GND;
assign TX_BIT_CTRL_OUT5[86] = GND;
assign TX_BIT_CTRL_OUT5[87] = GND;
assign TX_BIT_CTRL_OUT5[88] = GND;
assign TX_BIT_CTRL_OUT5[89] = GND;
assign TX_BIT_CTRL_OUT5[90] = GND;
assign TX_BIT_CTRL_OUT5[91] = GND;
assign TX_BIT_CTRL_OUT5[92] = GND;
assign TX_BIT_CTRL_OUT5[93] = GND;
assign TX_BIT_CTRL_OUT5[94] = GND;
assign TX_BIT_CTRL_OUT5[95] = GND;
assign TX_BIT_CTRL_OUT5[96] = GND;
assign TX_BIT_CTRL_OUT5[97] = GND;
assign TX_BIT_CTRL_OUT5[98] = GND;
assign TX_BIT_CTRL_OUT5[99] = GND;
assign TX_BIT_CTRL_OUT5[100] = GND;
assign TX_BIT_CTRL_OUT5[101] = GND;
assign TX_BIT_CTRL_OUT5[102] = GND;
assign TX_BIT_CTRL_OUT5[103] = GND;
assign TX_BIT_CTRL_OUT5[104] = GND;
assign TX_BIT_CTRL_OUT5[105] = GND;
assign TX_BIT_CTRL_OUT5[106] = GND;
assign TX_BIT_CTRL_OUT5[107] = GND;
assign TX_BIT_CTRL_OUT5[108] = GND;
assign TX_BIT_CTRL_OUT5[109] = GND;
assign TX_BIT_CTRL_OUT5[110] = GND;
assign TX_BIT_CTRL_OUT5[111] = GND;
assign TX_BIT_CTRL_OUT5[112] = GND;
assign TX_BIT_CTRL_OUT5[113] = GND;
assign TX_BIT_CTRL_OUT5[114] = GND;
assign TX_BIT_CTRL_OUT5[115] = GND;
assign TX_BIT_CTRL_OUT5[116] = GND;
assign TX_BIT_CTRL_OUT5[117] = GND;
assign TX_BIT_CTRL_OUT5[118] = GND;
assign TX_BIT_CTRL_OUT5[119] = GND;
assign TX_BIT_CTRL_OUT5[120] = GND;
assign TX_BIT_CTRL_OUT5[121] = GND;
assign TX_BIT_CTRL_OUT5[122] = GND;
assign TX_BIT_CTRL_OUT5[123] = GND;
assign TX_BIT_CTRL_OUT5[124] = GND;
assign TX_BIT_CTRL_OUT5[125] = GND;
assign TX_BIT_CTRL_OUT5[126] = GND;
assign TX_BIT_CTRL_OUT5[127] = GND;
assign TX_BIT_CTRL_OUT5[128] = GND;
assign TX_BIT_CTRL_OUT5[129] = GND;
assign TX_BIT_CTRL_OUT5[130] = GND;
assign TX_BIT_CTRL_OUT5[131] = GND;
assign TX_BIT_CTRL_OUT5[132] = GND;
assign TX_BIT_CTRL_OUT5[133] = GND;
assign TX_BIT_CTRL_OUT5[134] = GND;
assign TX_BIT_CTRL_OUT5[135] = GND;
assign TX_BIT_CTRL_OUT5[136] = GND;
assign TX_BIT_CTRL_OUT5[137] = GND;
assign TX_BIT_CTRL_OUT5[138] = GND;
assign TX_BIT_CTRL_OUT5[139] = GND;
assign TX_BIT_CTRL_OUT5[140] = GND;
assign TX_BIT_CTRL_OUT5[141] = GND;
assign TX_BIT_CTRL_OUT5[142] = GND;
assign TX_BIT_CTRL_OUT5[143] = GND;
assign TX_BIT_CTRL_OUT5[144] = GND;
assign TX_BIT_CTRL_OUT5[145] = GND;
assign TX_BIT_CTRL_OUT5[146] = GND;
assign TX_BIT_CTRL_OUT5[147] = GND;
assign TX_BIT_CTRL_OUT5[148] = GND;
assign TX_BIT_CTRL_OUT5[149] = GND;
assign TX_BIT_CTRL_OUT5[150] = GND;
assign TX_BIT_CTRL_OUT5[151] = GND;
assign TX_BIT_CTRL_OUT5[152] = GND;
assign TX_BIT_CTRL_OUT5[153] = GND;
assign TX_BIT_CTRL_OUT5[154] = GND;
assign TX_BIT_CTRL_OUT5[155] = GND;
assign TX_BIT_CTRL_OUT5[156] = GND;
assign TX_BIT_CTRL_OUT5[157] = GND;
assign TX_BIT_CTRL_OUT5[158] = GND;
assign TX_BIT_CTRL_OUT5[159] = GND;
assign TX_BIT_CTRL_OUT5[200] = GND;
assign TX_BIT_CTRL_OUT5[201] = GND;
assign TX_BIT_CTRL_OUT5[202] = GND;
assign TX_BIT_CTRL_OUT5[203] = GND;
assign TX_BIT_CTRL_OUT5[204] = GND;
assign TX_BIT_CTRL_OUT5[205] = GND;
assign TX_BIT_CTRL_OUT5[206] = GND;
assign TX_BIT_CTRL_OUT5[207] = GND;
assign TX_BIT_CTRL_OUT5[208] = GND;
assign TX_BIT_CTRL_OUT5[209] = GND;
assign TX_BIT_CTRL_OUT5[210] = GND;
assign TX_BIT_CTRL_OUT5[211] = GND;
assign TX_BIT_CTRL_OUT5[212] = GND;
assign TX_BIT_CTRL_OUT5[213] = GND;
assign TX_BIT_CTRL_OUT5[214] = GND;
assign TX_BIT_CTRL_OUT5[215] = GND;
assign TX_BIT_CTRL_OUT5[216] = GND;
assign TX_BIT_CTRL_OUT5[217] = GND;
assign TX_BIT_CTRL_OUT5[218] = GND;
assign TX_BIT_CTRL_OUT5[219] = GND;
assign TX_BIT_CTRL_OUT5[220] = GND;
assign TX_BIT_CTRL_OUT5[221] = GND;
assign TX_BIT_CTRL_OUT5[222] = GND;
assign TX_BIT_CTRL_OUT5[223] = GND;
assign TX_BIT_CTRL_OUT5[224] = GND;
assign TX_BIT_CTRL_OUT5[225] = GND;
assign TX_BIT_CTRL_OUT5[226] = GND;
assign TX_BIT_CTRL_OUT5[227] = GND;
assign TX_BIT_CTRL_OUT5[228] = GND;
assign TX_BIT_CTRL_OUT5[229] = GND;
assign TX_BIT_CTRL_OUT5[230] = GND;
assign TX_BIT_CTRL_OUT5[231] = GND;
assign TX_BIT_CTRL_OUT5[232] = GND;
assign TX_BIT_CTRL_OUT5[233] = GND;
assign TX_BIT_CTRL_OUT5[234] = GND;
assign TX_BIT_CTRL_OUT5[235] = GND;
assign TX_BIT_CTRL_OUT5[236] = GND;
assign TX_BIT_CTRL_OUT5[237] = GND;
assign TX_BIT_CTRL_OUT5[238] = GND;
assign TX_BIT_CTRL_OUT5[239] = GND;
assign TX_BIT_CTRL_OUT5[240] = GND;
assign TX_BIT_CTRL_OUT5[241] = GND;
assign TX_BIT_CTRL_OUT5[242] = GND;
assign TX_BIT_CTRL_OUT5[243] = GND;
assign TX_BIT_CTRL_OUT5[244] = GND;
assign TX_BIT_CTRL_OUT5[245] = GND;
assign TX_BIT_CTRL_OUT5[246] = GND;
assign TX_BIT_CTRL_OUT5[247] = GND;
assign TX_BIT_CTRL_OUT5[248] = GND;
assign TX_BIT_CTRL_OUT5[249] = GND;
assign TX_BIT_CTRL_OUT5[250] = GND;
assign TX_BIT_CTRL_OUT5[251] = GND;
assign TX_BIT_CTRL_OUT5[252] = GND;
assign TX_BIT_CTRL_OUT5[253] = GND;
assign TX_BIT_CTRL_OUT5[254] = GND;
assign TX_BIT_CTRL_OUT5[255] = GND;
assign TX_BIT_CTRL_OUT5[256] = GND;
assign TX_BIT_CTRL_OUT5[257] = GND;
assign TX_BIT_CTRL_OUT5[258] = GND;
assign TX_BIT_CTRL_OUT5[259] = GND;
assign TX_BIT_CTRL_OUT5[260] = GND;
assign TX_BIT_CTRL_OUT5[261] = GND;
assign TX_BIT_CTRL_OUT5[262] = GND;
assign TX_BIT_CTRL_OUT5[263] = GND;
assign TX_BIT_CTRL_OUT5[264] = GND;
assign TX_BIT_CTRL_OUT5[265] = GND;
assign TX_BIT_CTRL_OUT5[266] = GND;
assign TX_BIT_CTRL_OUT5[267] = GND;
assign TX_BIT_CTRL_OUT5[268] = GND;
assign TX_BIT_CTRL_OUT5[269] = GND;
assign TX_BIT_CTRL_OUT5[270] = GND;
assign TX_BIT_CTRL_OUT5[271] = GND;
assign TX_BIT_CTRL_OUT5[272] = GND;
assign TX_BIT_CTRL_OUT5[273] = GND;
assign TX_BIT_CTRL_OUT5[274] = GND;
assign TX_BIT_CTRL_OUT5[275] = GND;
assign TX_BIT_CTRL_OUT5[276] = GND;
assign TX_BIT_CTRL_OUT5[277] = GND;
assign TX_BIT_CTRL_OUT5[278] = GND;
assign TX_BIT_CTRL_OUT5[279] = GND;
assign TX_BIT_CTRL_OUT5[280] = GND;
assign TX_BIT_CTRL_OUT5[281] = GND;
assign TX_BIT_CTRL_OUT5[282] = GND;
assign TX_BIT_CTRL_OUT5[283] = GND;
assign TX_BIT_CTRL_OUT5[284] = GND;
assign TX_BIT_CTRL_OUT5[285] = GND;
assign TX_BIT_CTRL_OUT5[286] = GND;
assign TX_BIT_CTRL_OUT5[287] = GND;
assign TX_BIT_CTRL_OUT5[288] = GND;
assign TX_BIT_CTRL_OUT5[289] = GND;
assign TX_BIT_CTRL_OUT5[290] = GND;
assign TX_BIT_CTRL_OUT5[291] = GND;
assign TX_BIT_CTRL_OUT5[292] = GND;
assign TX_BIT_CTRL_OUT5[293] = GND;
assign TX_BIT_CTRL_OUT5[294] = GND;
assign TX_BIT_CTRL_OUT5[295] = GND;
assign TX_BIT_CTRL_OUT5[296] = GND;
assign TX_BIT_CTRL_OUT5[297] = GND;
assign TX_BIT_CTRL_OUT5[298] = GND;
assign TX_BIT_CTRL_OUT5[299] = GND;
assign TX_BIT_CTRL_OUT5[300] = GND;
assign TX_BIT_CTRL_OUT5[301] = GND;
assign TX_BIT_CTRL_OUT5[302] = GND;
assign TX_BIT_CTRL_OUT5[303] = GND;
assign TX_BIT_CTRL_OUT5[304] = GND;
assign TX_BIT_CTRL_OUT5[305] = GND;
assign TX_BIT_CTRL_OUT5[306] = GND;
assign TX_BIT_CTRL_OUT5[307] = GND;
assign TX_BIT_CTRL_OUT5[308] = GND;
assign TX_BIT_CTRL_OUT5[309] = GND;
assign TX_BIT_CTRL_OUT5[310] = GND;
assign TX_BIT_CTRL_OUT5[311] = GND;
assign TX_BIT_CTRL_OUT5[312] = GND;
assign TX_BIT_CTRL_OUT5[313] = GND;
assign TX_BIT_CTRL_OUT5[314] = GND;
assign TX_BIT_CTRL_OUT5[315] = GND;
assign TX_BIT_CTRL_OUT5[316] = GND;
assign TX_BIT_CTRL_OUT5[317] = GND;
assign TX_BIT_CTRL_OUT5[318] = GND;
assign TX_BIT_CTRL_OUT5[319] = GND;
assign TX_BIT_CTRL_OUT6[0] = GND;
assign TX_BIT_CTRL_OUT6[1] = GND;
assign TX_BIT_CTRL_OUT6[2] = GND;
assign TX_BIT_CTRL_OUT6[3] = GND;
assign TX_BIT_CTRL_OUT6[4] = GND;
assign TX_BIT_CTRL_OUT6[5] = GND;
assign TX_BIT_CTRL_OUT6[6] = GND;
assign TX_BIT_CTRL_OUT6[7] = GND;
assign TX_BIT_CTRL_OUT6[8] = GND;
assign TX_BIT_CTRL_OUT6[9] = GND;
assign TX_BIT_CTRL_OUT6[10] = GND;
assign TX_BIT_CTRL_OUT6[11] = GND;
assign TX_BIT_CTRL_OUT6[12] = GND;
assign TX_BIT_CTRL_OUT6[13] = GND;
assign TX_BIT_CTRL_OUT6[14] = GND;
assign TX_BIT_CTRL_OUT6[15] = GND;
assign TX_BIT_CTRL_OUT6[16] = GND;
assign TX_BIT_CTRL_OUT6[17] = GND;
assign TX_BIT_CTRL_OUT6[18] = GND;
assign TX_BIT_CTRL_OUT6[19] = GND;
assign TX_BIT_CTRL_OUT6[20] = GND;
assign TX_BIT_CTRL_OUT6[21] = GND;
assign TX_BIT_CTRL_OUT6[22] = GND;
assign TX_BIT_CTRL_OUT6[23] = GND;
assign TX_BIT_CTRL_OUT6[24] = GND;
assign TX_BIT_CTRL_OUT6[25] = GND;
assign TX_BIT_CTRL_OUT6[26] = GND;
assign TX_BIT_CTRL_OUT6[27] = GND;
assign TX_BIT_CTRL_OUT6[28] = GND;
assign TX_BIT_CTRL_OUT6[29] = GND;
assign TX_BIT_CTRL_OUT6[30] = GND;
assign TX_BIT_CTRL_OUT6[31] = GND;
assign TX_BIT_CTRL_OUT6[32] = GND;
assign TX_BIT_CTRL_OUT6[33] = GND;
assign TX_BIT_CTRL_OUT6[34] = GND;
assign TX_BIT_CTRL_OUT6[35] = GND;
assign TX_BIT_CTRL_OUT6[36] = GND;
assign TX_BIT_CTRL_OUT6[37] = GND;
assign TX_BIT_CTRL_OUT6[38] = GND;
assign TX_BIT_CTRL_OUT6[39] = GND;
assign TX_BIT_CTRL_OUT6[40] = GND;
assign TX_BIT_CTRL_OUT6[41] = GND;
assign TX_BIT_CTRL_OUT6[42] = GND;
assign TX_BIT_CTRL_OUT6[43] = GND;
assign TX_BIT_CTRL_OUT6[44] = GND;
assign TX_BIT_CTRL_OUT6[45] = GND;
assign TX_BIT_CTRL_OUT6[46] = GND;
assign TX_BIT_CTRL_OUT6[47] = GND;
assign TX_BIT_CTRL_OUT6[48] = GND;
assign TX_BIT_CTRL_OUT6[49] = GND;
assign TX_BIT_CTRL_OUT6[50] = GND;
assign TX_BIT_CTRL_OUT6[51] = GND;
assign TX_BIT_CTRL_OUT6[52] = GND;
assign TX_BIT_CTRL_OUT6[53] = GND;
assign TX_BIT_CTRL_OUT6[54] = GND;
assign TX_BIT_CTRL_OUT6[55] = GND;
assign TX_BIT_CTRL_OUT6[56] = GND;
assign TX_BIT_CTRL_OUT6[57] = GND;
assign TX_BIT_CTRL_OUT6[58] = GND;
assign TX_BIT_CTRL_OUT6[59] = GND;
assign TX_BIT_CTRL_OUT6[60] = GND;
assign TX_BIT_CTRL_OUT6[61] = GND;
assign TX_BIT_CTRL_OUT6[62] = GND;
assign TX_BIT_CTRL_OUT6[63] = GND;
assign TX_BIT_CTRL_OUT6[64] = GND;
assign TX_BIT_CTRL_OUT6[65] = GND;
assign TX_BIT_CTRL_OUT6[66] = GND;
assign TX_BIT_CTRL_OUT6[67] = GND;
assign TX_BIT_CTRL_OUT6[68] = GND;
assign TX_BIT_CTRL_OUT6[69] = GND;
assign TX_BIT_CTRL_OUT6[70] = GND;
assign TX_BIT_CTRL_OUT6[71] = GND;
assign TX_BIT_CTRL_OUT6[72] = GND;
assign TX_BIT_CTRL_OUT6[73] = GND;
assign TX_BIT_CTRL_OUT6[74] = GND;
assign TX_BIT_CTRL_OUT6[75] = GND;
assign TX_BIT_CTRL_OUT6[76] = GND;
assign TX_BIT_CTRL_OUT6[77] = GND;
assign TX_BIT_CTRL_OUT6[78] = GND;
assign TX_BIT_CTRL_OUT6[79] = GND;
assign TX_BIT_CTRL_OUT6[80] = GND;
assign TX_BIT_CTRL_OUT6[81] = GND;
assign TX_BIT_CTRL_OUT6[82] = GND;
assign TX_BIT_CTRL_OUT6[83] = GND;
assign TX_BIT_CTRL_OUT6[84] = GND;
assign TX_BIT_CTRL_OUT6[85] = GND;
assign TX_BIT_CTRL_OUT6[86] = GND;
assign TX_BIT_CTRL_OUT6[87] = GND;
assign TX_BIT_CTRL_OUT6[88] = GND;
assign TX_BIT_CTRL_OUT6[89] = GND;
assign TX_BIT_CTRL_OUT6[90] = GND;
assign TX_BIT_CTRL_OUT6[91] = GND;
assign TX_BIT_CTRL_OUT6[92] = GND;
assign TX_BIT_CTRL_OUT6[93] = GND;
assign TX_BIT_CTRL_OUT6[94] = GND;
assign TX_BIT_CTRL_OUT6[95] = GND;
assign TX_BIT_CTRL_OUT6[96] = GND;
assign TX_BIT_CTRL_OUT6[97] = GND;
assign TX_BIT_CTRL_OUT6[98] = GND;
assign TX_BIT_CTRL_OUT6[99] = GND;
assign TX_BIT_CTRL_OUT6[100] = GND;
assign TX_BIT_CTRL_OUT6[101] = GND;
assign TX_BIT_CTRL_OUT6[102] = GND;
assign TX_BIT_CTRL_OUT6[103] = GND;
assign TX_BIT_CTRL_OUT6[104] = GND;
assign TX_BIT_CTRL_OUT6[105] = GND;
assign TX_BIT_CTRL_OUT6[106] = GND;
assign TX_BIT_CTRL_OUT6[107] = GND;
assign TX_BIT_CTRL_OUT6[108] = GND;
assign TX_BIT_CTRL_OUT6[109] = GND;
assign TX_BIT_CTRL_OUT6[110] = GND;
assign TX_BIT_CTRL_OUT6[111] = GND;
assign TX_BIT_CTRL_OUT6[112] = GND;
assign TX_BIT_CTRL_OUT6[113] = GND;
assign TX_BIT_CTRL_OUT6[114] = GND;
assign TX_BIT_CTRL_OUT6[115] = GND;
assign TX_BIT_CTRL_OUT6[116] = GND;
assign TX_BIT_CTRL_OUT6[117] = GND;
assign TX_BIT_CTRL_OUT6[118] = GND;
assign TX_BIT_CTRL_OUT6[119] = GND;
assign TX_BIT_CTRL_OUT6[120] = GND;
assign TX_BIT_CTRL_OUT6[121] = GND;
assign TX_BIT_CTRL_OUT6[122] = GND;
assign TX_BIT_CTRL_OUT6[123] = GND;
assign TX_BIT_CTRL_OUT6[124] = GND;
assign TX_BIT_CTRL_OUT6[125] = GND;
assign TX_BIT_CTRL_OUT6[126] = GND;
assign TX_BIT_CTRL_OUT6[127] = GND;
assign TX_BIT_CTRL_OUT6[128] = GND;
assign TX_BIT_CTRL_OUT6[129] = GND;
assign TX_BIT_CTRL_OUT6[130] = GND;
assign TX_BIT_CTRL_OUT6[131] = GND;
assign TX_BIT_CTRL_OUT6[132] = GND;
assign TX_BIT_CTRL_OUT6[133] = GND;
assign TX_BIT_CTRL_OUT6[134] = GND;
assign TX_BIT_CTRL_OUT6[135] = GND;
assign TX_BIT_CTRL_OUT6[136] = GND;
assign TX_BIT_CTRL_OUT6[137] = GND;
assign TX_BIT_CTRL_OUT6[138] = GND;
assign TX_BIT_CTRL_OUT6[139] = GND;
assign TX_BIT_CTRL_OUT6[140] = GND;
assign TX_BIT_CTRL_OUT6[141] = GND;
assign TX_BIT_CTRL_OUT6[142] = GND;
assign TX_BIT_CTRL_OUT6[143] = GND;
assign TX_BIT_CTRL_OUT6[144] = GND;
assign TX_BIT_CTRL_OUT6[145] = GND;
assign TX_BIT_CTRL_OUT6[146] = GND;
assign TX_BIT_CTRL_OUT6[147] = GND;
assign TX_BIT_CTRL_OUT6[148] = GND;
assign TX_BIT_CTRL_OUT6[149] = GND;
assign TX_BIT_CTRL_OUT6[150] = GND;
assign TX_BIT_CTRL_OUT6[151] = GND;
assign TX_BIT_CTRL_OUT6[152] = GND;
assign TX_BIT_CTRL_OUT6[153] = GND;
assign TX_BIT_CTRL_OUT6[154] = GND;
assign TX_BIT_CTRL_OUT6[155] = GND;
assign TX_BIT_CTRL_OUT6[156] = GND;
assign TX_BIT_CTRL_OUT6[157] = GND;
assign TX_BIT_CTRL_OUT6[158] = GND;
assign TX_BIT_CTRL_OUT6[159] = GND;
assign TX_BIT_CTRL_OUT6[160] = GND;
assign TX_BIT_CTRL_OUT6[161] = GND;
assign TX_BIT_CTRL_OUT6[162] = GND;
assign TX_BIT_CTRL_OUT6[163] = GND;
assign TX_BIT_CTRL_OUT6[164] = GND;
assign TX_BIT_CTRL_OUT6[165] = GND;
assign TX_BIT_CTRL_OUT6[166] = GND;
assign TX_BIT_CTRL_OUT6[167] = GND;
assign TX_BIT_CTRL_OUT6[168] = GND;
assign TX_BIT_CTRL_OUT6[169] = GND;
assign TX_BIT_CTRL_OUT6[170] = GND;
assign TX_BIT_CTRL_OUT6[171] = GND;
assign TX_BIT_CTRL_OUT6[172] = GND;
assign TX_BIT_CTRL_OUT6[173] = GND;
assign TX_BIT_CTRL_OUT6[174] = GND;
assign TX_BIT_CTRL_OUT6[175] = GND;
assign TX_BIT_CTRL_OUT6[176] = GND;
assign TX_BIT_CTRL_OUT6[177] = GND;
assign TX_BIT_CTRL_OUT6[178] = GND;
assign TX_BIT_CTRL_OUT6[179] = GND;
assign TX_BIT_CTRL_OUT6[180] = GND;
assign TX_BIT_CTRL_OUT6[181] = GND;
assign TX_BIT_CTRL_OUT6[182] = GND;
assign TX_BIT_CTRL_OUT6[183] = GND;
assign TX_BIT_CTRL_OUT6[184] = GND;
assign TX_BIT_CTRL_OUT6[185] = GND;
assign TX_BIT_CTRL_OUT6[186] = GND;
assign TX_BIT_CTRL_OUT6[187] = GND;
assign TX_BIT_CTRL_OUT6[188] = GND;
assign TX_BIT_CTRL_OUT6[189] = GND;
assign TX_BIT_CTRL_OUT6[190] = GND;
assign TX_BIT_CTRL_OUT6[191] = GND;
assign TX_BIT_CTRL_OUT6[192] = GND;
assign TX_BIT_CTRL_OUT6[193] = GND;
assign TX_BIT_CTRL_OUT6[194] = GND;
assign TX_BIT_CTRL_OUT6[195] = GND;
assign TX_BIT_CTRL_OUT6[196] = GND;
assign TX_BIT_CTRL_OUT6[197] = GND;
assign TX_BIT_CTRL_OUT6[198] = GND;
assign TX_BIT_CTRL_OUT6[199] = GND;
assign TX_BIT_CTRL_OUT6[200] = GND;
assign TX_BIT_CTRL_OUT6[201] = GND;
assign TX_BIT_CTRL_OUT6[202] = GND;
assign TX_BIT_CTRL_OUT6[203] = GND;
assign TX_BIT_CTRL_OUT6[204] = GND;
assign TX_BIT_CTRL_OUT6[205] = GND;
assign TX_BIT_CTRL_OUT6[206] = GND;
assign TX_BIT_CTRL_OUT6[207] = GND;
assign TX_BIT_CTRL_OUT6[208] = GND;
assign TX_BIT_CTRL_OUT6[209] = GND;
assign TX_BIT_CTRL_OUT6[210] = GND;
assign TX_BIT_CTRL_OUT6[211] = GND;
assign TX_BIT_CTRL_OUT6[212] = GND;
assign TX_BIT_CTRL_OUT6[213] = GND;
assign TX_BIT_CTRL_OUT6[214] = GND;
assign TX_BIT_CTRL_OUT6[215] = GND;
assign TX_BIT_CTRL_OUT6[216] = GND;
assign TX_BIT_CTRL_OUT6[217] = GND;
assign TX_BIT_CTRL_OUT6[218] = GND;
assign TX_BIT_CTRL_OUT6[219] = GND;
assign TX_BIT_CTRL_OUT6[220] = GND;
assign TX_BIT_CTRL_OUT6[221] = GND;
assign TX_BIT_CTRL_OUT6[222] = GND;
assign TX_BIT_CTRL_OUT6[223] = GND;
assign TX_BIT_CTRL_OUT6[224] = GND;
assign TX_BIT_CTRL_OUT6[225] = GND;
assign TX_BIT_CTRL_OUT6[226] = GND;
assign TX_BIT_CTRL_OUT6[227] = GND;
assign TX_BIT_CTRL_OUT6[228] = GND;
assign TX_BIT_CTRL_OUT6[229] = GND;
assign TX_BIT_CTRL_OUT6[230] = GND;
assign TX_BIT_CTRL_OUT6[231] = GND;
assign TX_BIT_CTRL_OUT6[232] = GND;
assign TX_BIT_CTRL_OUT6[233] = GND;
assign TX_BIT_CTRL_OUT6[234] = GND;
assign TX_BIT_CTRL_OUT6[235] = GND;
assign TX_BIT_CTRL_OUT6[236] = GND;
assign TX_BIT_CTRL_OUT6[237] = GND;
assign TX_BIT_CTRL_OUT6[238] = GND;
assign TX_BIT_CTRL_OUT6[239] = GND;
assign TX_BIT_CTRL_OUT6[240] = GND;
assign TX_BIT_CTRL_OUT6[241] = GND;
assign TX_BIT_CTRL_OUT6[242] = GND;
assign TX_BIT_CTRL_OUT6[243] = GND;
assign TX_BIT_CTRL_OUT6[244] = GND;
assign TX_BIT_CTRL_OUT6[245] = GND;
assign TX_BIT_CTRL_OUT6[246] = GND;
assign TX_BIT_CTRL_OUT6[247] = GND;
assign TX_BIT_CTRL_OUT6[248] = GND;
assign TX_BIT_CTRL_OUT6[249] = GND;
assign TX_BIT_CTRL_OUT6[250] = GND;
assign TX_BIT_CTRL_OUT6[251] = GND;
assign TX_BIT_CTRL_OUT6[252] = GND;
assign TX_BIT_CTRL_OUT6[253] = GND;
assign TX_BIT_CTRL_OUT6[254] = GND;
assign TX_BIT_CTRL_OUT6[255] = GND;
assign TX_BIT_CTRL_OUT6[256] = GND;
assign TX_BIT_CTRL_OUT6[257] = GND;
assign TX_BIT_CTRL_OUT6[258] = GND;
assign TX_BIT_CTRL_OUT6[259] = GND;
assign TX_BIT_CTRL_OUT6[260] = GND;
assign TX_BIT_CTRL_OUT6[261] = GND;
assign TX_BIT_CTRL_OUT6[262] = GND;
assign TX_BIT_CTRL_OUT6[263] = GND;
assign TX_BIT_CTRL_OUT6[264] = GND;
assign TX_BIT_CTRL_OUT6[265] = GND;
assign TX_BIT_CTRL_OUT6[266] = GND;
assign TX_BIT_CTRL_OUT6[267] = GND;
assign TX_BIT_CTRL_OUT6[268] = GND;
assign TX_BIT_CTRL_OUT6[269] = GND;
assign TX_BIT_CTRL_OUT6[270] = GND;
assign TX_BIT_CTRL_OUT6[271] = GND;
assign TX_BIT_CTRL_OUT6[272] = GND;
assign TX_BIT_CTRL_OUT6[273] = GND;
assign TX_BIT_CTRL_OUT6[274] = GND;
assign TX_BIT_CTRL_OUT6[275] = GND;
assign TX_BIT_CTRL_OUT6[276] = GND;
assign TX_BIT_CTRL_OUT6[277] = GND;
assign TX_BIT_CTRL_OUT6[278] = GND;
assign TX_BIT_CTRL_OUT6[279] = GND;
assign TX_BIT_CTRL_OUT6[280] = GND;
assign TX_BIT_CTRL_OUT6[281] = GND;
assign TX_BIT_CTRL_OUT6[282] = GND;
assign TX_BIT_CTRL_OUT6[283] = GND;
assign TX_BIT_CTRL_OUT6[284] = GND;
assign TX_BIT_CTRL_OUT6[285] = GND;
assign TX_BIT_CTRL_OUT6[286] = GND;
assign TX_BIT_CTRL_OUT6[287] = GND;
assign TX_BIT_CTRL_OUT6[288] = GND;
assign TX_BIT_CTRL_OUT6[289] = GND;
assign TX_BIT_CTRL_OUT6[290] = GND;
assign TX_BIT_CTRL_OUT6[291] = GND;
assign TX_BIT_CTRL_OUT6[292] = GND;
assign TX_BIT_CTRL_OUT6[293] = GND;
assign TX_BIT_CTRL_OUT6[294] = GND;
assign TX_BIT_CTRL_OUT6[295] = GND;
assign TX_BIT_CTRL_OUT6[296] = GND;
assign TX_BIT_CTRL_OUT6[297] = GND;
assign TX_BIT_CTRL_OUT6[298] = GND;
assign TX_BIT_CTRL_OUT6[299] = GND;
assign TX_BIT_CTRL_OUT6[300] = GND;
assign TX_BIT_CTRL_OUT6[301] = GND;
assign TX_BIT_CTRL_OUT6[302] = GND;
assign TX_BIT_CTRL_OUT6[303] = GND;
assign TX_BIT_CTRL_OUT6[304] = GND;
assign TX_BIT_CTRL_OUT6[305] = GND;
assign TX_BIT_CTRL_OUT6[306] = GND;
assign TX_BIT_CTRL_OUT6[307] = GND;
assign TX_BIT_CTRL_OUT6[308] = GND;
assign TX_BIT_CTRL_OUT6[309] = GND;
assign TX_BIT_CTRL_OUT6[310] = GND;
assign TX_BIT_CTRL_OUT6[311] = GND;
assign TX_BIT_CTRL_OUT6[312] = GND;
assign TX_BIT_CTRL_OUT6[313] = GND;
assign TX_BIT_CTRL_OUT6[314] = GND;
assign TX_BIT_CTRL_OUT6[315] = GND;
assign TX_BIT_CTRL_OUT6[316] = GND;
assign TX_BIT_CTRL_OUT6[317] = GND;
assign TX_BIT_CTRL_OUT6[318] = GND;
assign TX_BIT_CTRL_OUT6[319] = GND;
assign DLY_RDY[0] = VCC;
assign DLY_RDY[1] = VCC;
assign DLY_RDY[2] = VCC;
assign DLY_RDY[3] = VCC;
assign DLY_RDY[4] = GND;
assign DLY_RDY[5] = GND;
assign DLY_RDY[6] = VCC;
assign DLY_RDY[7] = VCC;
assign VTC_RDY[0] = VCC;
assign VTC_RDY[1] = VCC;
assign VTC_RDY[2] = VCC;
assign VTC_RDY[3] = VCC;
assign VTC_RDY[4] = GND;
assign VTC_RDY[5] = GND;
assign VTC_RDY[6] = VCC;
assign VTC_RDY[7] = VCC;
endmodule /* hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_0s_16s_0s_0s_32s_ULTRASCALE_PLUS_Z1_FB1_uD */

(* haps_ip_type="hstdm" *)module hstdm_ultrascale_bitslice_control_8s_40s_DIV2_32s_0s_32s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uD (
  RX_BIT_CTRL_OUT0,
  RX_BIT_CTRL_OUT1,
  RX_BIT_CTRL_OUT2,
  RX_BIT_CTRL_OUT3,
  RX_BIT_CTRL_OUT4,
  RX_BIT_CTRL_OUT5,
  RX_BIT_CTRL_OUT6,
  TX_BIT_CTRL_OUT0,
  TX_BIT_CTRL_OUT1,
  TX_BIT_CTRL_OUT2,
  TX_BIT_CTRL_OUT3,
  TX_BIT_CTRL_OUT4,
  TX_BIT_CTRL_OUT5,
  TX_BIT_CTRL_OUT6,
  RX_BIT_CTRL_IN0,
  RX_BIT_CTRL_IN1,
  RX_BIT_CTRL_IN2,
  RX_BIT_CTRL_IN3,
  RX_BIT_CTRL_IN4,
  RX_BIT_CTRL_IN5,
  RX_BIT_CTRL_IN6,
  TX_BIT_CTRL_IN0,
  TX_BIT_CTRL_IN1,
  TX_BIT_CTRL_IN2,
  TX_BIT_CTRL_IN3,
  TX_BIT_CTRL_IN4,
  TX_BIT_CTRL_IN5,
  TX_BIT_CTRL_IN6,
  DLY_RDY,
  VTC_RDY,
  PLL_CLK,
  RST,
  EN_VTC,
  RIU_ADDR,
  RIU_CLK,
  RIU_NIBBLE_SEL_LOWER,
  RIU_NIBBLE_SEL_UPPER,
  RIU_WR_DATA,
  RIU_WR_EN
)
;
output [319:0] RX_BIT_CTRL_OUT0 ;
output [319:0] RX_BIT_CTRL_OUT1 ;
output [319:0] RX_BIT_CTRL_OUT2 ;
output [319:0] RX_BIT_CTRL_OUT3 ;
output [319:0] RX_BIT_CTRL_OUT4 ;
output [319:0] RX_BIT_CTRL_OUT5 ;
output [319:0] RX_BIT_CTRL_OUT6 ;
output [319:0] TX_BIT_CTRL_OUT0 ;
output [319:0] TX_BIT_CTRL_OUT1 ;
output [319:0] TX_BIT_CTRL_OUT2 ;
output [319:0] TX_BIT_CTRL_OUT3 ;
output [319:0] TX_BIT_CTRL_OUT4 ;
output [319:0] TX_BIT_CTRL_OUT5 ;
output [319:0] TX_BIT_CTRL_OUT6 ;
input [319:0] RX_BIT_CTRL_IN0 ;
input [319:0] RX_BIT_CTRL_IN1 ;
input [319:0] RX_BIT_CTRL_IN2 ;
input [319:0] RX_BIT_CTRL_IN3 ;
input [319:0] RX_BIT_CTRL_IN4 ;
input [319:0] RX_BIT_CTRL_IN5 ;
input [319:0] RX_BIT_CTRL_IN6 ;
input [319:0] TX_BIT_CTRL_IN0 ;
input [319:0] TX_BIT_CTRL_IN1 ;
input [319:0] TX_BIT_CTRL_IN2 ;
input [319:0] TX_BIT_CTRL_IN3 ;
input [319:0] TX_BIT_CTRL_IN4 ;
input [319:0] TX_BIT_CTRL_IN5 ;
input [319:0] TX_BIT_CTRL_IN6 ;
output [7:0] DLY_RDY ;
output [7:0] VTC_RDY ;
input PLL_CLK ;
input RST ;
input EN_VTC ;
input [5:0] RIU_ADDR ;
input RIU_CLK ;
input RIU_NIBBLE_SEL_LOWER ;
input RIU_NIBBLE_SEL_UPPER ;
input [15:0] RIU_WR_DATA ;
input RIU_WR_EN ;
wire PLL_CLK ;
wire RST ;
wire EN_VTC ;
wire RIU_CLK ;
wire RIU_NIBBLE_SEL_LOWER ;
wire RIU_NIBBLE_SEL_UPPER ;
wire RIU_WR_EN ;
wire [239:200] RX_BIT_CTRL_OUT1_1;
wire [239:200] RX_BIT_CTRL_OUT6_1;
wire [239:200] TX_BIT_CTRL_OUT1_1;
wire [239:200] TX_BIT_CTRL_OUT6_1;
wire [5:5] DLY_RDY_1;
wire [5:5] VTC_RDY_1;
wire [5:5] clk_to_ext_north;
wire [5:5] clk_to_ext_south;
wire [6:0] \NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control ;
wire [5:5] nclk_nibble_out;
wire [5:5] pclk_nibble_out;
wire [15:0] \NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_1 ;
wire [39:0] \NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_3 ;
wire \NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_2  ;
wire GND ;
wire VCC ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
// @225:8066
(* haps_ip_type="hstdm_native_bitslice_ctrl" *)  BITSLICE_CONTROL \NIBBLE[5].BITSLICE_CTRL.bitslice_control  (
	.CLK_TO_EXT_NORTH(clk_to_ext_north[5]),
	.CLK_TO_EXT_SOUTH(clk_to_ext_south[5]),
	.DLY_RDY(DLY_RDY_1[5]),
	.DYN_DCI(\NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control [6:0]),
	.NCLK_NIBBLE_OUT(nclk_nibble_out[5]),
	.PCLK_NIBBLE_OUT(pclk_nibble_out[5]),
	.RIU_RD_DATA(\NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_1 [15:0]),
	.RIU_VALID(\NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_2 ),
	.RX_BIT_CTRL_OUT0(RX_BIT_CTRL_OUT0[239:200]),
	.RX_BIT_CTRL_OUT1(RX_BIT_CTRL_OUT1_1[239:200]),
	.RX_BIT_CTRL_OUT2(RX_BIT_CTRL_OUT2[239:200]),
	.RX_BIT_CTRL_OUT3(RX_BIT_CTRL_OUT3[239:200]),
	.RX_BIT_CTRL_OUT4(RX_BIT_CTRL_OUT4[239:200]),
	.RX_BIT_CTRL_OUT5(RX_BIT_CTRL_OUT5[239:200]),
	.RX_BIT_CTRL_OUT6(RX_BIT_CTRL_OUT6_1[239:200]),
	.TX_BIT_CTRL_OUT0(TX_BIT_CTRL_OUT0[239:200]),
	.TX_BIT_CTRL_OUT1(TX_BIT_CTRL_OUT1_1[239:200]),
	.TX_BIT_CTRL_OUT2(TX_BIT_CTRL_OUT2[239:200]),
	.TX_BIT_CTRL_OUT3(TX_BIT_CTRL_OUT3[239:200]),
	.TX_BIT_CTRL_OUT4(TX_BIT_CTRL_OUT4[239:200]),
	.TX_BIT_CTRL_OUT5(TX_BIT_CTRL_OUT5[239:200]),
	.TX_BIT_CTRL_OUT6(TX_BIT_CTRL_OUT6_1[239:200]),
	.TX_BIT_CTRL_OUT_TRI(\NIBBLE[5].BITSLICE_CTRL.un1_bitslice_control_3 [39:0]),
	.VTC_RDY(VTC_RDY_1[5]),
	.CLK_FROM_EXT(VCC),
	.EN_VTC(GND),
	.NCLK_NIBBLE_IN(GND),
	.PCLK_NIBBLE_IN(GND),
	.PHY_RDEN({VCC, VCC, VCC, VCC}),
	.PLL_CLK(PLL_CLK),
	.REFCLK(GND),
	.RIU_ADDR({GND, GND, GND, GND, GND, GND}),
	.RIU_CLK(RIU_CLK),
	.RIU_NIBBLE_SEL(GND),
	.RIU_WR_DATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RIU_WR_EN(GND),
	.RST(RST),
	.RX_BIT_CTRL_IN0(RX_BIT_CTRL_IN0[239:200]),
	.RX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN2(RX_BIT_CTRL_IN2[239:200]),
	.RX_BIT_CTRL_IN3(RX_BIT_CTRL_IN3[239:200]),
	.RX_BIT_CTRL_IN4(RX_BIT_CTRL_IN4[239:200]),
	.RX_BIT_CTRL_IN5(RX_BIT_CTRL_IN5[239:200]),
	.RX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TBYTE_IN({GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN0(TX_BIT_CTRL_IN0[239:200]),
	.TX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN2(TX_BIT_CTRL_IN2[239:200]),
	.TX_BIT_CTRL_IN3(TX_BIT_CTRL_IN3[239:200]),
	.TX_BIT_CTRL_IN4(TX_BIT_CTRL_IN4[239:200]),
	.TX_BIT_CTRL_IN5(TX_BIT_CTRL_IN5[239:200]),
	.TX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN_TRI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND})
);
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .CTRL_CLK="EXTERNAL";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .DIV_MODE="DIV2";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .EN_CLK_TO_EXT_NORTH="DISABLE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .EN_CLK_TO_EXT_SOUTH="DISABLE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .EN_OTHER_NCLK="FALSE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .EN_OTHER_PCLK="FALSE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .IDLY_VT_TRACK="FALSE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .ODLY_VT_TRACK="FALSE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .QDLY_VT_TRACK="FALSE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .REFCLK_SRC="PLLCLK";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .RX_GATING="DISABLE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .SELF_CALIBRATE="DISABLE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .SERIAL_MODE="FALSE";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .SIM_DEVICE="ULTRASCALE_PLUS";
defparam \NIBBLE[5].BITSLICE_CTRL.bitslice_control .TX_GATING="DISABLE";
assign RX_BIT_CTRL_OUT0[0] = GND;
assign RX_BIT_CTRL_OUT0[1] = GND;
assign RX_BIT_CTRL_OUT0[2] = GND;
assign RX_BIT_CTRL_OUT0[3] = GND;
assign RX_BIT_CTRL_OUT0[4] = GND;
assign RX_BIT_CTRL_OUT0[5] = GND;
assign RX_BIT_CTRL_OUT0[6] = GND;
assign RX_BIT_CTRL_OUT0[7] = GND;
assign RX_BIT_CTRL_OUT0[8] = GND;
assign RX_BIT_CTRL_OUT0[9] = GND;
assign RX_BIT_CTRL_OUT0[10] = GND;
assign RX_BIT_CTRL_OUT0[11] = GND;
assign RX_BIT_CTRL_OUT0[12] = GND;
assign RX_BIT_CTRL_OUT0[13] = GND;
assign RX_BIT_CTRL_OUT0[14] = GND;
assign RX_BIT_CTRL_OUT0[15] = GND;
assign RX_BIT_CTRL_OUT0[16] = GND;
assign RX_BIT_CTRL_OUT0[17] = GND;
assign RX_BIT_CTRL_OUT0[18] = GND;
assign RX_BIT_CTRL_OUT0[19] = GND;
assign RX_BIT_CTRL_OUT0[20] = GND;
assign RX_BIT_CTRL_OUT0[21] = GND;
assign RX_BIT_CTRL_OUT0[22] = GND;
assign RX_BIT_CTRL_OUT0[23] = GND;
assign RX_BIT_CTRL_OUT0[24] = GND;
assign RX_BIT_CTRL_OUT0[25] = GND;
assign RX_BIT_CTRL_OUT0[26] = GND;
assign RX_BIT_CTRL_OUT0[27] = GND;
assign RX_BIT_CTRL_OUT0[28] = GND;
assign RX_BIT_CTRL_OUT0[29] = GND;
assign RX_BIT_CTRL_OUT0[30] = GND;
assign RX_BIT_CTRL_OUT0[31] = GND;
assign RX_BIT_CTRL_OUT0[32] = GND;
assign RX_BIT_CTRL_OUT0[33] = GND;
assign RX_BIT_CTRL_OUT0[34] = GND;
assign RX_BIT_CTRL_OUT0[35] = GND;
assign RX_BIT_CTRL_OUT0[36] = GND;
assign RX_BIT_CTRL_OUT0[37] = GND;
assign RX_BIT_CTRL_OUT0[38] = GND;
assign RX_BIT_CTRL_OUT0[39] = GND;
assign RX_BIT_CTRL_OUT0[40] = GND;
assign RX_BIT_CTRL_OUT0[41] = GND;
assign RX_BIT_CTRL_OUT0[42] = GND;
assign RX_BIT_CTRL_OUT0[43] = GND;
assign RX_BIT_CTRL_OUT0[44] = GND;
assign RX_BIT_CTRL_OUT0[45] = GND;
assign RX_BIT_CTRL_OUT0[46] = GND;
assign RX_BIT_CTRL_OUT0[47] = GND;
assign RX_BIT_CTRL_OUT0[48] = GND;
assign RX_BIT_CTRL_OUT0[49] = GND;
assign RX_BIT_CTRL_OUT0[50] = GND;
assign RX_BIT_CTRL_OUT0[51] = GND;
assign RX_BIT_CTRL_OUT0[52] = GND;
assign RX_BIT_CTRL_OUT0[53] = GND;
assign RX_BIT_CTRL_OUT0[54] = GND;
assign RX_BIT_CTRL_OUT0[55] = GND;
assign RX_BIT_CTRL_OUT0[56] = GND;
assign RX_BIT_CTRL_OUT0[57] = GND;
assign RX_BIT_CTRL_OUT0[58] = GND;
assign RX_BIT_CTRL_OUT0[59] = GND;
assign RX_BIT_CTRL_OUT0[60] = GND;
assign RX_BIT_CTRL_OUT0[61] = GND;
assign RX_BIT_CTRL_OUT0[62] = GND;
assign RX_BIT_CTRL_OUT0[63] = GND;
assign RX_BIT_CTRL_OUT0[64] = GND;
assign RX_BIT_CTRL_OUT0[65] = GND;
assign RX_BIT_CTRL_OUT0[66] = GND;
assign RX_BIT_CTRL_OUT0[67] = GND;
assign RX_BIT_CTRL_OUT0[68] = GND;
assign RX_BIT_CTRL_OUT0[69] = GND;
assign RX_BIT_CTRL_OUT0[70] = GND;
assign RX_BIT_CTRL_OUT0[71] = GND;
assign RX_BIT_CTRL_OUT0[72] = GND;
assign RX_BIT_CTRL_OUT0[73] = GND;
assign RX_BIT_CTRL_OUT0[74] = GND;
assign RX_BIT_CTRL_OUT0[75] = GND;
assign RX_BIT_CTRL_OUT0[76] = GND;
assign RX_BIT_CTRL_OUT0[77] = GND;
assign RX_BIT_CTRL_OUT0[78] = GND;
assign RX_BIT_CTRL_OUT0[79] = GND;
assign RX_BIT_CTRL_OUT0[80] = GND;
assign RX_BIT_CTRL_OUT0[81] = GND;
assign RX_BIT_CTRL_OUT0[82] = GND;
assign RX_BIT_CTRL_OUT0[83] = GND;
assign RX_BIT_CTRL_OUT0[84] = GND;
assign RX_BIT_CTRL_OUT0[85] = GND;
assign RX_BIT_CTRL_OUT0[86] = GND;
assign RX_BIT_CTRL_OUT0[87] = GND;
assign RX_BIT_CTRL_OUT0[88] = GND;
assign RX_BIT_CTRL_OUT0[89] = GND;
assign RX_BIT_CTRL_OUT0[90] = GND;
assign RX_BIT_CTRL_OUT0[91] = GND;
assign RX_BIT_CTRL_OUT0[92] = GND;
assign RX_BIT_CTRL_OUT0[93] = GND;
assign RX_BIT_CTRL_OUT0[94] = GND;
assign RX_BIT_CTRL_OUT0[95] = GND;
assign RX_BIT_CTRL_OUT0[96] = GND;
assign RX_BIT_CTRL_OUT0[97] = GND;
assign RX_BIT_CTRL_OUT0[98] = GND;
assign RX_BIT_CTRL_OUT0[99] = GND;
assign RX_BIT_CTRL_OUT0[100] = GND;
assign RX_BIT_CTRL_OUT0[101] = GND;
assign RX_BIT_CTRL_OUT0[102] = GND;
assign RX_BIT_CTRL_OUT0[103] = GND;
assign RX_BIT_CTRL_OUT0[104] = GND;
assign RX_BIT_CTRL_OUT0[105] = GND;
assign RX_BIT_CTRL_OUT0[106] = GND;
assign RX_BIT_CTRL_OUT0[107] = GND;
assign RX_BIT_CTRL_OUT0[108] = GND;
assign RX_BIT_CTRL_OUT0[109] = GND;
assign RX_BIT_CTRL_OUT0[110] = GND;
assign RX_BIT_CTRL_OUT0[111] = GND;
assign RX_BIT_CTRL_OUT0[112] = GND;
assign RX_BIT_CTRL_OUT0[113] = GND;
assign RX_BIT_CTRL_OUT0[114] = GND;
assign RX_BIT_CTRL_OUT0[115] = GND;
assign RX_BIT_CTRL_OUT0[116] = GND;
assign RX_BIT_CTRL_OUT0[117] = GND;
assign RX_BIT_CTRL_OUT0[118] = GND;
assign RX_BIT_CTRL_OUT0[119] = GND;
assign RX_BIT_CTRL_OUT0[120] = GND;
assign RX_BIT_CTRL_OUT0[121] = GND;
assign RX_BIT_CTRL_OUT0[122] = GND;
assign RX_BIT_CTRL_OUT0[123] = GND;
assign RX_BIT_CTRL_OUT0[124] = GND;
assign RX_BIT_CTRL_OUT0[125] = GND;
assign RX_BIT_CTRL_OUT0[126] = GND;
assign RX_BIT_CTRL_OUT0[127] = GND;
assign RX_BIT_CTRL_OUT0[128] = GND;
assign RX_BIT_CTRL_OUT0[129] = GND;
assign RX_BIT_CTRL_OUT0[130] = GND;
assign RX_BIT_CTRL_OUT0[131] = GND;
assign RX_BIT_CTRL_OUT0[132] = GND;
assign RX_BIT_CTRL_OUT0[133] = GND;
assign RX_BIT_CTRL_OUT0[134] = GND;
assign RX_BIT_CTRL_OUT0[135] = GND;
assign RX_BIT_CTRL_OUT0[136] = GND;
assign RX_BIT_CTRL_OUT0[137] = GND;
assign RX_BIT_CTRL_OUT0[138] = GND;
assign RX_BIT_CTRL_OUT0[139] = GND;
assign RX_BIT_CTRL_OUT0[140] = GND;
assign RX_BIT_CTRL_OUT0[141] = GND;
assign RX_BIT_CTRL_OUT0[142] = GND;
assign RX_BIT_CTRL_OUT0[143] = GND;
assign RX_BIT_CTRL_OUT0[144] = GND;
assign RX_BIT_CTRL_OUT0[145] = GND;
assign RX_BIT_CTRL_OUT0[146] = GND;
assign RX_BIT_CTRL_OUT0[147] = GND;
assign RX_BIT_CTRL_OUT0[148] = GND;
assign RX_BIT_CTRL_OUT0[149] = GND;
assign RX_BIT_CTRL_OUT0[150] = GND;
assign RX_BIT_CTRL_OUT0[151] = GND;
assign RX_BIT_CTRL_OUT0[152] = GND;
assign RX_BIT_CTRL_OUT0[153] = GND;
assign RX_BIT_CTRL_OUT0[154] = GND;
assign RX_BIT_CTRL_OUT0[155] = GND;
assign RX_BIT_CTRL_OUT0[156] = GND;
assign RX_BIT_CTRL_OUT0[157] = GND;
assign RX_BIT_CTRL_OUT0[158] = GND;
assign RX_BIT_CTRL_OUT0[159] = GND;
assign RX_BIT_CTRL_OUT0[160] = GND;
assign RX_BIT_CTRL_OUT0[161] = GND;
assign RX_BIT_CTRL_OUT0[162] = GND;
assign RX_BIT_CTRL_OUT0[163] = GND;
assign RX_BIT_CTRL_OUT0[164] = GND;
assign RX_BIT_CTRL_OUT0[165] = GND;
assign RX_BIT_CTRL_OUT0[166] = GND;
assign RX_BIT_CTRL_OUT0[167] = GND;
assign RX_BIT_CTRL_OUT0[168] = GND;
assign RX_BIT_CTRL_OUT0[169] = GND;
assign RX_BIT_CTRL_OUT0[170] = GND;
assign RX_BIT_CTRL_OUT0[171] = GND;
assign RX_BIT_CTRL_OUT0[172] = GND;
assign RX_BIT_CTRL_OUT0[173] = GND;
assign RX_BIT_CTRL_OUT0[174] = GND;
assign RX_BIT_CTRL_OUT0[175] = GND;
assign RX_BIT_CTRL_OUT0[176] = GND;
assign RX_BIT_CTRL_OUT0[177] = GND;
assign RX_BIT_CTRL_OUT0[178] = GND;
assign RX_BIT_CTRL_OUT0[179] = GND;
assign RX_BIT_CTRL_OUT0[180] = GND;
assign RX_BIT_CTRL_OUT0[181] = GND;
assign RX_BIT_CTRL_OUT0[182] = GND;
assign RX_BIT_CTRL_OUT0[183] = GND;
assign RX_BIT_CTRL_OUT0[184] = GND;
assign RX_BIT_CTRL_OUT0[185] = GND;
assign RX_BIT_CTRL_OUT0[186] = GND;
assign RX_BIT_CTRL_OUT0[187] = GND;
assign RX_BIT_CTRL_OUT0[188] = GND;
assign RX_BIT_CTRL_OUT0[189] = GND;
assign RX_BIT_CTRL_OUT0[190] = GND;
assign RX_BIT_CTRL_OUT0[191] = GND;
assign RX_BIT_CTRL_OUT0[192] = GND;
assign RX_BIT_CTRL_OUT0[193] = GND;
assign RX_BIT_CTRL_OUT0[194] = GND;
assign RX_BIT_CTRL_OUT0[195] = GND;
assign RX_BIT_CTRL_OUT0[196] = GND;
assign RX_BIT_CTRL_OUT0[197] = GND;
assign RX_BIT_CTRL_OUT0[198] = GND;
assign RX_BIT_CTRL_OUT0[199] = GND;
assign RX_BIT_CTRL_OUT0[240] = GND;
assign RX_BIT_CTRL_OUT0[241] = GND;
assign RX_BIT_CTRL_OUT0[242] = GND;
assign RX_BIT_CTRL_OUT0[243] = GND;
assign RX_BIT_CTRL_OUT0[244] = GND;
assign RX_BIT_CTRL_OUT0[245] = GND;
assign RX_BIT_CTRL_OUT0[246] = GND;
assign RX_BIT_CTRL_OUT0[247] = GND;
assign RX_BIT_CTRL_OUT0[248] = GND;
assign RX_BIT_CTRL_OUT0[249] = GND;
assign RX_BIT_CTRL_OUT0[250] = GND;
assign RX_BIT_CTRL_OUT0[251] = GND;
assign RX_BIT_CTRL_OUT0[252] = GND;
assign RX_BIT_CTRL_OUT0[253] = GND;
assign RX_BIT_CTRL_OUT0[254] = GND;
assign RX_BIT_CTRL_OUT0[255] = GND;
assign RX_BIT_CTRL_OUT0[256] = GND;
assign RX_BIT_CTRL_OUT0[257] = GND;
assign RX_BIT_CTRL_OUT0[258] = GND;
assign RX_BIT_CTRL_OUT0[259] = GND;
assign RX_BIT_CTRL_OUT0[260] = GND;
assign RX_BIT_CTRL_OUT0[261] = GND;
assign RX_BIT_CTRL_OUT0[262] = GND;
assign RX_BIT_CTRL_OUT0[263] = GND;
assign RX_BIT_CTRL_OUT0[264] = GND;
assign RX_BIT_CTRL_OUT0[265] = GND;
assign RX_BIT_CTRL_OUT0[266] = GND;
assign RX_BIT_CTRL_OUT0[267] = GND;
assign RX_BIT_CTRL_OUT0[268] = GND;
assign RX_BIT_CTRL_OUT0[269] = GND;
assign RX_BIT_CTRL_OUT0[270] = GND;
assign RX_BIT_CTRL_OUT0[271] = GND;
assign RX_BIT_CTRL_OUT0[272] = GND;
assign RX_BIT_CTRL_OUT0[273] = GND;
assign RX_BIT_CTRL_OUT0[274] = GND;
assign RX_BIT_CTRL_OUT0[275] = GND;
assign RX_BIT_CTRL_OUT0[276] = GND;
assign RX_BIT_CTRL_OUT0[277] = GND;
assign RX_BIT_CTRL_OUT0[278] = GND;
assign RX_BIT_CTRL_OUT0[279] = GND;
assign RX_BIT_CTRL_OUT0[280] = GND;
assign RX_BIT_CTRL_OUT0[281] = GND;
assign RX_BIT_CTRL_OUT0[282] = GND;
assign RX_BIT_CTRL_OUT0[283] = GND;
assign RX_BIT_CTRL_OUT0[284] = GND;
assign RX_BIT_CTRL_OUT0[285] = GND;
assign RX_BIT_CTRL_OUT0[286] = GND;
assign RX_BIT_CTRL_OUT0[287] = GND;
assign RX_BIT_CTRL_OUT0[288] = GND;
assign RX_BIT_CTRL_OUT0[289] = GND;
assign RX_BIT_CTRL_OUT0[290] = GND;
assign RX_BIT_CTRL_OUT0[291] = GND;
assign RX_BIT_CTRL_OUT0[292] = GND;
assign RX_BIT_CTRL_OUT0[293] = GND;
assign RX_BIT_CTRL_OUT0[294] = GND;
assign RX_BIT_CTRL_OUT0[295] = GND;
assign RX_BIT_CTRL_OUT0[296] = GND;
assign RX_BIT_CTRL_OUT0[297] = GND;
assign RX_BIT_CTRL_OUT0[298] = GND;
assign RX_BIT_CTRL_OUT0[299] = GND;
assign RX_BIT_CTRL_OUT0[300] = GND;
assign RX_BIT_CTRL_OUT0[301] = GND;
assign RX_BIT_CTRL_OUT0[302] = GND;
assign RX_BIT_CTRL_OUT0[303] = GND;
assign RX_BIT_CTRL_OUT0[304] = GND;
assign RX_BIT_CTRL_OUT0[305] = GND;
assign RX_BIT_CTRL_OUT0[306] = GND;
assign RX_BIT_CTRL_OUT0[307] = GND;
assign RX_BIT_CTRL_OUT0[308] = GND;
assign RX_BIT_CTRL_OUT0[309] = GND;
assign RX_BIT_CTRL_OUT0[310] = GND;
assign RX_BIT_CTRL_OUT0[311] = GND;
assign RX_BIT_CTRL_OUT0[312] = GND;
assign RX_BIT_CTRL_OUT0[313] = GND;
assign RX_BIT_CTRL_OUT0[314] = GND;
assign RX_BIT_CTRL_OUT0[315] = GND;
assign RX_BIT_CTRL_OUT0[316] = GND;
assign RX_BIT_CTRL_OUT0[317] = GND;
assign RX_BIT_CTRL_OUT0[318] = GND;
assign RX_BIT_CTRL_OUT0[319] = GND;
assign RX_BIT_CTRL_OUT1[0] = GND;
assign RX_BIT_CTRL_OUT1[1] = GND;
assign RX_BIT_CTRL_OUT1[2] = GND;
assign RX_BIT_CTRL_OUT1[3] = GND;
assign RX_BIT_CTRL_OUT1[4] = GND;
assign RX_BIT_CTRL_OUT1[5] = GND;
assign RX_BIT_CTRL_OUT1[6] = GND;
assign RX_BIT_CTRL_OUT1[7] = GND;
assign RX_BIT_CTRL_OUT1[8] = GND;
assign RX_BIT_CTRL_OUT1[9] = GND;
assign RX_BIT_CTRL_OUT1[10] = GND;
assign RX_BIT_CTRL_OUT1[11] = GND;
assign RX_BIT_CTRL_OUT1[12] = GND;
assign RX_BIT_CTRL_OUT1[13] = GND;
assign RX_BIT_CTRL_OUT1[14] = GND;
assign RX_BIT_CTRL_OUT1[15] = GND;
assign RX_BIT_CTRL_OUT1[16] = GND;
assign RX_BIT_CTRL_OUT1[17] = GND;
assign RX_BIT_CTRL_OUT1[18] = GND;
assign RX_BIT_CTRL_OUT1[19] = GND;
assign RX_BIT_CTRL_OUT1[20] = GND;
assign RX_BIT_CTRL_OUT1[21] = GND;
assign RX_BIT_CTRL_OUT1[22] = GND;
assign RX_BIT_CTRL_OUT1[23] = GND;
assign RX_BIT_CTRL_OUT1[24] = GND;
assign RX_BIT_CTRL_OUT1[25] = GND;
assign RX_BIT_CTRL_OUT1[26] = GND;
assign RX_BIT_CTRL_OUT1[27] = GND;
assign RX_BIT_CTRL_OUT1[28] = GND;
assign RX_BIT_CTRL_OUT1[29] = GND;
assign RX_BIT_CTRL_OUT1[30] = GND;
assign RX_BIT_CTRL_OUT1[31] = GND;
assign RX_BIT_CTRL_OUT1[32] = GND;
assign RX_BIT_CTRL_OUT1[33] = GND;
assign RX_BIT_CTRL_OUT1[34] = GND;
assign RX_BIT_CTRL_OUT1[35] = GND;
assign RX_BIT_CTRL_OUT1[36] = GND;
assign RX_BIT_CTRL_OUT1[37] = GND;
assign RX_BIT_CTRL_OUT1[38] = GND;
assign RX_BIT_CTRL_OUT1[39] = GND;
assign RX_BIT_CTRL_OUT1[40] = GND;
assign RX_BIT_CTRL_OUT1[41] = GND;
assign RX_BIT_CTRL_OUT1[42] = GND;
assign RX_BIT_CTRL_OUT1[43] = GND;
assign RX_BIT_CTRL_OUT1[44] = GND;
assign RX_BIT_CTRL_OUT1[45] = GND;
assign RX_BIT_CTRL_OUT1[46] = GND;
assign RX_BIT_CTRL_OUT1[47] = GND;
assign RX_BIT_CTRL_OUT1[48] = GND;
assign RX_BIT_CTRL_OUT1[49] = GND;
assign RX_BIT_CTRL_OUT1[50] = GND;
assign RX_BIT_CTRL_OUT1[51] = GND;
assign RX_BIT_CTRL_OUT1[52] = GND;
assign RX_BIT_CTRL_OUT1[53] = GND;
assign RX_BIT_CTRL_OUT1[54] = GND;
assign RX_BIT_CTRL_OUT1[55] = GND;
assign RX_BIT_CTRL_OUT1[56] = GND;
assign RX_BIT_CTRL_OUT1[57] = GND;
assign RX_BIT_CTRL_OUT1[58] = GND;
assign RX_BIT_CTRL_OUT1[59] = GND;
assign RX_BIT_CTRL_OUT1[60] = GND;
assign RX_BIT_CTRL_OUT1[61] = GND;
assign RX_BIT_CTRL_OUT1[62] = GND;
assign RX_BIT_CTRL_OUT1[63] = GND;
assign RX_BIT_CTRL_OUT1[64] = GND;
assign RX_BIT_CTRL_OUT1[65] = GND;
assign RX_BIT_CTRL_OUT1[66] = GND;
assign RX_BIT_CTRL_OUT1[67] = GND;
assign RX_BIT_CTRL_OUT1[68] = GND;
assign RX_BIT_CTRL_OUT1[69] = GND;
assign RX_BIT_CTRL_OUT1[70] = GND;
assign RX_BIT_CTRL_OUT1[71] = GND;
assign RX_BIT_CTRL_OUT1[72] = GND;
assign RX_BIT_CTRL_OUT1[73] = GND;
assign RX_BIT_CTRL_OUT1[74] = GND;
assign RX_BIT_CTRL_OUT1[75] = GND;
assign RX_BIT_CTRL_OUT1[76] = GND;
assign RX_BIT_CTRL_OUT1[77] = GND;
assign RX_BIT_CTRL_OUT1[78] = GND;
assign RX_BIT_CTRL_OUT1[79] = GND;
assign RX_BIT_CTRL_OUT1[80] = GND;
assign RX_BIT_CTRL_OUT1[81] = GND;
assign RX_BIT_CTRL_OUT1[82] = GND;
assign RX_BIT_CTRL_OUT1[83] = GND;
assign RX_BIT_CTRL_OUT1[84] = GND;
assign RX_BIT_CTRL_OUT1[85] = GND;
assign RX_BIT_CTRL_OUT1[86] = GND;
assign RX_BIT_CTRL_OUT1[87] = GND;
assign RX_BIT_CTRL_OUT1[88] = GND;
assign RX_BIT_CTRL_OUT1[89] = GND;
assign RX_BIT_CTRL_OUT1[90] = GND;
assign RX_BIT_CTRL_OUT1[91] = GND;
assign RX_BIT_CTRL_OUT1[92] = GND;
assign RX_BIT_CTRL_OUT1[93] = GND;
assign RX_BIT_CTRL_OUT1[94] = GND;
assign RX_BIT_CTRL_OUT1[95] = GND;
assign RX_BIT_CTRL_OUT1[96] = GND;
assign RX_BIT_CTRL_OUT1[97] = GND;
assign RX_BIT_CTRL_OUT1[98] = GND;
assign RX_BIT_CTRL_OUT1[99] = GND;
assign RX_BIT_CTRL_OUT1[100] = GND;
assign RX_BIT_CTRL_OUT1[101] = GND;
assign RX_BIT_CTRL_OUT1[102] = GND;
assign RX_BIT_CTRL_OUT1[103] = GND;
assign RX_BIT_CTRL_OUT1[104] = GND;
assign RX_BIT_CTRL_OUT1[105] = GND;
assign RX_BIT_CTRL_OUT1[106] = GND;
assign RX_BIT_CTRL_OUT1[107] = GND;
assign RX_BIT_CTRL_OUT1[108] = GND;
assign RX_BIT_CTRL_OUT1[109] = GND;
assign RX_BIT_CTRL_OUT1[110] = GND;
assign RX_BIT_CTRL_OUT1[111] = GND;
assign RX_BIT_CTRL_OUT1[112] = GND;
assign RX_BIT_CTRL_OUT1[113] = GND;
assign RX_BIT_CTRL_OUT1[114] = GND;
assign RX_BIT_CTRL_OUT1[115] = GND;
assign RX_BIT_CTRL_OUT1[116] = GND;
assign RX_BIT_CTRL_OUT1[117] = GND;
assign RX_BIT_CTRL_OUT1[118] = GND;
assign RX_BIT_CTRL_OUT1[119] = GND;
assign RX_BIT_CTRL_OUT1[120] = GND;
assign RX_BIT_CTRL_OUT1[121] = GND;
assign RX_BIT_CTRL_OUT1[122] = GND;
assign RX_BIT_CTRL_OUT1[123] = GND;
assign RX_BIT_CTRL_OUT1[124] = GND;
assign RX_BIT_CTRL_OUT1[125] = GND;
assign RX_BIT_CTRL_OUT1[126] = GND;
assign RX_BIT_CTRL_OUT1[127] = GND;
assign RX_BIT_CTRL_OUT1[128] = GND;
assign RX_BIT_CTRL_OUT1[129] = GND;
assign RX_BIT_CTRL_OUT1[130] = GND;
assign RX_BIT_CTRL_OUT1[131] = GND;
assign RX_BIT_CTRL_OUT1[132] = GND;
assign RX_BIT_CTRL_OUT1[133] = GND;
assign RX_BIT_CTRL_OUT1[134] = GND;
assign RX_BIT_CTRL_OUT1[135] = GND;
assign RX_BIT_CTRL_OUT1[136] = GND;
assign RX_BIT_CTRL_OUT1[137] = GND;
assign RX_BIT_CTRL_OUT1[138] = GND;
assign RX_BIT_CTRL_OUT1[139] = GND;
assign RX_BIT_CTRL_OUT1[140] = GND;
assign RX_BIT_CTRL_OUT1[141] = GND;
assign RX_BIT_CTRL_OUT1[142] = GND;
assign RX_BIT_CTRL_OUT1[143] = GND;
assign RX_BIT_CTRL_OUT1[144] = GND;
assign RX_BIT_CTRL_OUT1[145] = GND;
assign RX_BIT_CTRL_OUT1[146] = GND;
assign RX_BIT_CTRL_OUT1[147] = GND;
assign RX_BIT_CTRL_OUT1[148] = GND;
assign RX_BIT_CTRL_OUT1[149] = GND;
assign RX_BIT_CTRL_OUT1[150] = GND;
assign RX_BIT_CTRL_OUT1[151] = GND;
assign RX_BIT_CTRL_OUT1[152] = GND;
assign RX_BIT_CTRL_OUT1[153] = GND;
assign RX_BIT_CTRL_OUT1[154] = GND;
assign RX_BIT_CTRL_OUT1[155] = GND;
assign RX_BIT_CTRL_OUT1[156] = GND;
assign RX_BIT_CTRL_OUT1[157] = GND;
assign RX_BIT_CTRL_OUT1[158] = GND;
assign RX_BIT_CTRL_OUT1[159] = GND;
assign RX_BIT_CTRL_OUT1[160] = GND;
assign RX_BIT_CTRL_OUT1[161] = GND;
assign RX_BIT_CTRL_OUT1[162] = GND;
assign RX_BIT_CTRL_OUT1[163] = GND;
assign RX_BIT_CTRL_OUT1[164] = GND;
assign RX_BIT_CTRL_OUT1[165] = GND;
assign RX_BIT_CTRL_OUT1[166] = GND;
assign RX_BIT_CTRL_OUT1[167] = GND;
assign RX_BIT_CTRL_OUT1[168] = GND;
assign RX_BIT_CTRL_OUT1[169] = GND;
assign RX_BIT_CTRL_OUT1[170] = GND;
assign RX_BIT_CTRL_OUT1[171] = GND;
assign RX_BIT_CTRL_OUT1[172] = GND;
assign RX_BIT_CTRL_OUT1[173] = GND;
assign RX_BIT_CTRL_OUT1[174] = GND;
assign RX_BIT_CTRL_OUT1[175] = GND;
assign RX_BIT_CTRL_OUT1[176] = GND;
assign RX_BIT_CTRL_OUT1[177] = GND;
assign RX_BIT_CTRL_OUT1[178] = GND;
assign RX_BIT_CTRL_OUT1[179] = GND;
assign RX_BIT_CTRL_OUT1[180] = GND;
assign RX_BIT_CTRL_OUT1[181] = GND;
assign RX_BIT_CTRL_OUT1[182] = GND;
assign RX_BIT_CTRL_OUT1[183] = GND;
assign RX_BIT_CTRL_OUT1[184] = GND;
assign RX_BIT_CTRL_OUT1[185] = GND;
assign RX_BIT_CTRL_OUT1[186] = GND;
assign RX_BIT_CTRL_OUT1[187] = GND;
assign RX_BIT_CTRL_OUT1[188] = GND;
assign RX_BIT_CTRL_OUT1[189] = GND;
assign RX_BIT_CTRL_OUT1[190] = GND;
assign RX_BIT_CTRL_OUT1[191] = GND;
assign RX_BIT_CTRL_OUT1[192] = GND;
assign RX_BIT_CTRL_OUT1[193] = GND;
assign RX_BIT_CTRL_OUT1[194] = GND;
assign RX_BIT_CTRL_OUT1[195] = GND;
assign RX_BIT_CTRL_OUT1[196] = GND;
assign RX_BIT_CTRL_OUT1[197] = GND;
assign RX_BIT_CTRL_OUT1[198] = GND;
assign RX_BIT_CTRL_OUT1[199] = GND;
assign RX_BIT_CTRL_OUT1[200] = GND;
assign RX_BIT_CTRL_OUT1[201] = GND;
assign RX_BIT_CTRL_OUT1[202] = GND;
assign RX_BIT_CTRL_OUT1[203] = GND;
assign RX_BIT_CTRL_OUT1[204] = GND;
assign RX_BIT_CTRL_OUT1[205] = GND;
assign RX_BIT_CTRL_OUT1[206] = GND;
assign RX_BIT_CTRL_OUT1[207] = GND;
assign RX_BIT_CTRL_OUT1[208] = GND;
assign RX_BIT_CTRL_OUT1[209] = GND;
assign RX_BIT_CTRL_OUT1[210] = GND;
assign RX_BIT_CTRL_OUT1[211] = GND;
assign RX_BIT_CTRL_OUT1[212] = GND;
assign RX_BIT_CTRL_OUT1[213] = GND;
assign RX_BIT_CTRL_OUT1[214] = GND;
assign RX_BIT_CTRL_OUT1[215] = GND;
assign RX_BIT_CTRL_OUT1[216] = GND;
assign RX_BIT_CTRL_OUT1[217] = GND;
assign RX_BIT_CTRL_OUT1[218] = GND;
assign RX_BIT_CTRL_OUT1[219] = GND;
assign RX_BIT_CTRL_OUT1[220] = GND;
assign RX_BIT_CTRL_OUT1[221] = GND;
assign RX_BIT_CTRL_OUT1[222] = GND;
assign RX_BIT_CTRL_OUT1[223] = GND;
assign RX_BIT_CTRL_OUT1[224] = GND;
assign RX_BIT_CTRL_OUT1[225] = GND;
assign RX_BIT_CTRL_OUT1[226] = GND;
assign RX_BIT_CTRL_OUT1[227] = GND;
assign RX_BIT_CTRL_OUT1[228] = GND;
assign RX_BIT_CTRL_OUT1[229] = GND;
assign RX_BIT_CTRL_OUT1[230] = GND;
assign RX_BIT_CTRL_OUT1[231] = GND;
assign RX_BIT_CTRL_OUT1[232] = GND;
assign RX_BIT_CTRL_OUT1[233] = GND;
assign RX_BIT_CTRL_OUT1[234] = GND;
assign RX_BIT_CTRL_OUT1[235] = GND;
assign RX_BIT_CTRL_OUT1[236] = GND;
assign RX_BIT_CTRL_OUT1[237] = GND;
assign RX_BIT_CTRL_OUT1[238] = GND;
assign RX_BIT_CTRL_OUT1[239] = GND;
assign RX_BIT_CTRL_OUT1[240] = GND;
assign RX_BIT_CTRL_OUT1[241] = GND;
assign RX_BIT_CTRL_OUT1[242] = GND;
assign RX_BIT_CTRL_OUT1[243] = GND;
assign RX_BIT_CTRL_OUT1[244] = GND;
assign RX_BIT_CTRL_OUT1[245] = GND;
assign RX_BIT_CTRL_OUT1[246] = GND;
assign RX_BIT_CTRL_OUT1[247] = GND;
assign RX_BIT_CTRL_OUT1[248] = GND;
assign RX_BIT_CTRL_OUT1[249] = GND;
assign RX_BIT_CTRL_OUT1[250] = GND;
assign RX_BIT_CTRL_OUT1[251] = GND;
assign RX_BIT_CTRL_OUT1[252] = GND;
assign RX_BIT_CTRL_OUT1[253] = GND;
assign RX_BIT_CTRL_OUT1[254] = GND;
assign RX_BIT_CTRL_OUT1[255] = GND;
assign RX_BIT_CTRL_OUT1[256] = GND;
assign RX_BIT_CTRL_OUT1[257] = GND;
assign RX_BIT_CTRL_OUT1[258] = GND;
assign RX_BIT_CTRL_OUT1[259] = GND;
assign RX_BIT_CTRL_OUT1[260] = GND;
assign RX_BIT_CTRL_OUT1[261] = GND;
assign RX_BIT_CTRL_OUT1[262] = GND;
assign RX_BIT_CTRL_OUT1[263] = GND;
assign RX_BIT_CTRL_OUT1[264] = GND;
assign RX_BIT_CTRL_OUT1[265] = GND;
assign RX_BIT_CTRL_OUT1[266] = GND;
assign RX_BIT_CTRL_OUT1[267] = GND;
assign RX_BIT_CTRL_OUT1[268] = GND;
assign RX_BIT_CTRL_OUT1[269] = GND;
assign RX_BIT_CTRL_OUT1[270] = GND;
assign RX_BIT_CTRL_OUT1[271] = GND;
assign RX_BIT_CTRL_OUT1[272] = GND;
assign RX_BIT_CTRL_OUT1[273] = GND;
assign RX_BIT_CTRL_OUT1[274] = GND;
assign RX_BIT_CTRL_OUT1[275] = GND;
assign RX_BIT_CTRL_OUT1[276] = GND;
assign RX_BIT_CTRL_OUT1[277] = GND;
assign RX_BIT_CTRL_OUT1[278] = GND;
assign RX_BIT_CTRL_OUT1[279] = GND;
assign RX_BIT_CTRL_OUT1[280] = GND;
assign RX_BIT_CTRL_OUT1[281] = GND;
assign RX_BIT_CTRL_OUT1[282] = GND;
assign RX_BIT_CTRL_OUT1[283] = GND;
assign RX_BIT_CTRL_OUT1[284] = GND;
assign RX_BIT_CTRL_OUT1[285] = GND;
assign RX_BIT_CTRL_OUT1[286] = GND;
assign RX_BIT_CTRL_OUT1[287] = GND;
assign RX_BIT_CTRL_OUT1[288] = GND;
assign RX_BIT_CTRL_OUT1[289] = GND;
assign RX_BIT_CTRL_OUT1[290] = GND;
assign RX_BIT_CTRL_OUT1[291] = GND;
assign RX_BIT_CTRL_OUT1[292] = GND;
assign RX_BIT_CTRL_OUT1[293] = GND;
assign RX_BIT_CTRL_OUT1[294] = GND;
assign RX_BIT_CTRL_OUT1[295] = GND;
assign RX_BIT_CTRL_OUT1[296] = GND;
assign RX_BIT_CTRL_OUT1[297] = GND;
assign RX_BIT_CTRL_OUT1[298] = GND;
assign RX_BIT_CTRL_OUT1[299] = GND;
assign RX_BIT_CTRL_OUT1[300] = GND;
assign RX_BIT_CTRL_OUT1[301] = GND;
assign RX_BIT_CTRL_OUT1[302] = GND;
assign RX_BIT_CTRL_OUT1[303] = GND;
assign RX_BIT_CTRL_OUT1[304] = GND;
assign RX_BIT_CTRL_OUT1[305] = GND;
assign RX_BIT_CTRL_OUT1[306] = GND;
assign RX_BIT_CTRL_OUT1[307] = GND;
assign RX_BIT_CTRL_OUT1[308] = GND;
assign RX_BIT_CTRL_OUT1[309] = GND;
assign RX_BIT_CTRL_OUT1[310] = GND;
assign RX_BIT_CTRL_OUT1[311] = GND;
assign RX_BIT_CTRL_OUT1[312] = GND;
assign RX_BIT_CTRL_OUT1[313] = GND;
assign RX_BIT_CTRL_OUT1[314] = GND;
assign RX_BIT_CTRL_OUT1[315] = GND;
assign RX_BIT_CTRL_OUT1[316] = GND;
assign RX_BIT_CTRL_OUT1[317] = GND;
assign RX_BIT_CTRL_OUT1[318] = GND;
assign RX_BIT_CTRL_OUT1[319] = GND;
assign RX_BIT_CTRL_OUT2[0] = GND;
assign RX_BIT_CTRL_OUT2[1] = GND;
assign RX_BIT_CTRL_OUT2[2] = GND;
assign RX_BIT_CTRL_OUT2[3] = GND;
assign RX_BIT_CTRL_OUT2[4] = GND;
assign RX_BIT_CTRL_OUT2[5] = GND;
assign RX_BIT_CTRL_OUT2[6] = GND;
assign RX_BIT_CTRL_OUT2[7] = GND;
assign RX_BIT_CTRL_OUT2[8] = GND;
assign RX_BIT_CTRL_OUT2[9] = GND;
assign RX_BIT_CTRL_OUT2[10] = GND;
assign RX_BIT_CTRL_OUT2[11] = GND;
assign RX_BIT_CTRL_OUT2[12] = GND;
assign RX_BIT_CTRL_OUT2[13] = GND;
assign RX_BIT_CTRL_OUT2[14] = GND;
assign RX_BIT_CTRL_OUT2[15] = GND;
assign RX_BIT_CTRL_OUT2[16] = GND;
assign RX_BIT_CTRL_OUT2[17] = GND;
assign RX_BIT_CTRL_OUT2[18] = GND;
assign RX_BIT_CTRL_OUT2[19] = GND;
assign RX_BIT_CTRL_OUT2[20] = GND;
assign RX_BIT_CTRL_OUT2[21] = GND;
assign RX_BIT_CTRL_OUT2[22] = GND;
assign RX_BIT_CTRL_OUT2[23] = GND;
assign RX_BIT_CTRL_OUT2[24] = GND;
assign RX_BIT_CTRL_OUT2[25] = GND;
assign RX_BIT_CTRL_OUT2[26] = GND;
assign RX_BIT_CTRL_OUT2[27] = GND;
assign RX_BIT_CTRL_OUT2[28] = GND;
assign RX_BIT_CTRL_OUT2[29] = GND;
assign RX_BIT_CTRL_OUT2[30] = GND;
assign RX_BIT_CTRL_OUT2[31] = GND;
assign RX_BIT_CTRL_OUT2[32] = GND;
assign RX_BIT_CTRL_OUT2[33] = GND;
assign RX_BIT_CTRL_OUT2[34] = GND;
assign RX_BIT_CTRL_OUT2[35] = GND;
assign RX_BIT_CTRL_OUT2[36] = GND;
assign RX_BIT_CTRL_OUT2[37] = GND;
assign RX_BIT_CTRL_OUT2[38] = GND;
assign RX_BIT_CTRL_OUT2[39] = GND;
assign RX_BIT_CTRL_OUT2[40] = GND;
assign RX_BIT_CTRL_OUT2[41] = GND;
assign RX_BIT_CTRL_OUT2[42] = GND;
assign RX_BIT_CTRL_OUT2[43] = GND;
assign RX_BIT_CTRL_OUT2[44] = GND;
assign RX_BIT_CTRL_OUT2[45] = GND;
assign RX_BIT_CTRL_OUT2[46] = GND;
assign RX_BIT_CTRL_OUT2[47] = GND;
assign RX_BIT_CTRL_OUT2[48] = GND;
assign RX_BIT_CTRL_OUT2[49] = GND;
assign RX_BIT_CTRL_OUT2[50] = GND;
assign RX_BIT_CTRL_OUT2[51] = GND;
assign RX_BIT_CTRL_OUT2[52] = GND;
assign RX_BIT_CTRL_OUT2[53] = GND;
assign RX_BIT_CTRL_OUT2[54] = GND;
assign RX_BIT_CTRL_OUT2[55] = GND;
assign RX_BIT_CTRL_OUT2[56] = GND;
assign RX_BIT_CTRL_OUT2[57] = GND;
assign RX_BIT_CTRL_OUT2[58] = GND;
assign RX_BIT_CTRL_OUT2[59] = GND;
assign RX_BIT_CTRL_OUT2[60] = GND;
assign RX_BIT_CTRL_OUT2[61] = GND;
assign RX_BIT_CTRL_OUT2[62] = GND;
assign RX_BIT_CTRL_OUT2[63] = GND;
assign RX_BIT_CTRL_OUT2[64] = GND;
assign RX_BIT_CTRL_OUT2[65] = GND;
assign RX_BIT_CTRL_OUT2[66] = GND;
assign RX_BIT_CTRL_OUT2[67] = GND;
assign RX_BIT_CTRL_OUT2[68] = GND;
assign RX_BIT_CTRL_OUT2[69] = GND;
assign RX_BIT_CTRL_OUT2[70] = GND;
assign RX_BIT_CTRL_OUT2[71] = GND;
assign RX_BIT_CTRL_OUT2[72] = GND;
assign RX_BIT_CTRL_OUT2[73] = GND;
assign RX_BIT_CTRL_OUT2[74] = GND;
assign RX_BIT_CTRL_OUT2[75] = GND;
assign RX_BIT_CTRL_OUT2[76] = GND;
assign RX_BIT_CTRL_OUT2[77] = GND;
assign RX_BIT_CTRL_OUT2[78] = GND;
assign RX_BIT_CTRL_OUT2[79] = GND;
assign RX_BIT_CTRL_OUT2[80] = GND;
assign RX_BIT_CTRL_OUT2[81] = GND;
assign RX_BIT_CTRL_OUT2[82] = GND;
assign RX_BIT_CTRL_OUT2[83] = GND;
assign RX_BIT_CTRL_OUT2[84] = GND;
assign RX_BIT_CTRL_OUT2[85] = GND;
assign RX_BIT_CTRL_OUT2[86] = GND;
assign RX_BIT_CTRL_OUT2[87] = GND;
assign RX_BIT_CTRL_OUT2[88] = GND;
assign RX_BIT_CTRL_OUT2[89] = GND;
assign RX_BIT_CTRL_OUT2[90] = GND;
assign RX_BIT_CTRL_OUT2[91] = GND;
assign RX_BIT_CTRL_OUT2[92] = GND;
assign RX_BIT_CTRL_OUT2[93] = GND;
assign RX_BIT_CTRL_OUT2[94] = GND;
assign RX_BIT_CTRL_OUT2[95] = GND;
assign RX_BIT_CTRL_OUT2[96] = GND;
assign RX_BIT_CTRL_OUT2[97] = GND;
assign RX_BIT_CTRL_OUT2[98] = GND;
assign RX_BIT_CTRL_OUT2[99] = GND;
assign RX_BIT_CTRL_OUT2[100] = GND;
assign RX_BIT_CTRL_OUT2[101] = GND;
assign RX_BIT_CTRL_OUT2[102] = GND;
assign RX_BIT_CTRL_OUT2[103] = GND;
assign RX_BIT_CTRL_OUT2[104] = GND;
assign RX_BIT_CTRL_OUT2[105] = GND;
assign RX_BIT_CTRL_OUT2[106] = GND;
assign RX_BIT_CTRL_OUT2[107] = GND;
assign RX_BIT_CTRL_OUT2[108] = GND;
assign RX_BIT_CTRL_OUT2[109] = GND;
assign RX_BIT_CTRL_OUT2[110] = GND;
assign RX_BIT_CTRL_OUT2[111] = GND;
assign RX_BIT_CTRL_OUT2[112] = GND;
assign RX_BIT_CTRL_OUT2[113] = GND;
assign RX_BIT_CTRL_OUT2[114] = GND;
assign RX_BIT_CTRL_OUT2[115] = GND;
assign RX_BIT_CTRL_OUT2[116] = GND;
assign RX_BIT_CTRL_OUT2[117] = GND;
assign RX_BIT_CTRL_OUT2[118] = GND;
assign RX_BIT_CTRL_OUT2[119] = GND;
assign RX_BIT_CTRL_OUT2[120] = GND;
assign RX_BIT_CTRL_OUT2[121] = GND;
assign RX_BIT_CTRL_OUT2[122] = GND;
assign RX_BIT_CTRL_OUT2[123] = GND;
assign RX_BIT_CTRL_OUT2[124] = GND;
assign RX_BIT_CTRL_OUT2[125] = GND;
assign RX_BIT_CTRL_OUT2[126] = GND;
assign RX_BIT_CTRL_OUT2[127] = GND;
assign RX_BIT_CTRL_OUT2[128] = GND;
assign RX_BIT_CTRL_OUT2[129] = GND;
assign RX_BIT_CTRL_OUT2[130] = GND;
assign RX_BIT_CTRL_OUT2[131] = GND;
assign RX_BIT_CTRL_OUT2[132] = GND;
assign RX_BIT_CTRL_OUT2[133] = GND;
assign RX_BIT_CTRL_OUT2[134] = GND;
assign RX_BIT_CTRL_OUT2[135] = GND;
assign RX_BIT_CTRL_OUT2[136] = GND;
assign RX_BIT_CTRL_OUT2[137] = GND;
assign RX_BIT_CTRL_OUT2[138] = GND;
assign RX_BIT_CTRL_OUT2[139] = GND;
assign RX_BIT_CTRL_OUT2[140] = GND;
assign RX_BIT_CTRL_OUT2[141] = GND;
assign RX_BIT_CTRL_OUT2[142] = GND;
assign RX_BIT_CTRL_OUT2[143] = GND;
assign RX_BIT_CTRL_OUT2[144] = GND;
assign RX_BIT_CTRL_OUT2[145] = GND;
assign RX_BIT_CTRL_OUT2[146] = GND;
assign RX_BIT_CTRL_OUT2[147] = GND;
assign RX_BIT_CTRL_OUT2[148] = GND;
assign RX_BIT_CTRL_OUT2[149] = GND;
assign RX_BIT_CTRL_OUT2[150] = GND;
assign RX_BIT_CTRL_OUT2[151] = GND;
assign RX_BIT_CTRL_OUT2[152] = GND;
assign RX_BIT_CTRL_OUT2[153] = GND;
assign RX_BIT_CTRL_OUT2[154] = GND;
assign RX_BIT_CTRL_OUT2[155] = GND;
assign RX_BIT_CTRL_OUT2[156] = GND;
assign RX_BIT_CTRL_OUT2[157] = GND;
assign RX_BIT_CTRL_OUT2[158] = GND;
assign RX_BIT_CTRL_OUT2[159] = GND;
assign RX_BIT_CTRL_OUT2[160] = GND;
assign RX_BIT_CTRL_OUT2[161] = GND;
assign RX_BIT_CTRL_OUT2[162] = GND;
assign RX_BIT_CTRL_OUT2[163] = GND;
assign RX_BIT_CTRL_OUT2[164] = GND;
assign RX_BIT_CTRL_OUT2[165] = GND;
assign RX_BIT_CTRL_OUT2[166] = GND;
assign RX_BIT_CTRL_OUT2[167] = GND;
assign RX_BIT_CTRL_OUT2[168] = GND;
assign RX_BIT_CTRL_OUT2[169] = GND;
assign RX_BIT_CTRL_OUT2[170] = GND;
assign RX_BIT_CTRL_OUT2[171] = GND;
assign RX_BIT_CTRL_OUT2[172] = GND;
assign RX_BIT_CTRL_OUT2[173] = GND;
assign RX_BIT_CTRL_OUT2[174] = GND;
assign RX_BIT_CTRL_OUT2[175] = GND;
assign RX_BIT_CTRL_OUT2[176] = GND;
assign RX_BIT_CTRL_OUT2[177] = GND;
assign RX_BIT_CTRL_OUT2[178] = GND;
assign RX_BIT_CTRL_OUT2[179] = GND;
assign RX_BIT_CTRL_OUT2[180] = GND;
assign RX_BIT_CTRL_OUT2[181] = GND;
assign RX_BIT_CTRL_OUT2[182] = GND;
assign RX_BIT_CTRL_OUT2[183] = GND;
assign RX_BIT_CTRL_OUT2[184] = GND;
assign RX_BIT_CTRL_OUT2[185] = GND;
assign RX_BIT_CTRL_OUT2[186] = GND;
assign RX_BIT_CTRL_OUT2[187] = GND;
assign RX_BIT_CTRL_OUT2[188] = GND;
assign RX_BIT_CTRL_OUT2[189] = GND;
assign RX_BIT_CTRL_OUT2[190] = GND;
assign RX_BIT_CTRL_OUT2[191] = GND;
assign RX_BIT_CTRL_OUT2[192] = GND;
assign RX_BIT_CTRL_OUT2[193] = GND;
assign RX_BIT_CTRL_OUT2[194] = GND;
assign RX_BIT_CTRL_OUT2[195] = GND;
assign RX_BIT_CTRL_OUT2[196] = GND;
assign RX_BIT_CTRL_OUT2[197] = GND;
assign RX_BIT_CTRL_OUT2[198] = GND;
assign RX_BIT_CTRL_OUT2[199] = GND;
assign RX_BIT_CTRL_OUT2[240] = GND;
assign RX_BIT_CTRL_OUT2[241] = GND;
assign RX_BIT_CTRL_OUT2[242] = GND;
assign RX_BIT_CTRL_OUT2[243] = GND;
assign RX_BIT_CTRL_OUT2[244] = GND;
assign RX_BIT_CTRL_OUT2[245] = GND;
assign RX_BIT_CTRL_OUT2[246] = GND;
assign RX_BIT_CTRL_OUT2[247] = GND;
assign RX_BIT_CTRL_OUT2[248] = GND;
assign RX_BIT_CTRL_OUT2[249] = GND;
assign RX_BIT_CTRL_OUT2[250] = GND;
assign RX_BIT_CTRL_OUT2[251] = GND;
assign RX_BIT_CTRL_OUT2[252] = GND;
assign RX_BIT_CTRL_OUT2[253] = GND;
assign RX_BIT_CTRL_OUT2[254] = GND;
assign RX_BIT_CTRL_OUT2[255] = GND;
assign RX_BIT_CTRL_OUT2[256] = GND;
assign RX_BIT_CTRL_OUT2[257] = GND;
assign RX_BIT_CTRL_OUT2[258] = GND;
assign RX_BIT_CTRL_OUT2[259] = GND;
assign RX_BIT_CTRL_OUT2[260] = GND;
assign RX_BIT_CTRL_OUT2[261] = GND;
assign RX_BIT_CTRL_OUT2[262] = GND;
assign RX_BIT_CTRL_OUT2[263] = GND;
assign RX_BIT_CTRL_OUT2[264] = GND;
assign RX_BIT_CTRL_OUT2[265] = GND;
assign RX_BIT_CTRL_OUT2[266] = GND;
assign RX_BIT_CTRL_OUT2[267] = GND;
assign RX_BIT_CTRL_OUT2[268] = GND;
assign RX_BIT_CTRL_OUT2[269] = GND;
assign RX_BIT_CTRL_OUT2[270] = GND;
assign RX_BIT_CTRL_OUT2[271] = GND;
assign RX_BIT_CTRL_OUT2[272] = GND;
assign RX_BIT_CTRL_OUT2[273] = GND;
assign RX_BIT_CTRL_OUT2[274] = GND;
assign RX_BIT_CTRL_OUT2[275] = GND;
assign RX_BIT_CTRL_OUT2[276] = GND;
assign RX_BIT_CTRL_OUT2[277] = GND;
assign RX_BIT_CTRL_OUT2[278] = GND;
assign RX_BIT_CTRL_OUT2[279] = GND;
assign RX_BIT_CTRL_OUT2[280] = GND;
assign RX_BIT_CTRL_OUT2[281] = GND;
assign RX_BIT_CTRL_OUT2[282] = GND;
assign RX_BIT_CTRL_OUT2[283] = GND;
assign RX_BIT_CTRL_OUT2[284] = GND;
assign RX_BIT_CTRL_OUT2[285] = GND;
assign RX_BIT_CTRL_OUT2[286] = GND;
assign RX_BIT_CTRL_OUT2[287] = GND;
assign RX_BIT_CTRL_OUT2[288] = GND;
assign RX_BIT_CTRL_OUT2[289] = GND;
assign RX_BIT_CTRL_OUT2[290] = GND;
assign RX_BIT_CTRL_OUT2[291] = GND;
assign RX_BIT_CTRL_OUT2[292] = GND;
assign RX_BIT_CTRL_OUT2[293] = GND;
assign RX_BIT_CTRL_OUT2[294] = GND;
assign RX_BIT_CTRL_OUT2[295] = GND;
assign RX_BIT_CTRL_OUT2[296] = GND;
assign RX_BIT_CTRL_OUT2[297] = GND;
assign RX_BIT_CTRL_OUT2[298] = GND;
assign RX_BIT_CTRL_OUT2[299] = GND;
assign RX_BIT_CTRL_OUT2[300] = GND;
assign RX_BIT_CTRL_OUT2[301] = GND;
assign RX_BIT_CTRL_OUT2[302] = GND;
assign RX_BIT_CTRL_OUT2[303] = GND;
assign RX_BIT_CTRL_OUT2[304] = GND;
assign RX_BIT_CTRL_OUT2[305] = GND;
assign RX_BIT_CTRL_OUT2[306] = GND;
assign RX_BIT_CTRL_OUT2[307] = GND;
assign RX_BIT_CTRL_OUT2[308] = GND;
assign RX_BIT_CTRL_OUT2[309] = GND;
assign RX_BIT_CTRL_OUT2[310] = GND;
assign RX_BIT_CTRL_OUT2[311] = GND;
assign RX_BIT_CTRL_OUT2[312] = GND;
assign RX_BIT_CTRL_OUT2[313] = GND;
assign RX_BIT_CTRL_OUT2[314] = GND;
assign RX_BIT_CTRL_OUT2[315] = GND;
assign RX_BIT_CTRL_OUT2[316] = GND;
assign RX_BIT_CTRL_OUT2[317] = GND;
assign RX_BIT_CTRL_OUT2[318] = GND;
assign RX_BIT_CTRL_OUT2[319] = GND;
assign RX_BIT_CTRL_OUT3[0] = GND;
assign RX_BIT_CTRL_OUT3[1] = GND;
assign RX_BIT_CTRL_OUT3[2] = GND;
assign RX_BIT_CTRL_OUT3[3] = GND;
assign RX_BIT_CTRL_OUT3[4] = GND;
assign RX_BIT_CTRL_OUT3[5] = GND;
assign RX_BIT_CTRL_OUT3[6] = GND;
assign RX_BIT_CTRL_OUT3[7] = GND;
assign RX_BIT_CTRL_OUT3[8] = GND;
assign RX_BIT_CTRL_OUT3[9] = GND;
assign RX_BIT_CTRL_OUT3[10] = GND;
assign RX_BIT_CTRL_OUT3[11] = GND;
assign RX_BIT_CTRL_OUT3[12] = GND;
assign RX_BIT_CTRL_OUT3[13] = GND;
assign RX_BIT_CTRL_OUT3[14] = GND;
assign RX_BIT_CTRL_OUT3[15] = GND;
assign RX_BIT_CTRL_OUT3[16] = GND;
assign RX_BIT_CTRL_OUT3[17] = GND;
assign RX_BIT_CTRL_OUT3[18] = GND;
assign RX_BIT_CTRL_OUT3[19] = GND;
assign RX_BIT_CTRL_OUT3[20] = GND;
assign RX_BIT_CTRL_OUT3[21] = GND;
assign RX_BIT_CTRL_OUT3[22] = GND;
assign RX_BIT_CTRL_OUT3[23] = GND;
assign RX_BIT_CTRL_OUT3[24] = GND;
assign RX_BIT_CTRL_OUT3[25] = GND;
assign RX_BIT_CTRL_OUT3[26] = GND;
assign RX_BIT_CTRL_OUT3[27] = GND;
assign RX_BIT_CTRL_OUT3[28] = GND;
assign RX_BIT_CTRL_OUT3[29] = GND;
assign RX_BIT_CTRL_OUT3[30] = GND;
assign RX_BIT_CTRL_OUT3[31] = GND;
assign RX_BIT_CTRL_OUT3[32] = GND;
assign RX_BIT_CTRL_OUT3[33] = GND;
assign RX_BIT_CTRL_OUT3[34] = GND;
assign RX_BIT_CTRL_OUT3[35] = GND;
assign RX_BIT_CTRL_OUT3[36] = GND;
assign RX_BIT_CTRL_OUT3[37] = GND;
assign RX_BIT_CTRL_OUT3[38] = GND;
assign RX_BIT_CTRL_OUT3[39] = GND;
assign RX_BIT_CTRL_OUT3[40] = GND;
assign RX_BIT_CTRL_OUT3[41] = GND;
assign RX_BIT_CTRL_OUT3[42] = GND;
assign RX_BIT_CTRL_OUT3[43] = GND;
assign RX_BIT_CTRL_OUT3[44] = GND;
assign RX_BIT_CTRL_OUT3[45] = GND;
assign RX_BIT_CTRL_OUT3[46] = GND;
assign RX_BIT_CTRL_OUT3[47] = GND;
assign RX_BIT_CTRL_OUT3[48] = GND;
assign RX_BIT_CTRL_OUT3[49] = GND;
assign RX_BIT_CTRL_OUT3[50] = GND;
assign RX_BIT_CTRL_OUT3[51] = GND;
assign RX_BIT_CTRL_OUT3[52] = GND;
assign RX_BIT_CTRL_OUT3[53] = GND;
assign RX_BIT_CTRL_OUT3[54] = GND;
assign RX_BIT_CTRL_OUT3[55] = GND;
assign RX_BIT_CTRL_OUT3[56] = GND;
assign RX_BIT_CTRL_OUT3[57] = GND;
assign RX_BIT_CTRL_OUT3[58] = GND;
assign RX_BIT_CTRL_OUT3[59] = GND;
assign RX_BIT_CTRL_OUT3[60] = GND;
assign RX_BIT_CTRL_OUT3[61] = GND;
assign RX_BIT_CTRL_OUT3[62] = GND;
assign RX_BIT_CTRL_OUT3[63] = GND;
assign RX_BIT_CTRL_OUT3[64] = GND;
assign RX_BIT_CTRL_OUT3[65] = GND;
assign RX_BIT_CTRL_OUT3[66] = GND;
assign RX_BIT_CTRL_OUT3[67] = GND;
assign RX_BIT_CTRL_OUT3[68] = GND;
assign RX_BIT_CTRL_OUT3[69] = GND;
assign RX_BIT_CTRL_OUT3[70] = GND;
assign RX_BIT_CTRL_OUT3[71] = GND;
assign RX_BIT_CTRL_OUT3[72] = GND;
assign RX_BIT_CTRL_OUT3[73] = GND;
assign RX_BIT_CTRL_OUT3[74] = GND;
assign RX_BIT_CTRL_OUT3[75] = GND;
assign RX_BIT_CTRL_OUT3[76] = GND;
assign RX_BIT_CTRL_OUT3[77] = GND;
assign RX_BIT_CTRL_OUT3[78] = GND;
assign RX_BIT_CTRL_OUT3[79] = GND;
assign RX_BIT_CTRL_OUT3[80] = GND;
assign RX_BIT_CTRL_OUT3[81] = GND;
assign RX_BIT_CTRL_OUT3[82] = GND;
assign RX_BIT_CTRL_OUT3[83] = GND;
assign RX_BIT_CTRL_OUT3[84] = GND;
assign RX_BIT_CTRL_OUT3[85] = GND;
assign RX_BIT_CTRL_OUT3[86] = GND;
assign RX_BIT_CTRL_OUT3[87] = GND;
assign RX_BIT_CTRL_OUT3[88] = GND;
assign RX_BIT_CTRL_OUT3[89] = GND;
assign RX_BIT_CTRL_OUT3[90] = GND;
assign RX_BIT_CTRL_OUT3[91] = GND;
assign RX_BIT_CTRL_OUT3[92] = GND;
assign RX_BIT_CTRL_OUT3[93] = GND;
assign RX_BIT_CTRL_OUT3[94] = GND;
assign RX_BIT_CTRL_OUT3[95] = GND;
assign RX_BIT_CTRL_OUT3[96] = GND;
assign RX_BIT_CTRL_OUT3[97] = GND;
assign RX_BIT_CTRL_OUT3[98] = GND;
assign RX_BIT_CTRL_OUT3[99] = GND;
assign RX_BIT_CTRL_OUT3[100] = GND;
assign RX_BIT_CTRL_OUT3[101] = GND;
assign RX_BIT_CTRL_OUT3[102] = GND;
assign RX_BIT_CTRL_OUT3[103] = GND;
assign RX_BIT_CTRL_OUT3[104] = GND;
assign RX_BIT_CTRL_OUT3[105] = GND;
assign RX_BIT_CTRL_OUT3[106] = GND;
assign RX_BIT_CTRL_OUT3[107] = GND;
assign RX_BIT_CTRL_OUT3[108] = GND;
assign RX_BIT_CTRL_OUT3[109] = GND;
assign RX_BIT_CTRL_OUT3[110] = GND;
assign RX_BIT_CTRL_OUT3[111] = GND;
assign RX_BIT_CTRL_OUT3[112] = GND;
assign RX_BIT_CTRL_OUT3[113] = GND;
assign RX_BIT_CTRL_OUT3[114] = GND;
assign RX_BIT_CTRL_OUT3[115] = GND;
assign RX_BIT_CTRL_OUT3[116] = GND;
assign RX_BIT_CTRL_OUT3[117] = GND;
assign RX_BIT_CTRL_OUT3[118] = GND;
assign RX_BIT_CTRL_OUT3[119] = GND;
assign RX_BIT_CTRL_OUT3[120] = GND;
assign RX_BIT_CTRL_OUT3[121] = GND;
assign RX_BIT_CTRL_OUT3[122] = GND;
assign RX_BIT_CTRL_OUT3[123] = GND;
assign RX_BIT_CTRL_OUT3[124] = GND;
assign RX_BIT_CTRL_OUT3[125] = GND;
assign RX_BIT_CTRL_OUT3[126] = GND;
assign RX_BIT_CTRL_OUT3[127] = GND;
assign RX_BIT_CTRL_OUT3[128] = GND;
assign RX_BIT_CTRL_OUT3[129] = GND;
assign RX_BIT_CTRL_OUT3[130] = GND;
assign RX_BIT_CTRL_OUT3[131] = GND;
assign RX_BIT_CTRL_OUT3[132] = GND;
assign RX_BIT_CTRL_OUT3[133] = GND;
assign RX_BIT_CTRL_OUT3[134] = GND;
assign RX_BIT_CTRL_OUT3[135] = GND;
assign RX_BIT_CTRL_OUT3[136] = GND;
assign RX_BIT_CTRL_OUT3[137] = GND;
assign RX_BIT_CTRL_OUT3[138] = GND;
assign RX_BIT_CTRL_OUT3[139] = GND;
assign RX_BIT_CTRL_OUT3[140] = GND;
assign RX_BIT_CTRL_OUT3[141] = GND;
assign RX_BIT_CTRL_OUT3[142] = GND;
assign RX_BIT_CTRL_OUT3[143] = GND;
assign RX_BIT_CTRL_OUT3[144] = GND;
assign RX_BIT_CTRL_OUT3[145] = GND;
assign RX_BIT_CTRL_OUT3[146] = GND;
assign RX_BIT_CTRL_OUT3[147] = GND;
assign RX_BIT_CTRL_OUT3[148] = GND;
assign RX_BIT_CTRL_OUT3[149] = GND;
assign RX_BIT_CTRL_OUT3[150] = GND;
assign RX_BIT_CTRL_OUT3[151] = GND;
assign RX_BIT_CTRL_OUT3[152] = GND;
assign RX_BIT_CTRL_OUT3[153] = GND;
assign RX_BIT_CTRL_OUT3[154] = GND;
assign RX_BIT_CTRL_OUT3[155] = GND;
assign RX_BIT_CTRL_OUT3[156] = GND;
assign RX_BIT_CTRL_OUT3[157] = GND;
assign RX_BIT_CTRL_OUT3[158] = GND;
assign RX_BIT_CTRL_OUT3[159] = GND;
assign RX_BIT_CTRL_OUT3[160] = GND;
assign RX_BIT_CTRL_OUT3[161] = GND;
assign RX_BIT_CTRL_OUT3[162] = GND;
assign RX_BIT_CTRL_OUT3[163] = GND;
assign RX_BIT_CTRL_OUT3[164] = GND;
assign RX_BIT_CTRL_OUT3[165] = GND;
assign RX_BIT_CTRL_OUT3[166] = GND;
assign RX_BIT_CTRL_OUT3[167] = GND;
assign RX_BIT_CTRL_OUT3[168] = GND;
assign RX_BIT_CTRL_OUT3[169] = GND;
assign RX_BIT_CTRL_OUT3[170] = GND;
assign RX_BIT_CTRL_OUT3[171] = GND;
assign RX_BIT_CTRL_OUT3[172] = GND;
assign RX_BIT_CTRL_OUT3[173] = GND;
assign RX_BIT_CTRL_OUT3[174] = GND;
assign RX_BIT_CTRL_OUT3[175] = GND;
assign RX_BIT_CTRL_OUT3[176] = GND;
assign RX_BIT_CTRL_OUT3[177] = GND;
assign RX_BIT_CTRL_OUT3[178] = GND;
assign RX_BIT_CTRL_OUT3[179] = GND;
assign RX_BIT_CTRL_OUT3[180] = GND;
assign RX_BIT_CTRL_OUT3[181] = GND;
assign RX_BIT_CTRL_OUT3[182] = GND;
assign RX_BIT_CTRL_OUT3[183] = GND;
assign RX_BIT_CTRL_OUT3[184] = GND;
assign RX_BIT_CTRL_OUT3[185] = GND;
assign RX_BIT_CTRL_OUT3[186] = GND;
assign RX_BIT_CTRL_OUT3[187] = GND;
assign RX_BIT_CTRL_OUT3[188] = GND;
assign RX_BIT_CTRL_OUT3[189] = GND;
assign RX_BIT_CTRL_OUT3[190] = GND;
assign RX_BIT_CTRL_OUT3[191] = GND;
assign RX_BIT_CTRL_OUT3[192] = GND;
assign RX_BIT_CTRL_OUT3[193] = GND;
assign RX_BIT_CTRL_OUT3[194] = GND;
assign RX_BIT_CTRL_OUT3[195] = GND;
assign RX_BIT_CTRL_OUT3[196] = GND;
assign RX_BIT_CTRL_OUT3[197] = GND;
assign RX_BIT_CTRL_OUT3[198] = GND;
assign RX_BIT_CTRL_OUT3[199] = GND;
assign RX_BIT_CTRL_OUT3[240] = GND;
assign RX_BIT_CTRL_OUT3[241] = GND;
assign RX_BIT_CTRL_OUT3[242] = GND;
assign RX_BIT_CTRL_OUT3[243] = GND;
assign RX_BIT_CTRL_OUT3[244] = GND;
assign RX_BIT_CTRL_OUT3[245] = GND;
assign RX_BIT_CTRL_OUT3[246] = GND;
assign RX_BIT_CTRL_OUT3[247] = GND;
assign RX_BIT_CTRL_OUT3[248] = GND;
assign RX_BIT_CTRL_OUT3[249] = GND;
assign RX_BIT_CTRL_OUT3[250] = GND;
assign RX_BIT_CTRL_OUT3[251] = GND;
assign RX_BIT_CTRL_OUT3[252] = GND;
assign RX_BIT_CTRL_OUT3[253] = GND;
assign RX_BIT_CTRL_OUT3[254] = GND;
assign RX_BIT_CTRL_OUT3[255] = GND;
assign RX_BIT_CTRL_OUT3[256] = GND;
assign RX_BIT_CTRL_OUT3[257] = GND;
assign RX_BIT_CTRL_OUT3[258] = GND;
assign RX_BIT_CTRL_OUT3[259] = GND;
assign RX_BIT_CTRL_OUT3[260] = GND;
assign RX_BIT_CTRL_OUT3[261] = GND;
assign RX_BIT_CTRL_OUT3[262] = GND;
assign RX_BIT_CTRL_OUT3[263] = GND;
assign RX_BIT_CTRL_OUT3[264] = GND;
assign RX_BIT_CTRL_OUT3[265] = GND;
assign RX_BIT_CTRL_OUT3[266] = GND;
assign RX_BIT_CTRL_OUT3[267] = GND;
assign RX_BIT_CTRL_OUT3[268] = GND;
assign RX_BIT_CTRL_OUT3[269] = GND;
assign RX_BIT_CTRL_OUT3[270] = GND;
assign RX_BIT_CTRL_OUT3[271] = GND;
assign RX_BIT_CTRL_OUT3[272] = GND;
assign RX_BIT_CTRL_OUT3[273] = GND;
assign RX_BIT_CTRL_OUT3[274] = GND;
assign RX_BIT_CTRL_OUT3[275] = GND;
assign RX_BIT_CTRL_OUT3[276] = GND;
assign RX_BIT_CTRL_OUT3[277] = GND;
assign RX_BIT_CTRL_OUT3[278] = GND;
assign RX_BIT_CTRL_OUT3[279] = GND;
assign RX_BIT_CTRL_OUT3[280] = GND;
assign RX_BIT_CTRL_OUT3[281] = GND;
assign RX_BIT_CTRL_OUT3[282] = GND;
assign RX_BIT_CTRL_OUT3[283] = GND;
assign RX_BIT_CTRL_OUT3[284] = GND;
assign RX_BIT_CTRL_OUT3[285] = GND;
assign RX_BIT_CTRL_OUT3[286] = GND;
assign RX_BIT_CTRL_OUT3[287] = GND;
assign RX_BIT_CTRL_OUT3[288] = GND;
assign RX_BIT_CTRL_OUT3[289] = GND;
assign RX_BIT_CTRL_OUT3[290] = GND;
assign RX_BIT_CTRL_OUT3[291] = GND;
assign RX_BIT_CTRL_OUT3[292] = GND;
assign RX_BIT_CTRL_OUT3[293] = GND;
assign RX_BIT_CTRL_OUT3[294] = GND;
assign RX_BIT_CTRL_OUT3[295] = GND;
assign RX_BIT_CTRL_OUT3[296] = GND;
assign RX_BIT_CTRL_OUT3[297] = GND;
assign RX_BIT_CTRL_OUT3[298] = GND;
assign RX_BIT_CTRL_OUT3[299] = GND;
assign RX_BIT_CTRL_OUT3[300] = GND;
assign RX_BIT_CTRL_OUT3[301] = GND;
assign RX_BIT_CTRL_OUT3[302] = GND;
assign RX_BIT_CTRL_OUT3[303] = GND;
assign RX_BIT_CTRL_OUT3[304] = GND;
assign RX_BIT_CTRL_OUT3[305] = GND;
assign RX_BIT_CTRL_OUT3[306] = GND;
assign RX_BIT_CTRL_OUT3[307] = GND;
assign RX_BIT_CTRL_OUT3[308] = GND;
assign RX_BIT_CTRL_OUT3[309] = GND;
assign RX_BIT_CTRL_OUT3[310] = GND;
assign RX_BIT_CTRL_OUT3[311] = GND;
assign RX_BIT_CTRL_OUT3[312] = GND;
assign RX_BIT_CTRL_OUT3[313] = GND;
assign RX_BIT_CTRL_OUT3[314] = GND;
assign RX_BIT_CTRL_OUT3[315] = GND;
assign RX_BIT_CTRL_OUT3[316] = GND;
assign RX_BIT_CTRL_OUT3[317] = GND;
assign RX_BIT_CTRL_OUT3[318] = GND;
assign RX_BIT_CTRL_OUT3[319] = GND;
assign RX_BIT_CTRL_OUT4[0] = GND;
assign RX_BIT_CTRL_OUT4[1] = GND;
assign RX_BIT_CTRL_OUT4[2] = GND;
assign RX_BIT_CTRL_OUT4[3] = GND;
assign RX_BIT_CTRL_OUT4[4] = GND;
assign RX_BIT_CTRL_OUT4[5] = GND;
assign RX_BIT_CTRL_OUT4[6] = GND;
assign RX_BIT_CTRL_OUT4[7] = GND;
assign RX_BIT_CTRL_OUT4[8] = GND;
assign RX_BIT_CTRL_OUT4[9] = GND;
assign RX_BIT_CTRL_OUT4[10] = GND;
assign RX_BIT_CTRL_OUT4[11] = GND;
assign RX_BIT_CTRL_OUT4[12] = GND;
assign RX_BIT_CTRL_OUT4[13] = GND;
assign RX_BIT_CTRL_OUT4[14] = GND;
assign RX_BIT_CTRL_OUT4[15] = GND;
assign RX_BIT_CTRL_OUT4[16] = GND;
assign RX_BIT_CTRL_OUT4[17] = GND;
assign RX_BIT_CTRL_OUT4[18] = GND;
assign RX_BIT_CTRL_OUT4[19] = GND;
assign RX_BIT_CTRL_OUT4[20] = GND;
assign RX_BIT_CTRL_OUT4[21] = GND;
assign RX_BIT_CTRL_OUT4[22] = GND;
assign RX_BIT_CTRL_OUT4[23] = GND;
assign RX_BIT_CTRL_OUT4[24] = GND;
assign RX_BIT_CTRL_OUT4[25] = GND;
assign RX_BIT_CTRL_OUT4[26] = GND;
assign RX_BIT_CTRL_OUT4[27] = GND;
assign RX_BIT_CTRL_OUT4[28] = GND;
assign RX_BIT_CTRL_OUT4[29] = GND;
assign RX_BIT_CTRL_OUT4[30] = GND;
assign RX_BIT_CTRL_OUT4[31] = GND;
assign RX_BIT_CTRL_OUT4[32] = GND;
assign RX_BIT_CTRL_OUT4[33] = GND;
assign RX_BIT_CTRL_OUT4[34] = GND;
assign RX_BIT_CTRL_OUT4[35] = GND;
assign RX_BIT_CTRL_OUT4[36] = GND;
assign RX_BIT_CTRL_OUT4[37] = GND;
assign RX_BIT_CTRL_OUT4[38] = GND;
assign RX_BIT_CTRL_OUT4[39] = GND;
assign RX_BIT_CTRL_OUT4[40] = GND;
assign RX_BIT_CTRL_OUT4[41] = GND;
assign RX_BIT_CTRL_OUT4[42] = GND;
assign RX_BIT_CTRL_OUT4[43] = GND;
assign RX_BIT_CTRL_OUT4[44] = GND;
assign RX_BIT_CTRL_OUT4[45] = GND;
assign RX_BIT_CTRL_OUT4[46] = GND;
assign RX_BIT_CTRL_OUT4[47] = GND;
assign RX_BIT_CTRL_OUT4[48] = GND;
assign RX_BIT_CTRL_OUT4[49] = GND;
assign RX_BIT_CTRL_OUT4[50] = GND;
assign RX_BIT_CTRL_OUT4[51] = GND;
assign RX_BIT_CTRL_OUT4[52] = GND;
assign RX_BIT_CTRL_OUT4[53] = GND;
assign RX_BIT_CTRL_OUT4[54] = GND;
assign RX_BIT_CTRL_OUT4[55] = GND;
assign RX_BIT_CTRL_OUT4[56] = GND;
assign RX_BIT_CTRL_OUT4[57] = GND;
assign RX_BIT_CTRL_OUT4[58] = GND;
assign RX_BIT_CTRL_OUT4[59] = GND;
assign RX_BIT_CTRL_OUT4[60] = GND;
assign RX_BIT_CTRL_OUT4[61] = GND;
assign RX_BIT_CTRL_OUT4[62] = GND;
assign RX_BIT_CTRL_OUT4[63] = GND;
assign RX_BIT_CTRL_OUT4[64] = GND;
assign RX_BIT_CTRL_OUT4[65] = GND;
assign RX_BIT_CTRL_OUT4[66] = GND;
assign RX_BIT_CTRL_OUT4[67] = GND;
assign RX_BIT_CTRL_OUT4[68] = GND;
assign RX_BIT_CTRL_OUT4[69] = GND;
assign RX_BIT_CTRL_OUT4[70] = GND;
assign RX_BIT_CTRL_OUT4[71] = GND;
assign RX_BIT_CTRL_OUT4[72] = GND;
assign RX_BIT_CTRL_OUT4[73] = GND;
assign RX_BIT_CTRL_OUT4[74] = GND;
assign RX_BIT_CTRL_OUT4[75] = GND;
assign RX_BIT_CTRL_OUT4[76] = GND;
assign RX_BIT_CTRL_OUT4[77] = GND;
assign RX_BIT_CTRL_OUT4[78] = GND;
assign RX_BIT_CTRL_OUT4[79] = GND;
assign RX_BIT_CTRL_OUT4[80] = GND;
assign RX_BIT_CTRL_OUT4[81] = GND;
assign RX_BIT_CTRL_OUT4[82] = GND;
assign RX_BIT_CTRL_OUT4[83] = GND;
assign RX_BIT_CTRL_OUT4[84] = GND;
assign RX_BIT_CTRL_OUT4[85] = GND;
assign RX_BIT_CTRL_OUT4[86] = GND;
assign RX_BIT_CTRL_OUT4[87] = GND;
assign RX_BIT_CTRL_OUT4[88] = GND;
assign RX_BIT_CTRL_OUT4[89] = GND;
assign RX_BIT_CTRL_OUT4[90] = GND;
assign RX_BIT_CTRL_OUT4[91] = GND;
assign RX_BIT_CTRL_OUT4[92] = GND;
assign RX_BIT_CTRL_OUT4[93] = GND;
assign RX_BIT_CTRL_OUT4[94] = GND;
assign RX_BIT_CTRL_OUT4[95] = GND;
assign RX_BIT_CTRL_OUT4[96] = GND;
assign RX_BIT_CTRL_OUT4[97] = GND;
assign RX_BIT_CTRL_OUT4[98] = GND;
assign RX_BIT_CTRL_OUT4[99] = GND;
assign RX_BIT_CTRL_OUT4[100] = GND;
assign RX_BIT_CTRL_OUT4[101] = GND;
assign RX_BIT_CTRL_OUT4[102] = GND;
assign RX_BIT_CTRL_OUT4[103] = GND;
assign RX_BIT_CTRL_OUT4[104] = GND;
assign RX_BIT_CTRL_OUT4[105] = GND;
assign RX_BIT_CTRL_OUT4[106] = GND;
assign RX_BIT_CTRL_OUT4[107] = GND;
assign RX_BIT_CTRL_OUT4[108] = GND;
assign RX_BIT_CTRL_OUT4[109] = GND;
assign RX_BIT_CTRL_OUT4[110] = GND;
assign RX_BIT_CTRL_OUT4[111] = GND;
assign RX_BIT_CTRL_OUT4[112] = GND;
assign RX_BIT_CTRL_OUT4[113] = GND;
assign RX_BIT_CTRL_OUT4[114] = GND;
assign RX_BIT_CTRL_OUT4[115] = GND;
assign RX_BIT_CTRL_OUT4[116] = GND;
assign RX_BIT_CTRL_OUT4[117] = GND;
assign RX_BIT_CTRL_OUT4[118] = GND;
assign RX_BIT_CTRL_OUT4[119] = GND;
assign RX_BIT_CTRL_OUT4[120] = GND;
assign RX_BIT_CTRL_OUT4[121] = GND;
assign RX_BIT_CTRL_OUT4[122] = GND;
assign RX_BIT_CTRL_OUT4[123] = GND;
assign RX_BIT_CTRL_OUT4[124] = GND;
assign RX_BIT_CTRL_OUT4[125] = GND;
assign RX_BIT_CTRL_OUT4[126] = GND;
assign RX_BIT_CTRL_OUT4[127] = GND;
assign RX_BIT_CTRL_OUT4[128] = GND;
assign RX_BIT_CTRL_OUT4[129] = GND;
assign RX_BIT_CTRL_OUT4[130] = GND;
assign RX_BIT_CTRL_OUT4[131] = GND;
assign RX_BIT_CTRL_OUT4[132] = GND;
assign RX_BIT_CTRL_OUT4[133] = GND;
assign RX_BIT_CTRL_OUT4[134] = GND;
assign RX_BIT_CTRL_OUT4[135] = GND;
assign RX_BIT_CTRL_OUT4[136] = GND;
assign RX_BIT_CTRL_OUT4[137] = GND;
assign RX_BIT_CTRL_OUT4[138] = GND;
assign RX_BIT_CTRL_OUT4[139] = GND;
assign RX_BIT_CTRL_OUT4[140] = GND;
assign RX_BIT_CTRL_OUT4[141] = GND;
assign RX_BIT_CTRL_OUT4[142] = GND;
assign RX_BIT_CTRL_OUT4[143] = GND;
assign RX_BIT_CTRL_OUT4[144] = GND;
assign RX_BIT_CTRL_OUT4[145] = GND;
assign RX_BIT_CTRL_OUT4[146] = GND;
assign RX_BIT_CTRL_OUT4[147] = GND;
assign RX_BIT_CTRL_OUT4[148] = GND;
assign RX_BIT_CTRL_OUT4[149] = GND;
assign RX_BIT_CTRL_OUT4[150] = GND;
assign RX_BIT_CTRL_OUT4[151] = GND;
assign RX_BIT_CTRL_OUT4[152] = GND;
assign RX_BIT_CTRL_OUT4[153] = GND;
assign RX_BIT_CTRL_OUT4[154] = GND;
assign RX_BIT_CTRL_OUT4[155] = GND;
assign RX_BIT_CTRL_OUT4[156] = GND;
assign RX_BIT_CTRL_OUT4[157] = GND;
assign RX_BIT_CTRL_OUT4[158] = GND;
assign RX_BIT_CTRL_OUT4[159] = GND;
assign RX_BIT_CTRL_OUT4[160] = GND;
assign RX_BIT_CTRL_OUT4[161] = GND;
assign RX_BIT_CTRL_OUT4[162] = GND;
assign RX_BIT_CTRL_OUT4[163] = GND;
assign RX_BIT_CTRL_OUT4[164] = GND;
assign RX_BIT_CTRL_OUT4[165] = GND;
assign RX_BIT_CTRL_OUT4[166] = GND;
assign RX_BIT_CTRL_OUT4[167] = GND;
assign RX_BIT_CTRL_OUT4[168] = GND;
assign RX_BIT_CTRL_OUT4[169] = GND;
assign RX_BIT_CTRL_OUT4[170] = GND;
assign RX_BIT_CTRL_OUT4[171] = GND;
assign RX_BIT_CTRL_OUT4[172] = GND;
assign RX_BIT_CTRL_OUT4[173] = GND;
assign RX_BIT_CTRL_OUT4[174] = GND;
assign RX_BIT_CTRL_OUT4[175] = GND;
assign RX_BIT_CTRL_OUT4[176] = GND;
assign RX_BIT_CTRL_OUT4[177] = GND;
assign RX_BIT_CTRL_OUT4[178] = GND;
assign RX_BIT_CTRL_OUT4[179] = GND;
assign RX_BIT_CTRL_OUT4[180] = GND;
assign RX_BIT_CTRL_OUT4[181] = GND;
assign RX_BIT_CTRL_OUT4[182] = GND;
assign RX_BIT_CTRL_OUT4[183] = GND;
assign RX_BIT_CTRL_OUT4[184] = GND;
assign RX_BIT_CTRL_OUT4[185] = GND;
assign RX_BIT_CTRL_OUT4[186] = GND;
assign RX_BIT_CTRL_OUT4[187] = GND;
assign RX_BIT_CTRL_OUT4[188] = GND;
assign RX_BIT_CTRL_OUT4[189] = GND;
assign RX_BIT_CTRL_OUT4[190] = GND;
assign RX_BIT_CTRL_OUT4[191] = GND;
assign RX_BIT_CTRL_OUT4[192] = GND;
assign RX_BIT_CTRL_OUT4[193] = GND;
assign RX_BIT_CTRL_OUT4[194] = GND;
assign RX_BIT_CTRL_OUT4[195] = GND;
assign RX_BIT_CTRL_OUT4[196] = GND;
assign RX_BIT_CTRL_OUT4[197] = GND;
assign RX_BIT_CTRL_OUT4[198] = GND;
assign RX_BIT_CTRL_OUT4[199] = GND;
assign RX_BIT_CTRL_OUT4[240] = GND;
assign RX_BIT_CTRL_OUT4[241] = GND;
assign RX_BIT_CTRL_OUT4[242] = GND;
assign RX_BIT_CTRL_OUT4[243] = GND;
assign RX_BIT_CTRL_OUT4[244] = GND;
assign RX_BIT_CTRL_OUT4[245] = GND;
assign RX_BIT_CTRL_OUT4[246] = GND;
assign RX_BIT_CTRL_OUT4[247] = GND;
assign RX_BIT_CTRL_OUT4[248] = GND;
assign RX_BIT_CTRL_OUT4[249] = GND;
assign RX_BIT_CTRL_OUT4[250] = GND;
assign RX_BIT_CTRL_OUT4[251] = GND;
assign RX_BIT_CTRL_OUT4[252] = GND;
assign RX_BIT_CTRL_OUT4[253] = GND;
assign RX_BIT_CTRL_OUT4[254] = GND;
assign RX_BIT_CTRL_OUT4[255] = GND;
assign RX_BIT_CTRL_OUT4[256] = GND;
assign RX_BIT_CTRL_OUT4[257] = GND;
assign RX_BIT_CTRL_OUT4[258] = GND;
assign RX_BIT_CTRL_OUT4[259] = GND;
assign RX_BIT_CTRL_OUT4[260] = GND;
assign RX_BIT_CTRL_OUT4[261] = GND;
assign RX_BIT_CTRL_OUT4[262] = GND;
assign RX_BIT_CTRL_OUT4[263] = GND;
assign RX_BIT_CTRL_OUT4[264] = GND;
assign RX_BIT_CTRL_OUT4[265] = GND;
assign RX_BIT_CTRL_OUT4[266] = GND;
assign RX_BIT_CTRL_OUT4[267] = GND;
assign RX_BIT_CTRL_OUT4[268] = GND;
assign RX_BIT_CTRL_OUT4[269] = GND;
assign RX_BIT_CTRL_OUT4[270] = GND;
assign RX_BIT_CTRL_OUT4[271] = GND;
assign RX_BIT_CTRL_OUT4[272] = GND;
assign RX_BIT_CTRL_OUT4[273] = GND;
assign RX_BIT_CTRL_OUT4[274] = GND;
assign RX_BIT_CTRL_OUT4[275] = GND;
assign RX_BIT_CTRL_OUT4[276] = GND;
assign RX_BIT_CTRL_OUT4[277] = GND;
assign RX_BIT_CTRL_OUT4[278] = GND;
assign RX_BIT_CTRL_OUT4[279] = GND;
assign RX_BIT_CTRL_OUT4[280] = GND;
assign RX_BIT_CTRL_OUT4[281] = GND;
assign RX_BIT_CTRL_OUT4[282] = GND;
assign RX_BIT_CTRL_OUT4[283] = GND;
assign RX_BIT_CTRL_OUT4[284] = GND;
assign RX_BIT_CTRL_OUT4[285] = GND;
assign RX_BIT_CTRL_OUT4[286] = GND;
assign RX_BIT_CTRL_OUT4[287] = GND;
assign RX_BIT_CTRL_OUT4[288] = GND;
assign RX_BIT_CTRL_OUT4[289] = GND;
assign RX_BIT_CTRL_OUT4[290] = GND;
assign RX_BIT_CTRL_OUT4[291] = GND;
assign RX_BIT_CTRL_OUT4[292] = GND;
assign RX_BIT_CTRL_OUT4[293] = GND;
assign RX_BIT_CTRL_OUT4[294] = GND;
assign RX_BIT_CTRL_OUT4[295] = GND;
assign RX_BIT_CTRL_OUT4[296] = GND;
assign RX_BIT_CTRL_OUT4[297] = GND;
assign RX_BIT_CTRL_OUT4[298] = GND;
assign RX_BIT_CTRL_OUT4[299] = GND;
assign RX_BIT_CTRL_OUT4[300] = GND;
assign RX_BIT_CTRL_OUT4[301] = GND;
assign RX_BIT_CTRL_OUT4[302] = GND;
assign RX_BIT_CTRL_OUT4[303] = GND;
assign RX_BIT_CTRL_OUT4[304] = GND;
assign RX_BIT_CTRL_OUT4[305] = GND;
assign RX_BIT_CTRL_OUT4[306] = GND;
assign RX_BIT_CTRL_OUT4[307] = GND;
assign RX_BIT_CTRL_OUT4[308] = GND;
assign RX_BIT_CTRL_OUT4[309] = GND;
assign RX_BIT_CTRL_OUT4[310] = GND;
assign RX_BIT_CTRL_OUT4[311] = GND;
assign RX_BIT_CTRL_OUT4[312] = GND;
assign RX_BIT_CTRL_OUT4[313] = GND;
assign RX_BIT_CTRL_OUT4[314] = GND;
assign RX_BIT_CTRL_OUT4[315] = GND;
assign RX_BIT_CTRL_OUT4[316] = GND;
assign RX_BIT_CTRL_OUT4[317] = GND;
assign RX_BIT_CTRL_OUT4[318] = GND;
assign RX_BIT_CTRL_OUT4[319] = GND;
assign RX_BIT_CTRL_OUT5[0] = GND;
assign RX_BIT_CTRL_OUT5[1] = GND;
assign RX_BIT_CTRL_OUT5[2] = GND;
assign RX_BIT_CTRL_OUT5[3] = GND;
assign RX_BIT_CTRL_OUT5[4] = GND;
assign RX_BIT_CTRL_OUT5[5] = GND;
assign RX_BIT_CTRL_OUT5[6] = GND;
assign RX_BIT_CTRL_OUT5[7] = GND;
assign RX_BIT_CTRL_OUT5[8] = GND;
assign RX_BIT_CTRL_OUT5[9] = GND;
assign RX_BIT_CTRL_OUT5[10] = GND;
assign RX_BIT_CTRL_OUT5[11] = GND;
assign RX_BIT_CTRL_OUT5[12] = GND;
assign RX_BIT_CTRL_OUT5[13] = GND;
assign RX_BIT_CTRL_OUT5[14] = GND;
assign RX_BIT_CTRL_OUT5[15] = GND;
assign RX_BIT_CTRL_OUT5[16] = GND;
assign RX_BIT_CTRL_OUT5[17] = GND;
assign RX_BIT_CTRL_OUT5[18] = GND;
assign RX_BIT_CTRL_OUT5[19] = GND;
assign RX_BIT_CTRL_OUT5[20] = GND;
assign RX_BIT_CTRL_OUT5[21] = GND;
assign RX_BIT_CTRL_OUT5[22] = GND;
assign RX_BIT_CTRL_OUT5[23] = GND;
assign RX_BIT_CTRL_OUT5[24] = GND;
assign RX_BIT_CTRL_OUT5[25] = GND;
assign RX_BIT_CTRL_OUT5[26] = GND;
assign RX_BIT_CTRL_OUT5[27] = GND;
assign RX_BIT_CTRL_OUT5[28] = GND;
assign RX_BIT_CTRL_OUT5[29] = GND;
assign RX_BIT_CTRL_OUT5[30] = GND;
assign RX_BIT_CTRL_OUT5[31] = GND;
assign RX_BIT_CTRL_OUT5[32] = GND;
assign RX_BIT_CTRL_OUT5[33] = GND;
assign RX_BIT_CTRL_OUT5[34] = GND;
assign RX_BIT_CTRL_OUT5[35] = GND;
assign RX_BIT_CTRL_OUT5[36] = GND;
assign RX_BIT_CTRL_OUT5[37] = GND;
assign RX_BIT_CTRL_OUT5[38] = GND;
assign RX_BIT_CTRL_OUT5[39] = GND;
assign RX_BIT_CTRL_OUT5[40] = GND;
assign RX_BIT_CTRL_OUT5[41] = GND;
assign RX_BIT_CTRL_OUT5[42] = GND;
assign RX_BIT_CTRL_OUT5[43] = GND;
assign RX_BIT_CTRL_OUT5[44] = GND;
assign RX_BIT_CTRL_OUT5[45] = GND;
assign RX_BIT_CTRL_OUT5[46] = GND;
assign RX_BIT_CTRL_OUT5[47] = GND;
assign RX_BIT_CTRL_OUT5[48] = GND;
assign RX_BIT_CTRL_OUT5[49] = GND;
assign RX_BIT_CTRL_OUT5[50] = GND;
assign RX_BIT_CTRL_OUT5[51] = GND;
assign RX_BIT_CTRL_OUT5[52] = GND;
assign RX_BIT_CTRL_OUT5[53] = GND;
assign RX_BIT_CTRL_OUT5[54] = GND;
assign RX_BIT_CTRL_OUT5[55] = GND;
assign RX_BIT_CTRL_OUT5[56] = GND;
assign RX_BIT_CTRL_OUT5[57] = GND;
assign RX_BIT_CTRL_OUT5[58] = GND;
assign RX_BIT_CTRL_OUT5[59] = GND;
assign RX_BIT_CTRL_OUT5[60] = GND;
assign RX_BIT_CTRL_OUT5[61] = GND;
assign RX_BIT_CTRL_OUT5[62] = GND;
assign RX_BIT_CTRL_OUT5[63] = GND;
assign RX_BIT_CTRL_OUT5[64] = GND;
assign RX_BIT_CTRL_OUT5[65] = GND;
assign RX_BIT_CTRL_OUT5[66] = GND;
assign RX_BIT_CTRL_OUT5[67] = GND;
assign RX_BIT_CTRL_OUT5[68] = GND;
assign RX_BIT_CTRL_OUT5[69] = GND;
assign RX_BIT_CTRL_OUT5[70] = GND;
assign RX_BIT_CTRL_OUT5[71] = GND;
assign RX_BIT_CTRL_OUT5[72] = GND;
assign RX_BIT_CTRL_OUT5[73] = GND;
assign RX_BIT_CTRL_OUT5[74] = GND;
assign RX_BIT_CTRL_OUT5[75] = GND;
assign RX_BIT_CTRL_OUT5[76] = GND;
assign RX_BIT_CTRL_OUT5[77] = GND;
assign RX_BIT_CTRL_OUT5[78] = GND;
assign RX_BIT_CTRL_OUT5[79] = GND;
assign RX_BIT_CTRL_OUT5[80] = GND;
assign RX_BIT_CTRL_OUT5[81] = GND;
assign RX_BIT_CTRL_OUT5[82] = GND;
assign RX_BIT_CTRL_OUT5[83] = GND;
assign RX_BIT_CTRL_OUT5[84] = GND;
assign RX_BIT_CTRL_OUT5[85] = GND;
assign RX_BIT_CTRL_OUT5[86] = GND;
assign RX_BIT_CTRL_OUT5[87] = GND;
assign RX_BIT_CTRL_OUT5[88] = GND;
assign RX_BIT_CTRL_OUT5[89] = GND;
assign RX_BIT_CTRL_OUT5[90] = GND;
assign RX_BIT_CTRL_OUT5[91] = GND;
assign RX_BIT_CTRL_OUT5[92] = GND;
assign RX_BIT_CTRL_OUT5[93] = GND;
assign RX_BIT_CTRL_OUT5[94] = GND;
assign RX_BIT_CTRL_OUT5[95] = GND;
assign RX_BIT_CTRL_OUT5[96] = GND;
assign RX_BIT_CTRL_OUT5[97] = GND;
assign RX_BIT_CTRL_OUT5[98] = GND;
assign RX_BIT_CTRL_OUT5[99] = GND;
assign RX_BIT_CTRL_OUT5[100] = GND;
assign RX_BIT_CTRL_OUT5[101] = GND;
assign RX_BIT_CTRL_OUT5[102] = GND;
assign RX_BIT_CTRL_OUT5[103] = GND;
assign RX_BIT_CTRL_OUT5[104] = GND;
assign RX_BIT_CTRL_OUT5[105] = GND;
assign RX_BIT_CTRL_OUT5[106] = GND;
assign RX_BIT_CTRL_OUT5[107] = GND;
assign RX_BIT_CTRL_OUT5[108] = GND;
assign RX_BIT_CTRL_OUT5[109] = GND;
assign RX_BIT_CTRL_OUT5[110] = GND;
assign RX_BIT_CTRL_OUT5[111] = GND;
assign RX_BIT_CTRL_OUT5[112] = GND;
assign RX_BIT_CTRL_OUT5[113] = GND;
assign RX_BIT_CTRL_OUT5[114] = GND;
assign RX_BIT_CTRL_OUT5[115] = GND;
assign RX_BIT_CTRL_OUT5[116] = GND;
assign RX_BIT_CTRL_OUT5[117] = GND;
assign RX_BIT_CTRL_OUT5[118] = GND;
assign RX_BIT_CTRL_OUT5[119] = GND;
assign RX_BIT_CTRL_OUT5[120] = GND;
assign RX_BIT_CTRL_OUT5[121] = GND;
assign RX_BIT_CTRL_OUT5[122] = GND;
assign RX_BIT_CTRL_OUT5[123] = GND;
assign RX_BIT_CTRL_OUT5[124] = GND;
assign RX_BIT_CTRL_OUT5[125] = GND;
assign RX_BIT_CTRL_OUT5[126] = GND;
assign RX_BIT_CTRL_OUT5[127] = GND;
assign RX_BIT_CTRL_OUT5[128] = GND;
assign RX_BIT_CTRL_OUT5[129] = GND;
assign RX_BIT_CTRL_OUT5[130] = GND;
assign RX_BIT_CTRL_OUT5[131] = GND;
assign RX_BIT_CTRL_OUT5[132] = GND;
assign RX_BIT_CTRL_OUT5[133] = GND;
assign RX_BIT_CTRL_OUT5[134] = GND;
assign RX_BIT_CTRL_OUT5[135] = GND;
assign RX_BIT_CTRL_OUT5[136] = GND;
assign RX_BIT_CTRL_OUT5[137] = GND;
assign RX_BIT_CTRL_OUT5[138] = GND;
assign RX_BIT_CTRL_OUT5[139] = GND;
assign RX_BIT_CTRL_OUT5[140] = GND;
assign RX_BIT_CTRL_OUT5[141] = GND;
assign RX_BIT_CTRL_OUT5[142] = GND;
assign RX_BIT_CTRL_OUT5[143] = GND;
assign RX_BIT_CTRL_OUT5[144] = GND;
assign RX_BIT_CTRL_OUT5[145] = GND;
assign RX_BIT_CTRL_OUT5[146] = GND;
assign RX_BIT_CTRL_OUT5[147] = GND;
assign RX_BIT_CTRL_OUT5[148] = GND;
assign RX_BIT_CTRL_OUT5[149] = GND;
assign RX_BIT_CTRL_OUT5[150] = GND;
assign RX_BIT_CTRL_OUT5[151] = GND;
assign RX_BIT_CTRL_OUT5[152] = GND;
assign RX_BIT_CTRL_OUT5[153] = GND;
assign RX_BIT_CTRL_OUT5[154] = GND;
assign RX_BIT_CTRL_OUT5[155] = GND;
assign RX_BIT_CTRL_OUT5[156] = GND;
assign RX_BIT_CTRL_OUT5[157] = GND;
assign RX_BIT_CTRL_OUT5[158] = GND;
assign RX_BIT_CTRL_OUT5[159] = GND;
assign RX_BIT_CTRL_OUT5[160] = GND;
assign RX_BIT_CTRL_OUT5[161] = GND;
assign RX_BIT_CTRL_OUT5[162] = GND;
assign RX_BIT_CTRL_OUT5[163] = GND;
assign RX_BIT_CTRL_OUT5[164] = GND;
assign RX_BIT_CTRL_OUT5[165] = GND;
assign RX_BIT_CTRL_OUT5[166] = GND;
assign RX_BIT_CTRL_OUT5[167] = GND;
assign RX_BIT_CTRL_OUT5[168] = GND;
assign RX_BIT_CTRL_OUT5[169] = GND;
assign RX_BIT_CTRL_OUT5[170] = GND;
assign RX_BIT_CTRL_OUT5[171] = GND;
assign RX_BIT_CTRL_OUT5[172] = GND;
assign RX_BIT_CTRL_OUT5[173] = GND;
assign RX_BIT_CTRL_OUT5[174] = GND;
assign RX_BIT_CTRL_OUT5[175] = GND;
assign RX_BIT_CTRL_OUT5[176] = GND;
assign RX_BIT_CTRL_OUT5[177] = GND;
assign RX_BIT_CTRL_OUT5[178] = GND;
assign RX_BIT_CTRL_OUT5[179] = GND;
assign RX_BIT_CTRL_OUT5[180] = GND;
assign RX_BIT_CTRL_OUT5[181] = GND;
assign RX_BIT_CTRL_OUT5[182] = GND;
assign RX_BIT_CTRL_OUT5[183] = GND;
assign RX_BIT_CTRL_OUT5[184] = GND;
assign RX_BIT_CTRL_OUT5[185] = GND;
assign RX_BIT_CTRL_OUT5[186] = GND;
assign RX_BIT_CTRL_OUT5[187] = GND;
assign RX_BIT_CTRL_OUT5[188] = GND;
assign RX_BIT_CTRL_OUT5[189] = GND;
assign RX_BIT_CTRL_OUT5[190] = GND;
assign RX_BIT_CTRL_OUT5[191] = GND;
assign RX_BIT_CTRL_OUT5[192] = GND;
assign RX_BIT_CTRL_OUT5[193] = GND;
assign RX_BIT_CTRL_OUT5[194] = GND;
assign RX_BIT_CTRL_OUT5[195] = GND;
assign RX_BIT_CTRL_OUT5[196] = GND;
assign RX_BIT_CTRL_OUT5[197] = GND;
assign RX_BIT_CTRL_OUT5[198] = GND;
assign RX_BIT_CTRL_OUT5[199] = GND;
assign RX_BIT_CTRL_OUT5[240] = GND;
assign RX_BIT_CTRL_OUT5[241] = GND;
assign RX_BIT_CTRL_OUT5[242] = GND;
assign RX_BIT_CTRL_OUT5[243] = GND;
assign RX_BIT_CTRL_OUT5[244] = GND;
assign RX_BIT_CTRL_OUT5[245] = GND;
assign RX_BIT_CTRL_OUT5[246] = GND;
assign RX_BIT_CTRL_OUT5[247] = GND;
assign RX_BIT_CTRL_OUT5[248] = GND;
assign RX_BIT_CTRL_OUT5[249] = GND;
assign RX_BIT_CTRL_OUT5[250] = GND;
assign RX_BIT_CTRL_OUT5[251] = GND;
assign RX_BIT_CTRL_OUT5[252] = GND;
assign RX_BIT_CTRL_OUT5[253] = GND;
assign RX_BIT_CTRL_OUT5[254] = GND;
assign RX_BIT_CTRL_OUT5[255] = GND;
assign RX_BIT_CTRL_OUT5[256] = GND;
assign RX_BIT_CTRL_OUT5[257] = GND;
assign RX_BIT_CTRL_OUT5[258] = GND;
assign RX_BIT_CTRL_OUT5[259] = GND;
assign RX_BIT_CTRL_OUT5[260] = GND;
assign RX_BIT_CTRL_OUT5[261] = GND;
assign RX_BIT_CTRL_OUT5[262] = GND;
assign RX_BIT_CTRL_OUT5[263] = GND;
assign RX_BIT_CTRL_OUT5[264] = GND;
assign RX_BIT_CTRL_OUT5[265] = GND;
assign RX_BIT_CTRL_OUT5[266] = GND;
assign RX_BIT_CTRL_OUT5[267] = GND;
assign RX_BIT_CTRL_OUT5[268] = GND;
assign RX_BIT_CTRL_OUT5[269] = GND;
assign RX_BIT_CTRL_OUT5[270] = GND;
assign RX_BIT_CTRL_OUT5[271] = GND;
assign RX_BIT_CTRL_OUT5[272] = GND;
assign RX_BIT_CTRL_OUT5[273] = GND;
assign RX_BIT_CTRL_OUT5[274] = GND;
assign RX_BIT_CTRL_OUT5[275] = GND;
assign RX_BIT_CTRL_OUT5[276] = GND;
assign RX_BIT_CTRL_OUT5[277] = GND;
assign RX_BIT_CTRL_OUT5[278] = GND;
assign RX_BIT_CTRL_OUT5[279] = GND;
assign RX_BIT_CTRL_OUT5[280] = GND;
assign RX_BIT_CTRL_OUT5[281] = GND;
assign RX_BIT_CTRL_OUT5[282] = GND;
assign RX_BIT_CTRL_OUT5[283] = GND;
assign RX_BIT_CTRL_OUT5[284] = GND;
assign RX_BIT_CTRL_OUT5[285] = GND;
assign RX_BIT_CTRL_OUT5[286] = GND;
assign RX_BIT_CTRL_OUT5[287] = GND;
assign RX_BIT_CTRL_OUT5[288] = GND;
assign RX_BIT_CTRL_OUT5[289] = GND;
assign RX_BIT_CTRL_OUT5[290] = GND;
assign RX_BIT_CTRL_OUT5[291] = GND;
assign RX_BIT_CTRL_OUT5[292] = GND;
assign RX_BIT_CTRL_OUT5[293] = GND;
assign RX_BIT_CTRL_OUT5[294] = GND;
assign RX_BIT_CTRL_OUT5[295] = GND;
assign RX_BIT_CTRL_OUT5[296] = GND;
assign RX_BIT_CTRL_OUT5[297] = GND;
assign RX_BIT_CTRL_OUT5[298] = GND;
assign RX_BIT_CTRL_OUT5[299] = GND;
assign RX_BIT_CTRL_OUT5[300] = GND;
assign RX_BIT_CTRL_OUT5[301] = GND;
assign RX_BIT_CTRL_OUT5[302] = GND;
assign RX_BIT_CTRL_OUT5[303] = GND;
assign RX_BIT_CTRL_OUT5[304] = GND;
assign RX_BIT_CTRL_OUT5[305] = GND;
assign RX_BIT_CTRL_OUT5[306] = GND;
assign RX_BIT_CTRL_OUT5[307] = GND;
assign RX_BIT_CTRL_OUT5[308] = GND;
assign RX_BIT_CTRL_OUT5[309] = GND;
assign RX_BIT_CTRL_OUT5[310] = GND;
assign RX_BIT_CTRL_OUT5[311] = GND;
assign RX_BIT_CTRL_OUT5[312] = GND;
assign RX_BIT_CTRL_OUT5[313] = GND;
assign RX_BIT_CTRL_OUT5[314] = GND;
assign RX_BIT_CTRL_OUT5[315] = GND;
assign RX_BIT_CTRL_OUT5[316] = GND;
assign RX_BIT_CTRL_OUT5[317] = GND;
assign RX_BIT_CTRL_OUT5[318] = GND;
assign RX_BIT_CTRL_OUT5[319] = GND;
assign RX_BIT_CTRL_OUT6[0] = GND;
assign RX_BIT_CTRL_OUT6[1] = GND;
assign RX_BIT_CTRL_OUT6[2] = GND;
assign RX_BIT_CTRL_OUT6[3] = GND;
assign RX_BIT_CTRL_OUT6[4] = GND;
assign RX_BIT_CTRL_OUT6[5] = GND;
assign RX_BIT_CTRL_OUT6[6] = GND;
assign RX_BIT_CTRL_OUT6[7] = GND;
assign RX_BIT_CTRL_OUT6[8] = GND;
assign RX_BIT_CTRL_OUT6[9] = GND;
assign RX_BIT_CTRL_OUT6[10] = GND;
assign RX_BIT_CTRL_OUT6[11] = GND;
assign RX_BIT_CTRL_OUT6[12] = GND;
assign RX_BIT_CTRL_OUT6[13] = GND;
assign RX_BIT_CTRL_OUT6[14] = GND;
assign RX_BIT_CTRL_OUT6[15] = GND;
assign RX_BIT_CTRL_OUT6[16] = GND;
assign RX_BIT_CTRL_OUT6[17] = GND;
assign RX_BIT_CTRL_OUT6[18] = GND;
assign RX_BIT_CTRL_OUT6[19] = GND;
assign RX_BIT_CTRL_OUT6[20] = GND;
assign RX_BIT_CTRL_OUT6[21] = GND;
assign RX_BIT_CTRL_OUT6[22] = GND;
assign RX_BIT_CTRL_OUT6[23] = GND;
assign RX_BIT_CTRL_OUT6[24] = GND;
assign RX_BIT_CTRL_OUT6[25] = GND;
assign RX_BIT_CTRL_OUT6[26] = GND;
assign RX_BIT_CTRL_OUT6[27] = GND;
assign RX_BIT_CTRL_OUT6[28] = GND;
assign RX_BIT_CTRL_OUT6[29] = GND;
assign RX_BIT_CTRL_OUT6[30] = GND;
assign RX_BIT_CTRL_OUT6[31] = GND;
assign RX_BIT_CTRL_OUT6[32] = GND;
assign RX_BIT_CTRL_OUT6[33] = GND;
assign RX_BIT_CTRL_OUT6[34] = GND;
assign RX_BIT_CTRL_OUT6[35] = GND;
assign RX_BIT_CTRL_OUT6[36] = GND;
assign RX_BIT_CTRL_OUT6[37] = GND;
assign RX_BIT_CTRL_OUT6[38] = GND;
assign RX_BIT_CTRL_OUT6[39] = GND;
assign RX_BIT_CTRL_OUT6[40] = GND;
assign RX_BIT_CTRL_OUT6[41] = GND;
assign RX_BIT_CTRL_OUT6[42] = GND;
assign RX_BIT_CTRL_OUT6[43] = GND;
assign RX_BIT_CTRL_OUT6[44] = GND;
assign RX_BIT_CTRL_OUT6[45] = GND;
assign RX_BIT_CTRL_OUT6[46] = GND;
assign RX_BIT_CTRL_OUT6[47] = GND;
assign RX_BIT_CTRL_OUT6[48] = GND;
assign RX_BIT_CTRL_OUT6[49] = GND;
assign RX_BIT_CTRL_OUT6[50] = GND;
assign RX_BIT_CTRL_OUT6[51] = GND;
assign RX_BIT_CTRL_OUT6[52] = GND;
assign RX_BIT_CTRL_OUT6[53] = GND;
assign RX_BIT_CTRL_OUT6[54] = GND;
assign RX_BIT_CTRL_OUT6[55] = GND;
assign RX_BIT_CTRL_OUT6[56] = GND;
assign RX_BIT_CTRL_OUT6[57] = GND;
assign RX_BIT_CTRL_OUT6[58] = GND;
assign RX_BIT_CTRL_OUT6[59] = GND;
assign RX_BIT_CTRL_OUT6[60] = GND;
assign RX_BIT_CTRL_OUT6[61] = GND;
assign RX_BIT_CTRL_OUT6[62] = GND;
assign RX_BIT_CTRL_OUT6[63] = GND;
assign RX_BIT_CTRL_OUT6[64] = GND;
assign RX_BIT_CTRL_OUT6[65] = GND;
assign RX_BIT_CTRL_OUT6[66] = GND;
assign RX_BIT_CTRL_OUT6[67] = GND;
assign RX_BIT_CTRL_OUT6[68] = GND;
assign RX_BIT_CTRL_OUT6[69] = GND;
assign RX_BIT_CTRL_OUT6[70] = GND;
assign RX_BIT_CTRL_OUT6[71] = GND;
assign RX_BIT_CTRL_OUT6[72] = GND;
assign RX_BIT_CTRL_OUT6[73] = GND;
assign RX_BIT_CTRL_OUT6[74] = GND;
assign RX_BIT_CTRL_OUT6[75] = GND;
assign RX_BIT_CTRL_OUT6[76] = GND;
assign RX_BIT_CTRL_OUT6[77] = GND;
assign RX_BIT_CTRL_OUT6[78] = GND;
assign RX_BIT_CTRL_OUT6[79] = GND;
assign RX_BIT_CTRL_OUT6[80] = GND;
assign RX_BIT_CTRL_OUT6[81] = GND;
assign RX_BIT_CTRL_OUT6[82] = GND;
assign RX_BIT_CTRL_OUT6[83] = GND;
assign RX_BIT_CTRL_OUT6[84] = GND;
assign RX_BIT_CTRL_OUT6[85] = GND;
assign RX_BIT_CTRL_OUT6[86] = GND;
assign RX_BIT_CTRL_OUT6[87] = GND;
assign RX_BIT_CTRL_OUT6[88] = GND;
assign RX_BIT_CTRL_OUT6[89] = GND;
assign RX_BIT_CTRL_OUT6[90] = GND;
assign RX_BIT_CTRL_OUT6[91] = GND;
assign RX_BIT_CTRL_OUT6[92] = GND;
assign RX_BIT_CTRL_OUT6[93] = GND;
assign RX_BIT_CTRL_OUT6[94] = GND;
assign RX_BIT_CTRL_OUT6[95] = GND;
assign RX_BIT_CTRL_OUT6[96] = GND;
assign RX_BIT_CTRL_OUT6[97] = GND;
assign RX_BIT_CTRL_OUT6[98] = GND;
assign RX_BIT_CTRL_OUT6[99] = GND;
assign RX_BIT_CTRL_OUT6[100] = GND;
assign RX_BIT_CTRL_OUT6[101] = GND;
assign RX_BIT_CTRL_OUT6[102] = GND;
assign RX_BIT_CTRL_OUT6[103] = GND;
assign RX_BIT_CTRL_OUT6[104] = GND;
assign RX_BIT_CTRL_OUT6[105] = GND;
assign RX_BIT_CTRL_OUT6[106] = GND;
assign RX_BIT_CTRL_OUT6[107] = GND;
assign RX_BIT_CTRL_OUT6[108] = GND;
assign RX_BIT_CTRL_OUT6[109] = GND;
assign RX_BIT_CTRL_OUT6[110] = GND;
assign RX_BIT_CTRL_OUT6[111] = GND;
assign RX_BIT_CTRL_OUT6[112] = GND;
assign RX_BIT_CTRL_OUT6[113] = GND;
assign RX_BIT_CTRL_OUT6[114] = GND;
assign RX_BIT_CTRL_OUT6[115] = GND;
assign RX_BIT_CTRL_OUT6[116] = GND;
assign RX_BIT_CTRL_OUT6[117] = GND;
assign RX_BIT_CTRL_OUT6[118] = GND;
assign RX_BIT_CTRL_OUT6[119] = GND;
assign RX_BIT_CTRL_OUT6[120] = GND;
assign RX_BIT_CTRL_OUT6[121] = GND;
assign RX_BIT_CTRL_OUT6[122] = GND;
assign RX_BIT_CTRL_OUT6[123] = GND;
assign RX_BIT_CTRL_OUT6[124] = GND;
assign RX_BIT_CTRL_OUT6[125] = GND;
assign RX_BIT_CTRL_OUT6[126] = GND;
assign RX_BIT_CTRL_OUT6[127] = GND;
assign RX_BIT_CTRL_OUT6[128] = GND;
assign RX_BIT_CTRL_OUT6[129] = GND;
assign RX_BIT_CTRL_OUT6[130] = GND;
assign RX_BIT_CTRL_OUT6[131] = GND;
assign RX_BIT_CTRL_OUT6[132] = GND;
assign RX_BIT_CTRL_OUT6[133] = GND;
assign RX_BIT_CTRL_OUT6[134] = GND;
assign RX_BIT_CTRL_OUT6[135] = GND;
assign RX_BIT_CTRL_OUT6[136] = GND;
assign RX_BIT_CTRL_OUT6[137] = GND;
assign RX_BIT_CTRL_OUT6[138] = GND;
assign RX_BIT_CTRL_OUT6[139] = GND;
assign RX_BIT_CTRL_OUT6[140] = GND;
assign RX_BIT_CTRL_OUT6[141] = GND;
assign RX_BIT_CTRL_OUT6[142] = GND;
assign RX_BIT_CTRL_OUT6[143] = GND;
assign RX_BIT_CTRL_OUT6[144] = GND;
assign RX_BIT_CTRL_OUT6[145] = GND;
assign RX_BIT_CTRL_OUT6[146] = GND;
assign RX_BIT_CTRL_OUT6[147] = GND;
assign RX_BIT_CTRL_OUT6[148] = GND;
assign RX_BIT_CTRL_OUT6[149] = GND;
assign RX_BIT_CTRL_OUT6[150] = GND;
assign RX_BIT_CTRL_OUT6[151] = GND;
assign RX_BIT_CTRL_OUT6[152] = GND;
assign RX_BIT_CTRL_OUT6[153] = GND;
assign RX_BIT_CTRL_OUT6[154] = GND;
assign RX_BIT_CTRL_OUT6[155] = GND;
assign RX_BIT_CTRL_OUT6[156] = GND;
assign RX_BIT_CTRL_OUT6[157] = GND;
assign RX_BIT_CTRL_OUT6[158] = GND;
assign RX_BIT_CTRL_OUT6[159] = GND;
assign RX_BIT_CTRL_OUT6[160] = GND;
assign RX_BIT_CTRL_OUT6[161] = GND;
assign RX_BIT_CTRL_OUT6[162] = GND;
assign RX_BIT_CTRL_OUT6[163] = GND;
assign RX_BIT_CTRL_OUT6[164] = GND;
assign RX_BIT_CTRL_OUT6[165] = GND;
assign RX_BIT_CTRL_OUT6[166] = GND;
assign RX_BIT_CTRL_OUT6[167] = GND;
assign RX_BIT_CTRL_OUT6[168] = GND;
assign RX_BIT_CTRL_OUT6[169] = GND;
assign RX_BIT_CTRL_OUT6[170] = GND;
assign RX_BIT_CTRL_OUT6[171] = GND;
assign RX_BIT_CTRL_OUT6[172] = GND;
assign RX_BIT_CTRL_OUT6[173] = GND;
assign RX_BIT_CTRL_OUT6[174] = GND;
assign RX_BIT_CTRL_OUT6[175] = GND;
assign RX_BIT_CTRL_OUT6[176] = GND;
assign RX_BIT_CTRL_OUT6[177] = GND;
assign RX_BIT_CTRL_OUT6[178] = GND;
assign RX_BIT_CTRL_OUT6[179] = GND;
assign RX_BIT_CTRL_OUT6[180] = GND;
assign RX_BIT_CTRL_OUT6[181] = GND;
assign RX_BIT_CTRL_OUT6[182] = GND;
assign RX_BIT_CTRL_OUT6[183] = GND;
assign RX_BIT_CTRL_OUT6[184] = GND;
assign RX_BIT_CTRL_OUT6[185] = GND;
assign RX_BIT_CTRL_OUT6[186] = GND;
assign RX_BIT_CTRL_OUT6[187] = GND;
assign RX_BIT_CTRL_OUT6[188] = GND;
assign RX_BIT_CTRL_OUT6[189] = GND;
assign RX_BIT_CTRL_OUT6[190] = GND;
assign RX_BIT_CTRL_OUT6[191] = GND;
assign RX_BIT_CTRL_OUT6[192] = GND;
assign RX_BIT_CTRL_OUT6[193] = GND;
assign RX_BIT_CTRL_OUT6[194] = GND;
assign RX_BIT_CTRL_OUT6[195] = GND;
assign RX_BIT_CTRL_OUT6[196] = GND;
assign RX_BIT_CTRL_OUT6[197] = GND;
assign RX_BIT_CTRL_OUT6[198] = GND;
assign RX_BIT_CTRL_OUT6[199] = GND;
assign RX_BIT_CTRL_OUT6[200] = GND;
assign RX_BIT_CTRL_OUT6[201] = GND;
assign RX_BIT_CTRL_OUT6[202] = GND;
assign RX_BIT_CTRL_OUT6[203] = GND;
assign RX_BIT_CTRL_OUT6[204] = GND;
assign RX_BIT_CTRL_OUT6[205] = GND;
assign RX_BIT_CTRL_OUT6[206] = GND;
assign RX_BIT_CTRL_OUT6[207] = GND;
assign RX_BIT_CTRL_OUT6[208] = GND;
assign RX_BIT_CTRL_OUT6[209] = GND;
assign RX_BIT_CTRL_OUT6[210] = GND;
assign RX_BIT_CTRL_OUT6[211] = GND;
assign RX_BIT_CTRL_OUT6[212] = GND;
assign RX_BIT_CTRL_OUT6[213] = GND;
assign RX_BIT_CTRL_OUT6[214] = GND;
assign RX_BIT_CTRL_OUT6[215] = GND;
assign RX_BIT_CTRL_OUT6[216] = GND;
assign RX_BIT_CTRL_OUT6[217] = GND;
assign RX_BIT_CTRL_OUT6[218] = GND;
assign RX_BIT_CTRL_OUT6[219] = GND;
assign RX_BIT_CTRL_OUT6[220] = GND;
assign RX_BIT_CTRL_OUT6[221] = GND;
assign RX_BIT_CTRL_OUT6[222] = GND;
assign RX_BIT_CTRL_OUT6[223] = GND;
assign RX_BIT_CTRL_OUT6[224] = GND;
assign RX_BIT_CTRL_OUT6[225] = GND;
assign RX_BIT_CTRL_OUT6[226] = GND;
assign RX_BIT_CTRL_OUT6[227] = GND;
assign RX_BIT_CTRL_OUT6[228] = GND;
assign RX_BIT_CTRL_OUT6[229] = GND;
assign RX_BIT_CTRL_OUT6[230] = GND;
assign RX_BIT_CTRL_OUT6[231] = GND;
assign RX_BIT_CTRL_OUT6[232] = GND;
assign RX_BIT_CTRL_OUT6[233] = GND;
assign RX_BIT_CTRL_OUT6[234] = GND;
assign RX_BIT_CTRL_OUT6[235] = GND;
assign RX_BIT_CTRL_OUT6[236] = GND;
assign RX_BIT_CTRL_OUT6[237] = GND;
assign RX_BIT_CTRL_OUT6[238] = GND;
assign RX_BIT_CTRL_OUT6[239] = GND;
assign RX_BIT_CTRL_OUT6[240] = GND;
assign RX_BIT_CTRL_OUT6[241] = GND;
assign RX_BIT_CTRL_OUT6[242] = GND;
assign RX_BIT_CTRL_OUT6[243] = GND;
assign RX_BIT_CTRL_OUT6[244] = GND;
assign RX_BIT_CTRL_OUT6[245] = GND;
assign RX_BIT_CTRL_OUT6[246] = GND;
assign RX_BIT_CTRL_OUT6[247] = GND;
assign RX_BIT_CTRL_OUT6[248] = GND;
assign RX_BIT_CTRL_OUT6[249] = GND;
assign RX_BIT_CTRL_OUT6[250] = GND;
assign RX_BIT_CTRL_OUT6[251] = GND;
assign RX_BIT_CTRL_OUT6[252] = GND;
assign RX_BIT_CTRL_OUT6[253] = GND;
assign RX_BIT_CTRL_OUT6[254] = GND;
assign RX_BIT_CTRL_OUT6[255] = GND;
assign RX_BIT_CTRL_OUT6[256] = GND;
assign RX_BIT_CTRL_OUT6[257] = GND;
assign RX_BIT_CTRL_OUT6[258] = GND;
assign RX_BIT_CTRL_OUT6[259] = GND;
assign RX_BIT_CTRL_OUT6[260] = GND;
assign RX_BIT_CTRL_OUT6[261] = GND;
assign RX_BIT_CTRL_OUT6[262] = GND;
assign RX_BIT_CTRL_OUT6[263] = GND;
assign RX_BIT_CTRL_OUT6[264] = GND;
assign RX_BIT_CTRL_OUT6[265] = GND;
assign RX_BIT_CTRL_OUT6[266] = GND;
assign RX_BIT_CTRL_OUT6[267] = GND;
assign RX_BIT_CTRL_OUT6[268] = GND;
assign RX_BIT_CTRL_OUT6[269] = GND;
assign RX_BIT_CTRL_OUT6[270] = GND;
assign RX_BIT_CTRL_OUT6[271] = GND;
assign RX_BIT_CTRL_OUT6[272] = GND;
assign RX_BIT_CTRL_OUT6[273] = GND;
assign RX_BIT_CTRL_OUT6[274] = GND;
assign RX_BIT_CTRL_OUT6[275] = GND;
assign RX_BIT_CTRL_OUT6[276] = GND;
assign RX_BIT_CTRL_OUT6[277] = GND;
assign RX_BIT_CTRL_OUT6[278] = GND;
assign RX_BIT_CTRL_OUT6[279] = GND;
assign RX_BIT_CTRL_OUT6[280] = GND;
assign RX_BIT_CTRL_OUT6[281] = GND;
assign RX_BIT_CTRL_OUT6[282] = GND;
assign RX_BIT_CTRL_OUT6[283] = GND;
assign RX_BIT_CTRL_OUT6[284] = GND;
assign RX_BIT_CTRL_OUT6[285] = GND;
assign RX_BIT_CTRL_OUT6[286] = GND;
assign RX_BIT_CTRL_OUT6[287] = GND;
assign RX_BIT_CTRL_OUT6[288] = GND;
assign RX_BIT_CTRL_OUT6[289] = GND;
assign RX_BIT_CTRL_OUT6[290] = GND;
assign RX_BIT_CTRL_OUT6[291] = GND;
assign RX_BIT_CTRL_OUT6[292] = GND;
assign RX_BIT_CTRL_OUT6[293] = GND;
assign RX_BIT_CTRL_OUT6[294] = GND;
assign RX_BIT_CTRL_OUT6[295] = GND;
assign RX_BIT_CTRL_OUT6[296] = GND;
assign RX_BIT_CTRL_OUT6[297] = GND;
assign RX_BIT_CTRL_OUT6[298] = GND;
assign RX_BIT_CTRL_OUT6[299] = GND;
assign RX_BIT_CTRL_OUT6[300] = GND;
assign RX_BIT_CTRL_OUT6[301] = GND;
assign RX_BIT_CTRL_OUT6[302] = GND;
assign RX_BIT_CTRL_OUT6[303] = GND;
assign RX_BIT_CTRL_OUT6[304] = GND;
assign RX_BIT_CTRL_OUT6[305] = GND;
assign RX_BIT_CTRL_OUT6[306] = GND;
assign RX_BIT_CTRL_OUT6[307] = GND;
assign RX_BIT_CTRL_OUT6[308] = GND;
assign RX_BIT_CTRL_OUT6[309] = GND;
assign RX_BIT_CTRL_OUT6[310] = GND;
assign RX_BIT_CTRL_OUT6[311] = GND;
assign RX_BIT_CTRL_OUT6[312] = GND;
assign RX_BIT_CTRL_OUT6[313] = GND;
assign RX_BIT_CTRL_OUT6[314] = GND;
assign RX_BIT_CTRL_OUT6[315] = GND;
assign RX_BIT_CTRL_OUT6[316] = GND;
assign RX_BIT_CTRL_OUT6[317] = GND;
assign RX_BIT_CTRL_OUT6[318] = GND;
assign RX_BIT_CTRL_OUT6[319] = GND;
assign TX_BIT_CTRL_OUT0[0] = GND;
assign TX_BIT_CTRL_OUT0[1] = GND;
assign TX_BIT_CTRL_OUT0[2] = GND;
assign TX_BIT_CTRL_OUT0[3] = GND;
assign TX_BIT_CTRL_OUT0[4] = GND;
assign TX_BIT_CTRL_OUT0[5] = GND;
assign TX_BIT_CTRL_OUT0[6] = GND;
assign TX_BIT_CTRL_OUT0[7] = GND;
assign TX_BIT_CTRL_OUT0[8] = GND;
assign TX_BIT_CTRL_OUT0[9] = GND;
assign TX_BIT_CTRL_OUT0[10] = GND;
assign TX_BIT_CTRL_OUT0[11] = GND;
assign TX_BIT_CTRL_OUT0[12] = GND;
assign TX_BIT_CTRL_OUT0[13] = GND;
assign TX_BIT_CTRL_OUT0[14] = GND;
assign TX_BIT_CTRL_OUT0[15] = GND;
assign TX_BIT_CTRL_OUT0[16] = GND;
assign TX_BIT_CTRL_OUT0[17] = GND;
assign TX_BIT_CTRL_OUT0[18] = GND;
assign TX_BIT_CTRL_OUT0[19] = GND;
assign TX_BIT_CTRL_OUT0[20] = GND;
assign TX_BIT_CTRL_OUT0[21] = GND;
assign TX_BIT_CTRL_OUT0[22] = GND;
assign TX_BIT_CTRL_OUT0[23] = GND;
assign TX_BIT_CTRL_OUT0[24] = GND;
assign TX_BIT_CTRL_OUT0[25] = GND;
assign TX_BIT_CTRL_OUT0[26] = GND;
assign TX_BIT_CTRL_OUT0[27] = GND;
assign TX_BIT_CTRL_OUT0[28] = GND;
assign TX_BIT_CTRL_OUT0[29] = GND;
assign TX_BIT_CTRL_OUT0[30] = GND;
assign TX_BIT_CTRL_OUT0[31] = GND;
assign TX_BIT_CTRL_OUT0[32] = GND;
assign TX_BIT_CTRL_OUT0[33] = GND;
assign TX_BIT_CTRL_OUT0[34] = GND;
assign TX_BIT_CTRL_OUT0[35] = GND;
assign TX_BIT_CTRL_OUT0[36] = GND;
assign TX_BIT_CTRL_OUT0[37] = GND;
assign TX_BIT_CTRL_OUT0[38] = GND;
assign TX_BIT_CTRL_OUT0[39] = GND;
assign TX_BIT_CTRL_OUT0[40] = GND;
assign TX_BIT_CTRL_OUT0[41] = GND;
assign TX_BIT_CTRL_OUT0[42] = GND;
assign TX_BIT_CTRL_OUT0[43] = GND;
assign TX_BIT_CTRL_OUT0[44] = GND;
assign TX_BIT_CTRL_OUT0[45] = GND;
assign TX_BIT_CTRL_OUT0[46] = GND;
assign TX_BIT_CTRL_OUT0[47] = GND;
assign TX_BIT_CTRL_OUT0[48] = GND;
assign TX_BIT_CTRL_OUT0[49] = GND;
assign TX_BIT_CTRL_OUT0[50] = GND;
assign TX_BIT_CTRL_OUT0[51] = GND;
assign TX_BIT_CTRL_OUT0[52] = GND;
assign TX_BIT_CTRL_OUT0[53] = GND;
assign TX_BIT_CTRL_OUT0[54] = GND;
assign TX_BIT_CTRL_OUT0[55] = GND;
assign TX_BIT_CTRL_OUT0[56] = GND;
assign TX_BIT_CTRL_OUT0[57] = GND;
assign TX_BIT_CTRL_OUT0[58] = GND;
assign TX_BIT_CTRL_OUT0[59] = GND;
assign TX_BIT_CTRL_OUT0[60] = GND;
assign TX_BIT_CTRL_OUT0[61] = GND;
assign TX_BIT_CTRL_OUT0[62] = GND;
assign TX_BIT_CTRL_OUT0[63] = GND;
assign TX_BIT_CTRL_OUT0[64] = GND;
assign TX_BIT_CTRL_OUT0[65] = GND;
assign TX_BIT_CTRL_OUT0[66] = GND;
assign TX_BIT_CTRL_OUT0[67] = GND;
assign TX_BIT_CTRL_OUT0[68] = GND;
assign TX_BIT_CTRL_OUT0[69] = GND;
assign TX_BIT_CTRL_OUT0[70] = GND;
assign TX_BIT_CTRL_OUT0[71] = GND;
assign TX_BIT_CTRL_OUT0[72] = GND;
assign TX_BIT_CTRL_OUT0[73] = GND;
assign TX_BIT_CTRL_OUT0[74] = GND;
assign TX_BIT_CTRL_OUT0[75] = GND;
assign TX_BIT_CTRL_OUT0[76] = GND;
assign TX_BIT_CTRL_OUT0[77] = GND;
assign TX_BIT_CTRL_OUT0[78] = GND;
assign TX_BIT_CTRL_OUT0[79] = GND;
assign TX_BIT_CTRL_OUT0[80] = GND;
assign TX_BIT_CTRL_OUT0[81] = GND;
assign TX_BIT_CTRL_OUT0[82] = GND;
assign TX_BIT_CTRL_OUT0[83] = GND;
assign TX_BIT_CTRL_OUT0[84] = GND;
assign TX_BIT_CTRL_OUT0[85] = GND;
assign TX_BIT_CTRL_OUT0[86] = GND;
assign TX_BIT_CTRL_OUT0[87] = GND;
assign TX_BIT_CTRL_OUT0[88] = GND;
assign TX_BIT_CTRL_OUT0[89] = GND;
assign TX_BIT_CTRL_OUT0[90] = GND;
assign TX_BIT_CTRL_OUT0[91] = GND;
assign TX_BIT_CTRL_OUT0[92] = GND;
assign TX_BIT_CTRL_OUT0[93] = GND;
assign TX_BIT_CTRL_OUT0[94] = GND;
assign TX_BIT_CTRL_OUT0[95] = GND;
assign TX_BIT_CTRL_OUT0[96] = GND;
assign TX_BIT_CTRL_OUT0[97] = GND;
assign TX_BIT_CTRL_OUT0[98] = GND;
assign TX_BIT_CTRL_OUT0[99] = GND;
assign TX_BIT_CTRL_OUT0[100] = GND;
assign TX_BIT_CTRL_OUT0[101] = GND;
assign TX_BIT_CTRL_OUT0[102] = GND;
assign TX_BIT_CTRL_OUT0[103] = GND;
assign TX_BIT_CTRL_OUT0[104] = GND;
assign TX_BIT_CTRL_OUT0[105] = GND;
assign TX_BIT_CTRL_OUT0[106] = GND;
assign TX_BIT_CTRL_OUT0[107] = GND;
assign TX_BIT_CTRL_OUT0[108] = GND;
assign TX_BIT_CTRL_OUT0[109] = GND;
assign TX_BIT_CTRL_OUT0[110] = GND;
assign TX_BIT_CTRL_OUT0[111] = GND;
assign TX_BIT_CTRL_OUT0[112] = GND;
assign TX_BIT_CTRL_OUT0[113] = GND;
assign TX_BIT_CTRL_OUT0[114] = GND;
assign TX_BIT_CTRL_OUT0[115] = GND;
assign TX_BIT_CTRL_OUT0[116] = GND;
assign TX_BIT_CTRL_OUT0[117] = GND;
assign TX_BIT_CTRL_OUT0[118] = GND;
assign TX_BIT_CTRL_OUT0[119] = GND;
assign TX_BIT_CTRL_OUT0[120] = GND;
assign TX_BIT_CTRL_OUT0[121] = GND;
assign TX_BIT_CTRL_OUT0[122] = GND;
assign TX_BIT_CTRL_OUT0[123] = GND;
assign TX_BIT_CTRL_OUT0[124] = GND;
assign TX_BIT_CTRL_OUT0[125] = GND;
assign TX_BIT_CTRL_OUT0[126] = GND;
assign TX_BIT_CTRL_OUT0[127] = GND;
assign TX_BIT_CTRL_OUT0[128] = GND;
assign TX_BIT_CTRL_OUT0[129] = GND;
assign TX_BIT_CTRL_OUT0[130] = GND;
assign TX_BIT_CTRL_OUT0[131] = GND;
assign TX_BIT_CTRL_OUT0[132] = GND;
assign TX_BIT_CTRL_OUT0[133] = GND;
assign TX_BIT_CTRL_OUT0[134] = GND;
assign TX_BIT_CTRL_OUT0[135] = GND;
assign TX_BIT_CTRL_OUT0[136] = GND;
assign TX_BIT_CTRL_OUT0[137] = GND;
assign TX_BIT_CTRL_OUT0[138] = GND;
assign TX_BIT_CTRL_OUT0[139] = GND;
assign TX_BIT_CTRL_OUT0[140] = GND;
assign TX_BIT_CTRL_OUT0[141] = GND;
assign TX_BIT_CTRL_OUT0[142] = GND;
assign TX_BIT_CTRL_OUT0[143] = GND;
assign TX_BIT_CTRL_OUT0[144] = GND;
assign TX_BIT_CTRL_OUT0[145] = GND;
assign TX_BIT_CTRL_OUT0[146] = GND;
assign TX_BIT_CTRL_OUT0[147] = GND;
assign TX_BIT_CTRL_OUT0[148] = GND;
assign TX_BIT_CTRL_OUT0[149] = GND;
assign TX_BIT_CTRL_OUT0[150] = GND;
assign TX_BIT_CTRL_OUT0[151] = GND;
assign TX_BIT_CTRL_OUT0[152] = GND;
assign TX_BIT_CTRL_OUT0[153] = GND;
assign TX_BIT_CTRL_OUT0[154] = GND;
assign TX_BIT_CTRL_OUT0[155] = GND;
assign TX_BIT_CTRL_OUT0[156] = GND;
assign TX_BIT_CTRL_OUT0[157] = GND;
assign TX_BIT_CTRL_OUT0[158] = GND;
assign TX_BIT_CTRL_OUT0[159] = GND;
assign TX_BIT_CTRL_OUT0[160] = GND;
assign TX_BIT_CTRL_OUT0[161] = GND;
assign TX_BIT_CTRL_OUT0[162] = GND;
assign TX_BIT_CTRL_OUT0[163] = GND;
assign TX_BIT_CTRL_OUT0[164] = GND;
assign TX_BIT_CTRL_OUT0[165] = GND;
assign TX_BIT_CTRL_OUT0[166] = GND;
assign TX_BIT_CTRL_OUT0[167] = GND;
assign TX_BIT_CTRL_OUT0[168] = GND;
assign TX_BIT_CTRL_OUT0[169] = GND;
assign TX_BIT_CTRL_OUT0[170] = GND;
assign TX_BIT_CTRL_OUT0[171] = GND;
assign TX_BIT_CTRL_OUT0[172] = GND;
assign TX_BIT_CTRL_OUT0[173] = GND;
assign TX_BIT_CTRL_OUT0[174] = GND;
assign TX_BIT_CTRL_OUT0[175] = GND;
assign TX_BIT_CTRL_OUT0[176] = GND;
assign TX_BIT_CTRL_OUT0[177] = GND;
assign TX_BIT_CTRL_OUT0[178] = GND;
assign TX_BIT_CTRL_OUT0[179] = GND;
assign TX_BIT_CTRL_OUT0[180] = GND;
assign TX_BIT_CTRL_OUT0[181] = GND;
assign TX_BIT_CTRL_OUT0[182] = GND;
assign TX_BIT_CTRL_OUT0[183] = GND;
assign TX_BIT_CTRL_OUT0[184] = GND;
assign TX_BIT_CTRL_OUT0[185] = GND;
assign TX_BIT_CTRL_OUT0[186] = GND;
assign TX_BIT_CTRL_OUT0[187] = GND;
assign TX_BIT_CTRL_OUT0[188] = GND;
assign TX_BIT_CTRL_OUT0[189] = GND;
assign TX_BIT_CTRL_OUT0[190] = GND;
assign TX_BIT_CTRL_OUT0[191] = GND;
assign TX_BIT_CTRL_OUT0[192] = GND;
assign TX_BIT_CTRL_OUT0[193] = GND;
assign TX_BIT_CTRL_OUT0[194] = GND;
assign TX_BIT_CTRL_OUT0[195] = GND;
assign TX_BIT_CTRL_OUT0[196] = GND;
assign TX_BIT_CTRL_OUT0[197] = GND;
assign TX_BIT_CTRL_OUT0[198] = GND;
assign TX_BIT_CTRL_OUT0[199] = GND;
assign TX_BIT_CTRL_OUT0[240] = GND;
assign TX_BIT_CTRL_OUT0[241] = GND;
assign TX_BIT_CTRL_OUT0[242] = GND;
assign TX_BIT_CTRL_OUT0[243] = GND;
assign TX_BIT_CTRL_OUT0[244] = GND;
assign TX_BIT_CTRL_OUT0[245] = GND;
assign TX_BIT_CTRL_OUT0[246] = GND;
assign TX_BIT_CTRL_OUT0[247] = GND;
assign TX_BIT_CTRL_OUT0[248] = GND;
assign TX_BIT_CTRL_OUT0[249] = GND;
assign TX_BIT_CTRL_OUT0[250] = GND;
assign TX_BIT_CTRL_OUT0[251] = GND;
assign TX_BIT_CTRL_OUT0[252] = GND;
assign TX_BIT_CTRL_OUT0[253] = GND;
assign TX_BIT_CTRL_OUT0[254] = GND;
assign TX_BIT_CTRL_OUT0[255] = GND;
assign TX_BIT_CTRL_OUT0[256] = GND;
assign TX_BIT_CTRL_OUT0[257] = GND;
assign TX_BIT_CTRL_OUT0[258] = GND;
assign TX_BIT_CTRL_OUT0[259] = GND;
assign TX_BIT_CTRL_OUT0[260] = GND;
assign TX_BIT_CTRL_OUT0[261] = GND;
assign TX_BIT_CTRL_OUT0[262] = GND;
assign TX_BIT_CTRL_OUT0[263] = GND;
assign TX_BIT_CTRL_OUT0[264] = GND;
assign TX_BIT_CTRL_OUT0[265] = GND;
assign TX_BIT_CTRL_OUT0[266] = GND;
assign TX_BIT_CTRL_OUT0[267] = GND;
assign TX_BIT_CTRL_OUT0[268] = GND;
assign TX_BIT_CTRL_OUT0[269] = GND;
assign TX_BIT_CTRL_OUT0[270] = GND;
assign TX_BIT_CTRL_OUT0[271] = GND;
assign TX_BIT_CTRL_OUT0[272] = GND;
assign TX_BIT_CTRL_OUT0[273] = GND;
assign TX_BIT_CTRL_OUT0[274] = GND;
assign TX_BIT_CTRL_OUT0[275] = GND;
assign TX_BIT_CTRL_OUT0[276] = GND;
assign TX_BIT_CTRL_OUT0[277] = GND;
assign TX_BIT_CTRL_OUT0[278] = GND;
assign TX_BIT_CTRL_OUT0[279] = GND;
assign TX_BIT_CTRL_OUT0[280] = GND;
assign TX_BIT_CTRL_OUT0[281] = GND;
assign TX_BIT_CTRL_OUT0[282] = GND;
assign TX_BIT_CTRL_OUT0[283] = GND;
assign TX_BIT_CTRL_OUT0[284] = GND;
assign TX_BIT_CTRL_OUT0[285] = GND;
assign TX_BIT_CTRL_OUT0[286] = GND;
assign TX_BIT_CTRL_OUT0[287] = GND;
assign TX_BIT_CTRL_OUT0[288] = GND;
assign TX_BIT_CTRL_OUT0[289] = GND;
assign TX_BIT_CTRL_OUT0[290] = GND;
assign TX_BIT_CTRL_OUT0[291] = GND;
assign TX_BIT_CTRL_OUT0[292] = GND;
assign TX_BIT_CTRL_OUT0[293] = GND;
assign TX_BIT_CTRL_OUT0[294] = GND;
assign TX_BIT_CTRL_OUT0[295] = GND;
assign TX_BIT_CTRL_OUT0[296] = GND;
assign TX_BIT_CTRL_OUT0[297] = GND;
assign TX_BIT_CTRL_OUT0[298] = GND;
assign TX_BIT_CTRL_OUT0[299] = GND;
assign TX_BIT_CTRL_OUT0[300] = GND;
assign TX_BIT_CTRL_OUT0[301] = GND;
assign TX_BIT_CTRL_OUT0[302] = GND;
assign TX_BIT_CTRL_OUT0[303] = GND;
assign TX_BIT_CTRL_OUT0[304] = GND;
assign TX_BIT_CTRL_OUT0[305] = GND;
assign TX_BIT_CTRL_OUT0[306] = GND;
assign TX_BIT_CTRL_OUT0[307] = GND;
assign TX_BIT_CTRL_OUT0[308] = GND;
assign TX_BIT_CTRL_OUT0[309] = GND;
assign TX_BIT_CTRL_OUT0[310] = GND;
assign TX_BIT_CTRL_OUT0[311] = GND;
assign TX_BIT_CTRL_OUT0[312] = GND;
assign TX_BIT_CTRL_OUT0[313] = GND;
assign TX_BIT_CTRL_OUT0[314] = GND;
assign TX_BIT_CTRL_OUT0[315] = GND;
assign TX_BIT_CTRL_OUT0[316] = GND;
assign TX_BIT_CTRL_OUT0[317] = GND;
assign TX_BIT_CTRL_OUT0[318] = GND;
assign TX_BIT_CTRL_OUT0[319] = GND;
assign TX_BIT_CTRL_OUT1[0] = GND;
assign TX_BIT_CTRL_OUT1[1] = GND;
assign TX_BIT_CTRL_OUT1[2] = GND;
assign TX_BIT_CTRL_OUT1[3] = GND;
assign TX_BIT_CTRL_OUT1[4] = GND;
assign TX_BIT_CTRL_OUT1[5] = GND;
assign TX_BIT_CTRL_OUT1[6] = GND;
assign TX_BIT_CTRL_OUT1[7] = GND;
assign TX_BIT_CTRL_OUT1[8] = GND;
assign TX_BIT_CTRL_OUT1[9] = GND;
assign TX_BIT_CTRL_OUT1[10] = GND;
assign TX_BIT_CTRL_OUT1[11] = GND;
assign TX_BIT_CTRL_OUT1[12] = GND;
assign TX_BIT_CTRL_OUT1[13] = GND;
assign TX_BIT_CTRL_OUT1[14] = GND;
assign TX_BIT_CTRL_OUT1[15] = GND;
assign TX_BIT_CTRL_OUT1[16] = GND;
assign TX_BIT_CTRL_OUT1[17] = GND;
assign TX_BIT_CTRL_OUT1[18] = GND;
assign TX_BIT_CTRL_OUT1[19] = GND;
assign TX_BIT_CTRL_OUT1[20] = GND;
assign TX_BIT_CTRL_OUT1[21] = GND;
assign TX_BIT_CTRL_OUT1[22] = GND;
assign TX_BIT_CTRL_OUT1[23] = GND;
assign TX_BIT_CTRL_OUT1[24] = GND;
assign TX_BIT_CTRL_OUT1[25] = GND;
assign TX_BIT_CTRL_OUT1[26] = GND;
assign TX_BIT_CTRL_OUT1[27] = GND;
assign TX_BIT_CTRL_OUT1[28] = GND;
assign TX_BIT_CTRL_OUT1[29] = GND;
assign TX_BIT_CTRL_OUT1[30] = GND;
assign TX_BIT_CTRL_OUT1[31] = GND;
assign TX_BIT_CTRL_OUT1[32] = GND;
assign TX_BIT_CTRL_OUT1[33] = GND;
assign TX_BIT_CTRL_OUT1[34] = GND;
assign TX_BIT_CTRL_OUT1[35] = GND;
assign TX_BIT_CTRL_OUT1[36] = GND;
assign TX_BIT_CTRL_OUT1[37] = GND;
assign TX_BIT_CTRL_OUT1[38] = GND;
assign TX_BIT_CTRL_OUT1[39] = GND;
assign TX_BIT_CTRL_OUT1[40] = GND;
assign TX_BIT_CTRL_OUT1[41] = GND;
assign TX_BIT_CTRL_OUT1[42] = GND;
assign TX_BIT_CTRL_OUT1[43] = GND;
assign TX_BIT_CTRL_OUT1[44] = GND;
assign TX_BIT_CTRL_OUT1[45] = GND;
assign TX_BIT_CTRL_OUT1[46] = GND;
assign TX_BIT_CTRL_OUT1[47] = GND;
assign TX_BIT_CTRL_OUT1[48] = GND;
assign TX_BIT_CTRL_OUT1[49] = GND;
assign TX_BIT_CTRL_OUT1[50] = GND;
assign TX_BIT_CTRL_OUT1[51] = GND;
assign TX_BIT_CTRL_OUT1[52] = GND;
assign TX_BIT_CTRL_OUT1[53] = GND;
assign TX_BIT_CTRL_OUT1[54] = GND;
assign TX_BIT_CTRL_OUT1[55] = GND;
assign TX_BIT_CTRL_OUT1[56] = GND;
assign TX_BIT_CTRL_OUT1[57] = GND;
assign TX_BIT_CTRL_OUT1[58] = GND;
assign TX_BIT_CTRL_OUT1[59] = GND;
assign TX_BIT_CTRL_OUT1[60] = GND;
assign TX_BIT_CTRL_OUT1[61] = GND;
assign TX_BIT_CTRL_OUT1[62] = GND;
assign TX_BIT_CTRL_OUT1[63] = GND;
assign TX_BIT_CTRL_OUT1[64] = GND;
assign TX_BIT_CTRL_OUT1[65] = GND;
assign TX_BIT_CTRL_OUT1[66] = GND;
assign TX_BIT_CTRL_OUT1[67] = GND;
assign TX_BIT_CTRL_OUT1[68] = GND;
assign TX_BIT_CTRL_OUT1[69] = GND;
assign TX_BIT_CTRL_OUT1[70] = GND;
assign TX_BIT_CTRL_OUT1[71] = GND;
assign TX_BIT_CTRL_OUT1[72] = GND;
assign TX_BIT_CTRL_OUT1[73] = GND;
assign TX_BIT_CTRL_OUT1[74] = GND;
assign TX_BIT_CTRL_OUT1[75] = GND;
assign TX_BIT_CTRL_OUT1[76] = GND;
assign TX_BIT_CTRL_OUT1[77] = GND;
assign TX_BIT_CTRL_OUT1[78] = GND;
assign TX_BIT_CTRL_OUT1[79] = GND;
assign TX_BIT_CTRL_OUT1[80] = GND;
assign TX_BIT_CTRL_OUT1[81] = GND;
assign TX_BIT_CTRL_OUT1[82] = GND;
assign TX_BIT_CTRL_OUT1[83] = GND;
assign TX_BIT_CTRL_OUT1[84] = GND;
assign TX_BIT_CTRL_OUT1[85] = GND;
assign TX_BIT_CTRL_OUT1[86] = GND;
assign TX_BIT_CTRL_OUT1[87] = GND;
assign TX_BIT_CTRL_OUT1[88] = GND;
assign TX_BIT_CTRL_OUT1[89] = GND;
assign TX_BIT_CTRL_OUT1[90] = GND;
assign TX_BIT_CTRL_OUT1[91] = GND;
assign TX_BIT_CTRL_OUT1[92] = GND;
assign TX_BIT_CTRL_OUT1[93] = GND;
assign TX_BIT_CTRL_OUT1[94] = GND;
assign TX_BIT_CTRL_OUT1[95] = GND;
assign TX_BIT_CTRL_OUT1[96] = GND;
assign TX_BIT_CTRL_OUT1[97] = GND;
assign TX_BIT_CTRL_OUT1[98] = GND;
assign TX_BIT_CTRL_OUT1[99] = GND;
assign TX_BIT_CTRL_OUT1[100] = GND;
assign TX_BIT_CTRL_OUT1[101] = GND;
assign TX_BIT_CTRL_OUT1[102] = GND;
assign TX_BIT_CTRL_OUT1[103] = GND;
assign TX_BIT_CTRL_OUT1[104] = GND;
assign TX_BIT_CTRL_OUT1[105] = GND;
assign TX_BIT_CTRL_OUT1[106] = GND;
assign TX_BIT_CTRL_OUT1[107] = GND;
assign TX_BIT_CTRL_OUT1[108] = GND;
assign TX_BIT_CTRL_OUT1[109] = GND;
assign TX_BIT_CTRL_OUT1[110] = GND;
assign TX_BIT_CTRL_OUT1[111] = GND;
assign TX_BIT_CTRL_OUT1[112] = GND;
assign TX_BIT_CTRL_OUT1[113] = GND;
assign TX_BIT_CTRL_OUT1[114] = GND;
assign TX_BIT_CTRL_OUT1[115] = GND;
assign TX_BIT_CTRL_OUT1[116] = GND;
assign TX_BIT_CTRL_OUT1[117] = GND;
assign TX_BIT_CTRL_OUT1[118] = GND;
assign TX_BIT_CTRL_OUT1[119] = GND;
assign TX_BIT_CTRL_OUT1[120] = GND;
assign TX_BIT_CTRL_OUT1[121] = GND;
assign TX_BIT_CTRL_OUT1[122] = GND;
assign TX_BIT_CTRL_OUT1[123] = GND;
assign TX_BIT_CTRL_OUT1[124] = GND;
assign TX_BIT_CTRL_OUT1[125] = GND;
assign TX_BIT_CTRL_OUT1[126] = GND;
assign TX_BIT_CTRL_OUT1[127] = GND;
assign TX_BIT_CTRL_OUT1[128] = GND;
assign TX_BIT_CTRL_OUT1[129] = GND;
assign TX_BIT_CTRL_OUT1[130] = GND;
assign TX_BIT_CTRL_OUT1[131] = GND;
assign TX_BIT_CTRL_OUT1[132] = GND;
assign TX_BIT_CTRL_OUT1[133] = GND;
assign TX_BIT_CTRL_OUT1[134] = GND;
assign TX_BIT_CTRL_OUT1[135] = GND;
assign TX_BIT_CTRL_OUT1[136] = GND;
assign TX_BIT_CTRL_OUT1[137] = GND;
assign TX_BIT_CTRL_OUT1[138] = GND;
assign TX_BIT_CTRL_OUT1[139] = GND;
assign TX_BIT_CTRL_OUT1[140] = GND;
assign TX_BIT_CTRL_OUT1[141] = GND;
assign TX_BIT_CTRL_OUT1[142] = GND;
assign TX_BIT_CTRL_OUT1[143] = GND;
assign TX_BIT_CTRL_OUT1[144] = GND;
assign TX_BIT_CTRL_OUT1[145] = GND;
assign TX_BIT_CTRL_OUT1[146] = GND;
assign TX_BIT_CTRL_OUT1[147] = GND;
assign TX_BIT_CTRL_OUT1[148] = GND;
assign TX_BIT_CTRL_OUT1[149] = GND;
assign TX_BIT_CTRL_OUT1[150] = GND;
assign TX_BIT_CTRL_OUT1[151] = GND;
assign TX_BIT_CTRL_OUT1[152] = GND;
assign TX_BIT_CTRL_OUT1[153] = GND;
assign TX_BIT_CTRL_OUT1[154] = GND;
assign TX_BIT_CTRL_OUT1[155] = GND;
assign TX_BIT_CTRL_OUT1[156] = GND;
assign TX_BIT_CTRL_OUT1[157] = GND;
assign TX_BIT_CTRL_OUT1[158] = GND;
assign TX_BIT_CTRL_OUT1[159] = GND;
assign TX_BIT_CTRL_OUT1[160] = GND;
assign TX_BIT_CTRL_OUT1[161] = GND;
assign TX_BIT_CTRL_OUT1[162] = GND;
assign TX_BIT_CTRL_OUT1[163] = GND;
assign TX_BIT_CTRL_OUT1[164] = GND;
assign TX_BIT_CTRL_OUT1[165] = GND;
assign TX_BIT_CTRL_OUT1[166] = GND;
assign TX_BIT_CTRL_OUT1[167] = GND;
assign TX_BIT_CTRL_OUT1[168] = GND;
assign TX_BIT_CTRL_OUT1[169] = GND;
assign TX_BIT_CTRL_OUT1[170] = GND;
assign TX_BIT_CTRL_OUT1[171] = GND;
assign TX_BIT_CTRL_OUT1[172] = GND;
assign TX_BIT_CTRL_OUT1[173] = GND;
assign TX_BIT_CTRL_OUT1[174] = GND;
assign TX_BIT_CTRL_OUT1[175] = GND;
assign TX_BIT_CTRL_OUT1[176] = GND;
assign TX_BIT_CTRL_OUT1[177] = GND;
assign TX_BIT_CTRL_OUT1[178] = GND;
assign TX_BIT_CTRL_OUT1[179] = GND;
assign TX_BIT_CTRL_OUT1[180] = GND;
assign TX_BIT_CTRL_OUT1[181] = GND;
assign TX_BIT_CTRL_OUT1[182] = GND;
assign TX_BIT_CTRL_OUT1[183] = GND;
assign TX_BIT_CTRL_OUT1[184] = GND;
assign TX_BIT_CTRL_OUT1[185] = GND;
assign TX_BIT_CTRL_OUT1[186] = GND;
assign TX_BIT_CTRL_OUT1[187] = GND;
assign TX_BIT_CTRL_OUT1[188] = GND;
assign TX_BIT_CTRL_OUT1[189] = GND;
assign TX_BIT_CTRL_OUT1[190] = GND;
assign TX_BIT_CTRL_OUT1[191] = GND;
assign TX_BIT_CTRL_OUT1[192] = GND;
assign TX_BIT_CTRL_OUT1[193] = GND;
assign TX_BIT_CTRL_OUT1[194] = GND;
assign TX_BIT_CTRL_OUT1[195] = GND;
assign TX_BIT_CTRL_OUT1[196] = GND;
assign TX_BIT_CTRL_OUT1[197] = GND;
assign TX_BIT_CTRL_OUT1[198] = GND;
assign TX_BIT_CTRL_OUT1[199] = GND;
assign TX_BIT_CTRL_OUT1[200] = GND;
assign TX_BIT_CTRL_OUT1[201] = GND;
assign TX_BIT_CTRL_OUT1[202] = GND;
assign TX_BIT_CTRL_OUT1[203] = GND;
assign TX_BIT_CTRL_OUT1[204] = GND;
assign TX_BIT_CTRL_OUT1[205] = GND;
assign TX_BIT_CTRL_OUT1[206] = GND;
assign TX_BIT_CTRL_OUT1[207] = GND;
assign TX_BIT_CTRL_OUT1[208] = GND;
assign TX_BIT_CTRL_OUT1[209] = GND;
assign TX_BIT_CTRL_OUT1[210] = GND;
assign TX_BIT_CTRL_OUT1[211] = GND;
assign TX_BIT_CTRL_OUT1[212] = GND;
assign TX_BIT_CTRL_OUT1[213] = GND;
assign TX_BIT_CTRL_OUT1[214] = GND;
assign TX_BIT_CTRL_OUT1[215] = GND;
assign TX_BIT_CTRL_OUT1[216] = GND;
assign TX_BIT_CTRL_OUT1[217] = GND;
assign TX_BIT_CTRL_OUT1[218] = GND;
assign TX_BIT_CTRL_OUT1[219] = GND;
assign TX_BIT_CTRL_OUT1[220] = GND;
assign TX_BIT_CTRL_OUT1[221] = GND;
assign TX_BIT_CTRL_OUT1[222] = GND;
assign TX_BIT_CTRL_OUT1[223] = GND;
assign TX_BIT_CTRL_OUT1[224] = GND;
assign TX_BIT_CTRL_OUT1[225] = GND;
assign TX_BIT_CTRL_OUT1[226] = GND;
assign TX_BIT_CTRL_OUT1[227] = GND;
assign TX_BIT_CTRL_OUT1[228] = GND;
assign TX_BIT_CTRL_OUT1[229] = GND;
assign TX_BIT_CTRL_OUT1[230] = GND;
assign TX_BIT_CTRL_OUT1[231] = GND;
assign TX_BIT_CTRL_OUT1[232] = GND;
assign TX_BIT_CTRL_OUT1[233] = GND;
assign TX_BIT_CTRL_OUT1[234] = GND;
assign TX_BIT_CTRL_OUT1[235] = GND;
assign TX_BIT_CTRL_OUT1[236] = GND;
assign TX_BIT_CTRL_OUT1[237] = GND;
assign TX_BIT_CTRL_OUT1[238] = GND;
assign TX_BIT_CTRL_OUT1[239] = GND;
assign TX_BIT_CTRL_OUT1[240] = GND;
assign TX_BIT_CTRL_OUT1[241] = GND;
assign TX_BIT_CTRL_OUT1[242] = GND;
assign TX_BIT_CTRL_OUT1[243] = GND;
assign TX_BIT_CTRL_OUT1[244] = GND;
assign TX_BIT_CTRL_OUT1[245] = GND;
assign TX_BIT_CTRL_OUT1[246] = GND;
assign TX_BIT_CTRL_OUT1[247] = GND;
assign TX_BIT_CTRL_OUT1[248] = GND;
assign TX_BIT_CTRL_OUT1[249] = GND;
assign TX_BIT_CTRL_OUT1[250] = GND;
assign TX_BIT_CTRL_OUT1[251] = GND;
assign TX_BIT_CTRL_OUT1[252] = GND;
assign TX_BIT_CTRL_OUT1[253] = GND;
assign TX_BIT_CTRL_OUT1[254] = GND;
assign TX_BIT_CTRL_OUT1[255] = GND;
assign TX_BIT_CTRL_OUT1[256] = GND;
assign TX_BIT_CTRL_OUT1[257] = GND;
assign TX_BIT_CTRL_OUT1[258] = GND;
assign TX_BIT_CTRL_OUT1[259] = GND;
assign TX_BIT_CTRL_OUT1[260] = GND;
assign TX_BIT_CTRL_OUT1[261] = GND;
assign TX_BIT_CTRL_OUT1[262] = GND;
assign TX_BIT_CTRL_OUT1[263] = GND;
assign TX_BIT_CTRL_OUT1[264] = GND;
assign TX_BIT_CTRL_OUT1[265] = GND;
assign TX_BIT_CTRL_OUT1[266] = GND;
assign TX_BIT_CTRL_OUT1[267] = GND;
assign TX_BIT_CTRL_OUT1[268] = GND;
assign TX_BIT_CTRL_OUT1[269] = GND;
assign TX_BIT_CTRL_OUT1[270] = GND;
assign TX_BIT_CTRL_OUT1[271] = GND;
assign TX_BIT_CTRL_OUT1[272] = GND;
assign TX_BIT_CTRL_OUT1[273] = GND;
assign TX_BIT_CTRL_OUT1[274] = GND;
assign TX_BIT_CTRL_OUT1[275] = GND;
assign TX_BIT_CTRL_OUT1[276] = GND;
assign TX_BIT_CTRL_OUT1[277] = GND;
assign TX_BIT_CTRL_OUT1[278] = GND;
assign TX_BIT_CTRL_OUT1[279] = GND;
assign TX_BIT_CTRL_OUT1[280] = GND;
assign TX_BIT_CTRL_OUT1[281] = GND;
assign TX_BIT_CTRL_OUT1[282] = GND;
assign TX_BIT_CTRL_OUT1[283] = GND;
assign TX_BIT_CTRL_OUT1[284] = GND;
assign TX_BIT_CTRL_OUT1[285] = GND;
assign TX_BIT_CTRL_OUT1[286] = GND;
assign TX_BIT_CTRL_OUT1[287] = GND;
assign TX_BIT_CTRL_OUT1[288] = GND;
assign TX_BIT_CTRL_OUT1[289] = GND;
assign TX_BIT_CTRL_OUT1[290] = GND;
assign TX_BIT_CTRL_OUT1[291] = GND;
assign TX_BIT_CTRL_OUT1[292] = GND;
assign TX_BIT_CTRL_OUT1[293] = GND;
assign TX_BIT_CTRL_OUT1[294] = GND;
assign TX_BIT_CTRL_OUT1[295] = GND;
assign TX_BIT_CTRL_OUT1[296] = GND;
assign TX_BIT_CTRL_OUT1[297] = GND;
assign TX_BIT_CTRL_OUT1[298] = GND;
assign TX_BIT_CTRL_OUT1[299] = GND;
assign TX_BIT_CTRL_OUT1[300] = GND;
assign TX_BIT_CTRL_OUT1[301] = GND;
assign TX_BIT_CTRL_OUT1[302] = GND;
assign TX_BIT_CTRL_OUT1[303] = GND;
assign TX_BIT_CTRL_OUT1[304] = GND;
assign TX_BIT_CTRL_OUT1[305] = GND;
assign TX_BIT_CTRL_OUT1[306] = GND;
assign TX_BIT_CTRL_OUT1[307] = GND;
assign TX_BIT_CTRL_OUT1[308] = GND;
assign TX_BIT_CTRL_OUT1[309] = GND;
assign TX_BIT_CTRL_OUT1[310] = GND;
assign TX_BIT_CTRL_OUT1[311] = GND;
assign TX_BIT_CTRL_OUT1[312] = GND;
assign TX_BIT_CTRL_OUT1[313] = GND;
assign TX_BIT_CTRL_OUT1[314] = GND;
assign TX_BIT_CTRL_OUT1[315] = GND;
assign TX_BIT_CTRL_OUT1[316] = GND;
assign TX_BIT_CTRL_OUT1[317] = GND;
assign TX_BIT_CTRL_OUT1[318] = GND;
assign TX_BIT_CTRL_OUT1[319] = GND;
assign TX_BIT_CTRL_OUT2[0] = GND;
assign TX_BIT_CTRL_OUT2[1] = GND;
assign TX_BIT_CTRL_OUT2[2] = GND;
assign TX_BIT_CTRL_OUT2[3] = GND;
assign TX_BIT_CTRL_OUT2[4] = GND;
assign TX_BIT_CTRL_OUT2[5] = GND;
assign TX_BIT_CTRL_OUT2[6] = GND;
assign TX_BIT_CTRL_OUT2[7] = GND;
assign TX_BIT_CTRL_OUT2[8] = GND;
assign TX_BIT_CTRL_OUT2[9] = GND;
assign TX_BIT_CTRL_OUT2[10] = GND;
assign TX_BIT_CTRL_OUT2[11] = GND;
assign TX_BIT_CTRL_OUT2[12] = GND;
assign TX_BIT_CTRL_OUT2[13] = GND;
assign TX_BIT_CTRL_OUT2[14] = GND;
assign TX_BIT_CTRL_OUT2[15] = GND;
assign TX_BIT_CTRL_OUT2[16] = GND;
assign TX_BIT_CTRL_OUT2[17] = GND;
assign TX_BIT_CTRL_OUT2[18] = GND;
assign TX_BIT_CTRL_OUT2[19] = GND;
assign TX_BIT_CTRL_OUT2[20] = GND;
assign TX_BIT_CTRL_OUT2[21] = GND;
assign TX_BIT_CTRL_OUT2[22] = GND;
assign TX_BIT_CTRL_OUT2[23] = GND;
assign TX_BIT_CTRL_OUT2[24] = GND;
assign TX_BIT_CTRL_OUT2[25] = GND;
assign TX_BIT_CTRL_OUT2[26] = GND;
assign TX_BIT_CTRL_OUT2[27] = GND;
assign TX_BIT_CTRL_OUT2[28] = GND;
assign TX_BIT_CTRL_OUT2[29] = GND;
assign TX_BIT_CTRL_OUT2[30] = GND;
assign TX_BIT_CTRL_OUT2[31] = GND;
assign TX_BIT_CTRL_OUT2[32] = GND;
assign TX_BIT_CTRL_OUT2[33] = GND;
assign TX_BIT_CTRL_OUT2[34] = GND;
assign TX_BIT_CTRL_OUT2[35] = GND;
assign TX_BIT_CTRL_OUT2[36] = GND;
assign TX_BIT_CTRL_OUT2[37] = GND;
assign TX_BIT_CTRL_OUT2[38] = GND;
assign TX_BIT_CTRL_OUT2[39] = GND;
assign TX_BIT_CTRL_OUT2[40] = GND;
assign TX_BIT_CTRL_OUT2[41] = GND;
assign TX_BIT_CTRL_OUT2[42] = GND;
assign TX_BIT_CTRL_OUT2[43] = GND;
assign TX_BIT_CTRL_OUT2[44] = GND;
assign TX_BIT_CTRL_OUT2[45] = GND;
assign TX_BIT_CTRL_OUT2[46] = GND;
assign TX_BIT_CTRL_OUT2[47] = GND;
assign TX_BIT_CTRL_OUT2[48] = GND;
assign TX_BIT_CTRL_OUT2[49] = GND;
assign TX_BIT_CTRL_OUT2[50] = GND;
assign TX_BIT_CTRL_OUT2[51] = GND;
assign TX_BIT_CTRL_OUT2[52] = GND;
assign TX_BIT_CTRL_OUT2[53] = GND;
assign TX_BIT_CTRL_OUT2[54] = GND;
assign TX_BIT_CTRL_OUT2[55] = GND;
assign TX_BIT_CTRL_OUT2[56] = GND;
assign TX_BIT_CTRL_OUT2[57] = GND;
assign TX_BIT_CTRL_OUT2[58] = GND;
assign TX_BIT_CTRL_OUT2[59] = GND;
assign TX_BIT_CTRL_OUT2[60] = GND;
assign TX_BIT_CTRL_OUT2[61] = GND;
assign TX_BIT_CTRL_OUT2[62] = GND;
assign TX_BIT_CTRL_OUT2[63] = GND;
assign TX_BIT_CTRL_OUT2[64] = GND;
assign TX_BIT_CTRL_OUT2[65] = GND;
assign TX_BIT_CTRL_OUT2[66] = GND;
assign TX_BIT_CTRL_OUT2[67] = GND;
assign TX_BIT_CTRL_OUT2[68] = GND;
assign TX_BIT_CTRL_OUT2[69] = GND;
assign TX_BIT_CTRL_OUT2[70] = GND;
assign TX_BIT_CTRL_OUT2[71] = GND;
assign TX_BIT_CTRL_OUT2[72] = GND;
assign TX_BIT_CTRL_OUT2[73] = GND;
assign TX_BIT_CTRL_OUT2[74] = GND;
assign TX_BIT_CTRL_OUT2[75] = GND;
assign TX_BIT_CTRL_OUT2[76] = GND;
assign TX_BIT_CTRL_OUT2[77] = GND;
assign TX_BIT_CTRL_OUT2[78] = GND;
assign TX_BIT_CTRL_OUT2[79] = GND;
assign TX_BIT_CTRL_OUT2[80] = GND;
assign TX_BIT_CTRL_OUT2[81] = GND;
assign TX_BIT_CTRL_OUT2[82] = GND;
assign TX_BIT_CTRL_OUT2[83] = GND;
assign TX_BIT_CTRL_OUT2[84] = GND;
assign TX_BIT_CTRL_OUT2[85] = GND;
assign TX_BIT_CTRL_OUT2[86] = GND;
assign TX_BIT_CTRL_OUT2[87] = GND;
assign TX_BIT_CTRL_OUT2[88] = GND;
assign TX_BIT_CTRL_OUT2[89] = GND;
assign TX_BIT_CTRL_OUT2[90] = GND;
assign TX_BIT_CTRL_OUT2[91] = GND;
assign TX_BIT_CTRL_OUT2[92] = GND;
assign TX_BIT_CTRL_OUT2[93] = GND;
assign TX_BIT_CTRL_OUT2[94] = GND;
assign TX_BIT_CTRL_OUT2[95] = GND;
assign TX_BIT_CTRL_OUT2[96] = GND;
assign TX_BIT_CTRL_OUT2[97] = GND;
assign TX_BIT_CTRL_OUT2[98] = GND;
assign TX_BIT_CTRL_OUT2[99] = GND;
assign TX_BIT_CTRL_OUT2[100] = GND;
assign TX_BIT_CTRL_OUT2[101] = GND;
assign TX_BIT_CTRL_OUT2[102] = GND;
assign TX_BIT_CTRL_OUT2[103] = GND;
assign TX_BIT_CTRL_OUT2[104] = GND;
assign TX_BIT_CTRL_OUT2[105] = GND;
assign TX_BIT_CTRL_OUT2[106] = GND;
assign TX_BIT_CTRL_OUT2[107] = GND;
assign TX_BIT_CTRL_OUT2[108] = GND;
assign TX_BIT_CTRL_OUT2[109] = GND;
assign TX_BIT_CTRL_OUT2[110] = GND;
assign TX_BIT_CTRL_OUT2[111] = GND;
assign TX_BIT_CTRL_OUT2[112] = GND;
assign TX_BIT_CTRL_OUT2[113] = GND;
assign TX_BIT_CTRL_OUT2[114] = GND;
assign TX_BIT_CTRL_OUT2[115] = GND;
assign TX_BIT_CTRL_OUT2[116] = GND;
assign TX_BIT_CTRL_OUT2[117] = GND;
assign TX_BIT_CTRL_OUT2[118] = GND;
assign TX_BIT_CTRL_OUT2[119] = GND;
assign TX_BIT_CTRL_OUT2[120] = GND;
assign TX_BIT_CTRL_OUT2[121] = GND;
assign TX_BIT_CTRL_OUT2[122] = GND;
assign TX_BIT_CTRL_OUT2[123] = GND;
assign TX_BIT_CTRL_OUT2[124] = GND;
assign TX_BIT_CTRL_OUT2[125] = GND;
assign TX_BIT_CTRL_OUT2[126] = GND;
assign TX_BIT_CTRL_OUT2[127] = GND;
assign TX_BIT_CTRL_OUT2[128] = GND;
assign TX_BIT_CTRL_OUT2[129] = GND;
assign TX_BIT_CTRL_OUT2[130] = GND;
assign TX_BIT_CTRL_OUT2[131] = GND;
assign TX_BIT_CTRL_OUT2[132] = GND;
assign TX_BIT_CTRL_OUT2[133] = GND;
assign TX_BIT_CTRL_OUT2[134] = GND;
assign TX_BIT_CTRL_OUT2[135] = GND;
assign TX_BIT_CTRL_OUT2[136] = GND;
assign TX_BIT_CTRL_OUT2[137] = GND;
assign TX_BIT_CTRL_OUT2[138] = GND;
assign TX_BIT_CTRL_OUT2[139] = GND;
assign TX_BIT_CTRL_OUT2[140] = GND;
assign TX_BIT_CTRL_OUT2[141] = GND;
assign TX_BIT_CTRL_OUT2[142] = GND;
assign TX_BIT_CTRL_OUT2[143] = GND;
assign TX_BIT_CTRL_OUT2[144] = GND;
assign TX_BIT_CTRL_OUT2[145] = GND;
assign TX_BIT_CTRL_OUT2[146] = GND;
assign TX_BIT_CTRL_OUT2[147] = GND;
assign TX_BIT_CTRL_OUT2[148] = GND;
assign TX_BIT_CTRL_OUT2[149] = GND;
assign TX_BIT_CTRL_OUT2[150] = GND;
assign TX_BIT_CTRL_OUT2[151] = GND;
assign TX_BIT_CTRL_OUT2[152] = GND;
assign TX_BIT_CTRL_OUT2[153] = GND;
assign TX_BIT_CTRL_OUT2[154] = GND;
assign TX_BIT_CTRL_OUT2[155] = GND;
assign TX_BIT_CTRL_OUT2[156] = GND;
assign TX_BIT_CTRL_OUT2[157] = GND;
assign TX_BIT_CTRL_OUT2[158] = GND;
assign TX_BIT_CTRL_OUT2[159] = GND;
assign TX_BIT_CTRL_OUT2[160] = GND;
assign TX_BIT_CTRL_OUT2[161] = GND;
assign TX_BIT_CTRL_OUT2[162] = GND;
assign TX_BIT_CTRL_OUT2[163] = GND;
assign TX_BIT_CTRL_OUT2[164] = GND;
assign TX_BIT_CTRL_OUT2[165] = GND;
assign TX_BIT_CTRL_OUT2[166] = GND;
assign TX_BIT_CTRL_OUT2[167] = GND;
assign TX_BIT_CTRL_OUT2[168] = GND;
assign TX_BIT_CTRL_OUT2[169] = GND;
assign TX_BIT_CTRL_OUT2[170] = GND;
assign TX_BIT_CTRL_OUT2[171] = GND;
assign TX_BIT_CTRL_OUT2[172] = GND;
assign TX_BIT_CTRL_OUT2[173] = GND;
assign TX_BIT_CTRL_OUT2[174] = GND;
assign TX_BIT_CTRL_OUT2[175] = GND;
assign TX_BIT_CTRL_OUT2[176] = GND;
assign TX_BIT_CTRL_OUT2[177] = GND;
assign TX_BIT_CTRL_OUT2[178] = GND;
assign TX_BIT_CTRL_OUT2[179] = GND;
assign TX_BIT_CTRL_OUT2[180] = GND;
assign TX_BIT_CTRL_OUT2[181] = GND;
assign TX_BIT_CTRL_OUT2[182] = GND;
assign TX_BIT_CTRL_OUT2[183] = GND;
assign TX_BIT_CTRL_OUT2[184] = GND;
assign TX_BIT_CTRL_OUT2[185] = GND;
assign TX_BIT_CTRL_OUT2[186] = GND;
assign TX_BIT_CTRL_OUT2[187] = GND;
assign TX_BIT_CTRL_OUT2[188] = GND;
assign TX_BIT_CTRL_OUT2[189] = GND;
assign TX_BIT_CTRL_OUT2[190] = GND;
assign TX_BIT_CTRL_OUT2[191] = GND;
assign TX_BIT_CTRL_OUT2[192] = GND;
assign TX_BIT_CTRL_OUT2[193] = GND;
assign TX_BIT_CTRL_OUT2[194] = GND;
assign TX_BIT_CTRL_OUT2[195] = GND;
assign TX_BIT_CTRL_OUT2[196] = GND;
assign TX_BIT_CTRL_OUT2[197] = GND;
assign TX_BIT_CTRL_OUT2[198] = GND;
assign TX_BIT_CTRL_OUT2[199] = GND;
assign TX_BIT_CTRL_OUT2[240] = GND;
assign TX_BIT_CTRL_OUT2[241] = GND;
assign TX_BIT_CTRL_OUT2[242] = GND;
assign TX_BIT_CTRL_OUT2[243] = GND;
assign TX_BIT_CTRL_OUT2[244] = GND;
assign TX_BIT_CTRL_OUT2[245] = GND;
assign TX_BIT_CTRL_OUT2[246] = GND;
assign TX_BIT_CTRL_OUT2[247] = GND;
assign TX_BIT_CTRL_OUT2[248] = GND;
assign TX_BIT_CTRL_OUT2[249] = GND;
assign TX_BIT_CTRL_OUT2[250] = GND;
assign TX_BIT_CTRL_OUT2[251] = GND;
assign TX_BIT_CTRL_OUT2[252] = GND;
assign TX_BIT_CTRL_OUT2[253] = GND;
assign TX_BIT_CTRL_OUT2[254] = GND;
assign TX_BIT_CTRL_OUT2[255] = GND;
assign TX_BIT_CTRL_OUT2[256] = GND;
assign TX_BIT_CTRL_OUT2[257] = GND;
assign TX_BIT_CTRL_OUT2[258] = GND;
assign TX_BIT_CTRL_OUT2[259] = GND;
assign TX_BIT_CTRL_OUT2[260] = GND;
assign TX_BIT_CTRL_OUT2[261] = GND;
assign TX_BIT_CTRL_OUT2[262] = GND;
assign TX_BIT_CTRL_OUT2[263] = GND;
assign TX_BIT_CTRL_OUT2[264] = GND;
assign TX_BIT_CTRL_OUT2[265] = GND;
assign TX_BIT_CTRL_OUT2[266] = GND;
assign TX_BIT_CTRL_OUT2[267] = GND;
assign TX_BIT_CTRL_OUT2[268] = GND;
assign TX_BIT_CTRL_OUT2[269] = GND;
assign TX_BIT_CTRL_OUT2[270] = GND;
assign TX_BIT_CTRL_OUT2[271] = GND;
assign TX_BIT_CTRL_OUT2[272] = GND;
assign TX_BIT_CTRL_OUT2[273] = GND;
assign TX_BIT_CTRL_OUT2[274] = GND;
assign TX_BIT_CTRL_OUT2[275] = GND;
assign TX_BIT_CTRL_OUT2[276] = GND;
assign TX_BIT_CTRL_OUT2[277] = GND;
assign TX_BIT_CTRL_OUT2[278] = GND;
assign TX_BIT_CTRL_OUT2[279] = GND;
assign TX_BIT_CTRL_OUT2[280] = GND;
assign TX_BIT_CTRL_OUT2[281] = GND;
assign TX_BIT_CTRL_OUT2[282] = GND;
assign TX_BIT_CTRL_OUT2[283] = GND;
assign TX_BIT_CTRL_OUT2[284] = GND;
assign TX_BIT_CTRL_OUT2[285] = GND;
assign TX_BIT_CTRL_OUT2[286] = GND;
assign TX_BIT_CTRL_OUT2[287] = GND;
assign TX_BIT_CTRL_OUT2[288] = GND;
assign TX_BIT_CTRL_OUT2[289] = GND;
assign TX_BIT_CTRL_OUT2[290] = GND;
assign TX_BIT_CTRL_OUT2[291] = GND;
assign TX_BIT_CTRL_OUT2[292] = GND;
assign TX_BIT_CTRL_OUT2[293] = GND;
assign TX_BIT_CTRL_OUT2[294] = GND;
assign TX_BIT_CTRL_OUT2[295] = GND;
assign TX_BIT_CTRL_OUT2[296] = GND;
assign TX_BIT_CTRL_OUT2[297] = GND;
assign TX_BIT_CTRL_OUT2[298] = GND;
assign TX_BIT_CTRL_OUT2[299] = GND;
assign TX_BIT_CTRL_OUT2[300] = GND;
assign TX_BIT_CTRL_OUT2[301] = GND;
assign TX_BIT_CTRL_OUT2[302] = GND;
assign TX_BIT_CTRL_OUT2[303] = GND;
assign TX_BIT_CTRL_OUT2[304] = GND;
assign TX_BIT_CTRL_OUT2[305] = GND;
assign TX_BIT_CTRL_OUT2[306] = GND;
assign TX_BIT_CTRL_OUT2[307] = GND;
assign TX_BIT_CTRL_OUT2[308] = GND;
assign TX_BIT_CTRL_OUT2[309] = GND;
assign TX_BIT_CTRL_OUT2[310] = GND;
assign TX_BIT_CTRL_OUT2[311] = GND;
assign TX_BIT_CTRL_OUT2[312] = GND;
assign TX_BIT_CTRL_OUT2[313] = GND;
assign TX_BIT_CTRL_OUT2[314] = GND;
assign TX_BIT_CTRL_OUT2[315] = GND;
assign TX_BIT_CTRL_OUT2[316] = GND;
assign TX_BIT_CTRL_OUT2[317] = GND;
assign TX_BIT_CTRL_OUT2[318] = GND;
assign TX_BIT_CTRL_OUT2[319] = GND;
assign TX_BIT_CTRL_OUT3[0] = GND;
assign TX_BIT_CTRL_OUT3[1] = GND;
assign TX_BIT_CTRL_OUT3[2] = GND;
assign TX_BIT_CTRL_OUT3[3] = GND;
assign TX_BIT_CTRL_OUT3[4] = GND;
assign TX_BIT_CTRL_OUT3[5] = GND;
assign TX_BIT_CTRL_OUT3[6] = GND;
assign TX_BIT_CTRL_OUT3[7] = GND;
assign TX_BIT_CTRL_OUT3[8] = GND;
assign TX_BIT_CTRL_OUT3[9] = GND;
assign TX_BIT_CTRL_OUT3[10] = GND;
assign TX_BIT_CTRL_OUT3[11] = GND;
assign TX_BIT_CTRL_OUT3[12] = GND;
assign TX_BIT_CTRL_OUT3[13] = GND;
assign TX_BIT_CTRL_OUT3[14] = GND;
assign TX_BIT_CTRL_OUT3[15] = GND;
assign TX_BIT_CTRL_OUT3[16] = GND;
assign TX_BIT_CTRL_OUT3[17] = GND;
assign TX_BIT_CTRL_OUT3[18] = GND;
assign TX_BIT_CTRL_OUT3[19] = GND;
assign TX_BIT_CTRL_OUT3[20] = GND;
assign TX_BIT_CTRL_OUT3[21] = GND;
assign TX_BIT_CTRL_OUT3[22] = GND;
assign TX_BIT_CTRL_OUT3[23] = GND;
assign TX_BIT_CTRL_OUT3[24] = GND;
assign TX_BIT_CTRL_OUT3[25] = GND;
assign TX_BIT_CTRL_OUT3[26] = GND;
assign TX_BIT_CTRL_OUT3[27] = GND;
assign TX_BIT_CTRL_OUT3[28] = GND;
assign TX_BIT_CTRL_OUT3[29] = GND;
assign TX_BIT_CTRL_OUT3[30] = GND;
assign TX_BIT_CTRL_OUT3[31] = GND;
assign TX_BIT_CTRL_OUT3[32] = GND;
assign TX_BIT_CTRL_OUT3[33] = GND;
assign TX_BIT_CTRL_OUT3[34] = GND;
assign TX_BIT_CTRL_OUT3[35] = GND;
assign TX_BIT_CTRL_OUT3[36] = GND;
assign TX_BIT_CTRL_OUT3[37] = GND;
assign TX_BIT_CTRL_OUT3[38] = GND;
assign TX_BIT_CTRL_OUT3[39] = GND;
assign TX_BIT_CTRL_OUT3[40] = GND;
assign TX_BIT_CTRL_OUT3[41] = GND;
assign TX_BIT_CTRL_OUT3[42] = GND;
assign TX_BIT_CTRL_OUT3[43] = GND;
assign TX_BIT_CTRL_OUT3[44] = GND;
assign TX_BIT_CTRL_OUT3[45] = GND;
assign TX_BIT_CTRL_OUT3[46] = GND;
assign TX_BIT_CTRL_OUT3[47] = GND;
assign TX_BIT_CTRL_OUT3[48] = GND;
assign TX_BIT_CTRL_OUT3[49] = GND;
assign TX_BIT_CTRL_OUT3[50] = GND;
assign TX_BIT_CTRL_OUT3[51] = GND;
assign TX_BIT_CTRL_OUT3[52] = GND;
assign TX_BIT_CTRL_OUT3[53] = GND;
assign TX_BIT_CTRL_OUT3[54] = GND;
assign TX_BIT_CTRL_OUT3[55] = GND;
assign TX_BIT_CTRL_OUT3[56] = GND;
assign TX_BIT_CTRL_OUT3[57] = GND;
assign TX_BIT_CTRL_OUT3[58] = GND;
assign TX_BIT_CTRL_OUT3[59] = GND;
assign TX_BIT_CTRL_OUT3[60] = GND;
assign TX_BIT_CTRL_OUT3[61] = GND;
assign TX_BIT_CTRL_OUT3[62] = GND;
assign TX_BIT_CTRL_OUT3[63] = GND;
assign TX_BIT_CTRL_OUT3[64] = GND;
assign TX_BIT_CTRL_OUT3[65] = GND;
assign TX_BIT_CTRL_OUT3[66] = GND;
assign TX_BIT_CTRL_OUT3[67] = GND;
assign TX_BIT_CTRL_OUT3[68] = GND;
assign TX_BIT_CTRL_OUT3[69] = GND;
assign TX_BIT_CTRL_OUT3[70] = GND;
assign TX_BIT_CTRL_OUT3[71] = GND;
assign TX_BIT_CTRL_OUT3[72] = GND;
assign TX_BIT_CTRL_OUT3[73] = GND;
assign TX_BIT_CTRL_OUT3[74] = GND;
assign TX_BIT_CTRL_OUT3[75] = GND;
assign TX_BIT_CTRL_OUT3[76] = GND;
assign TX_BIT_CTRL_OUT3[77] = GND;
assign TX_BIT_CTRL_OUT3[78] = GND;
assign TX_BIT_CTRL_OUT3[79] = GND;
assign TX_BIT_CTRL_OUT3[80] = GND;
assign TX_BIT_CTRL_OUT3[81] = GND;
assign TX_BIT_CTRL_OUT3[82] = GND;
assign TX_BIT_CTRL_OUT3[83] = GND;
assign TX_BIT_CTRL_OUT3[84] = GND;
assign TX_BIT_CTRL_OUT3[85] = GND;
assign TX_BIT_CTRL_OUT3[86] = GND;
assign TX_BIT_CTRL_OUT3[87] = GND;
assign TX_BIT_CTRL_OUT3[88] = GND;
assign TX_BIT_CTRL_OUT3[89] = GND;
assign TX_BIT_CTRL_OUT3[90] = GND;
assign TX_BIT_CTRL_OUT3[91] = GND;
assign TX_BIT_CTRL_OUT3[92] = GND;
assign TX_BIT_CTRL_OUT3[93] = GND;
assign TX_BIT_CTRL_OUT3[94] = GND;
assign TX_BIT_CTRL_OUT3[95] = GND;
assign TX_BIT_CTRL_OUT3[96] = GND;
assign TX_BIT_CTRL_OUT3[97] = GND;
assign TX_BIT_CTRL_OUT3[98] = GND;
assign TX_BIT_CTRL_OUT3[99] = GND;
assign TX_BIT_CTRL_OUT3[100] = GND;
assign TX_BIT_CTRL_OUT3[101] = GND;
assign TX_BIT_CTRL_OUT3[102] = GND;
assign TX_BIT_CTRL_OUT3[103] = GND;
assign TX_BIT_CTRL_OUT3[104] = GND;
assign TX_BIT_CTRL_OUT3[105] = GND;
assign TX_BIT_CTRL_OUT3[106] = GND;
assign TX_BIT_CTRL_OUT3[107] = GND;
assign TX_BIT_CTRL_OUT3[108] = GND;
assign TX_BIT_CTRL_OUT3[109] = GND;
assign TX_BIT_CTRL_OUT3[110] = GND;
assign TX_BIT_CTRL_OUT3[111] = GND;
assign TX_BIT_CTRL_OUT3[112] = GND;
assign TX_BIT_CTRL_OUT3[113] = GND;
assign TX_BIT_CTRL_OUT3[114] = GND;
assign TX_BIT_CTRL_OUT3[115] = GND;
assign TX_BIT_CTRL_OUT3[116] = GND;
assign TX_BIT_CTRL_OUT3[117] = GND;
assign TX_BIT_CTRL_OUT3[118] = GND;
assign TX_BIT_CTRL_OUT3[119] = GND;
assign TX_BIT_CTRL_OUT3[120] = GND;
assign TX_BIT_CTRL_OUT3[121] = GND;
assign TX_BIT_CTRL_OUT3[122] = GND;
assign TX_BIT_CTRL_OUT3[123] = GND;
assign TX_BIT_CTRL_OUT3[124] = GND;
assign TX_BIT_CTRL_OUT3[125] = GND;
assign TX_BIT_CTRL_OUT3[126] = GND;
assign TX_BIT_CTRL_OUT3[127] = GND;
assign TX_BIT_CTRL_OUT3[128] = GND;
assign TX_BIT_CTRL_OUT3[129] = GND;
assign TX_BIT_CTRL_OUT3[130] = GND;
assign TX_BIT_CTRL_OUT3[131] = GND;
assign TX_BIT_CTRL_OUT3[132] = GND;
assign TX_BIT_CTRL_OUT3[133] = GND;
assign TX_BIT_CTRL_OUT3[134] = GND;
assign TX_BIT_CTRL_OUT3[135] = GND;
assign TX_BIT_CTRL_OUT3[136] = GND;
assign TX_BIT_CTRL_OUT3[137] = GND;
assign TX_BIT_CTRL_OUT3[138] = GND;
assign TX_BIT_CTRL_OUT3[139] = GND;
assign TX_BIT_CTRL_OUT3[140] = GND;
assign TX_BIT_CTRL_OUT3[141] = GND;
assign TX_BIT_CTRL_OUT3[142] = GND;
assign TX_BIT_CTRL_OUT3[143] = GND;
assign TX_BIT_CTRL_OUT3[144] = GND;
assign TX_BIT_CTRL_OUT3[145] = GND;
assign TX_BIT_CTRL_OUT3[146] = GND;
assign TX_BIT_CTRL_OUT3[147] = GND;
assign TX_BIT_CTRL_OUT3[148] = GND;
assign TX_BIT_CTRL_OUT3[149] = GND;
assign TX_BIT_CTRL_OUT3[150] = GND;
assign TX_BIT_CTRL_OUT3[151] = GND;
assign TX_BIT_CTRL_OUT3[152] = GND;
assign TX_BIT_CTRL_OUT3[153] = GND;
assign TX_BIT_CTRL_OUT3[154] = GND;
assign TX_BIT_CTRL_OUT3[155] = GND;
assign TX_BIT_CTRL_OUT3[156] = GND;
assign TX_BIT_CTRL_OUT3[157] = GND;
assign TX_BIT_CTRL_OUT3[158] = GND;
assign TX_BIT_CTRL_OUT3[159] = GND;
assign TX_BIT_CTRL_OUT3[160] = GND;
assign TX_BIT_CTRL_OUT3[161] = GND;
assign TX_BIT_CTRL_OUT3[162] = GND;
assign TX_BIT_CTRL_OUT3[163] = GND;
assign TX_BIT_CTRL_OUT3[164] = GND;
assign TX_BIT_CTRL_OUT3[165] = GND;
assign TX_BIT_CTRL_OUT3[166] = GND;
assign TX_BIT_CTRL_OUT3[167] = GND;
assign TX_BIT_CTRL_OUT3[168] = GND;
assign TX_BIT_CTRL_OUT3[169] = GND;
assign TX_BIT_CTRL_OUT3[170] = GND;
assign TX_BIT_CTRL_OUT3[171] = GND;
assign TX_BIT_CTRL_OUT3[172] = GND;
assign TX_BIT_CTRL_OUT3[173] = GND;
assign TX_BIT_CTRL_OUT3[174] = GND;
assign TX_BIT_CTRL_OUT3[175] = GND;
assign TX_BIT_CTRL_OUT3[176] = GND;
assign TX_BIT_CTRL_OUT3[177] = GND;
assign TX_BIT_CTRL_OUT3[178] = GND;
assign TX_BIT_CTRL_OUT3[179] = GND;
assign TX_BIT_CTRL_OUT3[180] = GND;
assign TX_BIT_CTRL_OUT3[181] = GND;
assign TX_BIT_CTRL_OUT3[182] = GND;
assign TX_BIT_CTRL_OUT3[183] = GND;
assign TX_BIT_CTRL_OUT3[184] = GND;
assign TX_BIT_CTRL_OUT3[185] = GND;
assign TX_BIT_CTRL_OUT3[186] = GND;
assign TX_BIT_CTRL_OUT3[187] = GND;
assign TX_BIT_CTRL_OUT3[188] = GND;
assign TX_BIT_CTRL_OUT3[189] = GND;
assign TX_BIT_CTRL_OUT3[190] = GND;
assign TX_BIT_CTRL_OUT3[191] = GND;
assign TX_BIT_CTRL_OUT3[192] = GND;
assign TX_BIT_CTRL_OUT3[193] = GND;
assign TX_BIT_CTRL_OUT3[194] = GND;
assign TX_BIT_CTRL_OUT3[195] = GND;
assign TX_BIT_CTRL_OUT3[196] = GND;
assign TX_BIT_CTRL_OUT3[197] = GND;
assign TX_BIT_CTRL_OUT3[198] = GND;
assign TX_BIT_CTRL_OUT3[199] = GND;
assign TX_BIT_CTRL_OUT3[240] = GND;
assign TX_BIT_CTRL_OUT3[241] = GND;
assign TX_BIT_CTRL_OUT3[242] = GND;
assign TX_BIT_CTRL_OUT3[243] = GND;
assign TX_BIT_CTRL_OUT3[244] = GND;
assign TX_BIT_CTRL_OUT3[245] = GND;
assign TX_BIT_CTRL_OUT3[246] = GND;
assign TX_BIT_CTRL_OUT3[247] = GND;
assign TX_BIT_CTRL_OUT3[248] = GND;
assign TX_BIT_CTRL_OUT3[249] = GND;
assign TX_BIT_CTRL_OUT3[250] = GND;
assign TX_BIT_CTRL_OUT3[251] = GND;
assign TX_BIT_CTRL_OUT3[252] = GND;
assign TX_BIT_CTRL_OUT3[253] = GND;
assign TX_BIT_CTRL_OUT3[254] = GND;
assign TX_BIT_CTRL_OUT3[255] = GND;
assign TX_BIT_CTRL_OUT3[256] = GND;
assign TX_BIT_CTRL_OUT3[257] = GND;
assign TX_BIT_CTRL_OUT3[258] = GND;
assign TX_BIT_CTRL_OUT3[259] = GND;
assign TX_BIT_CTRL_OUT3[260] = GND;
assign TX_BIT_CTRL_OUT3[261] = GND;
assign TX_BIT_CTRL_OUT3[262] = GND;
assign TX_BIT_CTRL_OUT3[263] = GND;
assign TX_BIT_CTRL_OUT3[264] = GND;
assign TX_BIT_CTRL_OUT3[265] = GND;
assign TX_BIT_CTRL_OUT3[266] = GND;
assign TX_BIT_CTRL_OUT3[267] = GND;
assign TX_BIT_CTRL_OUT3[268] = GND;
assign TX_BIT_CTRL_OUT3[269] = GND;
assign TX_BIT_CTRL_OUT3[270] = GND;
assign TX_BIT_CTRL_OUT3[271] = GND;
assign TX_BIT_CTRL_OUT3[272] = GND;
assign TX_BIT_CTRL_OUT3[273] = GND;
assign TX_BIT_CTRL_OUT3[274] = GND;
assign TX_BIT_CTRL_OUT3[275] = GND;
assign TX_BIT_CTRL_OUT3[276] = GND;
assign TX_BIT_CTRL_OUT3[277] = GND;
assign TX_BIT_CTRL_OUT3[278] = GND;
assign TX_BIT_CTRL_OUT3[279] = GND;
assign TX_BIT_CTRL_OUT3[280] = GND;
assign TX_BIT_CTRL_OUT3[281] = GND;
assign TX_BIT_CTRL_OUT3[282] = GND;
assign TX_BIT_CTRL_OUT3[283] = GND;
assign TX_BIT_CTRL_OUT3[284] = GND;
assign TX_BIT_CTRL_OUT3[285] = GND;
assign TX_BIT_CTRL_OUT3[286] = GND;
assign TX_BIT_CTRL_OUT3[287] = GND;
assign TX_BIT_CTRL_OUT3[288] = GND;
assign TX_BIT_CTRL_OUT3[289] = GND;
assign TX_BIT_CTRL_OUT3[290] = GND;
assign TX_BIT_CTRL_OUT3[291] = GND;
assign TX_BIT_CTRL_OUT3[292] = GND;
assign TX_BIT_CTRL_OUT3[293] = GND;
assign TX_BIT_CTRL_OUT3[294] = GND;
assign TX_BIT_CTRL_OUT3[295] = GND;
assign TX_BIT_CTRL_OUT3[296] = GND;
assign TX_BIT_CTRL_OUT3[297] = GND;
assign TX_BIT_CTRL_OUT3[298] = GND;
assign TX_BIT_CTRL_OUT3[299] = GND;
assign TX_BIT_CTRL_OUT3[300] = GND;
assign TX_BIT_CTRL_OUT3[301] = GND;
assign TX_BIT_CTRL_OUT3[302] = GND;
assign TX_BIT_CTRL_OUT3[303] = GND;
assign TX_BIT_CTRL_OUT3[304] = GND;
assign TX_BIT_CTRL_OUT3[305] = GND;
assign TX_BIT_CTRL_OUT3[306] = GND;
assign TX_BIT_CTRL_OUT3[307] = GND;
assign TX_BIT_CTRL_OUT3[308] = GND;
assign TX_BIT_CTRL_OUT3[309] = GND;
assign TX_BIT_CTRL_OUT3[310] = GND;
assign TX_BIT_CTRL_OUT3[311] = GND;
assign TX_BIT_CTRL_OUT3[312] = GND;
assign TX_BIT_CTRL_OUT3[313] = GND;
assign TX_BIT_CTRL_OUT3[314] = GND;
assign TX_BIT_CTRL_OUT3[315] = GND;
assign TX_BIT_CTRL_OUT3[316] = GND;
assign TX_BIT_CTRL_OUT3[317] = GND;
assign TX_BIT_CTRL_OUT3[318] = GND;
assign TX_BIT_CTRL_OUT3[319] = GND;
assign TX_BIT_CTRL_OUT4[0] = GND;
assign TX_BIT_CTRL_OUT4[1] = GND;
assign TX_BIT_CTRL_OUT4[2] = GND;
assign TX_BIT_CTRL_OUT4[3] = GND;
assign TX_BIT_CTRL_OUT4[4] = GND;
assign TX_BIT_CTRL_OUT4[5] = GND;
assign TX_BIT_CTRL_OUT4[6] = GND;
assign TX_BIT_CTRL_OUT4[7] = GND;
assign TX_BIT_CTRL_OUT4[8] = GND;
assign TX_BIT_CTRL_OUT4[9] = GND;
assign TX_BIT_CTRL_OUT4[10] = GND;
assign TX_BIT_CTRL_OUT4[11] = GND;
assign TX_BIT_CTRL_OUT4[12] = GND;
assign TX_BIT_CTRL_OUT4[13] = GND;
assign TX_BIT_CTRL_OUT4[14] = GND;
assign TX_BIT_CTRL_OUT4[15] = GND;
assign TX_BIT_CTRL_OUT4[16] = GND;
assign TX_BIT_CTRL_OUT4[17] = GND;
assign TX_BIT_CTRL_OUT4[18] = GND;
assign TX_BIT_CTRL_OUT4[19] = GND;
assign TX_BIT_CTRL_OUT4[20] = GND;
assign TX_BIT_CTRL_OUT4[21] = GND;
assign TX_BIT_CTRL_OUT4[22] = GND;
assign TX_BIT_CTRL_OUT4[23] = GND;
assign TX_BIT_CTRL_OUT4[24] = GND;
assign TX_BIT_CTRL_OUT4[25] = GND;
assign TX_BIT_CTRL_OUT4[26] = GND;
assign TX_BIT_CTRL_OUT4[27] = GND;
assign TX_BIT_CTRL_OUT4[28] = GND;
assign TX_BIT_CTRL_OUT4[29] = GND;
assign TX_BIT_CTRL_OUT4[30] = GND;
assign TX_BIT_CTRL_OUT4[31] = GND;
assign TX_BIT_CTRL_OUT4[32] = GND;
assign TX_BIT_CTRL_OUT4[33] = GND;
assign TX_BIT_CTRL_OUT4[34] = GND;
assign TX_BIT_CTRL_OUT4[35] = GND;
assign TX_BIT_CTRL_OUT4[36] = GND;
assign TX_BIT_CTRL_OUT4[37] = GND;
assign TX_BIT_CTRL_OUT4[38] = GND;
assign TX_BIT_CTRL_OUT4[39] = GND;
assign TX_BIT_CTRL_OUT4[40] = GND;
assign TX_BIT_CTRL_OUT4[41] = GND;
assign TX_BIT_CTRL_OUT4[42] = GND;
assign TX_BIT_CTRL_OUT4[43] = GND;
assign TX_BIT_CTRL_OUT4[44] = GND;
assign TX_BIT_CTRL_OUT4[45] = GND;
assign TX_BIT_CTRL_OUT4[46] = GND;
assign TX_BIT_CTRL_OUT4[47] = GND;
assign TX_BIT_CTRL_OUT4[48] = GND;
assign TX_BIT_CTRL_OUT4[49] = GND;
assign TX_BIT_CTRL_OUT4[50] = GND;
assign TX_BIT_CTRL_OUT4[51] = GND;
assign TX_BIT_CTRL_OUT4[52] = GND;
assign TX_BIT_CTRL_OUT4[53] = GND;
assign TX_BIT_CTRL_OUT4[54] = GND;
assign TX_BIT_CTRL_OUT4[55] = GND;
assign TX_BIT_CTRL_OUT4[56] = GND;
assign TX_BIT_CTRL_OUT4[57] = GND;
assign TX_BIT_CTRL_OUT4[58] = GND;
assign TX_BIT_CTRL_OUT4[59] = GND;
assign TX_BIT_CTRL_OUT4[60] = GND;
assign TX_BIT_CTRL_OUT4[61] = GND;
assign TX_BIT_CTRL_OUT4[62] = GND;
assign TX_BIT_CTRL_OUT4[63] = GND;
assign TX_BIT_CTRL_OUT4[64] = GND;
assign TX_BIT_CTRL_OUT4[65] = GND;
assign TX_BIT_CTRL_OUT4[66] = GND;
assign TX_BIT_CTRL_OUT4[67] = GND;
assign TX_BIT_CTRL_OUT4[68] = GND;
assign TX_BIT_CTRL_OUT4[69] = GND;
assign TX_BIT_CTRL_OUT4[70] = GND;
assign TX_BIT_CTRL_OUT4[71] = GND;
assign TX_BIT_CTRL_OUT4[72] = GND;
assign TX_BIT_CTRL_OUT4[73] = GND;
assign TX_BIT_CTRL_OUT4[74] = GND;
assign TX_BIT_CTRL_OUT4[75] = GND;
assign TX_BIT_CTRL_OUT4[76] = GND;
assign TX_BIT_CTRL_OUT4[77] = GND;
assign TX_BIT_CTRL_OUT4[78] = GND;
assign TX_BIT_CTRL_OUT4[79] = GND;
assign TX_BIT_CTRL_OUT4[80] = GND;
assign TX_BIT_CTRL_OUT4[81] = GND;
assign TX_BIT_CTRL_OUT4[82] = GND;
assign TX_BIT_CTRL_OUT4[83] = GND;
assign TX_BIT_CTRL_OUT4[84] = GND;
assign TX_BIT_CTRL_OUT4[85] = GND;
assign TX_BIT_CTRL_OUT4[86] = GND;
assign TX_BIT_CTRL_OUT4[87] = GND;
assign TX_BIT_CTRL_OUT4[88] = GND;
assign TX_BIT_CTRL_OUT4[89] = GND;
assign TX_BIT_CTRL_OUT4[90] = GND;
assign TX_BIT_CTRL_OUT4[91] = GND;
assign TX_BIT_CTRL_OUT4[92] = GND;
assign TX_BIT_CTRL_OUT4[93] = GND;
assign TX_BIT_CTRL_OUT4[94] = GND;
assign TX_BIT_CTRL_OUT4[95] = GND;
assign TX_BIT_CTRL_OUT4[96] = GND;
assign TX_BIT_CTRL_OUT4[97] = GND;
assign TX_BIT_CTRL_OUT4[98] = GND;
assign TX_BIT_CTRL_OUT4[99] = GND;
assign TX_BIT_CTRL_OUT4[100] = GND;
assign TX_BIT_CTRL_OUT4[101] = GND;
assign TX_BIT_CTRL_OUT4[102] = GND;
assign TX_BIT_CTRL_OUT4[103] = GND;
assign TX_BIT_CTRL_OUT4[104] = GND;
assign TX_BIT_CTRL_OUT4[105] = GND;
assign TX_BIT_CTRL_OUT4[106] = GND;
assign TX_BIT_CTRL_OUT4[107] = GND;
assign TX_BIT_CTRL_OUT4[108] = GND;
assign TX_BIT_CTRL_OUT4[109] = GND;
assign TX_BIT_CTRL_OUT4[110] = GND;
assign TX_BIT_CTRL_OUT4[111] = GND;
assign TX_BIT_CTRL_OUT4[112] = GND;
assign TX_BIT_CTRL_OUT4[113] = GND;
assign TX_BIT_CTRL_OUT4[114] = GND;
assign TX_BIT_CTRL_OUT4[115] = GND;
assign TX_BIT_CTRL_OUT4[116] = GND;
assign TX_BIT_CTRL_OUT4[117] = GND;
assign TX_BIT_CTRL_OUT4[118] = GND;
assign TX_BIT_CTRL_OUT4[119] = GND;
assign TX_BIT_CTRL_OUT4[120] = GND;
assign TX_BIT_CTRL_OUT4[121] = GND;
assign TX_BIT_CTRL_OUT4[122] = GND;
assign TX_BIT_CTRL_OUT4[123] = GND;
assign TX_BIT_CTRL_OUT4[124] = GND;
assign TX_BIT_CTRL_OUT4[125] = GND;
assign TX_BIT_CTRL_OUT4[126] = GND;
assign TX_BIT_CTRL_OUT4[127] = GND;
assign TX_BIT_CTRL_OUT4[128] = GND;
assign TX_BIT_CTRL_OUT4[129] = GND;
assign TX_BIT_CTRL_OUT4[130] = GND;
assign TX_BIT_CTRL_OUT4[131] = GND;
assign TX_BIT_CTRL_OUT4[132] = GND;
assign TX_BIT_CTRL_OUT4[133] = GND;
assign TX_BIT_CTRL_OUT4[134] = GND;
assign TX_BIT_CTRL_OUT4[135] = GND;
assign TX_BIT_CTRL_OUT4[136] = GND;
assign TX_BIT_CTRL_OUT4[137] = GND;
assign TX_BIT_CTRL_OUT4[138] = GND;
assign TX_BIT_CTRL_OUT4[139] = GND;
assign TX_BIT_CTRL_OUT4[140] = GND;
assign TX_BIT_CTRL_OUT4[141] = GND;
assign TX_BIT_CTRL_OUT4[142] = GND;
assign TX_BIT_CTRL_OUT4[143] = GND;
assign TX_BIT_CTRL_OUT4[144] = GND;
assign TX_BIT_CTRL_OUT4[145] = GND;
assign TX_BIT_CTRL_OUT4[146] = GND;
assign TX_BIT_CTRL_OUT4[147] = GND;
assign TX_BIT_CTRL_OUT4[148] = GND;
assign TX_BIT_CTRL_OUT4[149] = GND;
assign TX_BIT_CTRL_OUT4[150] = GND;
assign TX_BIT_CTRL_OUT4[151] = GND;
assign TX_BIT_CTRL_OUT4[152] = GND;
assign TX_BIT_CTRL_OUT4[153] = GND;
assign TX_BIT_CTRL_OUT4[154] = GND;
assign TX_BIT_CTRL_OUT4[155] = GND;
assign TX_BIT_CTRL_OUT4[156] = GND;
assign TX_BIT_CTRL_OUT4[157] = GND;
assign TX_BIT_CTRL_OUT4[158] = GND;
assign TX_BIT_CTRL_OUT4[159] = GND;
assign TX_BIT_CTRL_OUT4[160] = GND;
assign TX_BIT_CTRL_OUT4[161] = GND;
assign TX_BIT_CTRL_OUT4[162] = GND;
assign TX_BIT_CTRL_OUT4[163] = GND;
assign TX_BIT_CTRL_OUT4[164] = GND;
assign TX_BIT_CTRL_OUT4[165] = GND;
assign TX_BIT_CTRL_OUT4[166] = GND;
assign TX_BIT_CTRL_OUT4[167] = GND;
assign TX_BIT_CTRL_OUT4[168] = GND;
assign TX_BIT_CTRL_OUT4[169] = GND;
assign TX_BIT_CTRL_OUT4[170] = GND;
assign TX_BIT_CTRL_OUT4[171] = GND;
assign TX_BIT_CTRL_OUT4[172] = GND;
assign TX_BIT_CTRL_OUT4[173] = GND;
assign TX_BIT_CTRL_OUT4[174] = GND;
assign TX_BIT_CTRL_OUT4[175] = GND;
assign TX_BIT_CTRL_OUT4[176] = GND;
assign TX_BIT_CTRL_OUT4[177] = GND;
assign TX_BIT_CTRL_OUT4[178] = GND;
assign TX_BIT_CTRL_OUT4[179] = GND;
assign TX_BIT_CTRL_OUT4[180] = GND;
assign TX_BIT_CTRL_OUT4[181] = GND;
assign TX_BIT_CTRL_OUT4[182] = GND;
assign TX_BIT_CTRL_OUT4[183] = GND;
assign TX_BIT_CTRL_OUT4[184] = GND;
assign TX_BIT_CTRL_OUT4[185] = GND;
assign TX_BIT_CTRL_OUT4[186] = GND;
assign TX_BIT_CTRL_OUT4[187] = GND;
assign TX_BIT_CTRL_OUT4[188] = GND;
assign TX_BIT_CTRL_OUT4[189] = GND;
assign TX_BIT_CTRL_OUT4[190] = GND;
assign TX_BIT_CTRL_OUT4[191] = GND;
assign TX_BIT_CTRL_OUT4[192] = GND;
assign TX_BIT_CTRL_OUT4[193] = GND;
assign TX_BIT_CTRL_OUT4[194] = GND;
assign TX_BIT_CTRL_OUT4[195] = GND;
assign TX_BIT_CTRL_OUT4[196] = GND;
assign TX_BIT_CTRL_OUT4[197] = GND;
assign TX_BIT_CTRL_OUT4[198] = GND;
assign TX_BIT_CTRL_OUT4[199] = GND;
assign TX_BIT_CTRL_OUT4[240] = GND;
assign TX_BIT_CTRL_OUT4[241] = GND;
assign TX_BIT_CTRL_OUT4[242] = GND;
assign TX_BIT_CTRL_OUT4[243] = GND;
assign TX_BIT_CTRL_OUT4[244] = GND;
assign TX_BIT_CTRL_OUT4[245] = GND;
assign TX_BIT_CTRL_OUT4[246] = GND;
assign TX_BIT_CTRL_OUT4[247] = GND;
assign TX_BIT_CTRL_OUT4[248] = GND;
assign TX_BIT_CTRL_OUT4[249] = GND;
assign TX_BIT_CTRL_OUT4[250] = GND;
assign TX_BIT_CTRL_OUT4[251] = GND;
assign TX_BIT_CTRL_OUT4[252] = GND;
assign TX_BIT_CTRL_OUT4[253] = GND;
assign TX_BIT_CTRL_OUT4[254] = GND;
assign TX_BIT_CTRL_OUT4[255] = GND;
assign TX_BIT_CTRL_OUT4[256] = GND;
assign TX_BIT_CTRL_OUT4[257] = GND;
assign TX_BIT_CTRL_OUT4[258] = GND;
assign TX_BIT_CTRL_OUT4[259] = GND;
assign TX_BIT_CTRL_OUT4[260] = GND;
assign TX_BIT_CTRL_OUT4[261] = GND;
assign TX_BIT_CTRL_OUT4[262] = GND;
assign TX_BIT_CTRL_OUT4[263] = GND;
assign TX_BIT_CTRL_OUT4[264] = GND;
assign TX_BIT_CTRL_OUT4[265] = GND;
assign TX_BIT_CTRL_OUT4[266] = GND;
assign TX_BIT_CTRL_OUT4[267] = GND;
assign TX_BIT_CTRL_OUT4[268] = GND;
assign TX_BIT_CTRL_OUT4[269] = GND;
assign TX_BIT_CTRL_OUT4[270] = GND;
assign TX_BIT_CTRL_OUT4[271] = GND;
assign TX_BIT_CTRL_OUT4[272] = GND;
assign TX_BIT_CTRL_OUT4[273] = GND;
assign TX_BIT_CTRL_OUT4[274] = GND;
assign TX_BIT_CTRL_OUT4[275] = GND;
assign TX_BIT_CTRL_OUT4[276] = GND;
assign TX_BIT_CTRL_OUT4[277] = GND;
assign TX_BIT_CTRL_OUT4[278] = GND;
assign TX_BIT_CTRL_OUT4[279] = GND;
assign TX_BIT_CTRL_OUT4[280] = GND;
assign TX_BIT_CTRL_OUT4[281] = GND;
assign TX_BIT_CTRL_OUT4[282] = GND;
assign TX_BIT_CTRL_OUT4[283] = GND;
assign TX_BIT_CTRL_OUT4[284] = GND;
assign TX_BIT_CTRL_OUT4[285] = GND;
assign TX_BIT_CTRL_OUT4[286] = GND;
assign TX_BIT_CTRL_OUT4[287] = GND;
assign TX_BIT_CTRL_OUT4[288] = GND;
assign TX_BIT_CTRL_OUT4[289] = GND;
assign TX_BIT_CTRL_OUT4[290] = GND;
assign TX_BIT_CTRL_OUT4[291] = GND;
assign TX_BIT_CTRL_OUT4[292] = GND;
assign TX_BIT_CTRL_OUT4[293] = GND;
assign TX_BIT_CTRL_OUT4[294] = GND;
assign TX_BIT_CTRL_OUT4[295] = GND;
assign TX_BIT_CTRL_OUT4[296] = GND;
assign TX_BIT_CTRL_OUT4[297] = GND;
assign TX_BIT_CTRL_OUT4[298] = GND;
assign TX_BIT_CTRL_OUT4[299] = GND;
assign TX_BIT_CTRL_OUT4[300] = GND;
assign TX_BIT_CTRL_OUT4[301] = GND;
assign TX_BIT_CTRL_OUT4[302] = GND;
assign TX_BIT_CTRL_OUT4[303] = GND;
assign TX_BIT_CTRL_OUT4[304] = GND;
assign TX_BIT_CTRL_OUT4[305] = GND;
assign TX_BIT_CTRL_OUT4[306] = GND;
assign TX_BIT_CTRL_OUT4[307] = GND;
assign TX_BIT_CTRL_OUT4[308] = GND;
assign TX_BIT_CTRL_OUT4[309] = GND;
assign TX_BIT_CTRL_OUT4[310] = GND;
assign TX_BIT_CTRL_OUT4[311] = GND;
assign TX_BIT_CTRL_OUT4[312] = GND;
assign TX_BIT_CTRL_OUT4[313] = GND;
assign TX_BIT_CTRL_OUT4[314] = GND;
assign TX_BIT_CTRL_OUT4[315] = GND;
assign TX_BIT_CTRL_OUT4[316] = GND;
assign TX_BIT_CTRL_OUT4[317] = GND;
assign TX_BIT_CTRL_OUT4[318] = GND;
assign TX_BIT_CTRL_OUT4[319] = GND;
assign TX_BIT_CTRL_OUT5[0] = GND;
assign TX_BIT_CTRL_OUT5[1] = GND;
assign TX_BIT_CTRL_OUT5[2] = GND;
assign TX_BIT_CTRL_OUT5[3] = GND;
assign TX_BIT_CTRL_OUT5[4] = GND;
assign TX_BIT_CTRL_OUT5[5] = GND;
assign TX_BIT_CTRL_OUT5[6] = GND;
assign TX_BIT_CTRL_OUT5[7] = GND;
assign TX_BIT_CTRL_OUT5[8] = GND;
assign TX_BIT_CTRL_OUT5[9] = GND;
assign TX_BIT_CTRL_OUT5[10] = GND;
assign TX_BIT_CTRL_OUT5[11] = GND;
assign TX_BIT_CTRL_OUT5[12] = GND;
assign TX_BIT_CTRL_OUT5[13] = GND;
assign TX_BIT_CTRL_OUT5[14] = GND;
assign TX_BIT_CTRL_OUT5[15] = GND;
assign TX_BIT_CTRL_OUT5[16] = GND;
assign TX_BIT_CTRL_OUT5[17] = GND;
assign TX_BIT_CTRL_OUT5[18] = GND;
assign TX_BIT_CTRL_OUT5[19] = GND;
assign TX_BIT_CTRL_OUT5[20] = GND;
assign TX_BIT_CTRL_OUT5[21] = GND;
assign TX_BIT_CTRL_OUT5[22] = GND;
assign TX_BIT_CTRL_OUT5[23] = GND;
assign TX_BIT_CTRL_OUT5[24] = GND;
assign TX_BIT_CTRL_OUT5[25] = GND;
assign TX_BIT_CTRL_OUT5[26] = GND;
assign TX_BIT_CTRL_OUT5[27] = GND;
assign TX_BIT_CTRL_OUT5[28] = GND;
assign TX_BIT_CTRL_OUT5[29] = GND;
assign TX_BIT_CTRL_OUT5[30] = GND;
assign TX_BIT_CTRL_OUT5[31] = GND;
assign TX_BIT_CTRL_OUT5[32] = GND;
assign TX_BIT_CTRL_OUT5[33] = GND;
assign TX_BIT_CTRL_OUT5[34] = GND;
assign TX_BIT_CTRL_OUT5[35] = GND;
assign TX_BIT_CTRL_OUT5[36] = GND;
assign TX_BIT_CTRL_OUT5[37] = GND;
assign TX_BIT_CTRL_OUT5[38] = GND;
assign TX_BIT_CTRL_OUT5[39] = GND;
assign TX_BIT_CTRL_OUT5[40] = GND;
assign TX_BIT_CTRL_OUT5[41] = GND;
assign TX_BIT_CTRL_OUT5[42] = GND;
assign TX_BIT_CTRL_OUT5[43] = GND;
assign TX_BIT_CTRL_OUT5[44] = GND;
assign TX_BIT_CTRL_OUT5[45] = GND;
assign TX_BIT_CTRL_OUT5[46] = GND;
assign TX_BIT_CTRL_OUT5[47] = GND;
assign TX_BIT_CTRL_OUT5[48] = GND;
assign TX_BIT_CTRL_OUT5[49] = GND;
assign TX_BIT_CTRL_OUT5[50] = GND;
assign TX_BIT_CTRL_OUT5[51] = GND;
assign TX_BIT_CTRL_OUT5[52] = GND;
assign TX_BIT_CTRL_OUT5[53] = GND;
assign TX_BIT_CTRL_OUT5[54] = GND;
assign TX_BIT_CTRL_OUT5[55] = GND;
assign TX_BIT_CTRL_OUT5[56] = GND;
assign TX_BIT_CTRL_OUT5[57] = GND;
assign TX_BIT_CTRL_OUT5[58] = GND;
assign TX_BIT_CTRL_OUT5[59] = GND;
assign TX_BIT_CTRL_OUT5[60] = GND;
assign TX_BIT_CTRL_OUT5[61] = GND;
assign TX_BIT_CTRL_OUT5[62] = GND;
assign TX_BIT_CTRL_OUT5[63] = GND;
assign TX_BIT_CTRL_OUT5[64] = GND;
assign TX_BIT_CTRL_OUT5[65] = GND;
assign TX_BIT_CTRL_OUT5[66] = GND;
assign TX_BIT_CTRL_OUT5[67] = GND;
assign TX_BIT_CTRL_OUT5[68] = GND;
assign TX_BIT_CTRL_OUT5[69] = GND;
assign TX_BIT_CTRL_OUT5[70] = GND;
assign TX_BIT_CTRL_OUT5[71] = GND;
assign TX_BIT_CTRL_OUT5[72] = GND;
assign TX_BIT_CTRL_OUT5[73] = GND;
assign TX_BIT_CTRL_OUT5[74] = GND;
assign TX_BIT_CTRL_OUT5[75] = GND;
assign TX_BIT_CTRL_OUT5[76] = GND;
assign TX_BIT_CTRL_OUT5[77] = GND;
assign TX_BIT_CTRL_OUT5[78] = GND;
assign TX_BIT_CTRL_OUT5[79] = GND;
assign TX_BIT_CTRL_OUT5[80] = GND;
assign TX_BIT_CTRL_OUT5[81] = GND;
assign TX_BIT_CTRL_OUT5[82] = GND;
assign TX_BIT_CTRL_OUT5[83] = GND;
assign TX_BIT_CTRL_OUT5[84] = GND;
assign TX_BIT_CTRL_OUT5[85] = GND;
assign TX_BIT_CTRL_OUT5[86] = GND;
assign TX_BIT_CTRL_OUT5[87] = GND;
assign TX_BIT_CTRL_OUT5[88] = GND;
assign TX_BIT_CTRL_OUT5[89] = GND;
assign TX_BIT_CTRL_OUT5[90] = GND;
assign TX_BIT_CTRL_OUT5[91] = GND;
assign TX_BIT_CTRL_OUT5[92] = GND;
assign TX_BIT_CTRL_OUT5[93] = GND;
assign TX_BIT_CTRL_OUT5[94] = GND;
assign TX_BIT_CTRL_OUT5[95] = GND;
assign TX_BIT_CTRL_OUT5[96] = GND;
assign TX_BIT_CTRL_OUT5[97] = GND;
assign TX_BIT_CTRL_OUT5[98] = GND;
assign TX_BIT_CTRL_OUT5[99] = GND;
assign TX_BIT_CTRL_OUT5[100] = GND;
assign TX_BIT_CTRL_OUT5[101] = GND;
assign TX_BIT_CTRL_OUT5[102] = GND;
assign TX_BIT_CTRL_OUT5[103] = GND;
assign TX_BIT_CTRL_OUT5[104] = GND;
assign TX_BIT_CTRL_OUT5[105] = GND;
assign TX_BIT_CTRL_OUT5[106] = GND;
assign TX_BIT_CTRL_OUT5[107] = GND;
assign TX_BIT_CTRL_OUT5[108] = GND;
assign TX_BIT_CTRL_OUT5[109] = GND;
assign TX_BIT_CTRL_OUT5[110] = GND;
assign TX_BIT_CTRL_OUT5[111] = GND;
assign TX_BIT_CTRL_OUT5[112] = GND;
assign TX_BIT_CTRL_OUT5[113] = GND;
assign TX_BIT_CTRL_OUT5[114] = GND;
assign TX_BIT_CTRL_OUT5[115] = GND;
assign TX_BIT_CTRL_OUT5[116] = GND;
assign TX_BIT_CTRL_OUT5[117] = GND;
assign TX_BIT_CTRL_OUT5[118] = GND;
assign TX_BIT_CTRL_OUT5[119] = GND;
assign TX_BIT_CTRL_OUT5[120] = GND;
assign TX_BIT_CTRL_OUT5[121] = GND;
assign TX_BIT_CTRL_OUT5[122] = GND;
assign TX_BIT_CTRL_OUT5[123] = GND;
assign TX_BIT_CTRL_OUT5[124] = GND;
assign TX_BIT_CTRL_OUT5[125] = GND;
assign TX_BIT_CTRL_OUT5[126] = GND;
assign TX_BIT_CTRL_OUT5[127] = GND;
assign TX_BIT_CTRL_OUT5[128] = GND;
assign TX_BIT_CTRL_OUT5[129] = GND;
assign TX_BIT_CTRL_OUT5[130] = GND;
assign TX_BIT_CTRL_OUT5[131] = GND;
assign TX_BIT_CTRL_OUT5[132] = GND;
assign TX_BIT_CTRL_OUT5[133] = GND;
assign TX_BIT_CTRL_OUT5[134] = GND;
assign TX_BIT_CTRL_OUT5[135] = GND;
assign TX_BIT_CTRL_OUT5[136] = GND;
assign TX_BIT_CTRL_OUT5[137] = GND;
assign TX_BIT_CTRL_OUT5[138] = GND;
assign TX_BIT_CTRL_OUT5[139] = GND;
assign TX_BIT_CTRL_OUT5[140] = GND;
assign TX_BIT_CTRL_OUT5[141] = GND;
assign TX_BIT_CTRL_OUT5[142] = GND;
assign TX_BIT_CTRL_OUT5[143] = GND;
assign TX_BIT_CTRL_OUT5[144] = GND;
assign TX_BIT_CTRL_OUT5[145] = GND;
assign TX_BIT_CTRL_OUT5[146] = GND;
assign TX_BIT_CTRL_OUT5[147] = GND;
assign TX_BIT_CTRL_OUT5[148] = GND;
assign TX_BIT_CTRL_OUT5[149] = GND;
assign TX_BIT_CTRL_OUT5[150] = GND;
assign TX_BIT_CTRL_OUT5[151] = GND;
assign TX_BIT_CTRL_OUT5[152] = GND;
assign TX_BIT_CTRL_OUT5[153] = GND;
assign TX_BIT_CTRL_OUT5[154] = GND;
assign TX_BIT_CTRL_OUT5[155] = GND;
assign TX_BIT_CTRL_OUT5[156] = GND;
assign TX_BIT_CTRL_OUT5[157] = GND;
assign TX_BIT_CTRL_OUT5[158] = GND;
assign TX_BIT_CTRL_OUT5[159] = GND;
assign TX_BIT_CTRL_OUT5[160] = GND;
assign TX_BIT_CTRL_OUT5[161] = GND;
assign TX_BIT_CTRL_OUT5[162] = GND;
assign TX_BIT_CTRL_OUT5[163] = GND;
assign TX_BIT_CTRL_OUT5[164] = GND;
assign TX_BIT_CTRL_OUT5[165] = GND;
assign TX_BIT_CTRL_OUT5[166] = GND;
assign TX_BIT_CTRL_OUT5[167] = GND;
assign TX_BIT_CTRL_OUT5[168] = GND;
assign TX_BIT_CTRL_OUT5[169] = GND;
assign TX_BIT_CTRL_OUT5[170] = GND;
assign TX_BIT_CTRL_OUT5[171] = GND;
assign TX_BIT_CTRL_OUT5[172] = GND;
assign TX_BIT_CTRL_OUT5[173] = GND;
assign TX_BIT_CTRL_OUT5[174] = GND;
assign TX_BIT_CTRL_OUT5[175] = GND;
assign TX_BIT_CTRL_OUT5[176] = GND;
assign TX_BIT_CTRL_OUT5[177] = GND;
assign TX_BIT_CTRL_OUT5[178] = GND;
assign TX_BIT_CTRL_OUT5[179] = GND;
assign TX_BIT_CTRL_OUT5[180] = GND;
assign TX_BIT_CTRL_OUT5[181] = GND;
assign TX_BIT_CTRL_OUT5[182] = GND;
assign TX_BIT_CTRL_OUT5[183] = GND;
assign TX_BIT_CTRL_OUT5[184] = GND;
assign TX_BIT_CTRL_OUT5[185] = GND;
assign TX_BIT_CTRL_OUT5[186] = GND;
assign TX_BIT_CTRL_OUT5[187] = GND;
assign TX_BIT_CTRL_OUT5[188] = GND;
assign TX_BIT_CTRL_OUT5[189] = GND;
assign TX_BIT_CTRL_OUT5[190] = GND;
assign TX_BIT_CTRL_OUT5[191] = GND;
assign TX_BIT_CTRL_OUT5[192] = GND;
assign TX_BIT_CTRL_OUT5[193] = GND;
assign TX_BIT_CTRL_OUT5[194] = GND;
assign TX_BIT_CTRL_OUT5[195] = GND;
assign TX_BIT_CTRL_OUT5[196] = GND;
assign TX_BIT_CTRL_OUT5[197] = GND;
assign TX_BIT_CTRL_OUT5[198] = GND;
assign TX_BIT_CTRL_OUT5[199] = GND;
assign TX_BIT_CTRL_OUT5[240] = GND;
assign TX_BIT_CTRL_OUT5[241] = GND;
assign TX_BIT_CTRL_OUT5[242] = GND;
assign TX_BIT_CTRL_OUT5[243] = GND;
assign TX_BIT_CTRL_OUT5[244] = GND;
assign TX_BIT_CTRL_OUT5[245] = GND;
assign TX_BIT_CTRL_OUT5[246] = GND;
assign TX_BIT_CTRL_OUT5[247] = GND;
assign TX_BIT_CTRL_OUT5[248] = GND;
assign TX_BIT_CTRL_OUT5[249] = GND;
assign TX_BIT_CTRL_OUT5[250] = GND;
assign TX_BIT_CTRL_OUT5[251] = GND;
assign TX_BIT_CTRL_OUT5[252] = GND;
assign TX_BIT_CTRL_OUT5[253] = GND;
assign TX_BIT_CTRL_OUT5[254] = GND;
assign TX_BIT_CTRL_OUT5[255] = GND;
assign TX_BIT_CTRL_OUT5[256] = GND;
assign TX_BIT_CTRL_OUT5[257] = GND;
assign TX_BIT_CTRL_OUT5[258] = GND;
assign TX_BIT_CTRL_OUT5[259] = GND;
assign TX_BIT_CTRL_OUT5[260] = GND;
assign TX_BIT_CTRL_OUT5[261] = GND;
assign TX_BIT_CTRL_OUT5[262] = GND;
assign TX_BIT_CTRL_OUT5[263] = GND;
assign TX_BIT_CTRL_OUT5[264] = GND;
assign TX_BIT_CTRL_OUT5[265] = GND;
assign TX_BIT_CTRL_OUT5[266] = GND;
assign TX_BIT_CTRL_OUT5[267] = GND;
assign TX_BIT_CTRL_OUT5[268] = GND;
assign TX_BIT_CTRL_OUT5[269] = GND;
assign TX_BIT_CTRL_OUT5[270] = GND;
assign TX_BIT_CTRL_OUT5[271] = GND;
assign TX_BIT_CTRL_OUT5[272] = GND;
assign TX_BIT_CTRL_OUT5[273] = GND;
assign TX_BIT_CTRL_OUT5[274] = GND;
assign TX_BIT_CTRL_OUT5[275] = GND;
assign TX_BIT_CTRL_OUT5[276] = GND;
assign TX_BIT_CTRL_OUT5[277] = GND;
assign TX_BIT_CTRL_OUT5[278] = GND;
assign TX_BIT_CTRL_OUT5[279] = GND;
assign TX_BIT_CTRL_OUT5[280] = GND;
assign TX_BIT_CTRL_OUT5[281] = GND;
assign TX_BIT_CTRL_OUT5[282] = GND;
assign TX_BIT_CTRL_OUT5[283] = GND;
assign TX_BIT_CTRL_OUT5[284] = GND;
assign TX_BIT_CTRL_OUT5[285] = GND;
assign TX_BIT_CTRL_OUT5[286] = GND;
assign TX_BIT_CTRL_OUT5[287] = GND;
assign TX_BIT_CTRL_OUT5[288] = GND;
assign TX_BIT_CTRL_OUT5[289] = GND;
assign TX_BIT_CTRL_OUT5[290] = GND;
assign TX_BIT_CTRL_OUT5[291] = GND;
assign TX_BIT_CTRL_OUT5[292] = GND;
assign TX_BIT_CTRL_OUT5[293] = GND;
assign TX_BIT_CTRL_OUT5[294] = GND;
assign TX_BIT_CTRL_OUT5[295] = GND;
assign TX_BIT_CTRL_OUT5[296] = GND;
assign TX_BIT_CTRL_OUT5[297] = GND;
assign TX_BIT_CTRL_OUT5[298] = GND;
assign TX_BIT_CTRL_OUT5[299] = GND;
assign TX_BIT_CTRL_OUT5[300] = GND;
assign TX_BIT_CTRL_OUT5[301] = GND;
assign TX_BIT_CTRL_OUT5[302] = GND;
assign TX_BIT_CTRL_OUT5[303] = GND;
assign TX_BIT_CTRL_OUT5[304] = GND;
assign TX_BIT_CTRL_OUT5[305] = GND;
assign TX_BIT_CTRL_OUT5[306] = GND;
assign TX_BIT_CTRL_OUT5[307] = GND;
assign TX_BIT_CTRL_OUT5[308] = GND;
assign TX_BIT_CTRL_OUT5[309] = GND;
assign TX_BIT_CTRL_OUT5[310] = GND;
assign TX_BIT_CTRL_OUT5[311] = GND;
assign TX_BIT_CTRL_OUT5[312] = GND;
assign TX_BIT_CTRL_OUT5[313] = GND;
assign TX_BIT_CTRL_OUT5[314] = GND;
assign TX_BIT_CTRL_OUT5[315] = GND;
assign TX_BIT_CTRL_OUT5[316] = GND;
assign TX_BIT_CTRL_OUT5[317] = GND;
assign TX_BIT_CTRL_OUT5[318] = GND;
assign TX_BIT_CTRL_OUT5[319] = GND;
assign TX_BIT_CTRL_OUT6[0] = GND;
assign TX_BIT_CTRL_OUT6[1] = GND;
assign TX_BIT_CTRL_OUT6[2] = GND;
assign TX_BIT_CTRL_OUT6[3] = GND;
assign TX_BIT_CTRL_OUT6[4] = GND;
assign TX_BIT_CTRL_OUT6[5] = GND;
assign TX_BIT_CTRL_OUT6[6] = GND;
assign TX_BIT_CTRL_OUT6[7] = GND;
assign TX_BIT_CTRL_OUT6[8] = GND;
assign TX_BIT_CTRL_OUT6[9] = GND;
assign TX_BIT_CTRL_OUT6[10] = GND;
assign TX_BIT_CTRL_OUT6[11] = GND;
assign TX_BIT_CTRL_OUT6[12] = GND;
assign TX_BIT_CTRL_OUT6[13] = GND;
assign TX_BIT_CTRL_OUT6[14] = GND;
assign TX_BIT_CTRL_OUT6[15] = GND;
assign TX_BIT_CTRL_OUT6[16] = GND;
assign TX_BIT_CTRL_OUT6[17] = GND;
assign TX_BIT_CTRL_OUT6[18] = GND;
assign TX_BIT_CTRL_OUT6[19] = GND;
assign TX_BIT_CTRL_OUT6[20] = GND;
assign TX_BIT_CTRL_OUT6[21] = GND;
assign TX_BIT_CTRL_OUT6[22] = GND;
assign TX_BIT_CTRL_OUT6[23] = GND;
assign TX_BIT_CTRL_OUT6[24] = GND;
assign TX_BIT_CTRL_OUT6[25] = GND;
assign TX_BIT_CTRL_OUT6[26] = GND;
assign TX_BIT_CTRL_OUT6[27] = GND;
assign TX_BIT_CTRL_OUT6[28] = GND;
assign TX_BIT_CTRL_OUT6[29] = GND;
assign TX_BIT_CTRL_OUT6[30] = GND;
assign TX_BIT_CTRL_OUT6[31] = GND;
assign TX_BIT_CTRL_OUT6[32] = GND;
assign TX_BIT_CTRL_OUT6[33] = GND;
assign TX_BIT_CTRL_OUT6[34] = GND;
assign TX_BIT_CTRL_OUT6[35] = GND;
assign TX_BIT_CTRL_OUT6[36] = GND;
assign TX_BIT_CTRL_OUT6[37] = GND;
assign TX_BIT_CTRL_OUT6[38] = GND;
assign TX_BIT_CTRL_OUT6[39] = GND;
assign TX_BIT_CTRL_OUT6[40] = GND;
assign TX_BIT_CTRL_OUT6[41] = GND;
assign TX_BIT_CTRL_OUT6[42] = GND;
assign TX_BIT_CTRL_OUT6[43] = GND;
assign TX_BIT_CTRL_OUT6[44] = GND;
assign TX_BIT_CTRL_OUT6[45] = GND;
assign TX_BIT_CTRL_OUT6[46] = GND;
assign TX_BIT_CTRL_OUT6[47] = GND;
assign TX_BIT_CTRL_OUT6[48] = GND;
assign TX_BIT_CTRL_OUT6[49] = GND;
assign TX_BIT_CTRL_OUT6[50] = GND;
assign TX_BIT_CTRL_OUT6[51] = GND;
assign TX_BIT_CTRL_OUT6[52] = GND;
assign TX_BIT_CTRL_OUT6[53] = GND;
assign TX_BIT_CTRL_OUT6[54] = GND;
assign TX_BIT_CTRL_OUT6[55] = GND;
assign TX_BIT_CTRL_OUT6[56] = GND;
assign TX_BIT_CTRL_OUT6[57] = GND;
assign TX_BIT_CTRL_OUT6[58] = GND;
assign TX_BIT_CTRL_OUT6[59] = GND;
assign TX_BIT_CTRL_OUT6[60] = GND;
assign TX_BIT_CTRL_OUT6[61] = GND;
assign TX_BIT_CTRL_OUT6[62] = GND;
assign TX_BIT_CTRL_OUT6[63] = GND;
assign TX_BIT_CTRL_OUT6[64] = GND;
assign TX_BIT_CTRL_OUT6[65] = GND;
assign TX_BIT_CTRL_OUT6[66] = GND;
assign TX_BIT_CTRL_OUT6[67] = GND;
assign TX_BIT_CTRL_OUT6[68] = GND;
assign TX_BIT_CTRL_OUT6[69] = GND;
assign TX_BIT_CTRL_OUT6[70] = GND;
assign TX_BIT_CTRL_OUT6[71] = GND;
assign TX_BIT_CTRL_OUT6[72] = GND;
assign TX_BIT_CTRL_OUT6[73] = GND;
assign TX_BIT_CTRL_OUT6[74] = GND;
assign TX_BIT_CTRL_OUT6[75] = GND;
assign TX_BIT_CTRL_OUT6[76] = GND;
assign TX_BIT_CTRL_OUT6[77] = GND;
assign TX_BIT_CTRL_OUT6[78] = GND;
assign TX_BIT_CTRL_OUT6[79] = GND;
assign TX_BIT_CTRL_OUT6[80] = GND;
assign TX_BIT_CTRL_OUT6[81] = GND;
assign TX_BIT_CTRL_OUT6[82] = GND;
assign TX_BIT_CTRL_OUT6[83] = GND;
assign TX_BIT_CTRL_OUT6[84] = GND;
assign TX_BIT_CTRL_OUT6[85] = GND;
assign TX_BIT_CTRL_OUT6[86] = GND;
assign TX_BIT_CTRL_OUT6[87] = GND;
assign TX_BIT_CTRL_OUT6[88] = GND;
assign TX_BIT_CTRL_OUT6[89] = GND;
assign TX_BIT_CTRL_OUT6[90] = GND;
assign TX_BIT_CTRL_OUT6[91] = GND;
assign TX_BIT_CTRL_OUT6[92] = GND;
assign TX_BIT_CTRL_OUT6[93] = GND;
assign TX_BIT_CTRL_OUT6[94] = GND;
assign TX_BIT_CTRL_OUT6[95] = GND;
assign TX_BIT_CTRL_OUT6[96] = GND;
assign TX_BIT_CTRL_OUT6[97] = GND;
assign TX_BIT_CTRL_OUT6[98] = GND;
assign TX_BIT_CTRL_OUT6[99] = GND;
assign TX_BIT_CTRL_OUT6[100] = GND;
assign TX_BIT_CTRL_OUT6[101] = GND;
assign TX_BIT_CTRL_OUT6[102] = GND;
assign TX_BIT_CTRL_OUT6[103] = GND;
assign TX_BIT_CTRL_OUT6[104] = GND;
assign TX_BIT_CTRL_OUT6[105] = GND;
assign TX_BIT_CTRL_OUT6[106] = GND;
assign TX_BIT_CTRL_OUT6[107] = GND;
assign TX_BIT_CTRL_OUT6[108] = GND;
assign TX_BIT_CTRL_OUT6[109] = GND;
assign TX_BIT_CTRL_OUT6[110] = GND;
assign TX_BIT_CTRL_OUT6[111] = GND;
assign TX_BIT_CTRL_OUT6[112] = GND;
assign TX_BIT_CTRL_OUT6[113] = GND;
assign TX_BIT_CTRL_OUT6[114] = GND;
assign TX_BIT_CTRL_OUT6[115] = GND;
assign TX_BIT_CTRL_OUT6[116] = GND;
assign TX_BIT_CTRL_OUT6[117] = GND;
assign TX_BIT_CTRL_OUT6[118] = GND;
assign TX_BIT_CTRL_OUT6[119] = GND;
assign TX_BIT_CTRL_OUT6[120] = GND;
assign TX_BIT_CTRL_OUT6[121] = GND;
assign TX_BIT_CTRL_OUT6[122] = GND;
assign TX_BIT_CTRL_OUT6[123] = GND;
assign TX_BIT_CTRL_OUT6[124] = GND;
assign TX_BIT_CTRL_OUT6[125] = GND;
assign TX_BIT_CTRL_OUT6[126] = GND;
assign TX_BIT_CTRL_OUT6[127] = GND;
assign TX_BIT_CTRL_OUT6[128] = GND;
assign TX_BIT_CTRL_OUT6[129] = GND;
assign TX_BIT_CTRL_OUT6[130] = GND;
assign TX_BIT_CTRL_OUT6[131] = GND;
assign TX_BIT_CTRL_OUT6[132] = GND;
assign TX_BIT_CTRL_OUT6[133] = GND;
assign TX_BIT_CTRL_OUT6[134] = GND;
assign TX_BIT_CTRL_OUT6[135] = GND;
assign TX_BIT_CTRL_OUT6[136] = GND;
assign TX_BIT_CTRL_OUT6[137] = GND;
assign TX_BIT_CTRL_OUT6[138] = GND;
assign TX_BIT_CTRL_OUT6[139] = GND;
assign TX_BIT_CTRL_OUT6[140] = GND;
assign TX_BIT_CTRL_OUT6[141] = GND;
assign TX_BIT_CTRL_OUT6[142] = GND;
assign TX_BIT_CTRL_OUT6[143] = GND;
assign TX_BIT_CTRL_OUT6[144] = GND;
assign TX_BIT_CTRL_OUT6[145] = GND;
assign TX_BIT_CTRL_OUT6[146] = GND;
assign TX_BIT_CTRL_OUT6[147] = GND;
assign TX_BIT_CTRL_OUT6[148] = GND;
assign TX_BIT_CTRL_OUT6[149] = GND;
assign TX_BIT_CTRL_OUT6[150] = GND;
assign TX_BIT_CTRL_OUT6[151] = GND;
assign TX_BIT_CTRL_OUT6[152] = GND;
assign TX_BIT_CTRL_OUT6[153] = GND;
assign TX_BIT_CTRL_OUT6[154] = GND;
assign TX_BIT_CTRL_OUT6[155] = GND;
assign TX_BIT_CTRL_OUT6[156] = GND;
assign TX_BIT_CTRL_OUT6[157] = GND;
assign TX_BIT_CTRL_OUT6[158] = GND;
assign TX_BIT_CTRL_OUT6[159] = GND;
assign TX_BIT_CTRL_OUT6[160] = GND;
assign TX_BIT_CTRL_OUT6[161] = GND;
assign TX_BIT_CTRL_OUT6[162] = GND;
assign TX_BIT_CTRL_OUT6[163] = GND;
assign TX_BIT_CTRL_OUT6[164] = GND;
assign TX_BIT_CTRL_OUT6[165] = GND;
assign TX_BIT_CTRL_OUT6[166] = GND;
assign TX_BIT_CTRL_OUT6[167] = GND;
assign TX_BIT_CTRL_OUT6[168] = GND;
assign TX_BIT_CTRL_OUT6[169] = GND;
assign TX_BIT_CTRL_OUT6[170] = GND;
assign TX_BIT_CTRL_OUT6[171] = GND;
assign TX_BIT_CTRL_OUT6[172] = GND;
assign TX_BIT_CTRL_OUT6[173] = GND;
assign TX_BIT_CTRL_OUT6[174] = GND;
assign TX_BIT_CTRL_OUT6[175] = GND;
assign TX_BIT_CTRL_OUT6[176] = GND;
assign TX_BIT_CTRL_OUT6[177] = GND;
assign TX_BIT_CTRL_OUT6[178] = GND;
assign TX_BIT_CTRL_OUT6[179] = GND;
assign TX_BIT_CTRL_OUT6[180] = GND;
assign TX_BIT_CTRL_OUT6[181] = GND;
assign TX_BIT_CTRL_OUT6[182] = GND;
assign TX_BIT_CTRL_OUT6[183] = GND;
assign TX_BIT_CTRL_OUT6[184] = GND;
assign TX_BIT_CTRL_OUT6[185] = GND;
assign TX_BIT_CTRL_OUT6[186] = GND;
assign TX_BIT_CTRL_OUT6[187] = GND;
assign TX_BIT_CTRL_OUT6[188] = GND;
assign TX_BIT_CTRL_OUT6[189] = GND;
assign TX_BIT_CTRL_OUT6[190] = GND;
assign TX_BIT_CTRL_OUT6[191] = GND;
assign TX_BIT_CTRL_OUT6[192] = GND;
assign TX_BIT_CTRL_OUT6[193] = GND;
assign TX_BIT_CTRL_OUT6[194] = GND;
assign TX_BIT_CTRL_OUT6[195] = GND;
assign TX_BIT_CTRL_OUT6[196] = GND;
assign TX_BIT_CTRL_OUT6[197] = GND;
assign TX_BIT_CTRL_OUT6[198] = GND;
assign TX_BIT_CTRL_OUT6[199] = GND;
assign TX_BIT_CTRL_OUT6[200] = GND;
assign TX_BIT_CTRL_OUT6[201] = GND;
assign TX_BIT_CTRL_OUT6[202] = GND;
assign TX_BIT_CTRL_OUT6[203] = GND;
assign TX_BIT_CTRL_OUT6[204] = GND;
assign TX_BIT_CTRL_OUT6[205] = GND;
assign TX_BIT_CTRL_OUT6[206] = GND;
assign TX_BIT_CTRL_OUT6[207] = GND;
assign TX_BIT_CTRL_OUT6[208] = GND;
assign TX_BIT_CTRL_OUT6[209] = GND;
assign TX_BIT_CTRL_OUT6[210] = GND;
assign TX_BIT_CTRL_OUT6[211] = GND;
assign TX_BIT_CTRL_OUT6[212] = GND;
assign TX_BIT_CTRL_OUT6[213] = GND;
assign TX_BIT_CTRL_OUT6[214] = GND;
assign TX_BIT_CTRL_OUT6[215] = GND;
assign TX_BIT_CTRL_OUT6[216] = GND;
assign TX_BIT_CTRL_OUT6[217] = GND;
assign TX_BIT_CTRL_OUT6[218] = GND;
assign TX_BIT_CTRL_OUT6[219] = GND;
assign TX_BIT_CTRL_OUT6[220] = GND;
assign TX_BIT_CTRL_OUT6[221] = GND;
assign TX_BIT_CTRL_OUT6[222] = GND;
assign TX_BIT_CTRL_OUT6[223] = GND;
assign TX_BIT_CTRL_OUT6[224] = GND;
assign TX_BIT_CTRL_OUT6[225] = GND;
assign TX_BIT_CTRL_OUT6[226] = GND;
assign TX_BIT_CTRL_OUT6[227] = GND;
assign TX_BIT_CTRL_OUT6[228] = GND;
assign TX_BIT_CTRL_OUT6[229] = GND;
assign TX_BIT_CTRL_OUT6[230] = GND;
assign TX_BIT_CTRL_OUT6[231] = GND;
assign TX_BIT_CTRL_OUT6[232] = GND;
assign TX_BIT_CTRL_OUT6[233] = GND;
assign TX_BIT_CTRL_OUT6[234] = GND;
assign TX_BIT_CTRL_OUT6[235] = GND;
assign TX_BIT_CTRL_OUT6[236] = GND;
assign TX_BIT_CTRL_OUT6[237] = GND;
assign TX_BIT_CTRL_OUT6[238] = GND;
assign TX_BIT_CTRL_OUT6[239] = GND;
assign TX_BIT_CTRL_OUT6[240] = GND;
assign TX_BIT_CTRL_OUT6[241] = GND;
assign TX_BIT_CTRL_OUT6[242] = GND;
assign TX_BIT_CTRL_OUT6[243] = GND;
assign TX_BIT_CTRL_OUT6[244] = GND;
assign TX_BIT_CTRL_OUT6[245] = GND;
assign TX_BIT_CTRL_OUT6[246] = GND;
assign TX_BIT_CTRL_OUT6[247] = GND;
assign TX_BIT_CTRL_OUT6[248] = GND;
assign TX_BIT_CTRL_OUT6[249] = GND;
assign TX_BIT_CTRL_OUT6[250] = GND;
assign TX_BIT_CTRL_OUT6[251] = GND;
assign TX_BIT_CTRL_OUT6[252] = GND;
assign TX_BIT_CTRL_OUT6[253] = GND;
assign TX_BIT_CTRL_OUT6[254] = GND;
assign TX_BIT_CTRL_OUT6[255] = GND;
assign TX_BIT_CTRL_OUT6[256] = GND;
assign TX_BIT_CTRL_OUT6[257] = GND;
assign TX_BIT_CTRL_OUT6[258] = GND;
assign TX_BIT_CTRL_OUT6[259] = GND;
assign TX_BIT_CTRL_OUT6[260] = GND;
assign TX_BIT_CTRL_OUT6[261] = GND;
assign TX_BIT_CTRL_OUT6[262] = GND;
assign TX_BIT_CTRL_OUT6[263] = GND;
assign TX_BIT_CTRL_OUT6[264] = GND;
assign TX_BIT_CTRL_OUT6[265] = GND;
assign TX_BIT_CTRL_OUT6[266] = GND;
assign TX_BIT_CTRL_OUT6[267] = GND;
assign TX_BIT_CTRL_OUT6[268] = GND;
assign TX_BIT_CTRL_OUT6[269] = GND;
assign TX_BIT_CTRL_OUT6[270] = GND;
assign TX_BIT_CTRL_OUT6[271] = GND;
assign TX_BIT_CTRL_OUT6[272] = GND;
assign TX_BIT_CTRL_OUT6[273] = GND;
assign TX_BIT_CTRL_OUT6[274] = GND;
assign TX_BIT_CTRL_OUT6[275] = GND;
assign TX_BIT_CTRL_OUT6[276] = GND;
assign TX_BIT_CTRL_OUT6[277] = GND;
assign TX_BIT_CTRL_OUT6[278] = GND;
assign TX_BIT_CTRL_OUT6[279] = GND;
assign TX_BIT_CTRL_OUT6[280] = GND;
assign TX_BIT_CTRL_OUT6[281] = GND;
assign TX_BIT_CTRL_OUT6[282] = GND;
assign TX_BIT_CTRL_OUT6[283] = GND;
assign TX_BIT_CTRL_OUT6[284] = GND;
assign TX_BIT_CTRL_OUT6[285] = GND;
assign TX_BIT_CTRL_OUT6[286] = GND;
assign TX_BIT_CTRL_OUT6[287] = GND;
assign TX_BIT_CTRL_OUT6[288] = GND;
assign TX_BIT_CTRL_OUT6[289] = GND;
assign TX_BIT_CTRL_OUT6[290] = GND;
assign TX_BIT_CTRL_OUT6[291] = GND;
assign TX_BIT_CTRL_OUT6[292] = GND;
assign TX_BIT_CTRL_OUT6[293] = GND;
assign TX_BIT_CTRL_OUT6[294] = GND;
assign TX_BIT_CTRL_OUT6[295] = GND;
assign TX_BIT_CTRL_OUT6[296] = GND;
assign TX_BIT_CTRL_OUT6[297] = GND;
assign TX_BIT_CTRL_OUT6[298] = GND;
assign TX_BIT_CTRL_OUT6[299] = GND;
assign TX_BIT_CTRL_OUT6[300] = GND;
assign TX_BIT_CTRL_OUT6[301] = GND;
assign TX_BIT_CTRL_OUT6[302] = GND;
assign TX_BIT_CTRL_OUT6[303] = GND;
assign TX_BIT_CTRL_OUT6[304] = GND;
assign TX_BIT_CTRL_OUT6[305] = GND;
assign TX_BIT_CTRL_OUT6[306] = GND;
assign TX_BIT_CTRL_OUT6[307] = GND;
assign TX_BIT_CTRL_OUT6[308] = GND;
assign TX_BIT_CTRL_OUT6[309] = GND;
assign TX_BIT_CTRL_OUT6[310] = GND;
assign TX_BIT_CTRL_OUT6[311] = GND;
assign TX_BIT_CTRL_OUT6[312] = GND;
assign TX_BIT_CTRL_OUT6[313] = GND;
assign TX_BIT_CTRL_OUT6[314] = GND;
assign TX_BIT_CTRL_OUT6[315] = GND;
assign TX_BIT_CTRL_OUT6[316] = GND;
assign TX_BIT_CTRL_OUT6[317] = GND;
assign TX_BIT_CTRL_OUT6[318] = GND;
assign TX_BIT_CTRL_OUT6[319] = GND;
assign DLY_RDY[0] = VCC;
assign DLY_RDY[1] = VCC;
assign DLY_RDY[2] = VCC;
assign DLY_RDY[3] = VCC;
assign DLY_RDY[4] = VCC;
assign DLY_RDY[5] = GND;
assign DLY_RDY[6] = VCC;
assign DLY_RDY[7] = VCC;
assign VTC_RDY[0] = VCC;
assign VTC_RDY[1] = VCC;
assign VTC_RDY[2] = VCC;
assign VTC_RDY[3] = VCC;
assign VTC_RDY[4] = VCC;
assign VTC_RDY[5] = GND;
assign VTC_RDY[6] = VCC;
assign VTC_RDY[7] = VCC;
endmodule /* hstdm_ultrascale_bitslice_control_8s_40s_DIV2_32s_0s_32s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uD */

(* haps_ip_type="hstdm" *)module hstdm_ultrascale_bitslice_control_8s_40s_DIV2_12s_0s_8s_0s_0s_4s_ULTRASCALE_PLUS_Z1_FB1_uD (
  RX_BIT_CTRL_OUT0,
  RX_BIT_CTRL_OUT1,
  RX_BIT_CTRL_OUT2,
  RX_BIT_CTRL_OUT3,
  RX_BIT_CTRL_OUT4,
  RX_BIT_CTRL_OUT5,
  RX_BIT_CTRL_OUT6,
  TX_BIT_CTRL_OUT0,
  TX_BIT_CTRL_OUT1,
  TX_BIT_CTRL_OUT2,
  TX_BIT_CTRL_OUT3,
  TX_BIT_CTRL_OUT4,
  TX_BIT_CTRL_OUT5,
  TX_BIT_CTRL_OUT6,
  RX_BIT_CTRL_IN0,
  RX_BIT_CTRL_IN1,
  RX_BIT_CTRL_IN2,
  RX_BIT_CTRL_IN3,
  RX_BIT_CTRL_IN4,
  RX_BIT_CTRL_IN5,
  RX_BIT_CTRL_IN6,
  TX_BIT_CTRL_IN0,
  TX_BIT_CTRL_IN1,
  TX_BIT_CTRL_IN2,
  TX_BIT_CTRL_IN3,
  TX_BIT_CTRL_IN4,
  TX_BIT_CTRL_IN5,
  TX_BIT_CTRL_IN6,
  DLY_RDY,
  VTC_RDY,
  PLL_CLK,
  RST,
  EN_VTC,
  RIU_ADDR,
  RIU_CLK,
  RIU_NIBBLE_SEL_LOWER,
  RIU_NIBBLE_SEL_UPPER,
  RIU_WR_DATA,
  RIU_WR_EN
)
;
output [319:0] RX_BIT_CTRL_OUT0 ;
output [319:0] RX_BIT_CTRL_OUT1 ;
output [319:0] RX_BIT_CTRL_OUT2 ;
output [319:0] RX_BIT_CTRL_OUT3 ;
output [319:0] RX_BIT_CTRL_OUT4 ;
output [319:0] RX_BIT_CTRL_OUT5 ;
output [319:0] RX_BIT_CTRL_OUT6 ;
output [319:0] TX_BIT_CTRL_OUT0 ;
output [319:0] TX_BIT_CTRL_OUT1 ;
output [319:0] TX_BIT_CTRL_OUT2 ;
output [319:0] TX_BIT_CTRL_OUT3 ;
output [319:0] TX_BIT_CTRL_OUT4 ;
output [319:0] TX_BIT_CTRL_OUT5 ;
output [319:0] TX_BIT_CTRL_OUT6 ;
input [319:0] RX_BIT_CTRL_IN0 ;
input [319:0] RX_BIT_CTRL_IN1 ;
input [319:0] RX_BIT_CTRL_IN2 ;
input [319:0] RX_BIT_CTRL_IN3 ;
input [319:0] RX_BIT_CTRL_IN4 ;
input [319:0] RX_BIT_CTRL_IN5 ;
input [319:0] RX_BIT_CTRL_IN6 ;
input [319:0] TX_BIT_CTRL_IN0 ;
input [319:0] TX_BIT_CTRL_IN1 ;
input [319:0] TX_BIT_CTRL_IN2 ;
input [319:0] TX_BIT_CTRL_IN3 ;
input [319:0] TX_BIT_CTRL_IN4 ;
input [319:0] TX_BIT_CTRL_IN5 ;
input [319:0] TX_BIT_CTRL_IN6 ;
output [7:0] DLY_RDY ;
output [7:0] VTC_RDY ;
input PLL_CLK ;
input RST ;
input EN_VTC ;
input [5:0] RIU_ADDR ;
input RIU_CLK ;
input RIU_NIBBLE_SEL_LOWER ;
input RIU_NIBBLE_SEL_UPPER ;
input [15:0] RIU_WR_DATA ;
input RIU_WR_EN ;
wire PLL_CLK ;
wire RST ;
wire EN_VTC ;
wire RIU_CLK ;
wire RIU_NIBBLE_SEL_LOWER ;
wire RIU_NIBBLE_SEL_UPPER ;
wire RIU_WR_EN ;
wire [159:120] RX_BIT_CTRL_OUT1_1;
wire [159:120] RX_BIT_CTRL_OUT2_1;
wire [159:120] RX_BIT_CTRL_OUT3_1;
wire [159:80] RX_BIT_CTRL_OUT4_1;
wire [159:80] RX_BIT_CTRL_OUT5_1;
wire [159:80] RX_BIT_CTRL_OUT6_1;
wire [159:120] TX_BIT_CTRL_OUT1_1;
wire [159:120] TX_BIT_CTRL_OUT2_1;
wire [159:120] TX_BIT_CTRL_OUT3_1;
wire [159:80] TX_BIT_CTRL_OUT4_1;
wire [159:80] TX_BIT_CTRL_OUT5_1;
wire [159:80] TX_BIT_CTRL_OUT6_1;
wire [3:2] DLY_RDY_1;
wire [3:2] VTC_RDY_1;
wire [6:0] \NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control_3 ;
wire [3:2] nclk_nibble_out;
wire [3:2] pclk_nibble_out;
wire [15:0] \NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control_1 ;
wire [39:0] \NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control_5 ;
wire [6:0] \NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control_2 ;
wire [15:0] \NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control_3 ;
wire [39:0] \NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control_5 ;
wire \NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control_2  ;
wire \NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control  ;
wire \NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control_4  ;
wire \NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control  ;
wire \NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control_4  ;
wire \NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control_1  ;
wire GND ;
wire VCC ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
// @225:8066
(* haps_ip_type="hstdm_native_bitslice_ctrl" *)  BITSLICE_CONTROL \NIBBLE[3].BITSLICE_CTRL.bitslice_control  (
	.CLK_TO_EXT_NORTH(\NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control_2 ),
	.CLK_TO_EXT_SOUTH(\NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control ),
	.DLY_RDY(DLY_RDY_1[3]),
	.DYN_DCI(\NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control_3 [6:0]),
	.NCLK_NIBBLE_OUT(nclk_nibble_out[3]),
	.PCLK_NIBBLE_OUT(pclk_nibble_out[3]),
	.RIU_RD_DATA(\NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control_1 [15:0]),
	.RIU_VALID(\NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control_4 ),
	.RX_BIT_CTRL_OUT0(RX_BIT_CTRL_OUT0[159:120]),
	.RX_BIT_CTRL_OUT1(RX_BIT_CTRL_OUT1_1[159:120]),
	.RX_BIT_CTRL_OUT2(RX_BIT_CTRL_OUT2_1[159:120]),
	.RX_BIT_CTRL_OUT3(RX_BIT_CTRL_OUT3_1[159:120]),
	.RX_BIT_CTRL_OUT4(RX_BIT_CTRL_OUT4_1[159:120]),
	.RX_BIT_CTRL_OUT5(RX_BIT_CTRL_OUT5_1[159:120]),
	.RX_BIT_CTRL_OUT6(RX_BIT_CTRL_OUT6_1[159:120]),
	.TX_BIT_CTRL_OUT0(TX_BIT_CTRL_OUT0[159:120]),
	.TX_BIT_CTRL_OUT1(TX_BIT_CTRL_OUT1_1[159:120]),
	.TX_BIT_CTRL_OUT2(TX_BIT_CTRL_OUT2_1[159:120]),
	.TX_BIT_CTRL_OUT3(TX_BIT_CTRL_OUT3_1[159:120]),
	.TX_BIT_CTRL_OUT4(TX_BIT_CTRL_OUT4_1[159:120]),
	.TX_BIT_CTRL_OUT5(TX_BIT_CTRL_OUT5_1[159:120]),
	.TX_BIT_CTRL_OUT6(TX_BIT_CTRL_OUT6_1[159:120]),
	.TX_BIT_CTRL_OUT_TRI(\NIBBLE[3].BITSLICE_CTRL.un1_bitslice_control_5 [39:0]),
	.VTC_RDY(VTC_RDY_1[3]),
	.CLK_FROM_EXT(VCC),
	.EN_VTC(GND),
	.NCLK_NIBBLE_IN(GND),
	.PCLK_NIBBLE_IN(GND),
	.PHY_RDEN({VCC, VCC, VCC, VCC}),
	.PLL_CLK(PLL_CLK),
	.REFCLK(GND),
	.RIU_ADDR({GND, GND, GND, GND, GND, GND}),
	.RIU_CLK(RIU_CLK),
	.RIU_NIBBLE_SEL(GND),
	.RIU_WR_DATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RIU_WR_EN(GND),
	.RST(RST),
	.RX_BIT_CTRL_IN0(RX_BIT_CTRL_IN0[159:120]),
	.RX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN2({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TBYTE_IN({GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN0(TX_BIT_CTRL_IN0[159:120]),
	.TX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN2({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN_TRI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND})
);
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .CTRL_CLK="EXTERNAL";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .DIV_MODE="DIV2";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .EN_CLK_TO_EXT_NORTH="DISABLE";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .EN_CLK_TO_EXT_SOUTH="DISABLE";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .EN_OTHER_NCLK="FALSE";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .EN_OTHER_PCLK="FALSE";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .IDLY_VT_TRACK="FALSE";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .ODLY_VT_TRACK="FALSE";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .QDLY_VT_TRACK="FALSE";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .REFCLK_SRC="PLLCLK";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .RX_GATING="DISABLE";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .SELF_CALIBRATE="DISABLE";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .SERIAL_MODE="FALSE";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .SIM_DEVICE="ULTRASCALE_PLUS";
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .SIM_VERSION=2.0;
defparam \NIBBLE[3].BITSLICE_CTRL.bitslice_control .TX_GATING="DISABLE";
// @225:8066
(* haps_ip_type="hstdm_native_bitslice_ctrl" *)  BITSLICE_CONTROL \NIBBLE[2].BITSLICE_CTRL.bitslice_control  (
	.CLK_TO_EXT_NORTH(\NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control ),
	.CLK_TO_EXT_SOUTH(\NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control_4 ),
	.DLY_RDY(DLY_RDY_1[2]),
	.DYN_DCI(\NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control_2 [6:0]),
	.NCLK_NIBBLE_OUT(nclk_nibble_out[2]),
	.PCLK_NIBBLE_OUT(pclk_nibble_out[2]),
	.RIU_RD_DATA(\NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control_3 [15:0]),
	.RIU_VALID(\NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control_1 ),
	.RX_BIT_CTRL_OUT0(RX_BIT_CTRL_OUT0[119:80]),
	.RX_BIT_CTRL_OUT1(RX_BIT_CTRL_OUT1[119:80]),
	.RX_BIT_CTRL_OUT2(RX_BIT_CTRL_OUT2[119:80]),
	.RX_BIT_CTRL_OUT3(RX_BIT_CTRL_OUT3[119:80]),
	.RX_BIT_CTRL_OUT4(RX_BIT_CTRL_OUT4_1[119:80]),
	.RX_BIT_CTRL_OUT5(RX_BIT_CTRL_OUT5_1[119:80]),
	.RX_BIT_CTRL_OUT6(RX_BIT_CTRL_OUT6_1[119:80]),
	.TX_BIT_CTRL_OUT0(TX_BIT_CTRL_OUT0[119:80]),
	.TX_BIT_CTRL_OUT1(TX_BIT_CTRL_OUT1[119:80]),
	.TX_BIT_CTRL_OUT2(TX_BIT_CTRL_OUT2[119:80]),
	.TX_BIT_CTRL_OUT3(TX_BIT_CTRL_OUT3[119:80]),
	.TX_BIT_CTRL_OUT4(TX_BIT_CTRL_OUT4_1[119:80]),
	.TX_BIT_CTRL_OUT5(TX_BIT_CTRL_OUT5_1[119:80]),
	.TX_BIT_CTRL_OUT6(TX_BIT_CTRL_OUT6_1[119:80]),
	.TX_BIT_CTRL_OUT_TRI(\NIBBLE[2].BITSLICE_CTRL.un1_bitslice_control_5 [39:0]),
	.VTC_RDY(VTC_RDY_1[2]),
	.CLK_FROM_EXT(VCC),
	.EN_VTC(GND),
	.NCLK_NIBBLE_IN(nclk_nibble_out[3]),
	.PCLK_NIBBLE_IN(pclk_nibble_out[3]),
	.PHY_RDEN({VCC, VCC, VCC, VCC}),
	.PLL_CLK(PLL_CLK),
	.REFCLK(GND),
	.RIU_ADDR({GND, GND, GND, GND, GND, GND}),
	.RIU_CLK(RIU_CLK),
	.RIU_NIBBLE_SEL(GND),
	.RIU_WR_DATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RIU_WR_EN(GND),
	.RST(RST),
	.RX_BIT_CTRL_IN0(RX_BIT_CTRL_IN0[119:80]),
	.RX_BIT_CTRL_IN1(RX_BIT_CTRL_IN1[119:80]),
	.RX_BIT_CTRL_IN2(RX_BIT_CTRL_IN2[119:80]),
	.RX_BIT_CTRL_IN3(RX_BIT_CTRL_IN3[119:80]),
	.RX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TBYTE_IN({GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN0(TX_BIT_CTRL_IN0[119:80]),
	.TX_BIT_CTRL_IN1(TX_BIT_CTRL_IN1[119:80]),
	.TX_BIT_CTRL_IN2(TX_BIT_CTRL_IN2[119:80]),
	.TX_BIT_CTRL_IN3(TX_BIT_CTRL_IN3[119:80]),
	.TX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN_TRI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND})
);
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .CTRL_CLK="EXTERNAL";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .DIV_MODE="DIV2";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .EN_CLK_TO_EXT_NORTH="DISABLE";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .EN_CLK_TO_EXT_SOUTH="DISABLE";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .EN_OTHER_NCLK="TRUE";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .EN_OTHER_PCLK="TRUE";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .IDLY_VT_TRACK="FALSE";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .ODLY_VT_TRACK="FALSE";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .QDLY_VT_TRACK="FALSE";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .REFCLK_SRC="PLLCLK";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .RX_GATING="DISABLE";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .SELF_CALIBRATE="DISABLE";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .SERIAL_MODE="FALSE";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .SIM_DEVICE="ULTRASCALE_PLUS";
defparam \NIBBLE[2].BITSLICE_CTRL.bitslice_control .TX_GATING="DISABLE";
assign RX_BIT_CTRL_OUT0[0] = GND;
assign RX_BIT_CTRL_OUT0[1] = GND;
assign RX_BIT_CTRL_OUT0[2] = GND;
assign RX_BIT_CTRL_OUT0[3] = GND;
assign RX_BIT_CTRL_OUT0[4] = GND;
assign RX_BIT_CTRL_OUT0[5] = GND;
assign RX_BIT_CTRL_OUT0[6] = GND;
assign RX_BIT_CTRL_OUT0[7] = GND;
assign RX_BIT_CTRL_OUT0[8] = GND;
assign RX_BIT_CTRL_OUT0[9] = GND;
assign RX_BIT_CTRL_OUT0[10] = GND;
assign RX_BIT_CTRL_OUT0[11] = GND;
assign RX_BIT_CTRL_OUT0[12] = GND;
assign RX_BIT_CTRL_OUT0[13] = GND;
assign RX_BIT_CTRL_OUT0[14] = GND;
assign RX_BIT_CTRL_OUT0[15] = GND;
assign RX_BIT_CTRL_OUT0[16] = GND;
assign RX_BIT_CTRL_OUT0[17] = GND;
assign RX_BIT_CTRL_OUT0[18] = GND;
assign RX_BIT_CTRL_OUT0[19] = GND;
assign RX_BIT_CTRL_OUT0[20] = GND;
assign RX_BIT_CTRL_OUT0[21] = GND;
assign RX_BIT_CTRL_OUT0[22] = GND;
assign RX_BIT_CTRL_OUT0[23] = GND;
assign RX_BIT_CTRL_OUT0[24] = GND;
assign RX_BIT_CTRL_OUT0[25] = GND;
assign RX_BIT_CTRL_OUT0[26] = GND;
assign RX_BIT_CTRL_OUT0[27] = GND;
assign RX_BIT_CTRL_OUT0[28] = GND;
assign RX_BIT_CTRL_OUT0[29] = GND;
assign RX_BIT_CTRL_OUT0[30] = GND;
assign RX_BIT_CTRL_OUT0[31] = GND;
assign RX_BIT_CTRL_OUT0[32] = GND;
assign RX_BIT_CTRL_OUT0[33] = GND;
assign RX_BIT_CTRL_OUT0[34] = GND;
assign RX_BIT_CTRL_OUT0[35] = GND;
assign RX_BIT_CTRL_OUT0[36] = GND;
assign RX_BIT_CTRL_OUT0[37] = GND;
assign RX_BIT_CTRL_OUT0[38] = GND;
assign RX_BIT_CTRL_OUT0[39] = GND;
assign RX_BIT_CTRL_OUT0[40] = GND;
assign RX_BIT_CTRL_OUT0[41] = GND;
assign RX_BIT_CTRL_OUT0[42] = GND;
assign RX_BIT_CTRL_OUT0[43] = GND;
assign RX_BIT_CTRL_OUT0[44] = GND;
assign RX_BIT_CTRL_OUT0[45] = GND;
assign RX_BIT_CTRL_OUT0[46] = GND;
assign RX_BIT_CTRL_OUT0[47] = GND;
assign RX_BIT_CTRL_OUT0[48] = GND;
assign RX_BIT_CTRL_OUT0[49] = GND;
assign RX_BIT_CTRL_OUT0[50] = GND;
assign RX_BIT_CTRL_OUT0[51] = GND;
assign RX_BIT_CTRL_OUT0[52] = GND;
assign RX_BIT_CTRL_OUT0[53] = GND;
assign RX_BIT_CTRL_OUT0[54] = GND;
assign RX_BIT_CTRL_OUT0[55] = GND;
assign RX_BIT_CTRL_OUT0[56] = GND;
assign RX_BIT_CTRL_OUT0[57] = GND;
assign RX_BIT_CTRL_OUT0[58] = GND;
assign RX_BIT_CTRL_OUT0[59] = GND;
assign RX_BIT_CTRL_OUT0[60] = GND;
assign RX_BIT_CTRL_OUT0[61] = GND;
assign RX_BIT_CTRL_OUT0[62] = GND;
assign RX_BIT_CTRL_OUT0[63] = GND;
assign RX_BIT_CTRL_OUT0[64] = GND;
assign RX_BIT_CTRL_OUT0[65] = GND;
assign RX_BIT_CTRL_OUT0[66] = GND;
assign RX_BIT_CTRL_OUT0[67] = GND;
assign RX_BIT_CTRL_OUT0[68] = GND;
assign RX_BIT_CTRL_OUT0[69] = GND;
assign RX_BIT_CTRL_OUT0[70] = GND;
assign RX_BIT_CTRL_OUT0[71] = GND;
assign RX_BIT_CTRL_OUT0[72] = GND;
assign RX_BIT_CTRL_OUT0[73] = GND;
assign RX_BIT_CTRL_OUT0[74] = GND;
assign RX_BIT_CTRL_OUT0[75] = GND;
assign RX_BIT_CTRL_OUT0[76] = GND;
assign RX_BIT_CTRL_OUT0[77] = GND;
assign RX_BIT_CTRL_OUT0[78] = GND;
assign RX_BIT_CTRL_OUT0[79] = GND;
assign RX_BIT_CTRL_OUT0[160] = GND;
assign RX_BIT_CTRL_OUT0[161] = GND;
assign RX_BIT_CTRL_OUT0[162] = GND;
assign RX_BIT_CTRL_OUT0[163] = GND;
assign RX_BIT_CTRL_OUT0[164] = GND;
assign RX_BIT_CTRL_OUT0[165] = GND;
assign RX_BIT_CTRL_OUT0[166] = GND;
assign RX_BIT_CTRL_OUT0[167] = GND;
assign RX_BIT_CTRL_OUT0[168] = GND;
assign RX_BIT_CTRL_OUT0[169] = GND;
assign RX_BIT_CTRL_OUT0[170] = GND;
assign RX_BIT_CTRL_OUT0[171] = GND;
assign RX_BIT_CTRL_OUT0[172] = GND;
assign RX_BIT_CTRL_OUT0[173] = GND;
assign RX_BIT_CTRL_OUT0[174] = GND;
assign RX_BIT_CTRL_OUT0[175] = GND;
assign RX_BIT_CTRL_OUT0[176] = GND;
assign RX_BIT_CTRL_OUT0[177] = GND;
assign RX_BIT_CTRL_OUT0[178] = GND;
assign RX_BIT_CTRL_OUT0[179] = GND;
assign RX_BIT_CTRL_OUT0[180] = GND;
assign RX_BIT_CTRL_OUT0[181] = GND;
assign RX_BIT_CTRL_OUT0[182] = GND;
assign RX_BIT_CTRL_OUT0[183] = GND;
assign RX_BIT_CTRL_OUT0[184] = GND;
assign RX_BIT_CTRL_OUT0[185] = GND;
assign RX_BIT_CTRL_OUT0[186] = GND;
assign RX_BIT_CTRL_OUT0[187] = GND;
assign RX_BIT_CTRL_OUT0[188] = GND;
assign RX_BIT_CTRL_OUT0[189] = GND;
assign RX_BIT_CTRL_OUT0[190] = GND;
assign RX_BIT_CTRL_OUT0[191] = GND;
assign RX_BIT_CTRL_OUT0[192] = GND;
assign RX_BIT_CTRL_OUT0[193] = GND;
assign RX_BIT_CTRL_OUT0[194] = GND;
assign RX_BIT_CTRL_OUT0[195] = GND;
assign RX_BIT_CTRL_OUT0[196] = GND;
assign RX_BIT_CTRL_OUT0[197] = GND;
assign RX_BIT_CTRL_OUT0[198] = GND;
assign RX_BIT_CTRL_OUT0[199] = GND;
assign RX_BIT_CTRL_OUT0[200] = GND;
assign RX_BIT_CTRL_OUT0[201] = GND;
assign RX_BIT_CTRL_OUT0[202] = GND;
assign RX_BIT_CTRL_OUT0[203] = GND;
assign RX_BIT_CTRL_OUT0[204] = GND;
assign RX_BIT_CTRL_OUT0[205] = GND;
assign RX_BIT_CTRL_OUT0[206] = GND;
assign RX_BIT_CTRL_OUT0[207] = GND;
assign RX_BIT_CTRL_OUT0[208] = GND;
assign RX_BIT_CTRL_OUT0[209] = GND;
assign RX_BIT_CTRL_OUT0[210] = GND;
assign RX_BIT_CTRL_OUT0[211] = GND;
assign RX_BIT_CTRL_OUT0[212] = GND;
assign RX_BIT_CTRL_OUT0[213] = GND;
assign RX_BIT_CTRL_OUT0[214] = GND;
assign RX_BIT_CTRL_OUT0[215] = GND;
assign RX_BIT_CTRL_OUT0[216] = GND;
assign RX_BIT_CTRL_OUT0[217] = GND;
assign RX_BIT_CTRL_OUT0[218] = GND;
assign RX_BIT_CTRL_OUT0[219] = GND;
assign RX_BIT_CTRL_OUT0[220] = GND;
assign RX_BIT_CTRL_OUT0[221] = GND;
assign RX_BIT_CTRL_OUT0[222] = GND;
assign RX_BIT_CTRL_OUT0[223] = GND;
assign RX_BIT_CTRL_OUT0[224] = GND;
assign RX_BIT_CTRL_OUT0[225] = GND;
assign RX_BIT_CTRL_OUT0[226] = GND;
assign RX_BIT_CTRL_OUT0[227] = GND;
assign RX_BIT_CTRL_OUT0[228] = GND;
assign RX_BIT_CTRL_OUT0[229] = GND;
assign RX_BIT_CTRL_OUT0[230] = GND;
assign RX_BIT_CTRL_OUT0[231] = GND;
assign RX_BIT_CTRL_OUT0[232] = GND;
assign RX_BIT_CTRL_OUT0[233] = GND;
assign RX_BIT_CTRL_OUT0[234] = GND;
assign RX_BIT_CTRL_OUT0[235] = GND;
assign RX_BIT_CTRL_OUT0[236] = GND;
assign RX_BIT_CTRL_OUT0[237] = GND;
assign RX_BIT_CTRL_OUT0[238] = GND;
assign RX_BIT_CTRL_OUT0[239] = GND;
assign RX_BIT_CTRL_OUT0[240] = GND;
assign RX_BIT_CTRL_OUT0[241] = GND;
assign RX_BIT_CTRL_OUT0[242] = GND;
assign RX_BIT_CTRL_OUT0[243] = GND;
assign RX_BIT_CTRL_OUT0[244] = GND;
assign RX_BIT_CTRL_OUT0[245] = GND;
assign RX_BIT_CTRL_OUT0[246] = GND;
assign RX_BIT_CTRL_OUT0[247] = GND;
assign RX_BIT_CTRL_OUT0[248] = GND;
assign RX_BIT_CTRL_OUT0[249] = GND;
assign RX_BIT_CTRL_OUT0[250] = GND;
assign RX_BIT_CTRL_OUT0[251] = GND;
assign RX_BIT_CTRL_OUT0[252] = GND;
assign RX_BIT_CTRL_OUT0[253] = GND;
assign RX_BIT_CTRL_OUT0[254] = GND;
assign RX_BIT_CTRL_OUT0[255] = GND;
assign RX_BIT_CTRL_OUT0[256] = GND;
assign RX_BIT_CTRL_OUT0[257] = GND;
assign RX_BIT_CTRL_OUT0[258] = GND;
assign RX_BIT_CTRL_OUT0[259] = GND;
assign RX_BIT_CTRL_OUT0[260] = GND;
assign RX_BIT_CTRL_OUT0[261] = GND;
assign RX_BIT_CTRL_OUT0[262] = GND;
assign RX_BIT_CTRL_OUT0[263] = GND;
assign RX_BIT_CTRL_OUT0[264] = GND;
assign RX_BIT_CTRL_OUT0[265] = GND;
assign RX_BIT_CTRL_OUT0[266] = GND;
assign RX_BIT_CTRL_OUT0[267] = GND;
assign RX_BIT_CTRL_OUT0[268] = GND;
assign RX_BIT_CTRL_OUT0[269] = GND;
assign RX_BIT_CTRL_OUT0[270] = GND;
assign RX_BIT_CTRL_OUT0[271] = GND;
assign RX_BIT_CTRL_OUT0[272] = GND;
assign RX_BIT_CTRL_OUT0[273] = GND;
assign RX_BIT_CTRL_OUT0[274] = GND;
assign RX_BIT_CTRL_OUT0[275] = GND;
assign RX_BIT_CTRL_OUT0[276] = GND;
assign RX_BIT_CTRL_OUT0[277] = GND;
assign RX_BIT_CTRL_OUT0[278] = GND;
assign RX_BIT_CTRL_OUT0[279] = GND;
assign RX_BIT_CTRL_OUT0[280] = GND;
assign RX_BIT_CTRL_OUT0[281] = GND;
assign RX_BIT_CTRL_OUT0[282] = GND;
assign RX_BIT_CTRL_OUT0[283] = GND;
assign RX_BIT_CTRL_OUT0[284] = GND;
assign RX_BIT_CTRL_OUT0[285] = GND;
assign RX_BIT_CTRL_OUT0[286] = GND;
assign RX_BIT_CTRL_OUT0[287] = GND;
assign RX_BIT_CTRL_OUT0[288] = GND;
assign RX_BIT_CTRL_OUT0[289] = GND;
assign RX_BIT_CTRL_OUT0[290] = GND;
assign RX_BIT_CTRL_OUT0[291] = GND;
assign RX_BIT_CTRL_OUT0[292] = GND;
assign RX_BIT_CTRL_OUT0[293] = GND;
assign RX_BIT_CTRL_OUT0[294] = GND;
assign RX_BIT_CTRL_OUT0[295] = GND;
assign RX_BIT_CTRL_OUT0[296] = GND;
assign RX_BIT_CTRL_OUT0[297] = GND;
assign RX_BIT_CTRL_OUT0[298] = GND;
assign RX_BIT_CTRL_OUT0[299] = GND;
assign RX_BIT_CTRL_OUT0[300] = GND;
assign RX_BIT_CTRL_OUT0[301] = GND;
assign RX_BIT_CTRL_OUT0[302] = GND;
assign RX_BIT_CTRL_OUT0[303] = GND;
assign RX_BIT_CTRL_OUT0[304] = GND;
assign RX_BIT_CTRL_OUT0[305] = GND;
assign RX_BIT_CTRL_OUT0[306] = GND;
assign RX_BIT_CTRL_OUT0[307] = GND;
assign RX_BIT_CTRL_OUT0[308] = GND;
assign RX_BIT_CTRL_OUT0[309] = GND;
assign RX_BIT_CTRL_OUT0[310] = GND;
assign RX_BIT_CTRL_OUT0[311] = GND;
assign RX_BIT_CTRL_OUT0[312] = GND;
assign RX_BIT_CTRL_OUT0[313] = GND;
assign RX_BIT_CTRL_OUT0[314] = GND;
assign RX_BIT_CTRL_OUT0[315] = GND;
assign RX_BIT_CTRL_OUT0[316] = GND;
assign RX_BIT_CTRL_OUT0[317] = GND;
assign RX_BIT_CTRL_OUT0[318] = GND;
assign RX_BIT_CTRL_OUT0[319] = GND;
assign RX_BIT_CTRL_OUT1[0] = GND;
assign RX_BIT_CTRL_OUT1[1] = GND;
assign RX_BIT_CTRL_OUT1[2] = GND;
assign RX_BIT_CTRL_OUT1[3] = GND;
assign RX_BIT_CTRL_OUT1[4] = GND;
assign RX_BIT_CTRL_OUT1[5] = GND;
assign RX_BIT_CTRL_OUT1[6] = GND;
assign RX_BIT_CTRL_OUT1[7] = GND;
assign RX_BIT_CTRL_OUT1[8] = GND;
assign RX_BIT_CTRL_OUT1[9] = GND;
assign RX_BIT_CTRL_OUT1[10] = GND;
assign RX_BIT_CTRL_OUT1[11] = GND;
assign RX_BIT_CTRL_OUT1[12] = GND;
assign RX_BIT_CTRL_OUT1[13] = GND;
assign RX_BIT_CTRL_OUT1[14] = GND;
assign RX_BIT_CTRL_OUT1[15] = GND;
assign RX_BIT_CTRL_OUT1[16] = GND;
assign RX_BIT_CTRL_OUT1[17] = GND;
assign RX_BIT_CTRL_OUT1[18] = GND;
assign RX_BIT_CTRL_OUT1[19] = GND;
assign RX_BIT_CTRL_OUT1[20] = GND;
assign RX_BIT_CTRL_OUT1[21] = GND;
assign RX_BIT_CTRL_OUT1[22] = GND;
assign RX_BIT_CTRL_OUT1[23] = GND;
assign RX_BIT_CTRL_OUT1[24] = GND;
assign RX_BIT_CTRL_OUT1[25] = GND;
assign RX_BIT_CTRL_OUT1[26] = GND;
assign RX_BIT_CTRL_OUT1[27] = GND;
assign RX_BIT_CTRL_OUT1[28] = GND;
assign RX_BIT_CTRL_OUT1[29] = GND;
assign RX_BIT_CTRL_OUT1[30] = GND;
assign RX_BIT_CTRL_OUT1[31] = GND;
assign RX_BIT_CTRL_OUT1[32] = GND;
assign RX_BIT_CTRL_OUT1[33] = GND;
assign RX_BIT_CTRL_OUT1[34] = GND;
assign RX_BIT_CTRL_OUT1[35] = GND;
assign RX_BIT_CTRL_OUT1[36] = GND;
assign RX_BIT_CTRL_OUT1[37] = GND;
assign RX_BIT_CTRL_OUT1[38] = GND;
assign RX_BIT_CTRL_OUT1[39] = GND;
assign RX_BIT_CTRL_OUT1[40] = GND;
assign RX_BIT_CTRL_OUT1[41] = GND;
assign RX_BIT_CTRL_OUT1[42] = GND;
assign RX_BIT_CTRL_OUT1[43] = GND;
assign RX_BIT_CTRL_OUT1[44] = GND;
assign RX_BIT_CTRL_OUT1[45] = GND;
assign RX_BIT_CTRL_OUT1[46] = GND;
assign RX_BIT_CTRL_OUT1[47] = GND;
assign RX_BIT_CTRL_OUT1[48] = GND;
assign RX_BIT_CTRL_OUT1[49] = GND;
assign RX_BIT_CTRL_OUT1[50] = GND;
assign RX_BIT_CTRL_OUT1[51] = GND;
assign RX_BIT_CTRL_OUT1[52] = GND;
assign RX_BIT_CTRL_OUT1[53] = GND;
assign RX_BIT_CTRL_OUT1[54] = GND;
assign RX_BIT_CTRL_OUT1[55] = GND;
assign RX_BIT_CTRL_OUT1[56] = GND;
assign RX_BIT_CTRL_OUT1[57] = GND;
assign RX_BIT_CTRL_OUT1[58] = GND;
assign RX_BIT_CTRL_OUT1[59] = GND;
assign RX_BIT_CTRL_OUT1[60] = GND;
assign RX_BIT_CTRL_OUT1[61] = GND;
assign RX_BIT_CTRL_OUT1[62] = GND;
assign RX_BIT_CTRL_OUT1[63] = GND;
assign RX_BIT_CTRL_OUT1[64] = GND;
assign RX_BIT_CTRL_OUT1[65] = GND;
assign RX_BIT_CTRL_OUT1[66] = GND;
assign RX_BIT_CTRL_OUT1[67] = GND;
assign RX_BIT_CTRL_OUT1[68] = GND;
assign RX_BIT_CTRL_OUT1[69] = GND;
assign RX_BIT_CTRL_OUT1[70] = GND;
assign RX_BIT_CTRL_OUT1[71] = GND;
assign RX_BIT_CTRL_OUT1[72] = GND;
assign RX_BIT_CTRL_OUT1[73] = GND;
assign RX_BIT_CTRL_OUT1[74] = GND;
assign RX_BIT_CTRL_OUT1[75] = GND;
assign RX_BIT_CTRL_OUT1[76] = GND;
assign RX_BIT_CTRL_OUT1[77] = GND;
assign RX_BIT_CTRL_OUT1[78] = GND;
assign RX_BIT_CTRL_OUT1[79] = GND;
assign RX_BIT_CTRL_OUT1[120] = GND;
assign RX_BIT_CTRL_OUT1[121] = GND;
assign RX_BIT_CTRL_OUT1[122] = GND;
assign RX_BIT_CTRL_OUT1[123] = GND;
assign RX_BIT_CTRL_OUT1[124] = GND;
assign RX_BIT_CTRL_OUT1[125] = GND;
assign RX_BIT_CTRL_OUT1[126] = GND;
assign RX_BIT_CTRL_OUT1[127] = GND;
assign RX_BIT_CTRL_OUT1[128] = GND;
assign RX_BIT_CTRL_OUT1[129] = GND;
assign RX_BIT_CTRL_OUT1[130] = GND;
assign RX_BIT_CTRL_OUT1[131] = GND;
assign RX_BIT_CTRL_OUT1[132] = GND;
assign RX_BIT_CTRL_OUT1[133] = GND;
assign RX_BIT_CTRL_OUT1[134] = GND;
assign RX_BIT_CTRL_OUT1[135] = GND;
assign RX_BIT_CTRL_OUT1[136] = GND;
assign RX_BIT_CTRL_OUT1[137] = GND;
assign RX_BIT_CTRL_OUT1[138] = GND;
assign RX_BIT_CTRL_OUT1[139] = GND;
assign RX_BIT_CTRL_OUT1[140] = GND;
assign RX_BIT_CTRL_OUT1[141] = GND;
assign RX_BIT_CTRL_OUT1[142] = GND;
assign RX_BIT_CTRL_OUT1[143] = GND;
assign RX_BIT_CTRL_OUT1[144] = GND;
assign RX_BIT_CTRL_OUT1[145] = GND;
assign RX_BIT_CTRL_OUT1[146] = GND;
assign RX_BIT_CTRL_OUT1[147] = GND;
assign RX_BIT_CTRL_OUT1[148] = GND;
assign RX_BIT_CTRL_OUT1[149] = GND;
assign RX_BIT_CTRL_OUT1[150] = GND;
assign RX_BIT_CTRL_OUT1[151] = GND;
assign RX_BIT_CTRL_OUT1[152] = GND;
assign RX_BIT_CTRL_OUT1[153] = GND;
assign RX_BIT_CTRL_OUT1[154] = GND;
assign RX_BIT_CTRL_OUT1[155] = GND;
assign RX_BIT_CTRL_OUT1[156] = GND;
assign RX_BIT_CTRL_OUT1[157] = GND;
assign RX_BIT_CTRL_OUT1[158] = GND;
assign RX_BIT_CTRL_OUT1[159] = GND;
assign RX_BIT_CTRL_OUT1[160] = GND;
assign RX_BIT_CTRL_OUT1[161] = GND;
assign RX_BIT_CTRL_OUT1[162] = GND;
assign RX_BIT_CTRL_OUT1[163] = GND;
assign RX_BIT_CTRL_OUT1[164] = GND;
assign RX_BIT_CTRL_OUT1[165] = GND;
assign RX_BIT_CTRL_OUT1[166] = GND;
assign RX_BIT_CTRL_OUT1[167] = GND;
assign RX_BIT_CTRL_OUT1[168] = GND;
assign RX_BIT_CTRL_OUT1[169] = GND;
assign RX_BIT_CTRL_OUT1[170] = GND;
assign RX_BIT_CTRL_OUT1[171] = GND;
assign RX_BIT_CTRL_OUT1[172] = GND;
assign RX_BIT_CTRL_OUT1[173] = GND;
assign RX_BIT_CTRL_OUT1[174] = GND;
assign RX_BIT_CTRL_OUT1[175] = GND;
assign RX_BIT_CTRL_OUT1[176] = GND;
assign RX_BIT_CTRL_OUT1[177] = GND;
assign RX_BIT_CTRL_OUT1[178] = GND;
assign RX_BIT_CTRL_OUT1[179] = GND;
assign RX_BIT_CTRL_OUT1[180] = GND;
assign RX_BIT_CTRL_OUT1[181] = GND;
assign RX_BIT_CTRL_OUT1[182] = GND;
assign RX_BIT_CTRL_OUT1[183] = GND;
assign RX_BIT_CTRL_OUT1[184] = GND;
assign RX_BIT_CTRL_OUT1[185] = GND;
assign RX_BIT_CTRL_OUT1[186] = GND;
assign RX_BIT_CTRL_OUT1[187] = GND;
assign RX_BIT_CTRL_OUT1[188] = GND;
assign RX_BIT_CTRL_OUT1[189] = GND;
assign RX_BIT_CTRL_OUT1[190] = GND;
assign RX_BIT_CTRL_OUT1[191] = GND;
assign RX_BIT_CTRL_OUT1[192] = GND;
assign RX_BIT_CTRL_OUT1[193] = GND;
assign RX_BIT_CTRL_OUT1[194] = GND;
assign RX_BIT_CTRL_OUT1[195] = GND;
assign RX_BIT_CTRL_OUT1[196] = GND;
assign RX_BIT_CTRL_OUT1[197] = GND;
assign RX_BIT_CTRL_OUT1[198] = GND;
assign RX_BIT_CTRL_OUT1[199] = GND;
assign RX_BIT_CTRL_OUT1[200] = GND;
assign RX_BIT_CTRL_OUT1[201] = GND;
assign RX_BIT_CTRL_OUT1[202] = GND;
assign RX_BIT_CTRL_OUT1[203] = GND;
assign RX_BIT_CTRL_OUT1[204] = GND;
assign RX_BIT_CTRL_OUT1[205] = GND;
assign RX_BIT_CTRL_OUT1[206] = GND;
assign RX_BIT_CTRL_OUT1[207] = GND;
assign RX_BIT_CTRL_OUT1[208] = GND;
assign RX_BIT_CTRL_OUT1[209] = GND;
assign RX_BIT_CTRL_OUT1[210] = GND;
assign RX_BIT_CTRL_OUT1[211] = GND;
assign RX_BIT_CTRL_OUT1[212] = GND;
assign RX_BIT_CTRL_OUT1[213] = GND;
assign RX_BIT_CTRL_OUT1[214] = GND;
assign RX_BIT_CTRL_OUT1[215] = GND;
assign RX_BIT_CTRL_OUT1[216] = GND;
assign RX_BIT_CTRL_OUT1[217] = GND;
assign RX_BIT_CTRL_OUT1[218] = GND;
assign RX_BIT_CTRL_OUT1[219] = GND;
assign RX_BIT_CTRL_OUT1[220] = GND;
assign RX_BIT_CTRL_OUT1[221] = GND;
assign RX_BIT_CTRL_OUT1[222] = GND;
assign RX_BIT_CTRL_OUT1[223] = GND;
assign RX_BIT_CTRL_OUT1[224] = GND;
assign RX_BIT_CTRL_OUT1[225] = GND;
assign RX_BIT_CTRL_OUT1[226] = GND;
assign RX_BIT_CTRL_OUT1[227] = GND;
assign RX_BIT_CTRL_OUT1[228] = GND;
assign RX_BIT_CTRL_OUT1[229] = GND;
assign RX_BIT_CTRL_OUT1[230] = GND;
assign RX_BIT_CTRL_OUT1[231] = GND;
assign RX_BIT_CTRL_OUT1[232] = GND;
assign RX_BIT_CTRL_OUT1[233] = GND;
assign RX_BIT_CTRL_OUT1[234] = GND;
assign RX_BIT_CTRL_OUT1[235] = GND;
assign RX_BIT_CTRL_OUT1[236] = GND;
assign RX_BIT_CTRL_OUT1[237] = GND;
assign RX_BIT_CTRL_OUT1[238] = GND;
assign RX_BIT_CTRL_OUT1[239] = GND;
assign RX_BIT_CTRL_OUT1[240] = GND;
assign RX_BIT_CTRL_OUT1[241] = GND;
assign RX_BIT_CTRL_OUT1[242] = GND;
assign RX_BIT_CTRL_OUT1[243] = GND;
assign RX_BIT_CTRL_OUT1[244] = GND;
assign RX_BIT_CTRL_OUT1[245] = GND;
assign RX_BIT_CTRL_OUT1[246] = GND;
assign RX_BIT_CTRL_OUT1[247] = GND;
assign RX_BIT_CTRL_OUT1[248] = GND;
assign RX_BIT_CTRL_OUT1[249] = GND;
assign RX_BIT_CTRL_OUT1[250] = GND;
assign RX_BIT_CTRL_OUT1[251] = GND;
assign RX_BIT_CTRL_OUT1[252] = GND;
assign RX_BIT_CTRL_OUT1[253] = GND;
assign RX_BIT_CTRL_OUT1[254] = GND;
assign RX_BIT_CTRL_OUT1[255] = GND;
assign RX_BIT_CTRL_OUT1[256] = GND;
assign RX_BIT_CTRL_OUT1[257] = GND;
assign RX_BIT_CTRL_OUT1[258] = GND;
assign RX_BIT_CTRL_OUT1[259] = GND;
assign RX_BIT_CTRL_OUT1[260] = GND;
assign RX_BIT_CTRL_OUT1[261] = GND;
assign RX_BIT_CTRL_OUT1[262] = GND;
assign RX_BIT_CTRL_OUT1[263] = GND;
assign RX_BIT_CTRL_OUT1[264] = GND;
assign RX_BIT_CTRL_OUT1[265] = GND;
assign RX_BIT_CTRL_OUT1[266] = GND;
assign RX_BIT_CTRL_OUT1[267] = GND;
assign RX_BIT_CTRL_OUT1[268] = GND;
assign RX_BIT_CTRL_OUT1[269] = GND;
assign RX_BIT_CTRL_OUT1[270] = GND;
assign RX_BIT_CTRL_OUT1[271] = GND;
assign RX_BIT_CTRL_OUT1[272] = GND;
assign RX_BIT_CTRL_OUT1[273] = GND;
assign RX_BIT_CTRL_OUT1[274] = GND;
assign RX_BIT_CTRL_OUT1[275] = GND;
assign RX_BIT_CTRL_OUT1[276] = GND;
assign RX_BIT_CTRL_OUT1[277] = GND;
assign RX_BIT_CTRL_OUT1[278] = GND;
assign RX_BIT_CTRL_OUT1[279] = GND;
assign RX_BIT_CTRL_OUT1[280] = GND;
assign RX_BIT_CTRL_OUT1[281] = GND;
assign RX_BIT_CTRL_OUT1[282] = GND;
assign RX_BIT_CTRL_OUT1[283] = GND;
assign RX_BIT_CTRL_OUT1[284] = GND;
assign RX_BIT_CTRL_OUT1[285] = GND;
assign RX_BIT_CTRL_OUT1[286] = GND;
assign RX_BIT_CTRL_OUT1[287] = GND;
assign RX_BIT_CTRL_OUT1[288] = GND;
assign RX_BIT_CTRL_OUT1[289] = GND;
assign RX_BIT_CTRL_OUT1[290] = GND;
assign RX_BIT_CTRL_OUT1[291] = GND;
assign RX_BIT_CTRL_OUT1[292] = GND;
assign RX_BIT_CTRL_OUT1[293] = GND;
assign RX_BIT_CTRL_OUT1[294] = GND;
assign RX_BIT_CTRL_OUT1[295] = GND;
assign RX_BIT_CTRL_OUT1[296] = GND;
assign RX_BIT_CTRL_OUT1[297] = GND;
assign RX_BIT_CTRL_OUT1[298] = GND;
assign RX_BIT_CTRL_OUT1[299] = GND;
assign RX_BIT_CTRL_OUT1[300] = GND;
assign RX_BIT_CTRL_OUT1[301] = GND;
assign RX_BIT_CTRL_OUT1[302] = GND;
assign RX_BIT_CTRL_OUT1[303] = GND;
assign RX_BIT_CTRL_OUT1[304] = GND;
assign RX_BIT_CTRL_OUT1[305] = GND;
assign RX_BIT_CTRL_OUT1[306] = GND;
assign RX_BIT_CTRL_OUT1[307] = GND;
assign RX_BIT_CTRL_OUT1[308] = GND;
assign RX_BIT_CTRL_OUT1[309] = GND;
assign RX_BIT_CTRL_OUT1[310] = GND;
assign RX_BIT_CTRL_OUT1[311] = GND;
assign RX_BIT_CTRL_OUT1[312] = GND;
assign RX_BIT_CTRL_OUT1[313] = GND;
assign RX_BIT_CTRL_OUT1[314] = GND;
assign RX_BIT_CTRL_OUT1[315] = GND;
assign RX_BIT_CTRL_OUT1[316] = GND;
assign RX_BIT_CTRL_OUT1[317] = GND;
assign RX_BIT_CTRL_OUT1[318] = GND;
assign RX_BIT_CTRL_OUT1[319] = GND;
assign RX_BIT_CTRL_OUT2[0] = GND;
assign RX_BIT_CTRL_OUT2[1] = GND;
assign RX_BIT_CTRL_OUT2[2] = GND;
assign RX_BIT_CTRL_OUT2[3] = GND;
assign RX_BIT_CTRL_OUT2[4] = GND;
assign RX_BIT_CTRL_OUT2[5] = GND;
assign RX_BIT_CTRL_OUT2[6] = GND;
assign RX_BIT_CTRL_OUT2[7] = GND;
assign RX_BIT_CTRL_OUT2[8] = GND;
assign RX_BIT_CTRL_OUT2[9] = GND;
assign RX_BIT_CTRL_OUT2[10] = GND;
assign RX_BIT_CTRL_OUT2[11] = GND;
assign RX_BIT_CTRL_OUT2[12] = GND;
assign RX_BIT_CTRL_OUT2[13] = GND;
assign RX_BIT_CTRL_OUT2[14] = GND;
assign RX_BIT_CTRL_OUT2[15] = GND;
assign RX_BIT_CTRL_OUT2[16] = GND;
assign RX_BIT_CTRL_OUT2[17] = GND;
assign RX_BIT_CTRL_OUT2[18] = GND;
assign RX_BIT_CTRL_OUT2[19] = GND;
assign RX_BIT_CTRL_OUT2[20] = GND;
assign RX_BIT_CTRL_OUT2[21] = GND;
assign RX_BIT_CTRL_OUT2[22] = GND;
assign RX_BIT_CTRL_OUT2[23] = GND;
assign RX_BIT_CTRL_OUT2[24] = GND;
assign RX_BIT_CTRL_OUT2[25] = GND;
assign RX_BIT_CTRL_OUT2[26] = GND;
assign RX_BIT_CTRL_OUT2[27] = GND;
assign RX_BIT_CTRL_OUT2[28] = GND;
assign RX_BIT_CTRL_OUT2[29] = GND;
assign RX_BIT_CTRL_OUT2[30] = GND;
assign RX_BIT_CTRL_OUT2[31] = GND;
assign RX_BIT_CTRL_OUT2[32] = GND;
assign RX_BIT_CTRL_OUT2[33] = GND;
assign RX_BIT_CTRL_OUT2[34] = GND;
assign RX_BIT_CTRL_OUT2[35] = GND;
assign RX_BIT_CTRL_OUT2[36] = GND;
assign RX_BIT_CTRL_OUT2[37] = GND;
assign RX_BIT_CTRL_OUT2[38] = GND;
assign RX_BIT_CTRL_OUT2[39] = GND;
assign RX_BIT_CTRL_OUT2[40] = GND;
assign RX_BIT_CTRL_OUT2[41] = GND;
assign RX_BIT_CTRL_OUT2[42] = GND;
assign RX_BIT_CTRL_OUT2[43] = GND;
assign RX_BIT_CTRL_OUT2[44] = GND;
assign RX_BIT_CTRL_OUT2[45] = GND;
assign RX_BIT_CTRL_OUT2[46] = GND;
assign RX_BIT_CTRL_OUT2[47] = GND;
assign RX_BIT_CTRL_OUT2[48] = GND;
assign RX_BIT_CTRL_OUT2[49] = GND;
assign RX_BIT_CTRL_OUT2[50] = GND;
assign RX_BIT_CTRL_OUT2[51] = GND;
assign RX_BIT_CTRL_OUT2[52] = GND;
assign RX_BIT_CTRL_OUT2[53] = GND;
assign RX_BIT_CTRL_OUT2[54] = GND;
assign RX_BIT_CTRL_OUT2[55] = GND;
assign RX_BIT_CTRL_OUT2[56] = GND;
assign RX_BIT_CTRL_OUT2[57] = GND;
assign RX_BIT_CTRL_OUT2[58] = GND;
assign RX_BIT_CTRL_OUT2[59] = GND;
assign RX_BIT_CTRL_OUT2[60] = GND;
assign RX_BIT_CTRL_OUT2[61] = GND;
assign RX_BIT_CTRL_OUT2[62] = GND;
assign RX_BIT_CTRL_OUT2[63] = GND;
assign RX_BIT_CTRL_OUT2[64] = GND;
assign RX_BIT_CTRL_OUT2[65] = GND;
assign RX_BIT_CTRL_OUT2[66] = GND;
assign RX_BIT_CTRL_OUT2[67] = GND;
assign RX_BIT_CTRL_OUT2[68] = GND;
assign RX_BIT_CTRL_OUT2[69] = GND;
assign RX_BIT_CTRL_OUT2[70] = GND;
assign RX_BIT_CTRL_OUT2[71] = GND;
assign RX_BIT_CTRL_OUT2[72] = GND;
assign RX_BIT_CTRL_OUT2[73] = GND;
assign RX_BIT_CTRL_OUT2[74] = GND;
assign RX_BIT_CTRL_OUT2[75] = GND;
assign RX_BIT_CTRL_OUT2[76] = GND;
assign RX_BIT_CTRL_OUT2[77] = GND;
assign RX_BIT_CTRL_OUT2[78] = GND;
assign RX_BIT_CTRL_OUT2[79] = GND;
assign RX_BIT_CTRL_OUT2[120] = GND;
assign RX_BIT_CTRL_OUT2[121] = GND;
assign RX_BIT_CTRL_OUT2[122] = GND;
assign RX_BIT_CTRL_OUT2[123] = GND;
assign RX_BIT_CTRL_OUT2[124] = GND;
assign RX_BIT_CTRL_OUT2[125] = GND;
assign RX_BIT_CTRL_OUT2[126] = GND;
assign RX_BIT_CTRL_OUT2[127] = GND;
assign RX_BIT_CTRL_OUT2[128] = GND;
assign RX_BIT_CTRL_OUT2[129] = GND;
assign RX_BIT_CTRL_OUT2[130] = GND;
assign RX_BIT_CTRL_OUT2[131] = GND;
assign RX_BIT_CTRL_OUT2[132] = GND;
assign RX_BIT_CTRL_OUT2[133] = GND;
assign RX_BIT_CTRL_OUT2[134] = GND;
assign RX_BIT_CTRL_OUT2[135] = GND;
assign RX_BIT_CTRL_OUT2[136] = GND;
assign RX_BIT_CTRL_OUT2[137] = GND;
assign RX_BIT_CTRL_OUT2[138] = GND;
assign RX_BIT_CTRL_OUT2[139] = GND;
assign RX_BIT_CTRL_OUT2[140] = GND;
assign RX_BIT_CTRL_OUT2[141] = GND;
assign RX_BIT_CTRL_OUT2[142] = GND;
assign RX_BIT_CTRL_OUT2[143] = GND;
assign RX_BIT_CTRL_OUT2[144] = GND;
assign RX_BIT_CTRL_OUT2[145] = GND;
assign RX_BIT_CTRL_OUT2[146] = GND;
assign RX_BIT_CTRL_OUT2[147] = GND;
assign RX_BIT_CTRL_OUT2[148] = GND;
assign RX_BIT_CTRL_OUT2[149] = GND;
assign RX_BIT_CTRL_OUT2[150] = GND;
assign RX_BIT_CTRL_OUT2[151] = GND;
assign RX_BIT_CTRL_OUT2[152] = GND;
assign RX_BIT_CTRL_OUT2[153] = GND;
assign RX_BIT_CTRL_OUT2[154] = GND;
assign RX_BIT_CTRL_OUT2[155] = GND;
assign RX_BIT_CTRL_OUT2[156] = GND;
assign RX_BIT_CTRL_OUT2[157] = GND;
assign RX_BIT_CTRL_OUT2[158] = GND;
assign RX_BIT_CTRL_OUT2[159] = GND;
assign RX_BIT_CTRL_OUT2[160] = GND;
assign RX_BIT_CTRL_OUT2[161] = GND;
assign RX_BIT_CTRL_OUT2[162] = GND;
assign RX_BIT_CTRL_OUT2[163] = GND;
assign RX_BIT_CTRL_OUT2[164] = GND;
assign RX_BIT_CTRL_OUT2[165] = GND;
assign RX_BIT_CTRL_OUT2[166] = GND;
assign RX_BIT_CTRL_OUT2[167] = GND;
assign RX_BIT_CTRL_OUT2[168] = GND;
assign RX_BIT_CTRL_OUT2[169] = GND;
assign RX_BIT_CTRL_OUT2[170] = GND;
assign RX_BIT_CTRL_OUT2[171] = GND;
assign RX_BIT_CTRL_OUT2[172] = GND;
assign RX_BIT_CTRL_OUT2[173] = GND;
assign RX_BIT_CTRL_OUT2[174] = GND;
assign RX_BIT_CTRL_OUT2[175] = GND;
assign RX_BIT_CTRL_OUT2[176] = GND;
assign RX_BIT_CTRL_OUT2[177] = GND;
assign RX_BIT_CTRL_OUT2[178] = GND;
assign RX_BIT_CTRL_OUT2[179] = GND;
assign RX_BIT_CTRL_OUT2[180] = GND;
assign RX_BIT_CTRL_OUT2[181] = GND;
assign RX_BIT_CTRL_OUT2[182] = GND;
assign RX_BIT_CTRL_OUT2[183] = GND;
assign RX_BIT_CTRL_OUT2[184] = GND;
assign RX_BIT_CTRL_OUT2[185] = GND;
assign RX_BIT_CTRL_OUT2[186] = GND;
assign RX_BIT_CTRL_OUT2[187] = GND;
assign RX_BIT_CTRL_OUT2[188] = GND;
assign RX_BIT_CTRL_OUT2[189] = GND;
assign RX_BIT_CTRL_OUT2[190] = GND;
assign RX_BIT_CTRL_OUT2[191] = GND;
assign RX_BIT_CTRL_OUT2[192] = GND;
assign RX_BIT_CTRL_OUT2[193] = GND;
assign RX_BIT_CTRL_OUT2[194] = GND;
assign RX_BIT_CTRL_OUT2[195] = GND;
assign RX_BIT_CTRL_OUT2[196] = GND;
assign RX_BIT_CTRL_OUT2[197] = GND;
assign RX_BIT_CTRL_OUT2[198] = GND;
assign RX_BIT_CTRL_OUT2[199] = GND;
assign RX_BIT_CTRL_OUT2[200] = GND;
assign RX_BIT_CTRL_OUT2[201] = GND;
assign RX_BIT_CTRL_OUT2[202] = GND;
assign RX_BIT_CTRL_OUT2[203] = GND;
assign RX_BIT_CTRL_OUT2[204] = GND;
assign RX_BIT_CTRL_OUT2[205] = GND;
assign RX_BIT_CTRL_OUT2[206] = GND;
assign RX_BIT_CTRL_OUT2[207] = GND;
assign RX_BIT_CTRL_OUT2[208] = GND;
assign RX_BIT_CTRL_OUT2[209] = GND;
assign RX_BIT_CTRL_OUT2[210] = GND;
assign RX_BIT_CTRL_OUT2[211] = GND;
assign RX_BIT_CTRL_OUT2[212] = GND;
assign RX_BIT_CTRL_OUT2[213] = GND;
assign RX_BIT_CTRL_OUT2[214] = GND;
assign RX_BIT_CTRL_OUT2[215] = GND;
assign RX_BIT_CTRL_OUT2[216] = GND;
assign RX_BIT_CTRL_OUT2[217] = GND;
assign RX_BIT_CTRL_OUT2[218] = GND;
assign RX_BIT_CTRL_OUT2[219] = GND;
assign RX_BIT_CTRL_OUT2[220] = GND;
assign RX_BIT_CTRL_OUT2[221] = GND;
assign RX_BIT_CTRL_OUT2[222] = GND;
assign RX_BIT_CTRL_OUT2[223] = GND;
assign RX_BIT_CTRL_OUT2[224] = GND;
assign RX_BIT_CTRL_OUT2[225] = GND;
assign RX_BIT_CTRL_OUT2[226] = GND;
assign RX_BIT_CTRL_OUT2[227] = GND;
assign RX_BIT_CTRL_OUT2[228] = GND;
assign RX_BIT_CTRL_OUT2[229] = GND;
assign RX_BIT_CTRL_OUT2[230] = GND;
assign RX_BIT_CTRL_OUT2[231] = GND;
assign RX_BIT_CTRL_OUT2[232] = GND;
assign RX_BIT_CTRL_OUT2[233] = GND;
assign RX_BIT_CTRL_OUT2[234] = GND;
assign RX_BIT_CTRL_OUT2[235] = GND;
assign RX_BIT_CTRL_OUT2[236] = GND;
assign RX_BIT_CTRL_OUT2[237] = GND;
assign RX_BIT_CTRL_OUT2[238] = GND;
assign RX_BIT_CTRL_OUT2[239] = GND;
assign RX_BIT_CTRL_OUT2[240] = GND;
assign RX_BIT_CTRL_OUT2[241] = GND;
assign RX_BIT_CTRL_OUT2[242] = GND;
assign RX_BIT_CTRL_OUT2[243] = GND;
assign RX_BIT_CTRL_OUT2[244] = GND;
assign RX_BIT_CTRL_OUT2[245] = GND;
assign RX_BIT_CTRL_OUT2[246] = GND;
assign RX_BIT_CTRL_OUT2[247] = GND;
assign RX_BIT_CTRL_OUT2[248] = GND;
assign RX_BIT_CTRL_OUT2[249] = GND;
assign RX_BIT_CTRL_OUT2[250] = GND;
assign RX_BIT_CTRL_OUT2[251] = GND;
assign RX_BIT_CTRL_OUT2[252] = GND;
assign RX_BIT_CTRL_OUT2[253] = GND;
assign RX_BIT_CTRL_OUT2[254] = GND;
assign RX_BIT_CTRL_OUT2[255] = GND;
assign RX_BIT_CTRL_OUT2[256] = GND;
assign RX_BIT_CTRL_OUT2[257] = GND;
assign RX_BIT_CTRL_OUT2[258] = GND;
assign RX_BIT_CTRL_OUT2[259] = GND;
assign RX_BIT_CTRL_OUT2[260] = GND;
assign RX_BIT_CTRL_OUT2[261] = GND;
assign RX_BIT_CTRL_OUT2[262] = GND;
assign RX_BIT_CTRL_OUT2[263] = GND;
assign RX_BIT_CTRL_OUT2[264] = GND;
assign RX_BIT_CTRL_OUT2[265] = GND;
assign RX_BIT_CTRL_OUT2[266] = GND;
assign RX_BIT_CTRL_OUT2[267] = GND;
assign RX_BIT_CTRL_OUT2[268] = GND;
assign RX_BIT_CTRL_OUT2[269] = GND;
assign RX_BIT_CTRL_OUT2[270] = GND;
assign RX_BIT_CTRL_OUT2[271] = GND;
assign RX_BIT_CTRL_OUT2[272] = GND;
assign RX_BIT_CTRL_OUT2[273] = GND;
assign RX_BIT_CTRL_OUT2[274] = GND;
assign RX_BIT_CTRL_OUT2[275] = GND;
assign RX_BIT_CTRL_OUT2[276] = GND;
assign RX_BIT_CTRL_OUT2[277] = GND;
assign RX_BIT_CTRL_OUT2[278] = GND;
assign RX_BIT_CTRL_OUT2[279] = GND;
assign RX_BIT_CTRL_OUT2[280] = GND;
assign RX_BIT_CTRL_OUT2[281] = GND;
assign RX_BIT_CTRL_OUT2[282] = GND;
assign RX_BIT_CTRL_OUT2[283] = GND;
assign RX_BIT_CTRL_OUT2[284] = GND;
assign RX_BIT_CTRL_OUT2[285] = GND;
assign RX_BIT_CTRL_OUT2[286] = GND;
assign RX_BIT_CTRL_OUT2[287] = GND;
assign RX_BIT_CTRL_OUT2[288] = GND;
assign RX_BIT_CTRL_OUT2[289] = GND;
assign RX_BIT_CTRL_OUT2[290] = GND;
assign RX_BIT_CTRL_OUT2[291] = GND;
assign RX_BIT_CTRL_OUT2[292] = GND;
assign RX_BIT_CTRL_OUT2[293] = GND;
assign RX_BIT_CTRL_OUT2[294] = GND;
assign RX_BIT_CTRL_OUT2[295] = GND;
assign RX_BIT_CTRL_OUT2[296] = GND;
assign RX_BIT_CTRL_OUT2[297] = GND;
assign RX_BIT_CTRL_OUT2[298] = GND;
assign RX_BIT_CTRL_OUT2[299] = GND;
assign RX_BIT_CTRL_OUT2[300] = GND;
assign RX_BIT_CTRL_OUT2[301] = GND;
assign RX_BIT_CTRL_OUT2[302] = GND;
assign RX_BIT_CTRL_OUT2[303] = GND;
assign RX_BIT_CTRL_OUT2[304] = GND;
assign RX_BIT_CTRL_OUT2[305] = GND;
assign RX_BIT_CTRL_OUT2[306] = GND;
assign RX_BIT_CTRL_OUT2[307] = GND;
assign RX_BIT_CTRL_OUT2[308] = GND;
assign RX_BIT_CTRL_OUT2[309] = GND;
assign RX_BIT_CTRL_OUT2[310] = GND;
assign RX_BIT_CTRL_OUT2[311] = GND;
assign RX_BIT_CTRL_OUT2[312] = GND;
assign RX_BIT_CTRL_OUT2[313] = GND;
assign RX_BIT_CTRL_OUT2[314] = GND;
assign RX_BIT_CTRL_OUT2[315] = GND;
assign RX_BIT_CTRL_OUT2[316] = GND;
assign RX_BIT_CTRL_OUT2[317] = GND;
assign RX_BIT_CTRL_OUT2[318] = GND;
assign RX_BIT_CTRL_OUT2[319] = GND;
assign RX_BIT_CTRL_OUT3[0] = GND;
assign RX_BIT_CTRL_OUT3[1] = GND;
assign RX_BIT_CTRL_OUT3[2] = GND;
assign RX_BIT_CTRL_OUT3[3] = GND;
assign RX_BIT_CTRL_OUT3[4] = GND;
assign RX_BIT_CTRL_OUT3[5] = GND;
assign RX_BIT_CTRL_OUT3[6] = GND;
assign RX_BIT_CTRL_OUT3[7] = GND;
assign RX_BIT_CTRL_OUT3[8] = GND;
assign RX_BIT_CTRL_OUT3[9] = GND;
assign RX_BIT_CTRL_OUT3[10] = GND;
assign RX_BIT_CTRL_OUT3[11] = GND;
assign RX_BIT_CTRL_OUT3[12] = GND;
assign RX_BIT_CTRL_OUT3[13] = GND;
assign RX_BIT_CTRL_OUT3[14] = GND;
assign RX_BIT_CTRL_OUT3[15] = GND;
assign RX_BIT_CTRL_OUT3[16] = GND;
assign RX_BIT_CTRL_OUT3[17] = GND;
assign RX_BIT_CTRL_OUT3[18] = GND;
assign RX_BIT_CTRL_OUT3[19] = GND;
assign RX_BIT_CTRL_OUT3[20] = GND;
assign RX_BIT_CTRL_OUT3[21] = GND;
assign RX_BIT_CTRL_OUT3[22] = GND;
assign RX_BIT_CTRL_OUT3[23] = GND;
assign RX_BIT_CTRL_OUT3[24] = GND;
assign RX_BIT_CTRL_OUT3[25] = GND;
assign RX_BIT_CTRL_OUT3[26] = GND;
assign RX_BIT_CTRL_OUT3[27] = GND;
assign RX_BIT_CTRL_OUT3[28] = GND;
assign RX_BIT_CTRL_OUT3[29] = GND;
assign RX_BIT_CTRL_OUT3[30] = GND;
assign RX_BIT_CTRL_OUT3[31] = GND;
assign RX_BIT_CTRL_OUT3[32] = GND;
assign RX_BIT_CTRL_OUT3[33] = GND;
assign RX_BIT_CTRL_OUT3[34] = GND;
assign RX_BIT_CTRL_OUT3[35] = GND;
assign RX_BIT_CTRL_OUT3[36] = GND;
assign RX_BIT_CTRL_OUT3[37] = GND;
assign RX_BIT_CTRL_OUT3[38] = GND;
assign RX_BIT_CTRL_OUT3[39] = GND;
assign RX_BIT_CTRL_OUT3[40] = GND;
assign RX_BIT_CTRL_OUT3[41] = GND;
assign RX_BIT_CTRL_OUT3[42] = GND;
assign RX_BIT_CTRL_OUT3[43] = GND;
assign RX_BIT_CTRL_OUT3[44] = GND;
assign RX_BIT_CTRL_OUT3[45] = GND;
assign RX_BIT_CTRL_OUT3[46] = GND;
assign RX_BIT_CTRL_OUT3[47] = GND;
assign RX_BIT_CTRL_OUT3[48] = GND;
assign RX_BIT_CTRL_OUT3[49] = GND;
assign RX_BIT_CTRL_OUT3[50] = GND;
assign RX_BIT_CTRL_OUT3[51] = GND;
assign RX_BIT_CTRL_OUT3[52] = GND;
assign RX_BIT_CTRL_OUT3[53] = GND;
assign RX_BIT_CTRL_OUT3[54] = GND;
assign RX_BIT_CTRL_OUT3[55] = GND;
assign RX_BIT_CTRL_OUT3[56] = GND;
assign RX_BIT_CTRL_OUT3[57] = GND;
assign RX_BIT_CTRL_OUT3[58] = GND;
assign RX_BIT_CTRL_OUT3[59] = GND;
assign RX_BIT_CTRL_OUT3[60] = GND;
assign RX_BIT_CTRL_OUT3[61] = GND;
assign RX_BIT_CTRL_OUT3[62] = GND;
assign RX_BIT_CTRL_OUT3[63] = GND;
assign RX_BIT_CTRL_OUT3[64] = GND;
assign RX_BIT_CTRL_OUT3[65] = GND;
assign RX_BIT_CTRL_OUT3[66] = GND;
assign RX_BIT_CTRL_OUT3[67] = GND;
assign RX_BIT_CTRL_OUT3[68] = GND;
assign RX_BIT_CTRL_OUT3[69] = GND;
assign RX_BIT_CTRL_OUT3[70] = GND;
assign RX_BIT_CTRL_OUT3[71] = GND;
assign RX_BIT_CTRL_OUT3[72] = GND;
assign RX_BIT_CTRL_OUT3[73] = GND;
assign RX_BIT_CTRL_OUT3[74] = GND;
assign RX_BIT_CTRL_OUT3[75] = GND;
assign RX_BIT_CTRL_OUT3[76] = GND;
assign RX_BIT_CTRL_OUT3[77] = GND;
assign RX_BIT_CTRL_OUT3[78] = GND;
assign RX_BIT_CTRL_OUT3[79] = GND;
assign RX_BIT_CTRL_OUT3[120] = GND;
assign RX_BIT_CTRL_OUT3[121] = GND;
assign RX_BIT_CTRL_OUT3[122] = GND;
assign RX_BIT_CTRL_OUT3[123] = GND;
assign RX_BIT_CTRL_OUT3[124] = GND;
assign RX_BIT_CTRL_OUT3[125] = GND;
assign RX_BIT_CTRL_OUT3[126] = GND;
assign RX_BIT_CTRL_OUT3[127] = GND;
assign RX_BIT_CTRL_OUT3[128] = GND;
assign RX_BIT_CTRL_OUT3[129] = GND;
assign RX_BIT_CTRL_OUT3[130] = GND;
assign RX_BIT_CTRL_OUT3[131] = GND;
assign RX_BIT_CTRL_OUT3[132] = GND;
assign RX_BIT_CTRL_OUT3[133] = GND;
assign RX_BIT_CTRL_OUT3[134] = GND;
assign RX_BIT_CTRL_OUT3[135] = GND;
assign RX_BIT_CTRL_OUT3[136] = GND;
assign RX_BIT_CTRL_OUT3[137] = GND;
assign RX_BIT_CTRL_OUT3[138] = GND;
assign RX_BIT_CTRL_OUT3[139] = GND;
assign RX_BIT_CTRL_OUT3[140] = GND;
assign RX_BIT_CTRL_OUT3[141] = GND;
assign RX_BIT_CTRL_OUT3[142] = GND;
assign RX_BIT_CTRL_OUT3[143] = GND;
assign RX_BIT_CTRL_OUT3[144] = GND;
assign RX_BIT_CTRL_OUT3[145] = GND;
assign RX_BIT_CTRL_OUT3[146] = GND;
assign RX_BIT_CTRL_OUT3[147] = GND;
assign RX_BIT_CTRL_OUT3[148] = GND;
assign RX_BIT_CTRL_OUT3[149] = GND;
assign RX_BIT_CTRL_OUT3[150] = GND;
assign RX_BIT_CTRL_OUT3[151] = GND;
assign RX_BIT_CTRL_OUT3[152] = GND;
assign RX_BIT_CTRL_OUT3[153] = GND;
assign RX_BIT_CTRL_OUT3[154] = GND;
assign RX_BIT_CTRL_OUT3[155] = GND;
assign RX_BIT_CTRL_OUT3[156] = GND;
assign RX_BIT_CTRL_OUT3[157] = GND;
assign RX_BIT_CTRL_OUT3[158] = GND;
assign RX_BIT_CTRL_OUT3[159] = GND;
assign RX_BIT_CTRL_OUT3[160] = GND;
assign RX_BIT_CTRL_OUT3[161] = GND;
assign RX_BIT_CTRL_OUT3[162] = GND;
assign RX_BIT_CTRL_OUT3[163] = GND;
assign RX_BIT_CTRL_OUT3[164] = GND;
assign RX_BIT_CTRL_OUT3[165] = GND;
assign RX_BIT_CTRL_OUT3[166] = GND;
assign RX_BIT_CTRL_OUT3[167] = GND;
assign RX_BIT_CTRL_OUT3[168] = GND;
assign RX_BIT_CTRL_OUT3[169] = GND;
assign RX_BIT_CTRL_OUT3[170] = GND;
assign RX_BIT_CTRL_OUT3[171] = GND;
assign RX_BIT_CTRL_OUT3[172] = GND;
assign RX_BIT_CTRL_OUT3[173] = GND;
assign RX_BIT_CTRL_OUT3[174] = GND;
assign RX_BIT_CTRL_OUT3[175] = GND;
assign RX_BIT_CTRL_OUT3[176] = GND;
assign RX_BIT_CTRL_OUT3[177] = GND;
assign RX_BIT_CTRL_OUT3[178] = GND;
assign RX_BIT_CTRL_OUT3[179] = GND;
assign RX_BIT_CTRL_OUT3[180] = GND;
assign RX_BIT_CTRL_OUT3[181] = GND;
assign RX_BIT_CTRL_OUT3[182] = GND;
assign RX_BIT_CTRL_OUT3[183] = GND;
assign RX_BIT_CTRL_OUT3[184] = GND;
assign RX_BIT_CTRL_OUT3[185] = GND;
assign RX_BIT_CTRL_OUT3[186] = GND;
assign RX_BIT_CTRL_OUT3[187] = GND;
assign RX_BIT_CTRL_OUT3[188] = GND;
assign RX_BIT_CTRL_OUT3[189] = GND;
assign RX_BIT_CTRL_OUT3[190] = GND;
assign RX_BIT_CTRL_OUT3[191] = GND;
assign RX_BIT_CTRL_OUT3[192] = GND;
assign RX_BIT_CTRL_OUT3[193] = GND;
assign RX_BIT_CTRL_OUT3[194] = GND;
assign RX_BIT_CTRL_OUT3[195] = GND;
assign RX_BIT_CTRL_OUT3[196] = GND;
assign RX_BIT_CTRL_OUT3[197] = GND;
assign RX_BIT_CTRL_OUT3[198] = GND;
assign RX_BIT_CTRL_OUT3[199] = GND;
assign RX_BIT_CTRL_OUT3[200] = GND;
assign RX_BIT_CTRL_OUT3[201] = GND;
assign RX_BIT_CTRL_OUT3[202] = GND;
assign RX_BIT_CTRL_OUT3[203] = GND;
assign RX_BIT_CTRL_OUT3[204] = GND;
assign RX_BIT_CTRL_OUT3[205] = GND;
assign RX_BIT_CTRL_OUT3[206] = GND;
assign RX_BIT_CTRL_OUT3[207] = GND;
assign RX_BIT_CTRL_OUT3[208] = GND;
assign RX_BIT_CTRL_OUT3[209] = GND;
assign RX_BIT_CTRL_OUT3[210] = GND;
assign RX_BIT_CTRL_OUT3[211] = GND;
assign RX_BIT_CTRL_OUT3[212] = GND;
assign RX_BIT_CTRL_OUT3[213] = GND;
assign RX_BIT_CTRL_OUT3[214] = GND;
assign RX_BIT_CTRL_OUT3[215] = GND;
assign RX_BIT_CTRL_OUT3[216] = GND;
assign RX_BIT_CTRL_OUT3[217] = GND;
assign RX_BIT_CTRL_OUT3[218] = GND;
assign RX_BIT_CTRL_OUT3[219] = GND;
assign RX_BIT_CTRL_OUT3[220] = GND;
assign RX_BIT_CTRL_OUT3[221] = GND;
assign RX_BIT_CTRL_OUT3[222] = GND;
assign RX_BIT_CTRL_OUT3[223] = GND;
assign RX_BIT_CTRL_OUT3[224] = GND;
assign RX_BIT_CTRL_OUT3[225] = GND;
assign RX_BIT_CTRL_OUT3[226] = GND;
assign RX_BIT_CTRL_OUT3[227] = GND;
assign RX_BIT_CTRL_OUT3[228] = GND;
assign RX_BIT_CTRL_OUT3[229] = GND;
assign RX_BIT_CTRL_OUT3[230] = GND;
assign RX_BIT_CTRL_OUT3[231] = GND;
assign RX_BIT_CTRL_OUT3[232] = GND;
assign RX_BIT_CTRL_OUT3[233] = GND;
assign RX_BIT_CTRL_OUT3[234] = GND;
assign RX_BIT_CTRL_OUT3[235] = GND;
assign RX_BIT_CTRL_OUT3[236] = GND;
assign RX_BIT_CTRL_OUT3[237] = GND;
assign RX_BIT_CTRL_OUT3[238] = GND;
assign RX_BIT_CTRL_OUT3[239] = GND;
assign RX_BIT_CTRL_OUT3[240] = GND;
assign RX_BIT_CTRL_OUT3[241] = GND;
assign RX_BIT_CTRL_OUT3[242] = GND;
assign RX_BIT_CTRL_OUT3[243] = GND;
assign RX_BIT_CTRL_OUT3[244] = GND;
assign RX_BIT_CTRL_OUT3[245] = GND;
assign RX_BIT_CTRL_OUT3[246] = GND;
assign RX_BIT_CTRL_OUT3[247] = GND;
assign RX_BIT_CTRL_OUT3[248] = GND;
assign RX_BIT_CTRL_OUT3[249] = GND;
assign RX_BIT_CTRL_OUT3[250] = GND;
assign RX_BIT_CTRL_OUT3[251] = GND;
assign RX_BIT_CTRL_OUT3[252] = GND;
assign RX_BIT_CTRL_OUT3[253] = GND;
assign RX_BIT_CTRL_OUT3[254] = GND;
assign RX_BIT_CTRL_OUT3[255] = GND;
assign RX_BIT_CTRL_OUT3[256] = GND;
assign RX_BIT_CTRL_OUT3[257] = GND;
assign RX_BIT_CTRL_OUT3[258] = GND;
assign RX_BIT_CTRL_OUT3[259] = GND;
assign RX_BIT_CTRL_OUT3[260] = GND;
assign RX_BIT_CTRL_OUT3[261] = GND;
assign RX_BIT_CTRL_OUT3[262] = GND;
assign RX_BIT_CTRL_OUT3[263] = GND;
assign RX_BIT_CTRL_OUT3[264] = GND;
assign RX_BIT_CTRL_OUT3[265] = GND;
assign RX_BIT_CTRL_OUT3[266] = GND;
assign RX_BIT_CTRL_OUT3[267] = GND;
assign RX_BIT_CTRL_OUT3[268] = GND;
assign RX_BIT_CTRL_OUT3[269] = GND;
assign RX_BIT_CTRL_OUT3[270] = GND;
assign RX_BIT_CTRL_OUT3[271] = GND;
assign RX_BIT_CTRL_OUT3[272] = GND;
assign RX_BIT_CTRL_OUT3[273] = GND;
assign RX_BIT_CTRL_OUT3[274] = GND;
assign RX_BIT_CTRL_OUT3[275] = GND;
assign RX_BIT_CTRL_OUT3[276] = GND;
assign RX_BIT_CTRL_OUT3[277] = GND;
assign RX_BIT_CTRL_OUT3[278] = GND;
assign RX_BIT_CTRL_OUT3[279] = GND;
assign RX_BIT_CTRL_OUT3[280] = GND;
assign RX_BIT_CTRL_OUT3[281] = GND;
assign RX_BIT_CTRL_OUT3[282] = GND;
assign RX_BIT_CTRL_OUT3[283] = GND;
assign RX_BIT_CTRL_OUT3[284] = GND;
assign RX_BIT_CTRL_OUT3[285] = GND;
assign RX_BIT_CTRL_OUT3[286] = GND;
assign RX_BIT_CTRL_OUT3[287] = GND;
assign RX_BIT_CTRL_OUT3[288] = GND;
assign RX_BIT_CTRL_OUT3[289] = GND;
assign RX_BIT_CTRL_OUT3[290] = GND;
assign RX_BIT_CTRL_OUT3[291] = GND;
assign RX_BIT_CTRL_OUT3[292] = GND;
assign RX_BIT_CTRL_OUT3[293] = GND;
assign RX_BIT_CTRL_OUT3[294] = GND;
assign RX_BIT_CTRL_OUT3[295] = GND;
assign RX_BIT_CTRL_OUT3[296] = GND;
assign RX_BIT_CTRL_OUT3[297] = GND;
assign RX_BIT_CTRL_OUT3[298] = GND;
assign RX_BIT_CTRL_OUT3[299] = GND;
assign RX_BIT_CTRL_OUT3[300] = GND;
assign RX_BIT_CTRL_OUT3[301] = GND;
assign RX_BIT_CTRL_OUT3[302] = GND;
assign RX_BIT_CTRL_OUT3[303] = GND;
assign RX_BIT_CTRL_OUT3[304] = GND;
assign RX_BIT_CTRL_OUT3[305] = GND;
assign RX_BIT_CTRL_OUT3[306] = GND;
assign RX_BIT_CTRL_OUT3[307] = GND;
assign RX_BIT_CTRL_OUT3[308] = GND;
assign RX_BIT_CTRL_OUT3[309] = GND;
assign RX_BIT_CTRL_OUT3[310] = GND;
assign RX_BIT_CTRL_OUT3[311] = GND;
assign RX_BIT_CTRL_OUT3[312] = GND;
assign RX_BIT_CTRL_OUT3[313] = GND;
assign RX_BIT_CTRL_OUT3[314] = GND;
assign RX_BIT_CTRL_OUT3[315] = GND;
assign RX_BIT_CTRL_OUT3[316] = GND;
assign RX_BIT_CTRL_OUT3[317] = GND;
assign RX_BIT_CTRL_OUT3[318] = GND;
assign RX_BIT_CTRL_OUT3[319] = GND;
assign RX_BIT_CTRL_OUT4[0] = GND;
assign RX_BIT_CTRL_OUT4[1] = GND;
assign RX_BIT_CTRL_OUT4[2] = GND;
assign RX_BIT_CTRL_OUT4[3] = GND;
assign RX_BIT_CTRL_OUT4[4] = GND;
assign RX_BIT_CTRL_OUT4[5] = GND;
assign RX_BIT_CTRL_OUT4[6] = GND;
assign RX_BIT_CTRL_OUT4[7] = GND;
assign RX_BIT_CTRL_OUT4[8] = GND;
assign RX_BIT_CTRL_OUT4[9] = GND;
assign RX_BIT_CTRL_OUT4[10] = GND;
assign RX_BIT_CTRL_OUT4[11] = GND;
assign RX_BIT_CTRL_OUT4[12] = GND;
assign RX_BIT_CTRL_OUT4[13] = GND;
assign RX_BIT_CTRL_OUT4[14] = GND;
assign RX_BIT_CTRL_OUT4[15] = GND;
assign RX_BIT_CTRL_OUT4[16] = GND;
assign RX_BIT_CTRL_OUT4[17] = GND;
assign RX_BIT_CTRL_OUT4[18] = GND;
assign RX_BIT_CTRL_OUT4[19] = GND;
assign RX_BIT_CTRL_OUT4[20] = GND;
assign RX_BIT_CTRL_OUT4[21] = GND;
assign RX_BIT_CTRL_OUT4[22] = GND;
assign RX_BIT_CTRL_OUT4[23] = GND;
assign RX_BIT_CTRL_OUT4[24] = GND;
assign RX_BIT_CTRL_OUT4[25] = GND;
assign RX_BIT_CTRL_OUT4[26] = GND;
assign RX_BIT_CTRL_OUT4[27] = GND;
assign RX_BIT_CTRL_OUT4[28] = GND;
assign RX_BIT_CTRL_OUT4[29] = GND;
assign RX_BIT_CTRL_OUT4[30] = GND;
assign RX_BIT_CTRL_OUT4[31] = GND;
assign RX_BIT_CTRL_OUT4[32] = GND;
assign RX_BIT_CTRL_OUT4[33] = GND;
assign RX_BIT_CTRL_OUT4[34] = GND;
assign RX_BIT_CTRL_OUT4[35] = GND;
assign RX_BIT_CTRL_OUT4[36] = GND;
assign RX_BIT_CTRL_OUT4[37] = GND;
assign RX_BIT_CTRL_OUT4[38] = GND;
assign RX_BIT_CTRL_OUT4[39] = GND;
assign RX_BIT_CTRL_OUT4[40] = GND;
assign RX_BIT_CTRL_OUT4[41] = GND;
assign RX_BIT_CTRL_OUT4[42] = GND;
assign RX_BIT_CTRL_OUT4[43] = GND;
assign RX_BIT_CTRL_OUT4[44] = GND;
assign RX_BIT_CTRL_OUT4[45] = GND;
assign RX_BIT_CTRL_OUT4[46] = GND;
assign RX_BIT_CTRL_OUT4[47] = GND;
assign RX_BIT_CTRL_OUT4[48] = GND;
assign RX_BIT_CTRL_OUT4[49] = GND;
assign RX_BIT_CTRL_OUT4[50] = GND;
assign RX_BIT_CTRL_OUT4[51] = GND;
assign RX_BIT_CTRL_OUT4[52] = GND;
assign RX_BIT_CTRL_OUT4[53] = GND;
assign RX_BIT_CTRL_OUT4[54] = GND;
assign RX_BIT_CTRL_OUT4[55] = GND;
assign RX_BIT_CTRL_OUT4[56] = GND;
assign RX_BIT_CTRL_OUT4[57] = GND;
assign RX_BIT_CTRL_OUT4[58] = GND;
assign RX_BIT_CTRL_OUT4[59] = GND;
assign RX_BIT_CTRL_OUT4[60] = GND;
assign RX_BIT_CTRL_OUT4[61] = GND;
assign RX_BIT_CTRL_OUT4[62] = GND;
assign RX_BIT_CTRL_OUT4[63] = GND;
assign RX_BIT_CTRL_OUT4[64] = GND;
assign RX_BIT_CTRL_OUT4[65] = GND;
assign RX_BIT_CTRL_OUT4[66] = GND;
assign RX_BIT_CTRL_OUT4[67] = GND;
assign RX_BIT_CTRL_OUT4[68] = GND;
assign RX_BIT_CTRL_OUT4[69] = GND;
assign RX_BIT_CTRL_OUT4[70] = GND;
assign RX_BIT_CTRL_OUT4[71] = GND;
assign RX_BIT_CTRL_OUT4[72] = GND;
assign RX_BIT_CTRL_OUT4[73] = GND;
assign RX_BIT_CTRL_OUT4[74] = GND;
assign RX_BIT_CTRL_OUT4[75] = GND;
assign RX_BIT_CTRL_OUT4[76] = GND;
assign RX_BIT_CTRL_OUT4[77] = GND;
assign RX_BIT_CTRL_OUT4[78] = GND;
assign RX_BIT_CTRL_OUT4[79] = GND;
assign RX_BIT_CTRL_OUT4[80] = GND;
assign RX_BIT_CTRL_OUT4[81] = GND;
assign RX_BIT_CTRL_OUT4[82] = GND;
assign RX_BIT_CTRL_OUT4[83] = GND;
assign RX_BIT_CTRL_OUT4[84] = GND;
assign RX_BIT_CTRL_OUT4[85] = GND;
assign RX_BIT_CTRL_OUT4[86] = GND;
assign RX_BIT_CTRL_OUT4[87] = GND;
assign RX_BIT_CTRL_OUT4[88] = GND;
assign RX_BIT_CTRL_OUT4[89] = GND;
assign RX_BIT_CTRL_OUT4[90] = GND;
assign RX_BIT_CTRL_OUT4[91] = GND;
assign RX_BIT_CTRL_OUT4[92] = GND;
assign RX_BIT_CTRL_OUT4[93] = GND;
assign RX_BIT_CTRL_OUT4[94] = GND;
assign RX_BIT_CTRL_OUT4[95] = GND;
assign RX_BIT_CTRL_OUT4[96] = GND;
assign RX_BIT_CTRL_OUT4[97] = GND;
assign RX_BIT_CTRL_OUT4[98] = GND;
assign RX_BIT_CTRL_OUT4[99] = GND;
assign RX_BIT_CTRL_OUT4[100] = GND;
assign RX_BIT_CTRL_OUT4[101] = GND;
assign RX_BIT_CTRL_OUT4[102] = GND;
assign RX_BIT_CTRL_OUT4[103] = GND;
assign RX_BIT_CTRL_OUT4[104] = GND;
assign RX_BIT_CTRL_OUT4[105] = GND;
assign RX_BIT_CTRL_OUT4[106] = GND;
assign RX_BIT_CTRL_OUT4[107] = GND;
assign RX_BIT_CTRL_OUT4[108] = GND;
assign RX_BIT_CTRL_OUT4[109] = GND;
assign RX_BIT_CTRL_OUT4[110] = GND;
assign RX_BIT_CTRL_OUT4[111] = GND;
assign RX_BIT_CTRL_OUT4[112] = GND;
assign RX_BIT_CTRL_OUT4[113] = GND;
assign RX_BIT_CTRL_OUT4[114] = GND;
assign RX_BIT_CTRL_OUT4[115] = GND;
assign RX_BIT_CTRL_OUT4[116] = GND;
assign RX_BIT_CTRL_OUT4[117] = GND;
assign RX_BIT_CTRL_OUT4[118] = GND;
assign RX_BIT_CTRL_OUT4[119] = GND;
assign RX_BIT_CTRL_OUT4[120] = GND;
assign RX_BIT_CTRL_OUT4[121] = GND;
assign RX_BIT_CTRL_OUT4[122] = GND;
assign RX_BIT_CTRL_OUT4[123] = GND;
assign RX_BIT_CTRL_OUT4[124] = GND;
assign RX_BIT_CTRL_OUT4[125] = GND;
assign RX_BIT_CTRL_OUT4[126] = GND;
assign RX_BIT_CTRL_OUT4[127] = GND;
assign RX_BIT_CTRL_OUT4[128] = GND;
assign RX_BIT_CTRL_OUT4[129] = GND;
assign RX_BIT_CTRL_OUT4[130] = GND;
assign RX_BIT_CTRL_OUT4[131] = GND;
assign RX_BIT_CTRL_OUT4[132] = GND;
assign RX_BIT_CTRL_OUT4[133] = GND;
assign RX_BIT_CTRL_OUT4[134] = GND;
assign RX_BIT_CTRL_OUT4[135] = GND;
assign RX_BIT_CTRL_OUT4[136] = GND;
assign RX_BIT_CTRL_OUT4[137] = GND;
assign RX_BIT_CTRL_OUT4[138] = GND;
assign RX_BIT_CTRL_OUT4[139] = GND;
assign RX_BIT_CTRL_OUT4[140] = GND;
assign RX_BIT_CTRL_OUT4[141] = GND;
assign RX_BIT_CTRL_OUT4[142] = GND;
assign RX_BIT_CTRL_OUT4[143] = GND;
assign RX_BIT_CTRL_OUT4[144] = GND;
assign RX_BIT_CTRL_OUT4[145] = GND;
assign RX_BIT_CTRL_OUT4[146] = GND;
assign RX_BIT_CTRL_OUT4[147] = GND;
assign RX_BIT_CTRL_OUT4[148] = GND;
assign RX_BIT_CTRL_OUT4[149] = GND;
assign RX_BIT_CTRL_OUT4[150] = GND;
assign RX_BIT_CTRL_OUT4[151] = GND;
assign RX_BIT_CTRL_OUT4[152] = GND;
assign RX_BIT_CTRL_OUT4[153] = GND;
assign RX_BIT_CTRL_OUT4[154] = GND;
assign RX_BIT_CTRL_OUT4[155] = GND;
assign RX_BIT_CTRL_OUT4[156] = GND;
assign RX_BIT_CTRL_OUT4[157] = GND;
assign RX_BIT_CTRL_OUT4[158] = GND;
assign RX_BIT_CTRL_OUT4[159] = GND;
assign RX_BIT_CTRL_OUT4[160] = GND;
assign RX_BIT_CTRL_OUT4[161] = GND;
assign RX_BIT_CTRL_OUT4[162] = GND;
assign RX_BIT_CTRL_OUT4[163] = GND;
assign RX_BIT_CTRL_OUT4[164] = GND;
assign RX_BIT_CTRL_OUT4[165] = GND;
assign RX_BIT_CTRL_OUT4[166] = GND;
assign RX_BIT_CTRL_OUT4[167] = GND;
assign RX_BIT_CTRL_OUT4[168] = GND;
assign RX_BIT_CTRL_OUT4[169] = GND;
assign RX_BIT_CTRL_OUT4[170] = GND;
assign RX_BIT_CTRL_OUT4[171] = GND;
assign RX_BIT_CTRL_OUT4[172] = GND;
assign RX_BIT_CTRL_OUT4[173] = GND;
assign RX_BIT_CTRL_OUT4[174] = GND;
assign RX_BIT_CTRL_OUT4[175] = GND;
assign RX_BIT_CTRL_OUT4[176] = GND;
assign RX_BIT_CTRL_OUT4[177] = GND;
assign RX_BIT_CTRL_OUT4[178] = GND;
assign RX_BIT_CTRL_OUT4[179] = GND;
assign RX_BIT_CTRL_OUT4[180] = GND;
assign RX_BIT_CTRL_OUT4[181] = GND;
assign RX_BIT_CTRL_OUT4[182] = GND;
assign RX_BIT_CTRL_OUT4[183] = GND;
assign RX_BIT_CTRL_OUT4[184] = GND;
assign RX_BIT_CTRL_OUT4[185] = GND;
assign RX_BIT_CTRL_OUT4[186] = GND;
assign RX_BIT_CTRL_OUT4[187] = GND;
assign RX_BIT_CTRL_OUT4[188] = GND;
assign RX_BIT_CTRL_OUT4[189] = GND;
assign RX_BIT_CTRL_OUT4[190] = GND;
assign RX_BIT_CTRL_OUT4[191] = GND;
assign RX_BIT_CTRL_OUT4[192] = GND;
assign RX_BIT_CTRL_OUT4[193] = GND;
assign RX_BIT_CTRL_OUT4[194] = GND;
assign RX_BIT_CTRL_OUT4[195] = GND;
assign RX_BIT_CTRL_OUT4[196] = GND;
assign RX_BIT_CTRL_OUT4[197] = GND;
assign RX_BIT_CTRL_OUT4[198] = GND;
assign RX_BIT_CTRL_OUT4[199] = GND;
assign RX_BIT_CTRL_OUT4[200] = GND;
assign RX_BIT_CTRL_OUT4[201] = GND;
assign RX_BIT_CTRL_OUT4[202] = GND;
assign RX_BIT_CTRL_OUT4[203] = GND;
assign RX_BIT_CTRL_OUT4[204] = GND;
assign RX_BIT_CTRL_OUT4[205] = GND;
assign RX_BIT_CTRL_OUT4[206] = GND;
assign RX_BIT_CTRL_OUT4[207] = GND;
assign RX_BIT_CTRL_OUT4[208] = GND;
assign RX_BIT_CTRL_OUT4[209] = GND;
assign RX_BIT_CTRL_OUT4[210] = GND;
assign RX_BIT_CTRL_OUT4[211] = GND;
assign RX_BIT_CTRL_OUT4[212] = GND;
assign RX_BIT_CTRL_OUT4[213] = GND;
assign RX_BIT_CTRL_OUT4[214] = GND;
assign RX_BIT_CTRL_OUT4[215] = GND;
assign RX_BIT_CTRL_OUT4[216] = GND;
assign RX_BIT_CTRL_OUT4[217] = GND;
assign RX_BIT_CTRL_OUT4[218] = GND;
assign RX_BIT_CTRL_OUT4[219] = GND;
assign RX_BIT_CTRL_OUT4[220] = GND;
assign RX_BIT_CTRL_OUT4[221] = GND;
assign RX_BIT_CTRL_OUT4[222] = GND;
assign RX_BIT_CTRL_OUT4[223] = GND;
assign RX_BIT_CTRL_OUT4[224] = GND;
assign RX_BIT_CTRL_OUT4[225] = GND;
assign RX_BIT_CTRL_OUT4[226] = GND;
assign RX_BIT_CTRL_OUT4[227] = GND;
assign RX_BIT_CTRL_OUT4[228] = GND;
assign RX_BIT_CTRL_OUT4[229] = GND;
assign RX_BIT_CTRL_OUT4[230] = GND;
assign RX_BIT_CTRL_OUT4[231] = GND;
assign RX_BIT_CTRL_OUT4[232] = GND;
assign RX_BIT_CTRL_OUT4[233] = GND;
assign RX_BIT_CTRL_OUT4[234] = GND;
assign RX_BIT_CTRL_OUT4[235] = GND;
assign RX_BIT_CTRL_OUT4[236] = GND;
assign RX_BIT_CTRL_OUT4[237] = GND;
assign RX_BIT_CTRL_OUT4[238] = GND;
assign RX_BIT_CTRL_OUT4[239] = GND;
assign RX_BIT_CTRL_OUT4[240] = GND;
assign RX_BIT_CTRL_OUT4[241] = GND;
assign RX_BIT_CTRL_OUT4[242] = GND;
assign RX_BIT_CTRL_OUT4[243] = GND;
assign RX_BIT_CTRL_OUT4[244] = GND;
assign RX_BIT_CTRL_OUT4[245] = GND;
assign RX_BIT_CTRL_OUT4[246] = GND;
assign RX_BIT_CTRL_OUT4[247] = GND;
assign RX_BIT_CTRL_OUT4[248] = GND;
assign RX_BIT_CTRL_OUT4[249] = GND;
assign RX_BIT_CTRL_OUT4[250] = GND;
assign RX_BIT_CTRL_OUT4[251] = GND;
assign RX_BIT_CTRL_OUT4[252] = GND;
assign RX_BIT_CTRL_OUT4[253] = GND;
assign RX_BIT_CTRL_OUT4[254] = GND;
assign RX_BIT_CTRL_OUT4[255] = GND;
assign RX_BIT_CTRL_OUT4[256] = GND;
assign RX_BIT_CTRL_OUT4[257] = GND;
assign RX_BIT_CTRL_OUT4[258] = GND;
assign RX_BIT_CTRL_OUT4[259] = GND;
assign RX_BIT_CTRL_OUT4[260] = GND;
assign RX_BIT_CTRL_OUT4[261] = GND;
assign RX_BIT_CTRL_OUT4[262] = GND;
assign RX_BIT_CTRL_OUT4[263] = GND;
assign RX_BIT_CTRL_OUT4[264] = GND;
assign RX_BIT_CTRL_OUT4[265] = GND;
assign RX_BIT_CTRL_OUT4[266] = GND;
assign RX_BIT_CTRL_OUT4[267] = GND;
assign RX_BIT_CTRL_OUT4[268] = GND;
assign RX_BIT_CTRL_OUT4[269] = GND;
assign RX_BIT_CTRL_OUT4[270] = GND;
assign RX_BIT_CTRL_OUT4[271] = GND;
assign RX_BIT_CTRL_OUT4[272] = GND;
assign RX_BIT_CTRL_OUT4[273] = GND;
assign RX_BIT_CTRL_OUT4[274] = GND;
assign RX_BIT_CTRL_OUT4[275] = GND;
assign RX_BIT_CTRL_OUT4[276] = GND;
assign RX_BIT_CTRL_OUT4[277] = GND;
assign RX_BIT_CTRL_OUT4[278] = GND;
assign RX_BIT_CTRL_OUT4[279] = GND;
assign RX_BIT_CTRL_OUT4[280] = GND;
assign RX_BIT_CTRL_OUT4[281] = GND;
assign RX_BIT_CTRL_OUT4[282] = GND;
assign RX_BIT_CTRL_OUT4[283] = GND;
assign RX_BIT_CTRL_OUT4[284] = GND;
assign RX_BIT_CTRL_OUT4[285] = GND;
assign RX_BIT_CTRL_OUT4[286] = GND;
assign RX_BIT_CTRL_OUT4[287] = GND;
assign RX_BIT_CTRL_OUT4[288] = GND;
assign RX_BIT_CTRL_OUT4[289] = GND;
assign RX_BIT_CTRL_OUT4[290] = GND;
assign RX_BIT_CTRL_OUT4[291] = GND;
assign RX_BIT_CTRL_OUT4[292] = GND;
assign RX_BIT_CTRL_OUT4[293] = GND;
assign RX_BIT_CTRL_OUT4[294] = GND;
assign RX_BIT_CTRL_OUT4[295] = GND;
assign RX_BIT_CTRL_OUT4[296] = GND;
assign RX_BIT_CTRL_OUT4[297] = GND;
assign RX_BIT_CTRL_OUT4[298] = GND;
assign RX_BIT_CTRL_OUT4[299] = GND;
assign RX_BIT_CTRL_OUT4[300] = GND;
assign RX_BIT_CTRL_OUT4[301] = GND;
assign RX_BIT_CTRL_OUT4[302] = GND;
assign RX_BIT_CTRL_OUT4[303] = GND;
assign RX_BIT_CTRL_OUT4[304] = GND;
assign RX_BIT_CTRL_OUT4[305] = GND;
assign RX_BIT_CTRL_OUT4[306] = GND;
assign RX_BIT_CTRL_OUT4[307] = GND;
assign RX_BIT_CTRL_OUT4[308] = GND;
assign RX_BIT_CTRL_OUT4[309] = GND;
assign RX_BIT_CTRL_OUT4[310] = GND;
assign RX_BIT_CTRL_OUT4[311] = GND;
assign RX_BIT_CTRL_OUT4[312] = GND;
assign RX_BIT_CTRL_OUT4[313] = GND;
assign RX_BIT_CTRL_OUT4[314] = GND;
assign RX_BIT_CTRL_OUT4[315] = GND;
assign RX_BIT_CTRL_OUT4[316] = GND;
assign RX_BIT_CTRL_OUT4[317] = GND;
assign RX_BIT_CTRL_OUT4[318] = GND;
assign RX_BIT_CTRL_OUT4[319] = GND;
assign RX_BIT_CTRL_OUT5[0] = GND;
assign RX_BIT_CTRL_OUT5[1] = GND;
assign RX_BIT_CTRL_OUT5[2] = GND;
assign RX_BIT_CTRL_OUT5[3] = GND;
assign RX_BIT_CTRL_OUT5[4] = GND;
assign RX_BIT_CTRL_OUT5[5] = GND;
assign RX_BIT_CTRL_OUT5[6] = GND;
assign RX_BIT_CTRL_OUT5[7] = GND;
assign RX_BIT_CTRL_OUT5[8] = GND;
assign RX_BIT_CTRL_OUT5[9] = GND;
assign RX_BIT_CTRL_OUT5[10] = GND;
assign RX_BIT_CTRL_OUT5[11] = GND;
assign RX_BIT_CTRL_OUT5[12] = GND;
assign RX_BIT_CTRL_OUT5[13] = GND;
assign RX_BIT_CTRL_OUT5[14] = GND;
assign RX_BIT_CTRL_OUT5[15] = GND;
assign RX_BIT_CTRL_OUT5[16] = GND;
assign RX_BIT_CTRL_OUT5[17] = GND;
assign RX_BIT_CTRL_OUT5[18] = GND;
assign RX_BIT_CTRL_OUT5[19] = GND;
assign RX_BIT_CTRL_OUT5[20] = GND;
assign RX_BIT_CTRL_OUT5[21] = GND;
assign RX_BIT_CTRL_OUT5[22] = GND;
assign RX_BIT_CTRL_OUT5[23] = GND;
assign RX_BIT_CTRL_OUT5[24] = GND;
assign RX_BIT_CTRL_OUT5[25] = GND;
assign RX_BIT_CTRL_OUT5[26] = GND;
assign RX_BIT_CTRL_OUT5[27] = GND;
assign RX_BIT_CTRL_OUT5[28] = GND;
assign RX_BIT_CTRL_OUT5[29] = GND;
assign RX_BIT_CTRL_OUT5[30] = GND;
assign RX_BIT_CTRL_OUT5[31] = GND;
assign RX_BIT_CTRL_OUT5[32] = GND;
assign RX_BIT_CTRL_OUT5[33] = GND;
assign RX_BIT_CTRL_OUT5[34] = GND;
assign RX_BIT_CTRL_OUT5[35] = GND;
assign RX_BIT_CTRL_OUT5[36] = GND;
assign RX_BIT_CTRL_OUT5[37] = GND;
assign RX_BIT_CTRL_OUT5[38] = GND;
assign RX_BIT_CTRL_OUT5[39] = GND;
assign RX_BIT_CTRL_OUT5[40] = GND;
assign RX_BIT_CTRL_OUT5[41] = GND;
assign RX_BIT_CTRL_OUT5[42] = GND;
assign RX_BIT_CTRL_OUT5[43] = GND;
assign RX_BIT_CTRL_OUT5[44] = GND;
assign RX_BIT_CTRL_OUT5[45] = GND;
assign RX_BIT_CTRL_OUT5[46] = GND;
assign RX_BIT_CTRL_OUT5[47] = GND;
assign RX_BIT_CTRL_OUT5[48] = GND;
assign RX_BIT_CTRL_OUT5[49] = GND;
assign RX_BIT_CTRL_OUT5[50] = GND;
assign RX_BIT_CTRL_OUT5[51] = GND;
assign RX_BIT_CTRL_OUT5[52] = GND;
assign RX_BIT_CTRL_OUT5[53] = GND;
assign RX_BIT_CTRL_OUT5[54] = GND;
assign RX_BIT_CTRL_OUT5[55] = GND;
assign RX_BIT_CTRL_OUT5[56] = GND;
assign RX_BIT_CTRL_OUT5[57] = GND;
assign RX_BIT_CTRL_OUT5[58] = GND;
assign RX_BIT_CTRL_OUT5[59] = GND;
assign RX_BIT_CTRL_OUT5[60] = GND;
assign RX_BIT_CTRL_OUT5[61] = GND;
assign RX_BIT_CTRL_OUT5[62] = GND;
assign RX_BIT_CTRL_OUT5[63] = GND;
assign RX_BIT_CTRL_OUT5[64] = GND;
assign RX_BIT_CTRL_OUT5[65] = GND;
assign RX_BIT_CTRL_OUT5[66] = GND;
assign RX_BIT_CTRL_OUT5[67] = GND;
assign RX_BIT_CTRL_OUT5[68] = GND;
assign RX_BIT_CTRL_OUT5[69] = GND;
assign RX_BIT_CTRL_OUT5[70] = GND;
assign RX_BIT_CTRL_OUT5[71] = GND;
assign RX_BIT_CTRL_OUT5[72] = GND;
assign RX_BIT_CTRL_OUT5[73] = GND;
assign RX_BIT_CTRL_OUT5[74] = GND;
assign RX_BIT_CTRL_OUT5[75] = GND;
assign RX_BIT_CTRL_OUT5[76] = GND;
assign RX_BIT_CTRL_OUT5[77] = GND;
assign RX_BIT_CTRL_OUT5[78] = GND;
assign RX_BIT_CTRL_OUT5[79] = GND;
assign RX_BIT_CTRL_OUT5[80] = GND;
assign RX_BIT_CTRL_OUT5[81] = GND;
assign RX_BIT_CTRL_OUT5[82] = GND;
assign RX_BIT_CTRL_OUT5[83] = GND;
assign RX_BIT_CTRL_OUT5[84] = GND;
assign RX_BIT_CTRL_OUT5[85] = GND;
assign RX_BIT_CTRL_OUT5[86] = GND;
assign RX_BIT_CTRL_OUT5[87] = GND;
assign RX_BIT_CTRL_OUT5[88] = GND;
assign RX_BIT_CTRL_OUT5[89] = GND;
assign RX_BIT_CTRL_OUT5[90] = GND;
assign RX_BIT_CTRL_OUT5[91] = GND;
assign RX_BIT_CTRL_OUT5[92] = GND;
assign RX_BIT_CTRL_OUT5[93] = GND;
assign RX_BIT_CTRL_OUT5[94] = GND;
assign RX_BIT_CTRL_OUT5[95] = GND;
assign RX_BIT_CTRL_OUT5[96] = GND;
assign RX_BIT_CTRL_OUT5[97] = GND;
assign RX_BIT_CTRL_OUT5[98] = GND;
assign RX_BIT_CTRL_OUT5[99] = GND;
assign RX_BIT_CTRL_OUT5[100] = GND;
assign RX_BIT_CTRL_OUT5[101] = GND;
assign RX_BIT_CTRL_OUT5[102] = GND;
assign RX_BIT_CTRL_OUT5[103] = GND;
assign RX_BIT_CTRL_OUT5[104] = GND;
assign RX_BIT_CTRL_OUT5[105] = GND;
assign RX_BIT_CTRL_OUT5[106] = GND;
assign RX_BIT_CTRL_OUT5[107] = GND;
assign RX_BIT_CTRL_OUT5[108] = GND;
assign RX_BIT_CTRL_OUT5[109] = GND;
assign RX_BIT_CTRL_OUT5[110] = GND;
assign RX_BIT_CTRL_OUT5[111] = GND;
assign RX_BIT_CTRL_OUT5[112] = GND;
assign RX_BIT_CTRL_OUT5[113] = GND;
assign RX_BIT_CTRL_OUT5[114] = GND;
assign RX_BIT_CTRL_OUT5[115] = GND;
assign RX_BIT_CTRL_OUT5[116] = GND;
assign RX_BIT_CTRL_OUT5[117] = GND;
assign RX_BIT_CTRL_OUT5[118] = GND;
assign RX_BIT_CTRL_OUT5[119] = GND;
assign RX_BIT_CTRL_OUT5[120] = GND;
assign RX_BIT_CTRL_OUT5[121] = GND;
assign RX_BIT_CTRL_OUT5[122] = GND;
assign RX_BIT_CTRL_OUT5[123] = GND;
assign RX_BIT_CTRL_OUT5[124] = GND;
assign RX_BIT_CTRL_OUT5[125] = GND;
assign RX_BIT_CTRL_OUT5[126] = GND;
assign RX_BIT_CTRL_OUT5[127] = GND;
assign RX_BIT_CTRL_OUT5[128] = GND;
assign RX_BIT_CTRL_OUT5[129] = GND;
assign RX_BIT_CTRL_OUT5[130] = GND;
assign RX_BIT_CTRL_OUT5[131] = GND;
assign RX_BIT_CTRL_OUT5[132] = GND;
assign RX_BIT_CTRL_OUT5[133] = GND;
assign RX_BIT_CTRL_OUT5[134] = GND;
assign RX_BIT_CTRL_OUT5[135] = GND;
assign RX_BIT_CTRL_OUT5[136] = GND;
assign RX_BIT_CTRL_OUT5[137] = GND;
assign RX_BIT_CTRL_OUT5[138] = GND;
assign RX_BIT_CTRL_OUT5[139] = GND;
assign RX_BIT_CTRL_OUT5[140] = GND;
assign RX_BIT_CTRL_OUT5[141] = GND;
assign RX_BIT_CTRL_OUT5[142] = GND;
assign RX_BIT_CTRL_OUT5[143] = GND;
assign RX_BIT_CTRL_OUT5[144] = GND;
assign RX_BIT_CTRL_OUT5[145] = GND;
assign RX_BIT_CTRL_OUT5[146] = GND;
assign RX_BIT_CTRL_OUT5[147] = GND;
assign RX_BIT_CTRL_OUT5[148] = GND;
assign RX_BIT_CTRL_OUT5[149] = GND;
assign RX_BIT_CTRL_OUT5[150] = GND;
assign RX_BIT_CTRL_OUT5[151] = GND;
assign RX_BIT_CTRL_OUT5[152] = GND;
assign RX_BIT_CTRL_OUT5[153] = GND;
assign RX_BIT_CTRL_OUT5[154] = GND;
assign RX_BIT_CTRL_OUT5[155] = GND;
assign RX_BIT_CTRL_OUT5[156] = GND;
assign RX_BIT_CTRL_OUT5[157] = GND;
assign RX_BIT_CTRL_OUT5[158] = GND;
assign RX_BIT_CTRL_OUT5[159] = GND;
assign RX_BIT_CTRL_OUT5[160] = GND;
assign RX_BIT_CTRL_OUT5[161] = GND;
assign RX_BIT_CTRL_OUT5[162] = GND;
assign RX_BIT_CTRL_OUT5[163] = GND;
assign RX_BIT_CTRL_OUT5[164] = GND;
assign RX_BIT_CTRL_OUT5[165] = GND;
assign RX_BIT_CTRL_OUT5[166] = GND;
assign RX_BIT_CTRL_OUT5[167] = GND;
assign RX_BIT_CTRL_OUT5[168] = GND;
assign RX_BIT_CTRL_OUT5[169] = GND;
assign RX_BIT_CTRL_OUT5[170] = GND;
assign RX_BIT_CTRL_OUT5[171] = GND;
assign RX_BIT_CTRL_OUT5[172] = GND;
assign RX_BIT_CTRL_OUT5[173] = GND;
assign RX_BIT_CTRL_OUT5[174] = GND;
assign RX_BIT_CTRL_OUT5[175] = GND;
assign RX_BIT_CTRL_OUT5[176] = GND;
assign RX_BIT_CTRL_OUT5[177] = GND;
assign RX_BIT_CTRL_OUT5[178] = GND;
assign RX_BIT_CTRL_OUT5[179] = GND;
assign RX_BIT_CTRL_OUT5[180] = GND;
assign RX_BIT_CTRL_OUT5[181] = GND;
assign RX_BIT_CTRL_OUT5[182] = GND;
assign RX_BIT_CTRL_OUT5[183] = GND;
assign RX_BIT_CTRL_OUT5[184] = GND;
assign RX_BIT_CTRL_OUT5[185] = GND;
assign RX_BIT_CTRL_OUT5[186] = GND;
assign RX_BIT_CTRL_OUT5[187] = GND;
assign RX_BIT_CTRL_OUT5[188] = GND;
assign RX_BIT_CTRL_OUT5[189] = GND;
assign RX_BIT_CTRL_OUT5[190] = GND;
assign RX_BIT_CTRL_OUT5[191] = GND;
assign RX_BIT_CTRL_OUT5[192] = GND;
assign RX_BIT_CTRL_OUT5[193] = GND;
assign RX_BIT_CTRL_OUT5[194] = GND;
assign RX_BIT_CTRL_OUT5[195] = GND;
assign RX_BIT_CTRL_OUT5[196] = GND;
assign RX_BIT_CTRL_OUT5[197] = GND;
assign RX_BIT_CTRL_OUT5[198] = GND;
assign RX_BIT_CTRL_OUT5[199] = GND;
assign RX_BIT_CTRL_OUT5[200] = GND;
assign RX_BIT_CTRL_OUT5[201] = GND;
assign RX_BIT_CTRL_OUT5[202] = GND;
assign RX_BIT_CTRL_OUT5[203] = GND;
assign RX_BIT_CTRL_OUT5[204] = GND;
assign RX_BIT_CTRL_OUT5[205] = GND;
assign RX_BIT_CTRL_OUT5[206] = GND;
assign RX_BIT_CTRL_OUT5[207] = GND;
assign RX_BIT_CTRL_OUT5[208] = GND;
assign RX_BIT_CTRL_OUT5[209] = GND;
assign RX_BIT_CTRL_OUT5[210] = GND;
assign RX_BIT_CTRL_OUT5[211] = GND;
assign RX_BIT_CTRL_OUT5[212] = GND;
assign RX_BIT_CTRL_OUT5[213] = GND;
assign RX_BIT_CTRL_OUT5[214] = GND;
assign RX_BIT_CTRL_OUT5[215] = GND;
assign RX_BIT_CTRL_OUT5[216] = GND;
assign RX_BIT_CTRL_OUT5[217] = GND;
assign RX_BIT_CTRL_OUT5[218] = GND;
assign RX_BIT_CTRL_OUT5[219] = GND;
assign RX_BIT_CTRL_OUT5[220] = GND;
assign RX_BIT_CTRL_OUT5[221] = GND;
assign RX_BIT_CTRL_OUT5[222] = GND;
assign RX_BIT_CTRL_OUT5[223] = GND;
assign RX_BIT_CTRL_OUT5[224] = GND;
assign RX_BIT_CTRL_OUT5[225] = GND;
assign RX_BIT_CTRL_OUT5[226] = GND;
assign RX_BIT_CTRL_OUT5[227] = GND;
assign RX_BIT_CTRL_OUT5[228] = GND;
assign RX_BIT_CTRL_OUT5[229] = GND;
assign RX_BIT_CTRL_OUT5[230] = GND;
assign RX_BIT_CTRL_OUT5[231] = GND;
assign RX_BIT_CTRL_OUT5[232] = GND;
assign RX_BIT_CTRL_OUT5[233] = GND;
assign RX_BIT_CTRL_OUT5[234] = GND;
assign RX_BIT_CTRL_OUT5[235] = GND;
assign RX_BIT_CTRL_OUT5[236] = GND;
assign RX_BIT_CTRL_OUT5[237] = GND;
assign RX_BIT_CTRL_OUT5[238] = GND;
assign RX_BIT_CTRL_OUT5[239] = GND;
assign RX_BIT_CTRL_OUT5[240] = GND;
assign RX_BIT_CTRL_OUT5[241] = GND;
assign RX_BIT_CTRL_OUT5[242] = GND;
assign RX_BIT_CTRL_OUT5[243] = GND;
assign RX_BIT_CTRL_OUT5[244] = GND;
assign RX_BIT_CTRL_OUT5[245] = GND;
assign RX_BIT_CTRL_OUT5[246] = GND;
assign RX_BIT_CTRL_OUT5[247] = GND;
assign RX_BIT_CTRL_OUT5[248] = GND;
assign RX_BIT_CTRL_OUT5[249] = GND;
assign RX_BIT_CTRL_OUT5[250] = GND;
assign RX_BIT_CTRL_OUT5[251] = GND;
assign RX_BIT_CTRL_OUT5[252] = GND;
assign RX_BIT_CTRL_OUT5[253] = GND;
assign RX_BIT_CTRL_OUT5[254] = GND;
assign RX_BIT_CTRL_OUT5[255] = GND;
assign RX_BIT_CTRL_OUT5[256] = GND;
assign RX_BIT_CTRL_OUT5[257] = GND;
assign RX_BIT_CTRL_OUT5[258] = GND;
assign RX_BIT_CTRL_OUT5[259] = GND;
assign RX_BIT_CTRL_OUT5[260] = GND;
assign RX_BIT_CTRL_OUT5[261] = GND;
assign RX_BIT_CTRL_OUT5[262] = GND;
assign RX_BIT_CTRL_OUT5[263] = GND;
assign RX_BIT_CTRL_OUT5[264] = GND;
assign RX_BIT_CTRL_OUT5[265] = GND;
assign RX_BIT_CTRL_OUT5[266] = GND;
assign RX_BIT_CTRL_OUT5[267] = GND;
assign RX_BIT_CTRL_OUT5[268] = GND;
assign RX_BIT_CTRL_OUT5[269] = GND;
assign RX_BIT_CTRL_OUT5[270] = GND;
assign RX_BIT_CTRL_OUT5[271] = GND;
assign RX_BIT_CTRL_OUT5[272] = GND;
assign RX_BIT_CTRL_OUT5[273] = GND;
assign RX_BIT_CTRL_OUT5[274] = GND;
assign RX_BIT_CTRL_OUT5[275] = GND;
assign RX_BIT_CTRL_OUT5[276] = GND;
assign RX_BIT_CTRL_OUT5[277] = GND;
assign RX_BIT_CTRL_OUT5[278] = GND;
assign RX_BIT_CTRL_OUT5[279] = GND;
assign RX_BIT_CTRL_OUT5[280] = GND;
assign RX_BIT_CTRL_OUT5[281] = GND;
assign RX_BIT_CTRL_OUT5[282] = GND;
assign RX_BIT_CTRL_OUT5[283] = GND;
assign RX_BIT_CTRL_OUT5[284] = GND;
assign RX_BIT_CTRL_OUT5[285] = GND;
assign RX_BIT_CTRL_OUT5[286] = GND;
assign RX_BIT_CTRL_OUT5[287] = GND;
assign RX_BIT_CTRL_OUT5[288] = GND;
assign RX_BIT_CTRL_OUT5[289] = GND;
assign RX_BIT_CTRL_OUT5[290] = GND;
assign RX_BIT_CTRL_OUT5[291] = GND;
assign RX_BIT_CTRL_OUT5[292] = GND;
assign RX_BIT_CTRL_OUT5[293] = GND;
assign RX_BIT_CTRL_OUT5[294] = GND;
assign RX_BIT_CTRL_OUT5[295] = GND;
assign RX_BIT_CTRL_OUT5[296] = GND;
assign RX_BIT_CTRL_OUT5[297] = GND;
assign RX_BIT_CTRL_OUT5[298] = GND;
assign RX_BIT_CTRL_OUT5[299] = GND;
assign RX_BIT_CTRL_OUT5[300] = GND;
assign RX_BIT_CTRL_OUT5[301] = GND;
assign RX_BIT_CTRL_OUT5[302] = GND;
assign RX_BIT_CTRL_OUT5[303] = GND;
assign RX_BIT_CTRL_OUT5[304] = GND;
assign RX_BIT_CTRL_OUT5[305] = GND;
assign RX_BIT_CTRL_OUT5[306] = GND;
assign RX_BIT_CTRL_OUT5[307] = GND;
assign RX_BIT_CTRL_OUT5[308] = GND;
assign RX_BIT_CTRL_OUT5[309] = GND;
assign RX_BIT_CTRL_OUT5[310] = GND;
assign RX_BIT_CTRL_OUT5[311] = GND;
assign RX_BIT_CTRL_OUT5[312] = GND;
assign RX_BIT_CTRL_OUT5[313] = GND;
assign RX_BIT_CTRL_OUT5[314] = GND;
assign RX_BIT_CTRL_OUT5[315] = GND;
assign RX_BIT_CTRL_OUT5[316] = GND;
assign RX_BIT_CTRL_OUT5[317] = GND;
assign RX_BIT_CTRL_OUT5[318] = GND;
assign RX_BIT_CTRL_OUT5[319] = GND;
assign RX_BIT_CTRL_OUT6[0] = GND;
assign RX_BIT_CTRL_OUT6[1] = GND;
assign RX_BIT_CTRL_OUT6[2] = GND;
assign RX_BIT_CTRL_OUT6[3] = GND;
assign RX_BIT_CTRL_OUT6[4] = GND;
assign RX_BIT_CTRL_OUT6[5] = GND;
assign RX_BIT_CTRL_OUT6[6] = GND;
assign RX_BIT_CTRL_OUT6[7] = GND;
assign RX_BIT_CTRL_OUT6[8] = GND;
assign RX_BIT_CTRL_OUT6[9] = GND;
assign RX_BIT_CTRL_OUT6[10] = GND;
assign RX_BIT_CTRL_OUT6[11] = GND;
assign RX_BIT_CTRL_OUT6[12] = GND;
assign RX_BIT_CTRL_OUT6[13] = GND;
assign RX_BIT_CTRL_OUT6[14] = GND;
assign RX_BIT_CTRL_OUT6[15] = GND;
assign RX_BIT_CTRL_OUT6[16] = GND;
assign RX_BIT_CTRL_OUT6[17] = GND;
assign RX_BIT_CTRL_OUT6[18] = GND;
assign RX_BIT_CTRL_OUT6[19] = GND;
assign RX_BIT_CTRL_OUT6[20] = GND;
assign RX_BIT_CTRL_OUT6[21] = GND;
assign RX_BIT_CTRL_OUT6[22] = GND;
assign RX_BIT_CTRL_OUT6[23] = GND;
assign RX_BIT_CTRL_OUT6[24] = GND;
assign RX_BIT_CTRL_OUT6[25] = GND;
assign RX_BIT_CTRL_OUT6[26] = GND;
assign RX_BIT_CTRL_OUT6[27] = GND;
assign RX_BIT_CTRL_OUT6[28] = GND;
assign RX_BIT_CTRL_OUT6[29] = GND;
assign RX_BIT_CTRL_OUT6[30] = GND;
assign RX_BIT_CTRL_OUT6[31] = GND;
assign RX_BIT_CTRL_OUT6[32] = GND;
assign RX_BIT_CTRL_OUT6[33] = GND;
assign RX_BIT_CTRL_OUT6[34] = GND;
assign RX_BIT_CTRL_OUT6[35] = GND;
assign RX_BIT_CTRL_OUT6[36] = GND;
assign RX_BIT_CTRL_OUT6[37] = GND;
assign RX_BIT_CTRL_OUT6[38] = GND;
assign RX_BIT_CTRL_OUT6[39] = GND;
assign RX_BIT_CTRL_OUT6[40] = GND;
assign RX_BIT_CTRL_OUT6[41] = GND;
assign RX_BIT_CTRL_OUT6[42] = GND;
assign RX_BIT_CTRL_OUT6[43] = GND;
assign RX_BIT_CTRL_OUT6[44] = GND;
assign RX_BIT_CTRL_OUT6[45] = GND;
assign RX_BIT_CTRL_OUT6[46] = GND;
assign RX_BIT_CTRL_OUT6[47] = GND;
assign RX_BIT_CTRL_OUT6[48] = GND;
assign RX_BIT_CTRL_OUT6[49] = GND;
assign RX_BIT_CTRL_OUT6[50] = GND;
assign RX_BIT_CTRL_OUT6[51] = GND;
assign RX_BIT_CTRL_OUT6[52] = GND;
assign RX_BIT_CTRL_OUT6[53] = GND;
assign RX_BIT_CTRL_OUT6[54] = GND;
assign RX_BIT_CTRL_OUT6[55] = GND;
assign RX_BIT_CTRL_OUT6[56] = GND;
assign RX_BIT_CTRL_OUT6[57] = GND;
assign RX_BIT_CTRL_OUT6[58] = GND;
assign RX_BIT_CTRL_OUT6[59] = GND;
assign RX_BIT_CTRL_OUT6[60] = GND;
assign RX_BIT_CTRL_OUT6[61] = GND;
assign RX_BIT_CTRL_OUT6[62] = GND;
assign RX_BIT_CTRL_OUT6[63] = GND;
assign RX_BIT_CTRL_OUT6[64] = GND;
assign RX_BIT_CTRL_OUT6[65] = GND;
assign RX_BIT_CTRL_OUT6[66] = GND;
assign RX_BIT_CTRL_OUT6[67] = GND;
assign RX_BIT_CTRL_OUT6[68] = GND;
assign RX_BIT_CTRL_OUT6[69] = GND;
assign RX_BIT_CTRL_OUT6[70] = GND;
assign RX_BIT_CTRL_OUT6[71] = GND;
assign RX_BIT_CTRL_OUT6[72] = GND;
assign RX_BIT_CTRL_OUT6[73] = GND;
assign RX_BIT_CTRL_OUT6[74] = GND;
assign RX_BIT_CTRL_OUT6[75] = GND;
assign RX_BIT_CTRL_OUT6[76] = GND;
assign RX_BIT_CTRL_OUT6[77] = GND;
assign RX_BIT_CTRL_OUT6[78] = GND;
assign RX_BIT_CTRL_OUT6[79] = GND;
assign RX_BIT_CTRL_OUT6[80] = GND;
assign RX_BIT_CTRL_OUT6[81] = GND;
assign RX_BIT_CTRL_OUT6[82] = GND;
assign RX_BIT_CTRL_OUT6[83] = GND;
assign RX_BIT_CTRL_OUT6[84] = GND;
assign RX_BIT_CTRL_OUT6[85] = GND;
assign RX_BIT_CTRL_OUT6[86] = GND;
assign RX_BIT_CTRL_OUT6[87] = GND;
assign RX_BIT_CTRL_OUT6[88] = GND;
assign RX_BIT_CTRL_OUT6[89] = GND;
assign RX_BIT_CTRL_OUT6[90] = GND;
assign RX_BIT_CTRL_OUT6[91] = GND;
assign RX_BIT_CTRL_OUT6[92] = GND;
assign RX_BIT_CTRL_OUT6[93] = GND;
assign RX_BIT_CTRL_OUT6[94] = GND;
assign RX_BIT_CTRL_OUT6[95] = GND;
assign RX_BIT_CTRL_OUT6[96] = GND;
assign RX_BIT_CTRL_OUT6[97] = GND;
assign RX_BIT_CTRL_OUT6[98] = GND;
assign RX_BIT_CTRL_OUT6[99] = GND;
assign RX_BIT_CTRL_OUT6[100] = GND;
assign RX_BIT_CTRL_OUT6[101] = GND;
assign RX_BIT_CTRL_OUT6[102] = GND;
assign RX_BIT_CTRL_OUT6[103] = GND;
assign RX_BIT_CTRL_OUT6[104] = GND;
assign RX_BIT_CTRL_OUT6[105] = GND;
assign RX_BIT_CTRL_OUT6[106] = GND;
assign RX_BIT_CTRL_OUT6[107] = GND;
assign RX_BIT_CTRL_OUT6[108] = GND;
assign RX_BIT_CTRL_OUT6[109] = GND;
assign RX_BIT_CTRL_OUT6[110] = GND;
assign RX_BIT_CTRL_OUT6[111] = GND;
assign RX_BIT_CTRL_OUT6[112] = GND;
assign RX_BIT_CTRL_OUT6[113] = GND;
assign RX_BIT_CTRL_OUT6[114] = GND;
assign RX_BIT_CTRL_OUT6[115] = GND;
assign RX_BIT_CTRL_OUT6[116] = GND;
assign RX_BIT_CTRL_OUT6[117] = GND;
assign RX_BIT_CTRL_OUT6[118] = GND;
assign RX_BIT_CTRL_OUT6[119] = GND;
assign RX_BIT_CTRL_OUT6[120] = GND;
assign RX_BIT_CTRL_OUT6[121] = GND;
assign RX_BIT_CTRL_OUT6[122] = GND;
assign RX_BIT_CTRL_OUT6[123] = GND;
assign RX_BIT_CTRL_OUT6[124] = GND;
assign RX_BIT_CTRL_OUT6[125] = GND;
assign RX_BIT_CTRL_OUT6[126] = GND;
assign RX_BIT_CTRL_OUT6[127] = GND;
assign RX_BIT_CTRL_OUT6[128] = GND;
assign RX_BIT_CTRL_OUT6[129] = GND;
assign RX_BIT_CTRL_OUT6[130] = GND;
assign RX_BIT_CTRL_OUT6[131] = GND;
assign RX_BIT_CTRL_OUT6[132] = GND;
assign RX_BIT_CTRL_OUT6[133] = GND;
assign RX_BIT_CTRL_OUT6[134] = GND;
assign RX_BIT_CTRL_OUT6[135] = GND;
assign RX_BIT_CTRL_OUT6[136] = GND;
assign RX_BIT_CTRL_OUT6[137] = GND;
assign RX_BIT_CTRL_OUT6[138] = GND;
assign RX_BIT_CTRL_OUT6[139] = GND;
assign RX_BIT_CTRL_OUT6[140] = GND;
assign RX_BIT_CTRL_OUT6[141] = GND;
assign RX_BIT_CTRL_OUT6[142] = GND;
assign RX_BIT_CTRL_OUT6[143] = GND;
assign RX_BIT_CTRL_OUT6[144] = GND;
assign RX_BIT_CTRL_OUT6[145] = GND;
assign RX_BIT_CTRL_OUT6[146] = GND;
assign RX_BIT_CTRL_OUT6[147] = GND;
assign RX_BIT_CTRL_OUT6[148] = GND;
assign RX_BIT_CTRL_OUT6[149] = GND;
assign RX_BIT_CTRL_OUT6[150] = GND;
assign RX_BIT_CTRL_OUT6[151] = GND;
assign RX_BIT_CTRL_OUT6[152] = GND;
assign RX_BIT_CTRL_OUT6[153] = GND;
assign RX_BIT_CTRL_OUT6[154] = GND;
assign RX_BIT_CTRL_OUT6[155] = GND;
assign RX_BIT_CTRL_OUT6[156] = GND;
assign RX_BIT_CTRL_OUT6[157] = GND;
assign RX_BIT_CTRL_OUT6[158] = GND;
assign RX_BIT_CTRL_OUT6[159] = GND;
assign RX_BIT_CTRL_OUT6[160] = GND;
assign RX_BIT_CTRL_OUT6[161] = GND;
assign RX_BIT_CTRL_OUT6[162] = GND;
assign RX_BIT_CTRL_OUT6[163] = GND;
assign RX_BIT_CTRL_OUT6[164] = GND;
assign RX_BIT_CTRL_OUT6[165] = GND;
assign RX_BIT_CTRL_OUT6[166] = GND;
assign RX_BIT_CTRL_OUT6[167] = GND;
assign RX_BIT_CTRL_OUT6[168] = GND;
assign RX_BIT_CTRL_OUT6[169] = GND;
assign RX_BIT_CTRL_OUT6[170] = GND;
assign RX_BIT_CTRL_OUT6[171] = GND;
assign RX_BIT_CTRL_OUT6[172] = GND;
assign RX_BIT_CTRL_OUT6[173] = GND;
assign RX_BIT_CTRL_OUT6[174] = GND;
assign RX_BIT_CTRL_OUT6[175] = GND;
assign RX_BIT_CTRL_OUT6[176] = GND;
assign RX_BIT_CTRL_OUT6[177] = GND;
assign RX_BIT_CTRL_OUT6[178] = GND;
assign RX_BIT_CTRL_OUT6[179] = GND;
assign RX_BIT_CTRL_OUT6[180] = GND;
assign RX_BIT_CTRL_OUT6[181] = GND;
assign RX_BIT_CTRL_OUT6[182] = GND;
assign RX_BIT_CTRL_OUT6[183] = GND;
assign RX_BIT_CTRL_OUT6[184] = GND;
assign RX_BIT_CTRL_OUT6[185] = GND;
assign RX_BIT_CTRL_OUT6[186] = GND;
assign RX_BIT_CTRL_OUT6[187] = GND;
assign RX_BIT_CTRL_OUT6[188] = GND;
assign RX_BIT_CTRL_OUT6[189] = GND;
assign RX_BIT_CTRL_OUT6[190] = GND;
assign RX_BIT_CTRL_OUT6[191] = GND;
assign RX_BIT_CTRL_OUT6[192] = GND;
assign RX_BIT_CTRL_OUT6[193] = GND;
assign RX_BIT_CTRL_OUT6[194] = GND;
assign RX_BIT_CTRL_OUT6[195] = GND;
assign RX_BIT_CTRL_OUT6[196] = GND;
assign RX_BIT_CTRL_OUT6[197] = GND;
assign RX_BIT_CTRL_OUT6[198] = GND;
assign RX_BIT_CTRL_OUT6[199] = GND;
assign RX_BIT_CTRL_OUT6[200] = GND;
assign RX_BIT_CTRL_OUT6[201] = GND;
assign RX_BIT_CTRL_OUT6[202] = GND;
assign RX_BIT_CTRL_OUT6[203] = GND;
assign RX_BIT_CTRL_OUT6[204] = GND;
assign RX_BIT_CTRL_OUT6[205] = GND;
assign RX_BIT_CTRL_OUT6[206] = GND;
assign RX_BIT_CTRL_OUT6[207] = GND;
assign RX_BIT_CTRL_OUT6[208] = GND;
assign RX_BIT_CTRL_OUT6[209] = GND;
assign RX_BIT_CTRL_OUT6[210] = GND;
assign RX_BIT_CTRL_OUT6[211] = GND;
assign RX_BIT_CTRL_OUT6[212] = GND;
assign RX_BIT_CTRL_OUT6[213] = GND;
assign RX_BIT_CTRL_OUT6[214] = GND;
assign RX_BIT_CTRL_OUT6[215] = GND;
assign RX_BIT_CTRL_OUT6[216] = GND;
assign RX_BIT_CTRL_OUT6[217] = GND;
assign RX_BIT_CTRL_OUT6[218] = GND;
assign RX_BIT_CTRL_OUT6[219] = GND;
assign RX_BIT_CTRL_OUT6[220] = GND;
assign RX_BIT_CTRL_OUT6[221] = GND;
assign RX_BIT_CTRL_OUT6[222] = GND;
assign RX_BIT_CTRL_OUT6[223] = GND;
assign RX_BIT_CTRL_OUT6[224] = GND;
assign RX_BIT_CTRL_OUT6[225] = GND;
assign RX_BIT_CTRL_OUT6[226] = GND;
assign RX_BIT_CTRL_OUT6[227] = GND;
assign RX_BIT_CTRL_OUT6[228] = GND;
assign RX_BIT_CTRL_OUT6[229] = GND;
assign RX_BIT_CTRL_OUT6[230] = GND;
assign RX_BIT_CTRL_OUT6[231] = GND;
assign RX_BIT_CTRL_OUT6[232] = GND;
assign RX_BIT_CTRL_OUT6[233] = GND;
assign RX_BIT_CTRL_OUT6[234] = GND;
assign RX_BIT_CTRL_OUT6[235] = GND;
assign RX_BIT_CTRL_OUT6[236] = GND;
assign RX_BIT_CTRL_OUT6[237] = GND;
assign RX_BIT_CTRL_OUT6[238] = GND;
assign RX_BIT_CTRL_OUT6[239] = GND;
assign RX_BIT_CTRL_OUT6[240] = GND;
assign RX_BIT_CTRL_OUT6[241] = GND;
assign RX_BIT_CTRL_OUT6[242] = GND;
assign RX_BIT_CTRL_OUT6[243] = GND;
assign RX_BIT_CTRL_OUT6[244] = GND;
assign RX_BIT_CTRL_OUT6[245] = GND;
assign RX_BIT_CTRL_OUT6[246] = GND;
assign RX_BIT_CTRL_OUT6[247] = GND;
assign RX_BIT_CTRL_OUT6[248] = GND;
assign RX_BIT_CTRL_OUT6[249] = GND;
assign RX_BIT_CTRL_OUT6[250] = GND;
assign RX_BIT_CTRL_OUT6[251] = GND;
assign RX_BIT_CTRL_OUT6[252] = GND;
assign RX_BIT_CTRL_OUT6[253] = GND;
assign RX_BIT_CTRL_OUT6[254] = GND;
assign RX_BIT_CTRL_OUT6[255] = GND;
assign RX_BIT_CTRL_OUT6[256] = GND;
assign RX_BIT_CTRL_OUT6[257] = GND;
assign RX_BIT_CTRL_OUT6[258] = GND;
assign RX_BIT_CTRL_OUT6[259] = GND;
assign RX_BIT_CTRL_OUT6[260] = GND;
assign RX_BIT_CTRL_OUT6[261] = GND;
assign RX_BIT_CTRL_OUT6[262] = GND;
assign RX_BIT_CTRL_OUT6[263] = GND;
assign RX_BIT_CTRL_OUT6[264] = GND;
assign RX_BIT_CTRL_OUT6[265] = GND;
assign RX_BIT_CTRL_OUT6[266] = GND;
assign RX_BIT_CTRL_OUT6[267] = GND;
assign RX_BIT_CTRL_OUT6[268] = GND;
assign RX_BIT_CTRL_OUT6[269] = GND;
assign RX_BIT_CTRL_OUT6[270] = GND;
assign RX_BIT_CTRL_OUT6[271] = GND;
assign RX_BIT_CTRL_OUT6[272] = GND;
assign RX_BIT_CTRL_OUT6[273] = GND;
assign RX_BIT_CTRL_OUT6[274] = GND;
assign RX_BIT_CTRL_OUT6[275] = GND;
assign RX_BIT_CTRL_OUT6[276] = GND;
assign RX_BIT_CTRL_OUT6[277] = GND;
assign RX_BIT_CTRL_OUT6[278] = GND;
assign RX_BIT_CTRL_OUT6[279] = GND;
assign RX_BIT_CTRL_OUT6[280] = GND;
assign RX_BIT_CTRL_OUT6[281] = GND;
assign RX_BIT_CTRL_OUT6[282] = GND;
assign RX_BIT_CTRL_OUT6[283] = GND;
assign RX_BIT_CTRL_OUT6[284] = GND;
assign RX_BIT_CTRL_OUT6[285] = GND;
assign RX_BIT_CTRL_OUT6[286] = GND;
assign RX_BIT_CTRL_OUT6[287] = GND;
assign RX_BIT_CTRL_OUT6[288] = GND;
assign RX_BIT_CTRL_OUT6[289] = GND;
assign RX_BIT_CTRL_OUT6[290] = GND;
assign RX_BIT_CTRL_OUT6[291] = GND;
assign RX_BIT_CTRL_OUT6[292] = GND;
assign RX_BIT_CTRL_OUT6[293] = GND;
assign RX_BIT_CTRL_OUT6[294] = GND;
assign RX_BIT_CTRL_OUT6[295] = GND;
assign RX_BIT_CTRL_OUT6[296] = GND;
assign RX_BIT_CTRL_OUT6[297] = GND;
assign RX_BIT_CTRL_OUT6[298] = GND;
assign RX_BIT_CTRL_OUT6[299] = GND;
assign RX_BIT_CTRL_OUT6[300] = GND;
assign RX_BIT_CTRL_OUT6[301] = GND;
assign RX_BIT_CTRL_OUT6[302] = GND;
assign RX_BIT_CTRL_OUT6[303] = GND;
assign RX_BIT_CTRL_OUT6[304] = GND;
assign RX_BIT_CTRL_OUT6[305] = GND;
assign RX_BIT_CTRL_OUT6[306] = GND;
assign RX_BIT_CTRL_OUT6[307] = GND;
assign RX_BIT_CTRL_OUT6[308] = GND;
assign RX_BIT_CTRL_OUT6[309] = GND;
assign RX_BIT_CTRL_OUT6[310] = GND;
assign RX_BIT_CTRL_OUT6[311] = GND;
assign RX_BIT_CTRL_OUT6[312] = GND;
assign RX_BIT_CTRL_OUT6[313] = GND;
assign RX_BIT_CTRL_OUT6[314] = GND;
assign RX_BIT_CTRL_OUT6[315] = GND;
assign RX_BIT_CTRL_OUT6[316] = GND;
assign RX_BIT_CTRL_OUT6[317] = GND;
assign RX_BIT_CTRL_OUT6[318] = GND;
assign RX_BIT_CTRL_OUT6[319] = GND;
assign TX_BIT_CTRL_OUT0[0] = GND;
assign TX_BIT_CTRL_OUT0[1] = GND;
assign TX_BIT_CTRL_OUT0[2] = GND;
assign TX_BIT_CTRL_OUT0[3] = GND;
assign TX_BIT_CTRL_OUT0[4] = GND;
assign TX_BIT_CTRL_OUT0[5] = GND;
assign TX_BIT_CTRL_OUT0[6] = GND;
assign TX_BIT_CTRL_OUT0[7] = GND;
assign TX_BIT_CTRL_OUT0[8] = GND;
assign TX_BIT_CTRL_OUT0[9] = GND;
assign TX_BIT_CTRL_OUT0[10] = GND;
assign TX_BIT_CTRL_OUT0[11] = GND;
assign TX_BIT_CTRL_OUT0[12] = GND;
assign TX_BIT_CTRL_OUT0[13] = GND;
assign TX_BIT_CTRL_OUT0[14] = GND;
assign TX_BIT_CTRL_OUT0[15] = GND;
assign TX_BIT_CTRL_OUT0[16] = GND;
assign TX_BIT_CTRL_OUT0[17] = GND;
assign TX_BIT_CTRL_OUT0[18] = GND;
assign TX_BIT_CTRL_OUT0[19] = GND;
assign TX_BIT_CTRL_OUT0[20] = GND;
assign TX_BIT_CTRL_OUT0[21] = GND;
assign TX_BIT_CTRL_OUT0[22] = GND;
assign TX_BIT_CTRL_OUT0[23] = GND;
assign TX_BIT_CTRL_OUT0[24] = GND;
assign TX_BIT_CTRL_OUT0[25] = GND;
assign TX_BIT_CTRL_OUT0[26] = GND;
assign TX_BIT_CTRL_OUT0[27] = GND;
assign TX_BIT_CTRL_OUT0[28] = GND;
assign TX_BIT_CTRL_OUT0[29] = GND;
assign TX_BIT_CTRL_OUT0[30] = GND;
assign TX_BIT_CTRL_OUT0[31] = GND;
assign TX_BIT_CTRL_OUT0[32] = GND;
assign TX_BIT_CTRL_OUT0[33] = GND;
assign TX_BIT_CTRL_OUT0[34] = GND;
assign TX_BIT_CTRL_OUT0[35] = GND;
assign TX_BIT_CTRL_OUT0[36] = GND;
assign TX_BIT_CTRL_OUT0[37] = GND;
assign TX_BIT_CTRL_OUT0[38] = GND;
assign TX_BIT_CTRL_OUT0[39] = GND;
assign TX_BIT_CTRL_OUT0[40] = GND;
assign TX_BIT_CTRL_OUT0[41] = GND;
assign TX_BIT_CTRL_OUT0[42] = GND;
assign TX_BIT_CTRL_OUT0[43] = GND;
assign TX_BIT_CTRL_OUT0[44] = GND;
assign TX_BIT_CTRL_OUT0[45] = GND;
assign TX_BIT_CTRL_OUT0[46] = GND;
assign TX_BIT_CTRL_OUT0[47] = GND;
assign TX_BIT_CTRL_OUT0[48] = GND;
assign TX_BIT_CTRL_OUT0[49] = GND;
assign TX_BIT_CTRL_OUT0[50] = GND;
assign TX_BIT_CTRL_OUT0[51] = GND;
assign TX_BIT_CTRL_OUT0[52] = GND;
assign TX_BIT_CTRL_OUT0[53] = GND;
assign TX_BIT_CTRL_OUT0[54] = GND;
assign TX_BIT_CTRL_OUT0[55] = GND;
assign TX_BIT_CTRL_OUT0[56] = GND;
assign TX_BIT_CTRL_OUT0[57] = GND;
assign TX_BIT_CTRL_OUT0[58] = GND;
assign TX_BIT_CTRL_OUT0[59] = GND;
assign TX_BIT_CTRL_OUT0[60] = GND;
assign TX_BIT_CTRL_OUT0[61] = GND;
assign TX_BIT_CTRL_OUT0[62] = GND;
assign TX_BIT_CTRL_OUT0[63] = GND;
assign TX_BIT_CTRL_OUT0[64] = GND;
assign TX_BIT_CTRL_OUT0[65] = GND;
assign TX_BIT_CTRL_OUT0[66] = GND;
assign TX_BIT_CTRL_OUT0[67] = GND;
assign TX_BIT_CTRL_OUT0[68] = GND;
assign TX_BIT_CTRL_OUT0[69] = GND;
assign TX_BIT_CTRL_OUT0[70] = GND;
assign TX_BIT_CTRL_OUT0[71] = GND;
assign TX_BIT_CTRL_OUT0[72] = GND;
assign TX_BIT_CTRL_OUT0[73] = GND;
assign TX_BIT_CTRL_OUT0[74] = GND;
assign TX_BIT_CTRL_OUT0[75] = GND;
assign TX_BIT_CTRL_OUT0[76] = GND;
assign TX_BIT_CTRL_OUT0[77] = GND;
assign TX_BIT_CTRL_OUT0[78] = GND;
assign TX_BIT_CTRL_OUT0[79] = GND;
assign TX_BIT_CTRL_OUT0[160] = GND;
assign TX_BIT_CTRL_OUT0[161] = GND;
assign TX_BIT_CTRL_OUT0[162] = GND;
assign TX_BIT_CTRL_OUT0[163] = GND;
assign TX_BIT_CTRL_OUT0[164] = GND;
assign TX_BIT_CTRL_OUT0[165] = GND;
assign TX_BIT_CTRL_OUT0[166] = GND;
assign TX_BIT_CTRL_OUT0[167] = GND;
assign TX_BIT_CTRL_OUT0[168] = GND;
assign TX_BIT_CTRL_OUT0[169] = GND;
assign TX_BIT_CTRL_OUT0[170] = GND;
assign TX_BIT_CTRL_OUT0[171] = GND;
assign TX_BIT_CTRL_OUT0[172] = GND;
assign TX_BIT_CTRL_OUT0[173] = GND;
assign TX_BIT_CTRL_OUT0[174] = GND;
assign TX_BIT_CTRL_OUT0[175] = GND;
assign TX_BIT_CTRL_OUT0[176] = GND;
assign TX_BIT_CTRL_OUT0[177] = GND;
assign TX_BIT_CTRL_OUT0[178] = GND;
assign TX_BIT_CTRL_OUT0[179] = GND;
assign TX_BIT_CTRL_OUT0[180] = GND;
assign TX_BIT_CTRL_OUT0[181] = GND;
assign TX_BIT_CTRL_OUT0[182] = GND;
assign TX_BIT_CTRL_OUT0[183] = GND;
assign TX_BIT_CTRL_OUT0[184] = GND;
assign TX_BIT_CTRL_OUT0[185] = GND;
assign TX_BIT_CTRL_OUT0[186] = GND;
assign TX_BIT_CTRL_OUT0[187] = GND;
assign TX_BIT_CTRL_OUT0[188] = GND;
assign TX_BIT_CTRL_OUT0[189] = GND;
assign TX_BIT_CTRL_OUT0[190] = GND;
assign TX_BIT_CTRL_OUT0[191] = GND;
assign TX_BIT_CTRL_OUT0[192] = GND;
assign TX_BIT_CTRL_OUT0[193] = GND;
assign TX_BIT_CTRL_OUT0[194] = GND;
assign TX_BIT_CTRL_OUT0[195] = GND;
assign TX_BIT_CTRL_OUT0[196] = GND;
assign TX_BIT_CTRL_OUT0[197] = GND;
assign TX_BIT_CTRL_OUT0[198] = GND;
assign TX_BIT_CTRL_OUT0[199] = GND;
assign TX_BIT_CTRL_OUT0[200] = GND;
assign TX_BIT_CTRL_OUT0[201] = GND;
assign TX_BIT_CTRL_OUT0[202] = GND;
assign TX_BIT_CTRL_OUT0[203] = GND;
assign TX_BIT_CTRL_OUT0[204] = GND;
assign TX_BIT_CTRL_OUT0[205] = GND;
assign TX_BIT_CTRL_OUT0[206] = GND;
assign TX_BIT_CTRL_OUT0[207] = GND;
assign TX_BIT_CTRL_OUT0[208] = GND;
assign TX_BIT_CTRL_OUT0[209] = GND;
assign TX_BIT_CTRL_OUT0[210] = GND;
assign TX_BIT_CTRL_OUT0[211] = GND;
assign TX_BIT_CTRL_OUT0[212] = GND;
assign TX_BIT_CTRL_OUT0[213] = GND;
assign TX_BIT_CTRL_OUT0[214] = GND;
assign TX_BIT_CTRL_OUT0[215] = GND;
assign TX_BIT_CTRL_OUT0[216] = GND;
assign TX_BIT_CTRL_OUT0[217] = GND;
assign TX_BIT_CTRL_OUT0[218] = GND;
assign TX_BIT_CTRL_OUT0[219] = GND;
assign TX_BIT_CTRL_OUT0[220] = GND;
assign TX_BIT_CTRL_OUT0[221] = GND;
assign TX_BIT_CTRL_OUT0[222] = GND;
assign TX_BIT_CTRL_OUT0[223] = GND;
assign TX_BIT_CTRL_OUT0[224] = GND;
assign TX_BIT_CTRL_OUT0[225] = GND;
assign TX_BIT_CTRL_OUT0[226] = GND;
assign TX_BIT_CTRL_OUT0[227] = GND;
assign TX_BIT_CTRL_OUT0[228] = GND;
assign TX_BIT_CTRL_OUT0[229] = GND;
assign TX_BIT_CTRL_OUT0[230] = GND;
assign TX_BIT_CTRL_OUT0[231] = GND;
assign TX_BIT_CTRL_OUT0[232] = GND;
assign TX_BIT_CTRL_OUT0[233] = GND;
assign TX_BIT_CTRL_OUT0[234] = GND;
assign TX_BIT_CTRL_OUT0[235] = GND;
assign TX_BIT_CTRL_OUT0[236] = GND;
assign TX_BIT_CTRL_OUT0[237] = GND;
assign TX_BIT_CTRL_OUT0[238] = GND;
assign TX_BIT_CTRL_OUT0[239] = GND;
assign TX_BIT_CTRL_OUT0[240] = GND;
assign TX_BIT_CTRL_OUT0[241] = GND;
assign TX_BIT_CTRL_OUT0[242] = GND;
assign TX_BIT_CTRL_OUT0[243] = GND;
assign TX_BIT_CTRL_OUT0[244] = GND;
assign TX_BIT_CTRL_OUT0[245] = GND;
assign TX_BIT_CTRL_OUT0[246] = GND;
assign TX_BIT_CTRL_OUT0[247] = GND;
assign TX_BIT_CTRL_OUT0[248] = GND;
assign TX_BIT_CTRL_OUT0[249] = GND;
assign TX_BIT_CTRL_OUT0[250] = GND;
assign TX_BIT_CTRL_OUT0[251] = GND;
assign TX_BIT_CTRL_OUT0[252] = GND;
assign TX_BIT_CTRL_OUT0[253] = GND;
assign TX_BIT_CTRL_OUT0[254] = GND;
assign TX_BIT_CTRL_OUT0[255] = GND;
assign TX_BIT_CTRL_OUT0[256] = GND;
assign TX_BIT_CTRL_OUT0[257] = GND;
assign TX_BIT_CTRL_OUT0[258] = GND;
assign TX_BIT_CTRL_OUT0[259] = GND;
assign TX_BIT_CTRL_OUT0[260] = GND;
assign TX_BIT_CTRL_OUT0[261] = GND;
assign TX_BIT_CTRL_OUT0[262] = GND;
assign TX_BIT_CTRL_OUT0[263] = GND;
assign TX_BIT_CTRL_OUT0[264] = GND;
assign TX_BIT_CTRL_OUT0[265] = GND;
assign TX_BIT_CTRL_OUT0[266] = GND;
assign TX_BIT_CTRL_OUT0[267] = GND;
assign TX_BIT_CTRL_OUT0[268] = GND;
assign TX_BIT_CTRL_OUT0[269] = GND;
assign TX_BIT_CTRL_OUT0[270] = GND;
assign TX_BIT_CTRL_OUT0[271] = GND;
assign TX_BIT_CTRL_OUT0[272] = GND;
assign TX_BIT_CTRL_OUT0[273] = GND;
assign TX_BIT_CTRL_OUT0[274] = GND;
assign TX_BIT_CTRL_OUT0[275] = GND;
assign TX_BIT_CTRL_OUT0[276] = GND;
assign TX_BIT_CTRL_OUT0[277] = GND;
assign TX_BIT_CTRL_OUT0[278] = GND;
assign TX_BIT_CTRL_OUT0[279] = GND;
assign TX_BIT_CTRL_OUT0[280] = GND;
assign TX_BIT_CTRL_OUT0[281] = GND;
assign TX_BIT_CTRL_OUT0[282] = GND;
assign TX_BIT_CTRL_OUT0[283] = GND;
assign TX_BIT_CTRL_OUT0[284] = GND;
assign TX_BIT_CTRL_OUT0[285] = GND;
assign TX_BIT_CTRL_OUT0[286] = GND;
assign TX_BIT_CTRL_OUT0[287] = GND;
assign TX_BIT_CTRL_OUT0[288] = GND;
assign TX_BIT_CTRL_OUT0[289] = GND;
assign TX_BIT_CTRL_OUT0[290] = GND;
assign TX_BIT_CTRL_OUT0[291] = GND;
assign TX_BIT_CTRL_OUT0[292] = GND;
assign TX_BIT_CTRL_OUT0[293] = GND;
assign TX_BIT_CTRL_OUT0[294] = GND;
assign TX_BIT_CTRL_OUT0[295] = GND;
assign TX_BIT_CTRL_OUT0[296] = GND;
assign TX_BIT_CTRL_OUT0[297] = GND;
assign TX_BIT_CTRL_OUT0[298] = GND;
assign TX_BIT_CTRL_OUT0[299] = GND;
assign TX_BIT_CTRL_OUT0[300] = GND;
assign TX_BIT_CTRL_OUT0[301] = GND;
assign TX_BIT_CTRL_OUT0[302] = GND;
assign TX_BIT_CTRL_OUT0[303] = GND;
assign TX_BIT_CTRL_OUT0[304] = GND;
assign TX_BIT_CTRL_OUT0[305] = GND;
assign TX_BIT_CTRL_OUT0[306] = GND;
assign TX_BIT_CTRL_OUT0[307] = GND;
assign TX_BIT_CTRL_OUT0[308] = GND;
assign TX_BIT_CTRL_OUT0[309] = GND;
assign TX_BIT_CTRL_OUT0[310] = GND;
assign TX_BIT_CTRL_OUT0[311] = GND;
assign TX_BIT_CTRL_OUT0[312] = GND;
assign TX_BIT_CTRL_OUT0[313] = GND;
assign TX_BIT_CTRL_OUT0[314] = GND;
assign TX_BIT_CTRL_OUT0[315] = GND;
assign TX_BIT_CTRL_OUT0[316] = GND;
assign TX_BIT_CTRL_OUT0[317] = GND;
assign TX_BIT_CTRL_OUT0[318] = GND;
assign TX_BIT_CTRL_OUT0[319] = GND;
assign TX_BIT_CTRL_OUT1[0] = GND;
assign TX_BIT_CTRL_OUT1[1] = GND;
assign TX_BIT_CTRL_OUT1[2] = GND;
assign TX_BIT_CTRL_OUT1[3] = GND;
assign TX_BIT_CTRL_OUT1[4] = GND;
assign TX_BIT_CTRL_OUT1[5] = GND;
assign TX_BIT_CTRL_OUT1[6] = GND;
assign TX_BIT_CTRL_OUT1[7] = GND;
assign TX_BIT_CTRL_OUT1[8] = GND;
assign TX_BIT_CTRL_OUT1[9] = GND;
assign TX_BIT_CTRL_OUT1[10] = GND;
assign TX_BIT_CTRL_OUT1[11] = GND;
assign TX_BIT_CTRL_OUT1[12] = GND;
assign TX_BIT_CTRL_OUT1[13] = GND;
assign TX_BIT_CTRL_OUT1[14] = GND;
assign TX_BIT_CTRL_OUT1[15] = GND;
assign TX_BIT_CTRL_OUT1[16] = GND;
assign TX_BIT_CTRL_OUT1[17] = GND;
assign TX_BIT_CTRL_OUT1[18] = GND;
assign TX_BIT_CTRL_OUT1[19] = GND;
assign TX_BIT_CTRL_OUT1[20] = GND;
assign TX_BIT_CTRL_OUT1[21] = GND;
assign TX_BIT_CTRL_OUT1[22] = GND;
assign TX_BIT_CTRL_OUT1[23] = GND;
assign TX_BIT_CTRL_OUT1[24] = GND;
assign TX_BIT_CTRL_OUT1[25] = GND;
assign TX_BIT_CTRL_OUT1[26] = GND;
assign TX_BIT_CTRL_OUT1[27] = GND;
assign TX_BIT_CTRL_OUT1[28] = GND;
assign TX_BIT_CTRL_OUT1[29] = GND;
assign TX_BIT_CTRL_OUT1[30] = GND;
assign TX_BIT_CTRL_OUT1[31] = GND;
assign TX_BIT_CTRL_OUT1[32] = GND;
assign TX_BIT_CTRL_OUT1[33] = GND;
assign TX_BIT_CTRL_OUT1[34] = GND;
assign TX_BIT_CTRL_OUT1[35] = GND;
assign TX_BIT_CTRL_OUT1[36] = GND;
assign TX_BIT_CTRL_OUT1[37] = GND;
assign TX_BIT_CTRL_OUT1[38] = GND;
assign TX_BIT_CTRL_OUT1[39] = GND;
assign TX_BIT_CTRL_OUT1[40] = GND;
assign TX_BIT_CTRL_OUT1[41] = GND;
assign TX_BIT_CTRL_OUT1[42] = GND;
assign TX_BIT_CTRL_OUT1[43] = GND;
assign TX_BIT_CTRL_OUT1[44] = GND;
assign TX_BIT_CTRL_OUT1[45] = GND;
assign TX_BIT_CTRL_OUT1[46] = GND;
assign TX_BIT_CTRL_OUT1[47] = GND;
assign TX_BIT_CTRL_OUT1[48] = GND;
assign TX_BIT_CTRL_OUT1[49] = GND;
assign TX_BIT_CTRL_OUT1[50] = GND;
assign TX_BIT_CTRL_OUT1[51] = GND;
assign TX_BIT_CTRL_OUT1[52] = GND;
assign TX_BIT_CTRL_OUT1[53] = GND;
assign TX_BIT_CTRL_OUT1[54] = GND;
assign TX_BIT_CTRL_OUT1[55] = GND;
assign TX_BIT_CTRL_OUT1[56] = GND;
assign TX_BIT_CTRL_OUT1[57] = GND;
assign TX_BIT_CTRL_OUT1[58] = GND;
assign TX_BIT_CTRL_OUT1[59] = GND;
assign TX_BIT_CTRL_OUT1[60] = GND;
assign TX_BIT_CTRL_OUT1[61] = GND;
assign TX_BIT_CTRL_OUT1[62] = GND;
assign TX_BIT_CTRL_OUT1[63] = GND;
assign TX_BIT_CTRL_OUT1[64] = GND;
assign TX_BIT_CTRL_OUT1[65] = GND;
assign TX_BIT_CTRL_OUT1[66] = GND;
assign TX_BIT_CTRL_OUT1[67] = GND;
assign TX_BIT_CTRL_OUT1[68] = GND;
assign TX_BIT_CTRL_OUT1[69] = GND;
assign TX_BIT_CTRL_OUT1[70] = GND;
assign TX_BIT_CTRL_OUT1[71] = GND;
assign TX_BIT_CTRL_OUT1[72] = GND;
assign TX_BIT_CTRL_OUT1[73] = GND;
assign TX_BIT_CTRL_OUT1[74] = GND;
assign TX_BIT_CTRL_OUT1[75] = GND;
assign TX_BIT_CTRL_OUT1[76] = GND;
assign TX_BIT_CTRL_OUT1[77] = GND;
assign TX_BIT_CTRL_OUT1[78] = GND;
assign TX_BIT_CTRL_OUT1[79] = GND;
assign TX_BIT_CTRL_OUT1[120] = GND;
assign TX_BIT_CTRL_OUT1[121] = GND;
assign TX_BIT_CTRL_OUT1[122] = GND;
assign TX_BIT_CTRL_OUT1[123] = GND;
assign TX_BIT_CTRL_OUT1[124] = GND;
assign TX_BIT_CTRL_OUT1[125] = GND;
assign TX_BIT_CTRL_OUT1[126] = GND;
assign TX_BIT_CTRL_OUT1[127] = GND;
assign TX_BIT_CTRL_OUT1[128] = GND;
assign TX_BIT_CTRL_OUT1[129] = GND;
assign TX_BIT_CTRL_OUT1[130] = GND;
assign TX_BIT_CTRL_OUT1[131] = GND;
assign TX_BIT_CTRL_OUT1[132] = GND;
assign TX_BIT_CTRL_OUT1[133] = GND;
assign TX_BIT_CTRL_OUT1[134] = GND;
assign TX_BIT_CTRL_OUT1[135] = GND;
assign TX_BIT_CTRL_OUT1[136] = GND;
assign TX_BIT_CTRL_OUT1[137] = GND;
assign TX_BIT_CTRL_OUT1[138] = GND;
assign TX_BIT_CTRL_OUT1[139] = GND;
assign TX_BIT_CTRL_OUT1[140] = GND;
assign TX_BIT_CTRL_OUT1[141] = GND;
assign TX_BIT_CTRL_OUT1[142] = GND;
assign TX_BIT_CTRL_OUT1[143] = GND;
assign TX_BIT_CTRL_OUT1[144] = GND;
assign TX_BIT_CTRL_OUT1[145] = GND;
assign TX_BIT_CTRL_OUT1[146] = GND;
assign TX_BIT_CTRL_OUT1[147] = GND;
assign TX_BIT_CTRL_OUT1[148] = GND;
assign TX_BIT_CTRL_OUT1[149] = GND;
assign TX_BIT_CTRL_OUT1[150] = GND;
assign TX_BIT_CTRL_OUT1[151] = GND;
assign TX_BIT_CTRL_OUT1[152] = GND;
assign TX_BIT_CTRL_OUT1[153] = GND;
assign TX_BIT_CTRL_OUT1[154] = GND;
assign TX_BIT_CTRL_OUT1[155] = GND;
assign TX_BIT_CTRL_OUT1[156] = GND;
assign TX_BIT_CTRL_OUT1[157] = GND;
assign TX_BIT_CTRL_OUT1[158] = GND;
assign TX_BIT_CTRL_OUT1[159] = GND;
assign TX_BIT_CTRL_OUT1[160] = GND;
assign TX_BIT_CTRL_OUT1[161] = GND;
assign TX_BIT_CTRL_OUT1[162] = GND;
assign TX_BIT_CTRL_OUT1[163] = GND;
assign TX_BIT_CTRL_OUT1[164] = GND;
assign TX_BIT_CTRL_OUT1[165] = GND;
assign TX_BIT_CTRL_OUT1[166] = GND;
assign TX_BIT_CTRL_OUT1[167] = GND;
assign TX_BIT_CTRL_OUT1[168] = GND;
assign TX_BIT_CTRL_OUT1[169] = GND;
assign TX_BIT_CTRL_OUT1[170] = GND;
assign TX_BIT_CTRL_OUT1[171] = GND;
assign TX_BIT_CTRL_OUT1[172] = GND;
assign TX_BIT_CTRL_OUT1[173] = GND;
assign TX_BIT_CTRL_OUT1[174] = GND;
assign TX_BIT_CTRL_OUT1[175] = GND;
assign TX_BIT_CTRL_OUT1[176] = GND;
assign TX_BIT_CTRL_OUT1[177] = GND;
assign TX_BIT_CTRL_OUT1[178] = GND;
assign TX_BIT_CTRL_OUT1[179] = GND;
assign TX_BIT_CTRL_OUT1[180] = GND;
assign TX_BIT_CTRL_OUT1[181] = GND;
assign TX_BIT_CTRL_OUT1[182] = GND;
assign TX_BIT_CTRL_OUT1[183] = GND;
assign TX_BIT_CTRL_OUT1[184] = GND;
assign TX_BIT_CTRL_OUT1[185] = GND;
assign TX_BIT_CTRL_OUT1[186] = GND;
assign TX_BIT_CTRL_OUT1[187] = GND;
assign TX_BIT_CTRL_OUT1[188] = GND;
assign TX_BIT_CTRL_OUT1[189] = GND;
assign TX_BIT_CTRL_OUT1[190] = GND;
assign TX_BIT_CTRL_OUT1[191] = GND;
assign TX_BIT_CTRL_OUT1[192] = GND;
assign TX_BIT_CTRL_OUT1[193] = GND;
assign TX_BIT_CTRL_OUT1[194] = GND;
assign TX_BIT_CTRL_OUT1[195] = GND;
assign TX_BIT_CTRL_OUT1[196] = GND;
assign TX_BIT_CTRL_OUT1[197] = GND;
assign TX_BIT_CTRL_OUT1[198] = GND;
assign TX_BIT_CTRL_OUT1[199] = GND;
assign TX_BIT_CTRL_OUT1[200] = GND;
assign TX_BIT_CTRL_OUT1[201] = GND;
assign TX_BIT_CTRL_OUT1[202] = GND;
assign TX_BIT_CTRL_OUT1[203] = GND;
assign TX_BIT_CTRL_OUT1[204] = GND;
assign TX_BIT_CTRL_OUT1[205] = GND;
assign TX_BIT_CTRL_OUT1[206] = GND;
assign TX_BIT_CTRL_OUT1[207] = GND;
assign TX_BIT_CTRL_OUT1[208] = GND;
assign TX_BIT_CTRL_OUT1[209] = GND;
assign TX_BIT_CTRL_OUT1[210] = GND;
assign TX_BIT_CTRL_OUT1[211] = GND;
assign TX_BIT_CTRL_OUT1[212] = GND;
assign TX_BIT_CTRL_OUT1[213] = GND;
assign TX_BIT_CTRL_OUT1[214] = GND;
assign TX_BIT_CTRL_OUT1[215] = GND;
assign TX_BIT_CTRL_OUT1[216] = GND;
assign TX_BIT_CTRL_OUT1[217] = GND;
assign TX_BIT_CTRL_OUT1[218] = GND;
assign TX_BIT_CTRL_OUT1[219] = GND;
assign TX_BIT_CTRL_OUT1[220] = GND;
assign TX_BIT_CTRL_OUT1[221] = GND;
assign TX_BIT_CTRL_OUT1[222] = GND;
assign TX_BIT_CTRL_OUT1[223] = GND;
assign TX_BIT_CTRL_OUT1[224] = GND;
assign TX_BIT_CTRL_OUT1[225] = GND;
assign TX_BIT_CTRL_OUT1[226] = GND;
assign TX_BIT_CTRL_OUT1[227] = GND;
assign TX_BIT_CTRL_OUT1[228] = GND;
assign TX_BIT_CTRL_OUT1[229] = GND;
assign TX_BIT_CTRL_OUT1[230] = GND;
assign TX_BIT_CTRL_OUT1[231] = GND;
assign TX_BIT_CTRL_OUT1[232] = GND;
assign TX_BIT_CTRL_OUT1[233] = GND;
assign TX_BIT_CTRL_OUT1[234] = GND;
assign TX_BIT_CTRL_OUT1[235] = GND;
assign TX_BIT_CTRL_OUT1[236] = GND;
assign TX_BIT_CTRL_OUT1[237] = GND;
assign TX_BIT_CTRL_OUT1[238] = GND;
assign TX_BIT_CTRL_OUT1[239] = GND;
assign TX_BIT_CTRL_OUT1[240] = GND;
assign TX_BIT_CTRL_OUT1[241] = GND;
assign TX_BIT_CTRL_OUT1[242] = GND;
assign TX_BIT_CTRL_OUT1[243] = GND;
assign TX_BIT_CTRL_OUT1[244] = GND;
assign TX_BIT_CTRL_OUT1[245] = GND;
assign TX_BIT_CTRL_OUT1[246] = GND;
assign TX_BIT_CTRL_OUT1[247] = GND;
assign TX_BIT_CTRL_OUT1[248] = GND;
assign TX_BIT_CTRL_OUT1[249] = GND;
assign TX_BIT_CTRL_OUT1[250] = GND;
assign TX_BIT_CTRL_OUT1[251] = GND;
assign TX_BIT_CTRL_OUT1[252] = GND;
assign TX_BIT_CTRL_OUT1[253] = GND;
assign TX_BIT_CTRL_OUT1[254] = GND;
assign TX_BIT_CTRL_OUT1[255] = GND;
assign TX_BIT_CTRL_OUT1[256] = GND;
assign TX_BIT_CTRL_OUT1[257] = GND;
assign TX_BIT_CTRL_OUT1[258] = GND;
assign TX_BIT_CTRL_OUT1[259] = GND;
assign TX_BIT_CTRL_OUT1[260] = GND;
assign TX_BIT_CTRL_OUT1[261] = GND;
assign TX_BIT_CTRL_OUT1[262] = GND;
assign TX_BIT_CTRL_OUT1[263] = GND;
assign TX_BIT_CTRL_OUT1[264] = GND;
assign TX_BIT_CTRL_OUT1[265] = GND;
assign TX_BIT_CTRL_OUT1[266] = GND;
assign TX_BIT_CTRL_OUT1[267] = GND;
assign TX_BIT_CTRL_OUT1[268] = GND;
assign TX_BIT_CTRL_OUT1[269] = GND;
assign TX_BIT_CTRL_OUT1[270] = GND;
assign TX_BIT_CTRL_OUT1[271] = GND;
assign TX_BIT_CTRL_OUT1[272] = GND;
assign TX_BIT_CTRL_OUT1[273] = GND;
assign TX_BIT_CTRL_OUT1[274] = GND;
assign TX_BIT_CTRL_OUT1[275] = GND;
assign TX_BIT_CTRL_OUT1[276] = GND;
assign TX_BIT_CTRL_OUT1[277] = GND;
assign TX_BIT_CTRL_OUT1[278] = GND;
assign TX_BIT_CTRL_OUT1[279] = GND;
assign TX_BIT_CTRL_OUT1[280] = GND;
assign TX_BIT_CTRL_OUT1[281] = GND;
assign TX_BIT_CTRL_OUT1[282] = GND;
assign TX_BIT_CTRL_OUT1[283] = GND;
assign TX_BIT_CTRL_OUT1[284] = GND;
assign TX_BIT_CTRL_OUT1[285] = GND;
assign TX_BIT_CTRL_OUT1[286] = GND;
assign TX_BIT_CTRL_OUT1[287] = GND;
assign TX_BIT_CTRL_OUT1[288] = GND;
assign TX_BIT_CTRL_OUT1[289] = GND;
assign TX_BIT_CTRL_OUT1[290] = GND;
assign TX_BIT_CTRL_OUT1[291] = GND;
assign TX_BIT_CTRL_OUT1[292] = GND;
assign TX_BIT_CTRL_OUT1[293] = GND;
assign TX_BIT_CTRL_OUT1[294] = GND;
assign TX_BIT_CTRL_OUT1[295] = GND;
assign TX_BIT_CTRL_OUT1[296] = GND;
assign TX_BIT_CTRL_OUT1[297] = GND;
assign TX_BIT_CTRL_OUT1[298] = GND;
assign TX_BIT_CTRL_OUT1[299] = GND;
assign TX_BIT_CTRL_OUT1[300] = GND;
assign TX_BIT_CTRL_OUT1[301] = GND;
assign TX_BIT_CTRL_OUT1[302] = GND;
assign TX_BIT_CTRL_OUT1[303] = GND;
assign TX_BIT_CTRL_OUT1[304] = GND;
assign TX_BIT_CTRL_OUT1[305] = GND;
assign TX_BIT_CTRL_OUT1[306] = GND;
assign TX_BIT_CTRL_OUT1[307] = GND;
assign TX_BIT_CTRL_OUT1[308] = GND;
assign TX_BIT_CTRL_OUT1[309] = GND;
assign TX_BIT_CTRL_OUT1[310] = GND;
assign TX_BIT_CTRL_OUT1[311] = GND;
assign TX_BIT_CTRL_OUT1[312] = GND;
assign TX_BIT_CTRL_OUT1[313] = GND;
assign TX_BIT_CTRL_OUT1[314] = GND;
assign TX_BIT_CTRL_OUT1[315] = GND;
assign TX_BIT_CTRL_OUT1[316] = GND;
assign TX_BIT_CTRL_OUT1[317] = GND;
assign TX_BIT_CTRL_OUT1[318] = GND;
assign TX_BIT_CTRL_OUT1[319] = GND;
assign TX_BIT_CTRL_OUT2[0] = GND;
assign TX_BIT_CTRL_OUT2[1] = GND;
assign TX_BIT_CTRL_OUT2[2] = GND;
assign TX_BIT_CTRL_OUT2[3] = GND;
assign TX_BIT_CTRL_OUT2[4] = GND;
assign TX_BIT_CTRL_OUT2[5] = GND;
assign TX_BIT_CTRL_OUT2[6] = GND;
assign TX_BIT_CTRL_OUT2[7] = GND;
assign TX_BIT_CTRL_OUT2[8] = GND;
assign TX_BIT_CTRL_OUT2[9] = GND;
assign TX_BIT_CTRL_OUT2[10] = GND;
assign TX_BIT_CTRL_OUT2[11] = GND;
assign TX_BIT_CTRL_OUT2[12] = GND;
assign TX_BIT_CTRL_OUT2[13] = GND;
assign TX_BIT_CTRL_OUT2[14] = GND;
assign TX_BIT_CTRL_OUT2[15] = GND;
assign TX_BIT_CTRL_OUT2[16] = GND;
assign TX_BIT_CTRL_OUT2[17] = GND;
assign TX_BIT_CTRL_OUT2[18] = GND;
assign TX_BIT_CTRL_OUT2[19] = GND;
assign TX_BIT_CTRL_OUT2[20] = GND;
assign TX_BIT_CTRL_OUT2[21] = GND;
assign TX_BIT_CTRL_OUT2[22] = GND;
assign TX_BIT_CTRL_OUT2[23] = GND;
assign TX_BIT_CTRL_OUT2[24] = GND;
assign TX_BIT_CTRL_OUT2[25] = GND;
assign TX_BIT_CTRL_OUT2[26] = GND;
assign TX_BIT_CTRL_OUT2[27] = GND;
assign TX_BIT_CTRL_OUT2[28] = GND;
assign TX_BIT_CTRL_OUT2[29] = GND;
assign TX_BIT_CTRL_OUT2[30] = GND;
assign TX_BIT_CTRL_OUT2[31] = GND;
assign TX_BIT_CTRL_OUT2[32] = GND;
assign TX_BIT_CTRL_OUT2[33] = GND;
assign TX_BIT_CTRL_OUT2[34] = GND;
assign TX_BIT_CTRL_OUT2[35] = GND;
assign TX_BIT_CTRL_OUT2[36] = GND;
assign TX_BIT_CTRL_OUT2[37] = GND;
assign TX_BIT_CTRL_OUT2[38] = GND;
assign TX_BIT_CTRL_OUT2[39] = GND;
assign TX_BIT_CTRL_OUT2[40] = GND;
assign TX_BIT_CTRL_OUT2[41] = GND;
assign TX_BIT_CTRL_OUT2[42] = GND;
assign TX_BIT_CTRL_OUT2[43] = GND;
assign TX_BIT_CTRL_OUT2[44] = GND;
assign TX_BIT_CTRL_OUT2[45] = GND;
assign TX_BIT_CTRL_OUT2[46] = GND;
assign TX_BIT_CTRL_OUT2[47] = GND;
assign TX_BIT_CTRL_OUT2[48] = GND;
assign TX_BIT_CTRL_OUT2[49] = GND;
assign TX_BIT_CTRL_OUT2[50] = GND;
assign TX_BIT_CTRL_OUT2[51] = GND;
assign TX_BIT_CTRL_OUT2[52] = GND;
assign TX_BIT_CTRL_OUT2[53] = GND;
assign TX_BIT_CTRL_OUT2[54] = GND;
assign TX_BIT_CTRL_OUT2[55] = GND;
assign TX_BIT_CTRL_OUT2[56] = GND;
assign TX_BIT_CTRL_OUT2[57] = GND;
assign TX_BIT_CTRL_OUT2[58] = GND;
assign TX_BIT_CTRL_OUT2[59] = GND;
assign TX_BIT_CTRL_OUT2[60] = GND;
assign TX_BIT_CTRL_OUT2[61] = GND;
assign TX_BIT_CTRL_OUT2[62] = GND;
assign TX_BIT_CTRL_OUT2[63] = GND;
assign TX_BIT_CTRL_OUT2[64] = GND;
assign TX_BIT_CTRL_OUT2[65] = GND;
assign TX_BIT_CTRL_OUT2[66] = GND;
assign TX_BIT_CTRL_OUT2[67] = GND;
assign TX_BIT_CTRL_OUT2[68] = GND;
assign TX_BIT_CTRL_OUT2[69] = GND;
assign TX_BIT_CTRL_OUT2[70] = GND;
assign TX_BIT_CTRL_OUT2[71] = GND;
assign TX_BIT_CTRL_OUT2[72] = GND;
assign TX_BIT_CTRL_OUT2[73] = GND;
assign TX_BIT_CTRL_OUT2[74] = GND;
assign TX_BIT_CTRL_OUT2[75] = GND;
assign TX_BIT_CTRL_OUT2[76] = GND;
assign TX_BIT_CTRL_OUT2[77] = GND;
assign TX_BIT_CTRL_OUT2[78] = GND;
assign TX_BIT_CTRL_OUT2[79] = GND;
assign TX_BIT_CTRL_OUT2[120] = GND;
assign TX_BIT_CTRL_OUT2[121] = GND;
assign TX_BIT_CTRL_OUT2[122] = GND;
assign TX_BIT_CTRL_OUT2[123] = GND;
assign TX_BIT_CTRL_OUT2[124] = GND;
assign TX_BIT_CTRL_OUT2[125] = GND;
assign TX_BIT_CTRL_OUT2[126] = GND;
assign TX_BIT_CTRL_OUT2[127] = GND;
assign TX_BIT_CTRL_OUT2[128] = GND;
assign TX_BIT_CTRL_OUT2[129] = GND;
assign TX_BIT_CTRL_OUT2[130] = GND;
assign TX_BIT_CTRL_OUT2[131] = GND;
assign TX_BIT_CTRL_OUT2[132] = GND;
assign TX_BIT_CTRL_OUT2[133] = GND;
assign TX_BIT_CTRL_OUT2[134] = GND;
assign TX_BIT_CTRL_OUT2[135] = GND;
assign TX_BIT_CTRL_OUT2[136] = GND;
assign TX_BIT_CTRL_OUT2[137] = GND;
assign TX_BIT_CTRL_OUT2[138] = GND;
assign TX_BIT_CTRL_OUT2[139] = GND;
assign TX_BIT_CTRL_OUT2[140] = GND;
assign TX_BIT_CTRL_OUT2[141] = GND;
assign TX_BIT_CTRL_OUT2[142] = GND;
assign TX_BIT_CTRL_OUT2[143] = GND;
assign TX_BIT_CTRL_OUT2[144] = GND;
assign TX_BIT_CTRL_OUT2[145] = GND;
assign TX_BIT_CTRL_OUT2[146] = GND;
assign TX_BIT_CTRL_OUT2[147] = GND;
assign TX_BIT_CTRL_OUT2[148] = GND;
assign TX_BIT_CTRL_OUT2[149] = GND;
assign TX_BIT_CTRL_OUT2[150] = GND;
assign TX_BIT_CTRL_OUT2[151] = GND;
assign TX_BIT_CTRL_OUT2[152] = GND;
assign TX_BIT_CTRL_OUT2[153] = GND;
assign TX_BIT_CTRL_OUT2[154] = GND;
assign TX_BIT_CTRL_OUT2[155] = GND;
assign TX_BIT_CTRL_OUT2[156] = GND;
assign TX_BIT_CTRL_OUT2[157] = GND;
assign TX_BIT_CTRL_OUT2[158] = GND;
assign TX_BIT_CTRL_OUT2[159] = GND;
assign TX_BIT_CTRL_OUT2[160] = GND;
assign TX_BIT_CTRL_OUT2[161] = GND;
assign TX_BIT_CTRL_OUT2[162] = GND;
assign TX_BIT_CTRL_OUT2[163] = GND;
assign TX_BIT_CTRL_OUT2[164] = GND;
assign TX_BIT_CTRL_OUT2[165] = GND;
assign TX_BIT_CTRL_OUT2[166] = GND;
assign TX_BIT_CTRL_OUT2[167] = GND;
assign TX_BIT_CTRL_OUT2[168] = GND;
assign TX_BIT_CTRL_OUT2[169] = GND;
assign TX_BIT_CTRL_OUT2[170] = GND;
assign TX_BIT_CTRL_OUT2[171] = GND;
assign TX_BIT_CTRL_OUT2[172] = GND;
assign TX_BIT_CTRL_OUT2[173] = GND;
assign TX_BIT_CTRL_OUT2[174] = GND;
assign TX_BIT_CTRL_OUT2[175] = GND;
assign TX_BIT_CTRL_OUT2[176] = GND;
assign TX_BIT_CTRL_OUT2[177] = GND;
assign TX_BIT_CTRL_OUT2[178] = GND;
assign TX_BIT_CTRL_OUT2[179] = GND;
assign TX_BIT_CTRL_OUT2[180] = GND;
assign TX_BIT_CTRL_OUT2[181] = GND;
assign TX_BIT_CTRL_OUT2[182] = GND;
assign TX_BIT_CTRL_OUT2[183] = GND;
assign TX_BIT_CTRL_OUT2[184] = GND;
assign TX_BIT_CTRL_OUT2[185] = GND;
assign TX_BIT_CTRL_OUT2[186] = GND;
assign TX_BIT_CTRL_OUT2[187] = GND;
assign TX_BIT_CTRL_OUT2[188] = GND;
assign TX_BIT_CTRL_OUT2[189] = GND;
assign TX_BIT_CTRL_OUT2[190] = GND;
assign TX_BIT_CTRL_OUT2[191] = GND;
assign TX_BIT_CTRL_OUT2[192] = GND;
assign TX_BIT_CTRL_OUT2[193] = GND;
assign TX_BIT_CTRL_OUT2[194] = GND;
assign TX_BIT_CTRL_OUT2[195] = GND;
assign TX_BIT_CTRL_OUT2[196] = GND;
assign TX_BIT_CTRL_OUT2[197] = GND;
assign TX_BIT_CTRL_OUT2[198] = GND;
assign TX_BIT_CTRL_OUT2[199] = GND;
assign TX_BIT_CTRL_OUT2[200] = GND;
assign TX_BIT_CTRL_OUT2[201] = GND;
assign TX_BIT_CTRL_OUT2[202] = GND;
assign TX_BIT_CTRL_OUT2[203] = GND;
assign TX_BIT_CTRL_OUT2[204] = GND;
assign TX_BIT_CTRL_OUT2[205] = GND;
assign TX_BIT_CTRL_OUT2[206] = GND;
assign TX_BIT_CTRL_OUT2[207] = GND;
assign TX_BIT_CTRL_OUT2[208] = GND;
assign TX_BIT_CTRL_OUT2[209] = GND;
assign TX_BIT_CTRL_OUT2[210] = GND;
assign TX_BIT_CTRL_OUT2[211] = GND;
assign TX_BIT_CTRL_OUT2[212] = GND;
assign TX_BIT_CTRL_OUT2[213] = GND;
assign TX_BIT_CTRL_OUT2[214] = GND;
assign TX_BIT_CTRL_OUT2[215] = GND;
assign TX_BIT_CTRL_OUT2[216] = GND;
assign TX_BIT_CTRL_OUT2[217] = GND;
assign TX_BIT_CTRL_OUT2[218] = GND;
assign TX_BIT_CTRL_OUT2[219] = GND;
assign TX_BIT_CTRL_OUT2[220] = GND;
assign TX_BIT_CTRL_OUT2[221] = GND;
assign TX_BIT_CTRL_OUT2[222] = GND;
assign TX_BIT_CTRL_OUT2[223] = GND;
assign TX_BIT_CTRL_OUT2[224] = GND;
assign TX_BIT_CTRL_OUT2[225] = GND;
assign TX_BIT_CTRL_OUT2[226] = GND;
assign TX_BIT_CTRL_OUT2[227] = GND;
assign TX_BIT_CTRL_OUT2[228] = GND;
assign TX_BIT_CTRL_OUT2[229] = GND;
assign TX_BIT_CTRL_OUT2[230] = GND;
assign TX_BIT_CTRL_OUT2[231] = GND;
assign TX_BIT_CTRL_OUT2[232] = GND;
assign TX_BIT_CTRL_OUT2[233] = GND;
assign TX_BIT_CTRL_OUT2[234] = GND;
assign TX_BIT_CTRL_OUT2[235] = GND;
assign TX_BIT_CTRL_OUT2[236] = GND;
assign TX_BIT_CTRL_OUT2[237] = GND;
assign TX_BIT_CTRL_OUT2[238] = GND;
assign TX_BIT_CTRL_OUT2[239] = GND;
assign TX_BIT_CTRL_OUT2[240] = GND;
assign TX_BIT_CTRL_OUT2[241] = GND;
assign TX_BIT_CTRL_OUT2[242] = GND;
assign TX_BIT_CTRL_OUT2[243] = GND;
assign TX_BIT_CTRL_OUT2[244] = GND;
assign TX_BIT_CTRL_OUT2[245] = GND;
assign TX_BIT_CTRL_OUT2[246] = GND;
assign TX_BIT_CTRL_OUT2[247] = GND;
assign TX_BIT_CTRL_OUT2[248] = GND;
assign TX_BIT_CTRL_OUT2[249] = GND;
assign TX_BIT_CTRL_OUT2[250] = GND;
assign TX_BIT_CTRL_OUT2[251] = GND;
assign TX_BIT_CTRL_OUT2[252] = GND;
assign TX_BIT_CTRL_OUT2[253] = GND;
assign TX_BIT_CTRL_OUT2[254] = GND;
assign TX_BIT_CTRL_OUT2[255] = GND;
assign TX_BIT_CTRL_OUT2[256] = GND;
assign TX_BIT_CTRL_OUT2[257] = GND;
assign TX_BIT_CTRL_OUT2[258] = GND;
assign TX_BIT_CTRL_OUT2[259] = GND;
assign TX_BIT_CTRL_OUT2[260] = GND;
assign TX_BIT_CTRL_OUT2[261] = GND;
assign TX_BIT_CTRL_OUT2[262] = GND;
assign TX_BIT_CTRL_OUT2[263] = GND;
assign TX_BIT_CTRL_OUT2[264] = GND;
assign TX_BIT_CTRL_OUT2[265] = GND;
assign TX_BIT_CTRL_OUT2[266] = GND;
assign TX_BIT_CTRL_OUT2[267] = GND;
assign TX_BIT_CTRL_OUT2[268] = GND;
assign TX_BIT_CTRL_OUT2[269] = GND;
assign TX_BIT_CTRL_OUT2[270] = GND;
assign TX_BIT_CTRL_OUT2[271] = GND;
assign TX_BIT_CTRL_OUT2[272] = GND;
assign TX_BIT_CTRL_OUT2[273] = GND;
assign TX_BIT_CTRL_OUT2[274] = GND;
assign TX_BIT_CTRL_OUT2[275] = GND;
assign TX_BIT_CTRL_OUT2[276] = GND;
assign TX_BIT_CTRL_OUT2[277] = GND;
assign TX_BIT_CTRL_OUT2[278] = GND;
assign TX_BIT_CTRL_OUT2[279] = GND;
assign TX_BIT_CTRL_OUT2[280] = GND;
assign TX_BIT_CTRL_OUT2[281] = GND;
assign TX_BIT_CTRL_OUT2[282] = GND;
assign TX_BIT_CTRL_OUT2[283] = GND;
assign TX_BIT_CTRL_OUT2[284] = GND;
assign TX_BIT_CTRL_OUT2[285] = GND;
assign TX_BIT_CTRL_OUT2[286] = GND;
assign TX_BIT_CTRL_OUT2[287] = GND;
assign TX_BIT_CTRL_OUT2[288] = GND;
assign TX_BIT_CTRL_OUT2[289] = GND;
assign TX_BIT_CTRL_OUT2[290] = GND;
assign TX_BIT_CTRL_OUT2[291] = GND;
assign TX_BIT_CTRL_OUT2[292] = GND;
assign TX_BIT_CTRL_OUT2[293] = GND;
assign TX_BIT_CTRL_OUT2[294] = GND;
assign TX_BIT_CTRL_OUT2[295] = GND;
assign TX_BIT_CTRL_OUT2[296] = GND;
assign TX_BIT_CTRL_OUT2[297] = GND;
assign TX_BIT_CTRL_OUT2[298] = GND;
assign TX_BIT_CTRL_OUT2[299] = GND;
assign TX_BIT_CTRL_OUT2[300] = GND;
assign TX_BIT_CTRL_OUT2[301] = GND;
assign TX_BIT_CTRL_OUT2[302] = GND;
assign TX_BIT_CTRL_OUT2[303] = GND;
assign TX_BIT_CTRL_OUT2[304] = GND;
assign TX_BIT_CTRL_OUT2[305] = GND;
assign TX_BIT_CTRL_OUT2[306] = GND;
assign TX_BIT_CTRL_OUT2[307] = GND;
assign TX_BIT_CTRL_OUT2[308] = GND;
assign TX_BIT_CTRL_OUT2[309] = GND;
assign TX_BIT_CTRL_OUT2[310] = GND;
assign TX_BIT_CTRL_OUT2[311] = GND;
assign TX_BIT_CTRL_OUT2[312] = GND;
assign TX_BIT_CTRL_OUT2[313] = GND;
assign TX_BIT_CTRL_OUT2[314] = GND;
assign TX_BIT_CTRL_OUT2[315] = GND;
assign TX_BIT_CTRL_OUT2[316] = GND;
assign TX_BIT_CTRL_OUT2[317] = GND;
assign TX_BIT_CTRL_OUT2[318] = GND;
assign TX_BIT_CTRL_OUT2[319] = GND;
assign TX_BIT_CTRL_OUT3[0] = GND;
assign TX_BIT_CTRL_OUT3[1] = GND;
assign TX_BIT_CTRL_OUT3[2] = GND;
assign TX_BIT_CTRL_OUT3[3] = GND;
assign TX_BIT_CTRL_OUT3[4] = GND;
assign TX_BIT_CTRL_OUT3[5] = GND;
assign TX_BIT_CTRL_OUT3[6] = GND;
assign TX_BIT_CTRL_OUT3[7] = GND;
assign TX_BIT_CTRL_OUT3[8] = GND;
assign TX_BIT_CTRL_OUT3[9] = GND;
assign TX_BIT_CTRL_OUT3[10] = GND;
assign TX_BIT_CTRL_OUT3[11] = GND;
assign TX_BIT_CTRL_OUT3[12] = GND;
assign TX_BIT_CTRL_OUT3[13] = GND;
assign TX_BIT_CTRL_OUT3[14] = GND;
assign TX_BIT_CTRL_OUT3[15] = GND;
assign TX_BIT_CTRL_OUT3[16] = GND;
assign TX_BIT_CTRL_OUT3[17] = GND;
assign TX_BIT_CTRL_OUT3[18] = GND;
assign TX_BIT_CTRL_OUT3[19] = GND;
assign TX_BIT_CTRL_OUT3[20] = GND;
assign TX_BIT_CTRL_OUT3[21] = GND;
assign TX_BIT_CTRL_OUT3[22] = GND;
assign TX_BIT_CTRL_OUT3[23] = GND;
assign TX_BIT_CTRL_OUT3[24] = GND;
assign TX_BIT_CTRL_OUT3[25] = GND;
assign TX_BIT_CTRL_OUT3[26] = GND;
assign TX_BIT_CTRL_OUT3[27] = GND;
assign TX_BIT_CTRL_OUT3[28] = GND;
assign TX_BIT_CTRL_OUT3[29] = GND;
assign TX_BIT_CTRL_OUT3[30] = GND;
assign TX_BIT_CTRL_OUT3[31] = GND;
assign TX_BIT_CTRL_OUT3[32] = GND;
assign TX_BIT_CTRL_OUT3[33] = GND;
assign TX_BIT_CTRL_OUT3[34] = GND;
assign TX_BIT_CTRL_OUT3[35] = GND;
assign TX_BIT_CTRL_OUT3[36] = GND;
assign TX_BIT_CTRL_OUT3[37] = GND;
assign TX_BIT_CTRL_OUT3[38] = GND;
assign TX_BIT_CTRL_OUT3[39] = GND;
assign TX_BIT_CTRL_OUT3[40] = GND;
assign TX_BIT_CTRL_OUT3[41] = GND;
assign TX_BIT_CTRL_OUT3[42] = GND;
assign TX_BIT_CTRL_OUT3[43] = GND;
assign TX_BIT_CTRL_OUT3[44] = GND;
assign TX_BIT_CTRL_OUT3[45] = GND;
assign TX_BIT_CTRL_OUT3[46] = GND;
assign TX_BIT_CTRL_OUT3[47] = GND;
assign TX_BIT_CTRL_OUT3[48] = GND;
assign TX_BIT_CTRL_OUT3[49] = GND;
assign TX_BIT_CTRL_OUT3[50] = GND;
assign TX_BIT_CTRL_OUT3[51] = GND;
assign TX_BIT_CTRL_OUT3[52] = GND;
assign TX_BIT_CTRL_OUT3[53] = GND;
assign TX_BIT_CTRL_OUT3[54] = GND;
assign TX_BIT_CTRL_OUT3[55] = GND;
assign TX_BIT_CTRL_OUT3[56] = GND;
assign TX_BIT_CTRL_OUT3[57] = GND;
assign TX_BIT_CTRL_OUT3[58] = GND;
assign TX_BIT_CTRL_OUT3[59] = GND;
assign TX_BIT_CTRL_OUT3[60] = GND;
assign TX_BIT_CTRL_OUT3[61] = GND;
assign TX_BIT_CTRL_OUT3[62] = GND;
assign TX_BIT_CTRL_OUT3[63] = GND;
assign TX_BIT_CTRL_OUT3[64] = GND;
assign TX_BIT_CTRL_OUT3[65] = GND;
assign TX_BIT_CTRL_OUT3[66] = GND;
assign TX_BIT_CTRL_OUT3[67] = GND;
assign TX_BIT_CTRL_OUT3[68] = GND;
assign TX_BIT_CTRL_OUT3[69] = GND;
assign TX_BIT_CTRL_OUT3[70] = GND;
assign TX_BIT_CTRL_OUT3[71] = GND;
assign TX_BIT_CTRL_OUT3[72] = GND;
assign TX_BIT_CTRL_OUT3[73] = GND;
assign TX_BIT_CTRL_OUT3[74] = GND;
assign TX_BIT_CTRL_OUT3[75] = GND;
assign TX_BIT_CTRL_OUT3[76] = GND;
assign TX_BIT_CTRL_OUT3[77] = GND;
assign TX_BIT_CTRL_OUT3[78] = GND;
assign TX_BIT_CTRL_OUT3[79] = GND;
assign TX_BIT_CTRL_OUT3[120] = GND;
assign TX_BIT_CTRL_OUT3[121] = GND;
assign TX_BIT_CTRL_OUT3[122] = GND;
assign TX_BIT_CTRL_OUT3[123] = GND;
assign TX_BIT_CTRL_OUT3[124] = GND;
assign TX_BIT_CTRL_OUT3[125] = GND;
assign TX_BIT_CTRL_OUT3[126] = GND;
assign TX_BIT_CTRL_OUT3[127] = GND;
assign TX_BIT_CTRL_OUT3[128] = GND;
assign TX_BIT_CTRL_OUT3[129] = GND;
assign TX_BIT_CTRL_OUT3[130] = GND;
assign TX_BIT_CTRL_OUT3[131] = GND;
assign TX_BIT_CTRL_OUT3[132] = GND;
assign TX_BIT_CTRL_OUT3[133] = GND;
assign TX_BIT_CTRL_OUT3[134] = GND;
assign TX_BIT_CTRL_OUT3[135] = GND;
assign TX_BIT_CTRL_OUT3[136] = GND;
assign TX_BIT_CTRL_OUT3[137] = GND;
assign TX_BIT_CTRL_OUT3[138] = GND;
assign TX_BIT_CTRL_OUT3[139] = GND;
assign TX_BIT_CTRL_OUT3[140] = GND;
assign TX_BIT_CTRL_OUT3[141] = GND;
assign TX_BIT_CTRL_OUT3[142] = GND;
assign TX_BIT_CTRL_OUT3[143] = GND;
assign TX_BIT_CTRL_OUT3[144] = GND;
assign TX_BIT_CTRL_OUT3[145] = GND;
assign TX_BIT_CTRL_OUT3[146] = GND;
assign TX_BIT_CTRL_OUT3[147] = GND;
assign TX_BIT_CTRL_OUT3[148] = GND;
assign TX_BIT_CTRL_OUT3[149] = GND;
assign TX_BIT_CTRL_OUT3[150] = GND;
assign TX_BIT_CTRL_OUT3[151] = GND;
assign TX_BIT_CTRL_OUT3[152] = GND;
assign TX_BIT_CTRL_OUT3[153] = GND;
assign TX_BIT_CTRL_OUT3[154] = GND;
assign TX_BIT_CTRL_OUT3[155] = GND;
assign TX_BIT_CTRL_OUT3[156] = GND;
assign TX_BIT_CTRL_OUT3[157] = GND;
assign TX_BIT_CTRL_OUT3[158] = GND;
assign TX_BIT_CTRL_OUT3[159] = GND;
assign TX_BIT_CTRL_OUT3[160] = GND;
assign TX_BIT_CTRL_OUT3[161] = GND;
assign TX_BIT_CTRL_OUT3[162] = GND;
assign TX_BIT_CTRL_OUT3[163] = GND;
assign TX_BIT_CTRL_OUT3[164] = GND;
assign TX_BIT_CTRL_OUT3[165] = GND;
assign TX_BIT_CTRL_OUT3[166] = GND;
assign TX_BIT_CTRL_OUT3[167] = GND;
assign TX_BIT_CTRL_OUT3[168] = GND;
assign TX_BIT_CTRL_OUT3[169] = GND;
assign TX_BIT_CTRL_OUT3[170] = GND;
assign TX_BIT_CTRL_OUT3[171] = GND;
assign TX_BIT_CTRL_OUT3[172] = GND;
assign TX_BIT_CTRL_OUT3[173] = GND;
assign TX_BIT_CTRL_OUT3[174] = GND;
assign TX_BIT_CTRL_OUT3[175] = GND;
assign TX_BIT_CTRL_OUT3[176] = GND;
assign TX_BIT_CTRL_OUT3[177] = GND;
assign TX_BIT_CTRL_OUT3[178] = GND;
assign TX_BIT_CTRL_OUT3[179] = GND;
assign TX_BIT_CTRL_OUT3[180] = GND;
assign TX_BIT_CTRL_OUT3[181] = GND;
assign TX_BIT_CTRL_OUT3[182] = GND;
assign TX_BIT_CTRL_OUT3[183] = GND;
assign TX_BIT_CTRL_OUT3[184] = GND;
assign TX_BIT_CTRL_OUT3[185] = GND;
assign TX_BIT_CTRL_OUT3[186] = GND;
assign TX_BIT_CTRL_OUT3[187] = GND;
assign TX_BIT_CTRL_OUT3[188] = GND;
assign TX_BIT_CTRL_OUT3[189] = GND;
assign TX_BIT_CTRL_OUT3[190] = GND;
assign TX_BIT_CTRL_OUT3[191] = GND;
assign TX_BIT_CTRL_OUT3[192] = GND;
assign TX_BIT_CTRL_OUT3[193] = GND;
assign TX_BIT_CTRL_OUT3[194] = GND;
assign TX_BIT_CTRL_OUT3[195] = GND;
assign TX_BIT_CTRL_OUT3[196] = GND;
assign TX_BIT_CTRL_OUT3[197] = GND;
assign TX_BIT_CTRL_OUT3[198] = GND;
assign TX_BIT_CTRL_OUT3[199] = GND;
assign TX_BIT_CTRL_OUT3[200] = GND;
assign TX_BIT_CTRL_OUT3[201] = GND;
assign TX_BIT_CTRL_OUT3[202] = GND;
assign TX_BIT_CTRL_OUT3[203] = GND;
assign TX_BIT_CTRL_OUT3[204] = GND;
assign TX_BIT_CTRL_OUT3[205] = GND;
assign TX_BIT_CTRL_OUT3[206] = GND;
assign TX_BIT_CTRL_OUT3[207] = GND;
assign TX_BIT_CTRL_OUT3[208] = GND;
assign TX_BIT_CTRL_OUT3[209] = GND;
assign TX_BIT_CTRL_OUT3[210] = GND;
assign TX_BIT_CTRL_OUT3[211] = GND;
assign TX_BIT_CTRL_OUT3[212] = GND;
assign TX_BIT_CTRL_OUT3[213] = GND;
assign TX_BIT_CTRL_OUT3[214] = GND;
assign TX_BIT_CTRL_OUT3[215] = GND;
assign TX_BIT_CTRL_OUT3[216] = GND;
assign TX_BIT_CTRL_OUT3[217] = GND;
assign TX_BIT_CTRL_OUT3[218] = GND;
assign TX_BIT_CTRL_OUT3[219] = GND;
assign TX_BIT_CTRL_OUT3[220] = GND;
assign TX_BIT_CTRL_OUT3[221] = GND;
assign TX_BIT_CTRL_OUT3[222] = GND;
assign TX_BIT_CTRL_OUT3[223] = GND;
assign TX_BIT_CTRL_OUT3[224] = GND;
assign TX_BIT_CTRL_OUT3[225] = GND;
assign TX_BIT_CTRL_OUT3[226] = GND;
assign TX_BIT_CTRL_OUT3[227] = GND;
assign TX_BIT_CTRL_OUT3[228] = GND;
assign TX_BIT_CTRL_OUT3[229] = GND;
assign TX_BIT_CTRL_OUT3[230] = GND;
assign TX_BIT_CTRL_OUT3[231] = GND;
assign TX_BIT_CTRL_OUT3[232] = GND;
assign TX_BIT_CTRL_OUT3[233] = GND;
assign TX_BIT_CTRL_OUT3[234] = GND;
assign TX_BIT_CTRL_OUT3[235] = GND;
assign TX_BIT_CTRL_OUT3[236] = GND;
assign TX_BIT_CTRL_OUT3[237] = GND;
assign TX_BIT_CTRL_OUT3[238] = GND;
assign TX_BIT_CTRL_OUT3[239] = GND;
assign TX_BIT_CTRL_OUT3[240] = GND;
assign TX_BIT_CTRL_OUT3[241] = GND;
assign TX_BIT_CTRL_OUT3[242] = GND;
assign TX_BIT_CTRL_OUT3[243] = GND;
assign TX_BIT_CTRL_OUT3[244] = GND;
assign TX_BIT_CTRL_OUT3[245] = GND;
assign TX_BIT_CTRL_OUT3[246] = GND;
assign TX_BIT_CTRL_OUT3[247] = GND;
assign TX_BIT_CTRL_OUT3[248] = GND;
assign TX_BIT_CTRL_OUT3[249] = GND;
assign TX_BIT_CTRL_OUT3[250] = GND;
assign TX_BIT_CTRL_OUT3[251] = GND;
assign TX_BIT_CTRL_OUT3[252] = GND;
assign TX_BIT_CTRL_OUT3[253] = GND;
assign TX_BIT_CTRL_OUT3[254] = GND;
assign TX_BIT_CTRL_OUT3[255] = GND;
assign TX_BIT_CTRL_OUT3[256] = GND;
assign TX_BIT_CTRL_OUT3[257] = GND;
assign TX_BIT_CTRL_OUT3[258] = GND;
assign TX_BIT_CTRL_OUT3[259] = GND;
assign TX_BIT_CTRL_OUT3[260] = GND;
assign TX_BIT_CTRL_OUT3[261] = GND;
assign TX_BIT_CTRL_OUT3[262] = GND;
assign TX_BIT_CTRL_OUT3[263] = GND;
assign TX_BIT_CTRL_OUT3[264] = GND;
assign TX_BIT_CTRL_OUT3[265] = GND;
assign TX_BIT_CTRL_OUT3[266] = GND;
assign TX_BIT_CTRL_OUT3[267] = GND;
assign TX_BIT_CTRL_OUT3[268] = GND;
assign TX_BIT_CTRL_OUT3[269] = GND;
assign TX_BIT_CTRL_OUT3[270] = GND;
assign TX_BIT_CTRL_OUT3[271] = GND;
assign TX_BIT_CTRL_OUT3[272] = GND;
assign TX_BIT_CTRL_OUT3[273] = GND;
assign TX_BIT_CTRL_OUT3[274] = GND;
assign TX_BIT_CTRL_OUT3[275] = GND;
assign TX_BIT_CTRL_OUT3[276] = GND;
assign TX_BIT_CTRL_OUT3[277] = GND;
assign TX_BIT_CTRL_OUT3[278] = GND;
assign TX_BIT_CTRL_OUT3[279] = GND;
assign TX_BIT_CTRL_OUT3[280] = GND;
assign TX_BIT_CTRL_OUT3[281] = GND;
assign TX_BIT_CTRL_OUT3[282] = GND;
assign TX_BIT_CTRL_OUT3[283] = GND;
assign TX_BIT_CTRL_OUT3[284] = GND;
assign TX_BIT_CTRL_OUT3[285] = GND;
assign TX_BIT_CTRL_OUT3[286] = GND;
assign TX_BIT_CTRL_OUT3[287] = GND;
assign TX_BIT_CTRL_OUT3[288] = GND;
assign TX_BIT_CTRL_OUT3[289] = GND;
assign TX_BIT_CTRL_OUT3[290] = GND;
assign TX_BIT_CTRL_OUT3[291] = GND;
assign TX_BIT_CTRL_OUT3[292] = GND;
assign TX_BIT_CTRL_OUT3[293] = GND;
assign TX_BIT_CTRL_OUT3[294] = GND;
assign TX_BIT_CTRL_OUT3[295] = GND;
assign TX_BIT_CTRL_OUT3[296] = GND;
assign TX_BIT_CTRL_OUT3[297] = GND;
assign TX_BIT_CTRL_OUT3[298] = GND;
assign TX_BIT_CTRL_OUT3[299] = GND;
assign TX_BIT_CTRL_OUT3[300] = GND;
assign TX_BIT_CTRL_OUT3[301] = GND;
assign TX_BIT_CTRL_OUT3[302] = GND;
assign TX_BIT_CTRL_OUT3[303] = GND;
assign TX_BIT_CTRL_OUT3[304] = GND;
assign TX_BIT_CTRL_OUT3[305] = GND;
assign TX_BIT_CTRL_OUT3[306] = GND;
assign TX_BIT_CTRL_OUT3[307] = GND;
assign TX_BIT_CTRL_OUT3[308] = GND;
assign TX_BIT_CTRL_OUT3[309] = GND;
assign TX_BIT_CTRL_OUT3[310] = GND;
assign TX_BIT_CTRL_OUT3[311] = GND;
assign TX_BIT_CTRL_OUT3[312] = GND;
assign TX_BIT_CTRL_OUT3[313] = GND;
assign TX_BIT_CTRL_OUT3[314] = GND;
assign TX_BIT_CTRL_OUT3[315] = GND;
assign TX_BIT_CTRL_OUT3[316] = GND;
assign TX_BIT_CTRL_OUT3[317] = GND;
assign TX_BIT_CTRL_OUT3[318] = GND;
assign TX_BIT_CTRL_OUT3[319] = GND;
assign TX_BIT_CTRL_OUT4[0] = GND;
assign TX_BIT_CTRL_OUT4[1] = GND;
assign TX_BIT_CTRL_OUT4[2] = GND;
assign TX_BIT_CTRL_OUT4[3] = GND;
assign TX_BIT_CTRL_OUT4[4] = GND;
assign TX_BIT_CTRL_OUT4[5] = GND;
assign TX_BIT_CTRL_OUT4[6] = GND;
assign TX_BIT_CTRL_OUT4[7] = GND;
assign TX_BIT_CTRL_OUT4[8] = GND;
assign TX_BIT_CTRL_OUT4[9] = GND;
assign TX_BIT_CTRL_OUT4[10] = GND;
assign TX_BIT_CTRL_OUT4[11] = GND;
assign TX_BIT_CTRL_OUT4[12] = GND;
assign TX_BIT_CTRL_OUT4[13] = GND;
assign TX_BIT_CTRL_OUT4[14] = GND;
assign TX_BIT_CTRL_OUT4[15] = GND;
assign TX_BIT_CTRL_OUT4[16] = GND;
assign TX_BIT_CTRL_OUT4[17] = GND;
assign TX_BIT_CTRL_OUT4[18] = GND;
assign TX_BIT_CTRL_OUT4[19] = GND;
assign TX_BIT_CTRL_OUT4[20] = GND;
assign TX_BIT_CTRL_OUT4[21] = GND;
assign TX_BIT_CTRL_OUT4[22] = GND;
assign TX_BIT_CTRL_OUT4[23] = GND;
assign TX_BIT_CTRL_OUT4[24] = GND;
assign TX_BIT_CTRL_OUT4[25] = GND;
assign TX_BIT_CTRL_OUT4[26] = GND;
assign TX_BIT_CTRL_OUT4[27] = GND;
assign TX_BIT_CTRL_OUT4[28] = GND;
assign TX_BIT_CTRL_OUT4[29] = GND;
assign TX_BIT_CTRL_OUT4[30] = GND;
assign TX_BIT_CTRL_OUT4[31] = GND;
assign TX_BIT_CTRL_OUT4[32] = GND;
assign TX_BIT_CTRL_OUT4[33] = GND;
assign TX_BIT_CTRL_OUT4[34] = GND;
assign TX_BIT_CTRL_OUT4[35] = GND;
assign TX_BIT_CTRL_OUT4[36] = GND;
assign TX_BIT_CTRL_OUT4[37] = GND;
assign TX_BIT_CTRL_OUT4[38] = GND;
assign TX_BIT_CTRL_OUT4[39] = GND;
assign TX_BIT_CTRL_OUT4[40] = GND;
assign TX_BIT_CTRL_OUT4[41] = GND;
assign TX_BIT_CTRL_OUT4[42] = GND;
assign TX_BIT_CTRL_OUT4[43] = GND;
assign TX_BIT_CTRL_OUT4[44] = GND;
assign TX_BIT_CTRL_OUT4[45] = GND;
assign TX_BIT_CTRL_OUT4[46] = GND;
assign TX_BIT_CTRL_OUT4[47] = GND;
assign TX_BIT_CTRL_OUT4[48] = GND;
assign TX_BIT_CTRL_OUT4[49] = GND;
assign TX_BIT_CTRL_OUT4[50] = GND;
assign TX_BIT_CTRL_OUT4[51] = GND;
assign TX_BIT_CTRL_OUT4[52] = GND;
assign TX_BIT_CTRL_OUT4[53] = GND;
assign TX_BIT_CTRL_OUT4[54] = GND;
assign TX_BIT_CTRL_OUT4[55] = GND;
assign TX_BIT_CTRL_OUT4[56] = GND;
assign TX_BIT_CTRL_OUT4[57] = GND;
assign TX_BIT_CTRL_OUT4[58] = GND;
assign TX_BIT_CTRL_OUT4[59] = GND;
assign TX_BIT_CTRL_OUT4[60] = GND;
assign TX_BIT_CTRL_OUT4[61] = GND;
assign TX_BIT_CTRL_OUT4[62] = GND;
assign TX_BIT_CTRL_OUT4[63] = GND;
assign TX_BIT_CTRL_OUT4[64] = GND;
assign TX_BIT_CTRL_OUT4[65] = GND;
assign TX_BIT_CTRL_OUT4[66] = GND;
assign TX_BIT_CTRL_OUT4[67] = GND;
assign TX_BIT_CTRL_OUT4[68] = GND;
assign TX_BIT_CTRL_OUT4[69] = GND;
assign TX_BIT_CTRL_OUT4[70] = GND;
assign TX_BIT_CTRL_OUT4[71] = GND;
assign TX_BIT_CTRL_OUT4[72] = GND;
assign TX_BIT_CTRL_OUT4[73] = GND;
assign TX_BIT_CTRL_OUT4[74] = GND;
assign TX_BIT_CTRL_OUT4[75] = GND;
assign TX_BIT_CTRL_OUT4[76] = GND;
assign TX_BIT_CTRL_OUT4[77] = GND;
assign TX_BIT_CTRL_OUT4[78] = GND;
assign TX_BIT_CTRL_OUT4[79] = GND;
assign TX_BIT_CTRL_OUT4[80] = GND;
assign TX_BIT_CTRL_OUT4[81] = GND;
assign TX_BIT_CTRL_OUT4[82] = GND;
assign TX_BIT_CTRL_OUT4[83] = GND;
assign TX_BIT_CTRL_OUT4[84] = GND;
assign TX_BIT_CTRL_OUT4[85] = GND;
assign TX_BIT_CTRL_OUT4[86] = GND;
assign TX_BIT_CTRL_OUT4[87] = GND;
assign TX_BIT_CTRL_OUT4[88] = GND;
assign TX_BIT_CTRL_OUT4[89] = GND;
assign TX_BIT_CTRL_OUT4[90] = GND;
assign TX_BIT_CTRL_OUT4[91] = GND;
assign TX_BIT_CTRL_OUT4[92] = GND;
assign TX_BIT_CTRL_OUT4[93] = GND;
assign TX_BIT_CTRL_OUT4[94] = GND;
assign TX_BIT_CTRL_OUT4[95] = GND;
assign TX_BIT_CTRL_OUT4[96] = GND;
assign TX_BIT_CTRL_OUT4[97] = GND;
assign TX_BIT_CTRL_OUT4[98] = GND;
assign TX_BIT_CTRL_OUT4[99] = GND;
assign TX_BIT_CTRL_OUT4[100] = GND;
assign TX_BIT_CTRL_OUT4[101] = GND;
assign TX_BIT_CTRL_OUT4[102] = GND;
assign TX_BIT_CTRL_OUT4[103] = GND;
assign TX_BIT_CTRL_OUT4[104] = GND;
assign TX_BIT_CTRL_OUT4[105] = GND;
assign TX_BIT_CTRL_OUT4[106] = GND;
assign TX_BIT_CTRL_OUT4[107] = GND;
assign TX_BIT_CTRL_OUT4[108] = GND;
assign TX_BIT_CTRL_OUT4[109] = GND;
assign TX_BIT_CTRL_OUT4[110] = GND;
assign TX_BIT_CTRL_OUT4[111] = GND;
assign TX_BIT_CTRL_OUT4[112] = GND;
assign TX_BIT_CTRL_OUT4[113] = GND;
assign TX_BIT_CTRL_OUT4[114] = GND;
assign TX_BIT_CTRL_OUT4[115] = GND;
assign TX_BIT_CTRL_OUT4[116] = GND;
assign TX_BIT_CTRL_OUT4[117] = GND;
assign TX_BIT_CTRL_OUT4[118] = GND;
assign TX_BIT_CTRL_OUT4[119] = GND;
assign TX_BIT_CTRL_OUT4[120] = GND;
assign TX_BIT_CTRL_OUT4[121] = GND;
assign TX_BIT_CTRL_OUT4[122] = GND;
assign TX_BIT_CTRL_OUT4[123] = GND;
assign TX_BIT_CTRL_OUT4[124] = GND;
assign TX_BIT_CTRL_OUT4[125] = GND;
assign TX_BIT_CTRL_OUT4[126] = GND;
assign TX_BIT_CTRL_OUT4[127] = GND;
assign TX_BIT_CTRL_OUT4[128] = GND;
assign TX_BIT_CTRL_OUT4[129] = GND;
assign TX_BIT_CTRL_OUT4[130] = GND;
assign TX_BIT_CTRL_OUT4[131] = GND;
assign TX_BIT_CTRL_OUT4[132] = GND;
assign TX_BIT_CTRL_OUT4[133] = GND;
assign TX_BIT_CTRL_OUT4[134] = GND;
assign TX_BIT_CTRL_OUT4[135] = GND;
assign TX_BIT_CTRL_OUT4[136] = GND;
assign TX_BIT_CTRL_OUT4[137] = GND;
assign TX_BIT_CTRL_OUT4[138] = GND;
assign TX_BIT_CTRL_OUT4[139] = GND;
assign TX_BIT_CTRL_OUT4[140] = GND;
assign TX_BIT_CTRL_OUT4[141] = GND;
assign TX_BIT_CTRL_OUT4[142] = GND;
assign TX_BIT_CTRL_OUT4[143] = GND;
assign TX_BIT_CTRL_OUT4[144] = GND;
assign TX_BIT_CTRL_OUT4[145] = GND;
assign TX_BIT_CTRL_OUT4[146] = GND;
assign TX_BIT_CTRL_OUT4[147] = GND;
assign TX_BIT_CTRL_OUT4[148] = GND;
assign TX_BIT_CTRL_OUT4[149] = GND;
assign TX_BIT_CTRL_OUT4[150] = GND;
assign TX_BIT_CTRL_OUT4[151] = GND;
assign TX_BIT_CTRL_OUT4[152] = GND;
assign TX_BIT_CTRL_OUT4[153] = GND;
assign TX_BIT_CTRL_OUT4[154] = GND;
assign TX_BIT_CTRL_OUT4[155] = GND;
assign TX_BIT_CTRL_OUT4[156] = GND;
assign TX_BIT_CTRL_OUT4[157] = GND;
assign TX_BIT_CTRL_OUT4[158] = GND;
assign TX_BIT_CTRL_OUT4[159] = GND;
assign TX_BIT_CTRL_OUT4[160] = GND;
assign TX_BIT_CTRL_OUT4[161] = GND;
assign TX_BIT_CTRL_OUT4[162] = GND;
assign TX_BIT_CTRL_OUT4[163] = GND;
assign TX_BIT_CTRL_OUT4[164] = GND;
assign TX_BIT_CTRL_OUT4[165] = GND;
assign TX_BIT_CTRL_OUT4[166] = GND;
assign TX_BIT_CTRL_OUT4[167] = GND;
assign TX_BIT_CTRL_OUT4[168] = GND;
assign TX_BIT_CTRL_OUT4[169] = GND;
assign TX_BIT_CTRL_OUT4[170] = GND;
assign TX_BIT_CTRL_OUT4[171] = GND;
assign TX_BIT_CTRL_OUT4[172] = GND;
assign TX_BIT_CTRL_OUT4[173] = GND;
assign TX_BIT_CTRL_OUT4[174] = GND;
assign TX_BIT_CTRL_OUT4[175] = GND;
assign TX_BIT_CTRL_OUT4[176] = GND;
assign TX_BIT_CTRL_OUT4[177] = GND;
assign TX_BIT_CTRL_OUT4[178] = GND;
assign TX_BIT_CTRL_OUT4[179] = GND;
assign TX_BIT_CTRL_OUT4[180] = GND;
assign TX_BIT_CTRL_OUT4[181] = GND;
assign TX_BIT_CTRL_OUT4[182] = GND;
assign TX_BIT_CTRL_OUT4[183] = GND;
assign TX_BIT_CTRL_OUT4[184] = GND;
assign TX_BIT_CTRL_OUT4[185] = GND;
assign TX_BIT_CTRL_OUT4[186] = GND;
assign TX_BIT_CTRL_OUT4[187] = GND;
assign TX_BIT_CTRL_OUT4[188] = GND;
assign TX_BIT_CTRL_OUT4[189] = GND;
assign TX_BIT_CTRL_OUT4[190] = GND;
assign TX_BIT_CTRL_OUT4[191] = GND;
assign TX_BIT_CTRL_OUT4[192] = GND;
assign TX_BIT_CTRL_OUT4[193] = GND;
assign TX_BIT_CTRL_OUT4[194] = GND;
assign TX_BIT_CTRL_OUT4[195] = GND;
assign TX_BIT_CTRL_OUT4[196] = GND;
assign TX_BIT_CTRL_OUT4[197] = GND;
assign TX_BIT_CTRL_OUT4[198] = GND;
assign TX_BIT_CTRL_OUT4[199] = GND;
assign TX_BIT_CTRL_OUT4[200] = GND;
assign TX_BIT_CTRL_OUT4[201] = GND;
assign TX_BIT_CTRL_OUT4[202] = GND;
assign TX_BIT_CTRL_OUT4[203] = GND;
assign TX_BIT_CTRL_OUT4[204] = GND;
assign TX_BIT_CTRL_OUT4[205] = GND;
assign TX_BIT_CTRL_OUT4[206] = GND;
assign TX_BIT_CTRL_OUT4[207] = GND;
assign TX_BIT_CTRL_OUT4[208] = GND;
assign TX_BIT_CTRL_OUT4[209] = GND;
assign TX_BIT_CTRL_OUT4[210] = GND;
assign TX_BIT_CTRL_OUT4[211] = GND;
assign TX_BIT_CTRL_OUT4[212] = GND;
assign TX_BIT_CTRL_OUT4[213] = GND;
assign TX_BIT_CTRL_OUT4[214] = GND;
assign TX_BIT_CTRL_OUT4[215] = GND;
assign TX_BIT_CTRL_OUT4[216] = GND;
assign TX_BIT_CTRL_OUT4[217] = GND;
assign TX_BIT_CTRL_OUT4[218] = GND;
assign TX_BIT_CTRL_OUT4[219] = GND;
assign TX_BIT_CTRL_OUT4[220] = GND;
assign TX_BIT_CTRL_OUT4[221] = GND;
assign TX_BIT_CTRL_OUT4[222] = GND;
assign TX_BIT_CTRL_OUT4[223] = GND;
assign TX_BIT_CTRL_OUT4[224] = GND;
assign TX_BIT_CTRL_OUT4[225] = GND;
assign TX_BIT_CTRL_OUT4[226] = GND;
assign TX_BIT_CTRL_OUT4[227] = GND;
assign TX_BIT_CTRL_OUT4[228] = GND;
assign TX_BIT_CTRL_OUT4[229] = GND;
assign TX_BIT_CTRL_OUT4[230] = GND;
assign TX_BIT_CTRL_OUT4[231] = GND;
assign TX_BIT_CTRL_OUT4[232] = GND;
assign TX_BIT_CTRL_OUT4[233] = GND;
assign TX_BIT_CTRL_OUT4[234] = GND;
assign TX_BIT_CTRL_OUT4[235] = GND;
assign TX_BIT_CTRL_OUT4[236] = GND;
assign TX_BIT_CTRL_OUT4[237] = GND;
assign TX_BIT_CTRL_OUT4[238] = GND;
assign TX_BIT_CTRL_OUT4[239] = GND;
assign TX_BIT_CTRL_OUT4[240] = GND;
assign TX_BIT_CTRL_OUT4[241] = GND;
assign TX_BIT_CTRL_OUT4[242] = GND;
assign TX_BIT_CTRL_OUT4[243] = GND;
assign TX_BIT_CTRL_OUT4[244] = GND;
assign TX_BIT_CTRL_OUT4[245] = GND;
assign TX_BIT_CTRL_OUT4[246] = GND;
assign TX_BIT_CTRL_OUT4[247] = GND;
assign TX_BIT_CTRL_OUT4[248] = GND;
assign TX_BIT_CTRL_OUT4[249] = GND;
assign TX_BIT_CTRL_OUT4[250] = GND;
assign TX_BIT_CTRL_OUT4[251] = GND;
assign TX_BIT_CTRL_OUT4[252] = GND;
assign TX_BIT_CTRL_OUT4[253] = GND;
assign TX_BIT_CTRL_OUT4[254] = GND;
assign TX_BIT_CTRL_OUT4[255] = GND;
assign TX_BIT_CTRL_OUT4[256] = GND;
assign TX_BIT_CTRL_OUT4[257] = GND;
assign TX_BIT_CTRL_OUT4[258] = GND;
assign TX_BIT_CTRL_OUT4[259] = GND;
assign TX_BIT_CTRL_OUT4[260] = GND;
assign TX_BIT_CTRL_OUT4[261] = GND;
assign TX_BIT_CTRL_OUT4[262] = GND;
assign TX_BIT_CTRL_OUT4[263] = GND;
assign TX_BIT_CTRL_OUT4[264] = GND;
assign TX_BIT_CTRL_OUT4[265] = GND;
assign TX_BIT_CTRL_OUT4[266] = GND;
assign TX_BIT_CTRL_OUT4[267] = GND;
assign TX_BIT_CTRL_OUT4[268] = GND;
assign TX_BIT_CTRL_OUT4[269] = GND;
assign TX_BIT_CTRL_OUT4[270] = GND;
assign TX_BIT_CTRL_OUT4[271] = GND;
assign TX_BIT_CTRL_OUT4[272] = GND;
assign TX_BIT_CTRL_OUT4[273] = GND;
assign TX_BIT_CTRL_OUT4[274] = GND;
assign TX_BIT_CTRL_OUT4[275] = GND;
assign TX_BIT_CTRL_OUT4[276] = GND;
assign TX_BIT_CTRL_OUT4[277] = GND;
assign TX_BIT_CTRL_OUT4[278] = GND;
assign TX_BIT_CTRL_OUT4[279] = GND;
assign TX_BIT_CTRL_OUT4[280] = GND;
assign TX_BIT_CTRL_OUT4[281] = GND;
assign TX_BIT_CTRL_OUT4[282] = GND;
assign TX_BIT_CTRL_OUT4[283] = GND;
assign TX_BIT_CTRL_OUT4[284] = GND;
assign TX_BIT_CTRL_OUT4[285] = GND;
assign TX_BIT_CTRL_OUT4[286] = GND;
assign TX_BIT_CTRL_OUT4[287] = GND;
assign TX_BIT_CTRL_OUT4[288] = GND;
assign TX_BIT_CTRL_OUT4[289] = GND;
assign TX_BIT_CTRL_OUT4[290] = GND;
assign TX_BIT_CTRL_OUT4[291] = GND;
assign TX_BIT_CTRL_OUT4[292] = GND;
assign TX_BIT_CTRL_OUT4[293] = GND;
assign TX_BIT_CTRL_OUT4[294] = GND;
assign TX_BIT_CTRL_OUT4[295] = GND;
assign TX_BIT_CTRL_OUT4[296] = GND;
assign TX_BIT_CTRL_OUT4[297] = GND;
assign TX_BIT_CTRL_OUT4[298] = GND;
assign TX_BIT_CTRL_OUT4[299] = GND;
assign TX_BIT_CTRL_OUT4[300] = GND;
assign TX_BIT_CTRL_OUT4[301] = GND;
assign TX_BIT_CTRL_OUT4[302] = GND;
assign TX_BIT_CTRL_OUT4[303] = GND;
assign TX_BIT_CTRL_OUT4[304] = GND;
assign TX_BIT_CTRL_OUT4[305] = GND;
assign TX_BIT_CTRL_OUT4[306] = GND;
assign TX_BIT_CTRL_OUT4[307] = GND;
assign TX_BIT_CTRL_OUT4[308] = GND;
assign TX_BIT_CTRL_OUT4[309] = GND;
assign TX_BIT_CTRL_OUT4[310] = GND;
assign TX_BIT_CTRL_OUT4[311] = GND;
assign TX_BIT_CTRL_OUT4[312] = GND;
assign TX_BIT_CTRL_OUT4[313] = GND;
assign TX_BIT_CTRL_OUT4[314] = GND;
assign TX_BIT_CTRL_OUT4[315] = GND;
assign TX_BIT_CTRL_OUT4[316] = GND;
assign TX_BIT_CTRL_OUT4[317] = GND;
assign TX_BIT_CTRL_OUT4[318] = GND;
assign TX_BIT_CTRL_OUT4[319] = GND;
assign TX_BIT_CTRL_OUT5[0] = GND;
assign TX_BIT_CTRL_OUT5[1] = GND;
assign TX_BIT_CTRL_OUT5[2] = GND;
assign TX_BIT_CTRL_OUT5[3] = GND;
assign TX_BIT_CTRL_OUT5[4] = GND;
assign TX_BIT_CTRL_OUT5[5] = GND;
assign TX_BIT_CTRL_OUT5[6] = GND;
assign TX_BIT_CTRL_OUT5[7] = GND;
assign TX_BIT_CTRL_OUT5[8] = GND;
assign TX_BIT_CTRL_OUT5[9] = GND;
assign TX_BIT_CTRL_OUT5[10] = GND;
assign TX_BIT_CTRL_OUT5[11] = GND;
assign TX_BIT_CTRL_OUT5[12] = GND;
assign TX_BIT_CTRL_OUT5[13] = GND;
assign TX_BIT_CTRL_OUT5[14] = GND;
assign TX_BIT_CTRL_OUT5[15] = GND;
assign TX_BIT_CTRL_OUT5[16] = GND;
assign TX_BIT_CTRL_OUT5[17] = GND;
assign TX_BIT_CTRL_OUT5[18] = GND;
assign TX_BIT_CTRL_OUT5[19] = GND;
assign TX_BIT_CTRL_OUT5[20] = GND;
assign TX_BIT_CTRL_OUT5[21] = GND;
assign TX_BIT_CTRL_OUT5[22] = GND;
assign TX_BIT_CTRL_OUT5[23] = GND;
assign TX_BIT_CTRL_OUT5[24] = GND;
assign TX_BIT_CTRL_OUT5[25] = GND;
assign TX_BIT_CTRL_OUT5[26] = GND;
assign TX_BIT_CTRL_OUT5[27] = GND;
assign TX_BIT_CTRL_OUT5[28] = GND;
assign TX_BIT_CTRL_OUT5[29] = GND;
assign TX_BIT_CTRL_OUT5[30] = GND;
assign TX_BIT_CTRL_OUT5[31] = GND;
assign TX_BIT_CTRL_OUT5[32] = GND;
assign TX_BIT_CTRL_OUT5[33] = GND;
assign TX_BIT_CTRL_OUT5[34] = GND;
assign TX_BIT_CTRL_OUT5[35] = GND;
assign TX_BIT_CTRL_OUT5[36] = GND;
assign TX_BIT_CTRL_OUT5[37] = GND;
assign TX_BIT_CTRL_OUT5[38] = GND;
assign TX_BIT_CTRL_OUT5[39] = GND;
assign TX_BIT_CTRL_OUT5[40] = GND;
assign TX_BIT_CTRL_OUT5[41] = GND;
assign TX_BIT_CTRL_OUT5[42] = GND;
assign TX_BIT_CTRL_OUT5[43] = GND;
assign TX_BIT_CTRL_OUT5[44] = GND;
assign TX_BIT_CTRL_OUT5[45] = GND;
assign TX_BIT_CTRL_OUT5[46] = GND;
assign TX_BIT_CTRL_OUT5[47] = GND;
assign TX_BIT_CTRL_OUT5[48] = GND;
assign TX_BIT_CTRL_OUT5[49] = GND;
assign TX_BIT_CTRL_OUT5[50] = GND;
assign TX_BIT_CTRL_OUT5[51] = GND;
assign TX_BIT_CTRL_OUT5[52] = GND;
assign TX_BIT_CTRL_OUT5[53] = GND;
assign TX_BIT_CTRL_OUT5[54] = GND;
assign TX_BIT_CTRL_OUT5[55] = GND;
assign TX_BIT_CTRL_OUT5[56] = GND;
assign TX_BIT_CTRL_OUT5[57] = GND;
assign TX_BIT_CTRL_OUT5[58] = GND;
assign TX_BIT_CTRL_OUT5[59] = GND;
assign TX_BIT_CTRL_OUT5[60] = GND;
assign TX_BIT_CTRL_OUT5[61] = GND;
assign TX_BIT_CTRL_OUT5[62] = GND;
assign TX_BIT_CTRL_OUT5[63] = GND;
assign TX_BIT_CTRL_OUT5[64] = GND;
assign TX_BIT_CTRL_OUT5[65] = GND;
assign TX_BIT_CTRL_OUT5[66] = GND;
assign TX_BIT_CTRL_OUT5[67] = GND;
assign TX_BIT_CTRL_OUT5[68] = GND;
assign TX_BIT_CTRL_OUT5[69] = GND;
assign TX_BIT_CTRL_OUT5[70] = GND;
assign TX_BIT_CTRL_OUT5[71] = GND;
assign TX_BIT_CTRL_OUT5[72] = GND;
assign TX_BIT_CTRL_OUT5[73] = GND;
assign TX_BIT_CTRL_OUT5[74] = GND;
assign TX_BIT_CTRL_OUT5[75] = GND;
assign TX_BIT_CTRL_OUT5[76] = GND;
assign TX_BIT_CTRL_OUT5[77] = GND;
assign TX_BIT_CTRL_OUT5[78] = GND;
assign TX_BIT_CTRL_OUT5[79] = GND;
assign TX_BIT_CTRL_OUT5[80] = GND;
assign TX_BIT_CTRL_OUT5[81] = GND;
assign TX_BIT_CTRL_OUT5[82] = GND;
assign TX_BIT_CTRL_OUT5[83] = GND;
assign TX_BIT_CTRL_OUT5[84] = GND;
assign TX_BIT_CTRL_OUT5[85] = GND;
assign TX_BIT_CTRL_OUT5[86] = GND;
assign TX_BIT_CTRL_OUT5[87] = GND;
assign TX_BIT_CTRL_OUT5[88] = GND;
assign TX_BIT_CTRL_OUT5[89] = GND;
assign TX_BIT_CTRL_OUT5[90] = GND;
assign TX_BIT_CTRL_OUT5[91] = GND;
assign TX_BIT_CTRL_OUT5[92] = GND;
assign TX_BIT_CTRL_OUT5[93] = GND;
assign TX_BIT_CTRL_OUT5[94] = GND;
assign TX_BIT_CTRL_OUT5[95] = GND;
assign TX_BIT_CTRL_OUT5[96] = GND;
assign TX_BIT_CTRL_OUT5[97] = GND;
assign TX_BIT_CTRL_OUT5[98] = GND;
assign TX_BIT_CTRL_OUT5[99] = GND;
assign TX_BIT_CTRL_OUT5[100] = GND;
assign TX_BIT_CTRL_OUT5[101] = GND;
assign TX_BIT_CTRL_OUT5[102] = GND;
assign TX_BIT_CTRL_OUT5[103] = GND;
assign TX_BIT_CTRL_OUT5[104] = GND;
assign TX_BIT_CTRL_OUT5[105] = GND;
assign TX_BIT_CTRL_OUT5[106] = GND;
assign TX_BIT_CTRL_OUT5[107] = GND;
assign TX_BIT_CTRL_OUT5[108] = GND;
assign TX_BIT_CTRL_OUT5[109] = GND;
assign TX_BIT_CTRL_OUT5[110] = GND;
assign TX_BIT_CTRL_OUT5[111] = GND;
assign TX_BIT_CTRL_OUT5[112] = GND;
assign TX_BIT_CTRL_OUT5[113] = GND;
assign TX_BIT_CTRL_OUT5[114] = GND;
assign TX_BIT_CTRL_OUT5[115] = GND;
assign TX_BIT_CTRL_OUT5[116] = GND;
assign TX_BIT_CTRL_OUT5[117] = GND;
assign TX_BIT_CTRL_OUT5[118] = GND;
assign TX_BIT_CTRL_OUT5[119] = GND;
assign TX_BIT_CTRL_OUT5[120] = GND;
assign TX_BIT_CTRL_OUT5[121] = GND;
assign TX_BIT_CTRL_OUT5[122] = GND;
assign TX_BIT_CTRL_OUT5[123] = GND;
assign TX_BIT_CTRL_OUT5[124] = GND;
assign TX_BIT_CTRL_OUT5[125] = GND;
assign TX_BIT_CTRL_OUT5[126] = GND;
assign TX_BIT_CTRL_OUT5[127] = GND;
assign TX_BIT_CTRL_OUT5[128] = GND;
assign TX_BIT_CTRL_OUT5[129] = GND;
assign TX_BIT_CTRL_OUT5[130] = GND;
assign TX_BIT_CTRL_OUT5[131] = GND;
assign TX_BIT_CTRL_OUT5[132] = GND;
assign TX_BIT_CTRL_OUT5[133] = GND;
assign TX_BIT_CTRL_OUT5[134] = GND;
assign TX_BIT_CTRL_OUT5[135] = GND;
assign TX_BIT_CTRL_OUT5[136] = GND;
assign TX_BIT_CTRL_OUT5[137] = GND;
assign TX_BIT_CTRL_OUT5[138] = GND;
assign TX_BIT_CTRL_OUT5[139] = GND;
assign TX_BIT_CTRL_OUT5[140] = GND;
assign TX_BIT_CTRL_OUT5[141] = GND;
assign TX_BIT_CTRL_OUT5[142] = GND;
assign TX_BIT_CTRL_OUT5[143] = GND;
assign TX_BIT_CTRL_OUT5[144] = GND;
assign TX_BIT_CTRL_OUT5[145] = GND;
assign TX_BIT_CTRL_OUT5[146] = GND;
assign TX_BIT_CTRL_OUT5[147] = GND;
assign TX_BIT_CTRL_OUT5[148] = GND;
assign TX_BIT_CTRL_OUT5[149] = GND;
assign TX_BIT_CTRL_OUT5[150] = GND;
assign TX_BIT_CTRL_OUT5[151] = GND;
assign TX_BIT_CTRL_OUT5[152] = GND;
assign TX_BIT_CTRL_OUT5[153] = GND;
assign TX_BIT_CTRL_OUT5[154] = GND;
assign TX_BIT_CTRL_OUT5[155] = GND;
assign TX_BIT_CTRL_OUT5[156] = GND;
assign TX_BIT_CTRL_OUT5[157] = GND;
assign TX_BIT_CTRL_OUT5[158] = GND;
assign TX_BIT_CTRL_OUT5[159] = GND;
assign TX_BIT_CTRL_OUT5[160] = GND;
assign TX_BIT_CTRL_OUT5[161] = GND;
assign TX_BIT_CTRL_OUT5[162] = GND;
assign TX_BIT_CTRL_OUT5[163] = GND;
assign TX_BIT_CTRL_OUT5[164] = GND;
assign TX_BIT_CTRL_OUT5[165] = GND;
assign TX_BIT_CTRL_OUT5[166] = GND;
assign TX_BIT_CTRL_OUT5[167] = GND;
assign TX_BIT_CTRL_OUT5[168] = GND;
assign TX_BIT_CTRL_OUT5[169] = GND;
assign TX_BIT_CTRL_OUT5[170] = GND;
assign TX_BIT_CTRL_OUT5[171] = GND;
assign TX_BIT_CTRL_OUT5[172] = GND;
assign TX_BIT_CTRL_OUT5[173] = GND;
assign TX_BIT_CTRL_OUT5[174] = GND;
assign TX_BIT_CTRL_OUT5[175] = GND;
assign TX_BIT_CTRL_OUT5[176] = GND;
assign TX_BIT_CTRL_OUT5[177] = GND;
assign TX_BIT_CTRL_OUT5[178] = GND;
assign TX_BIT_CTRL_OUT5[179] = GND;
assign TX_BIT_CTRL_OUT5[180] = GND;
assign TX_BIT_CTRL_OUT5[181] = GND;
assign TX_BIT_CTRL_OUT5[182] = GND;
assign TX_BIT_CTRL_OUT5[183] = GND;
assign TX_BIT_CTRL_OUT5[184] = GND;
assign TX_BIT_CTRL_OUT5[185] = GND;
assign TX_BIT_CTRL_OUT5[186] = GND;
assign TX_BIT_CTRL_OUT5[187] = GND;
assign TX_BIT_CTRL_OUT5[188] = GND;
assign TX_BIT_CTRL_OUT5[189] = GND;
assign TX_BIT_CTRL_OUT5[190] = GND;
assign TX_BIT_CTRL_OUT5[191] = GND;
assign TX_BIT_CTRL_OUT5[192] = GND;
assign TX_BIT_CTRL_OUT5[193] = GND;
assign TX_BIT_CTRL_OUT5[194] = GND;
assign TX_BIT_CTRL_OUT5[195] = GND;
assign TX_BIT_CTRL_OUT5[196] = GND;
assign TX_BIT_CTRL_OUT5[197] = GND;
assign TX_BIT_CTRL_OUT5[198] = GND;
assign TX_BIT_CTRL_OUT5[199] = GND;
assign TX_BIT_CTRL_OUT5[200] = GND;
assign TX_BIT_CTRL_OUT5[201] = GND;
assign TX_BIT_CTRL_OUT5[202] = GND;
assign TX_BIT_CTRL_OUT5[203] = GND;
assign TX_BIT_CTRL_OUT5[204] = GND;
assign TX_BIT_CTRL_OUT5[205] = GND;
assign TX_BIT_CTRL_OUT5[206] = GND;
assign TX_BIT_CTRL_OUT5[207] = GND;
assign TX_BIT_CTRL_OUT5[208] = GND;
assign TX_BIT_CTRL_OUT5[209] = GND;
assign TX_BIT_CTRL_OUT5[210] = GND;
assign TX_BIT_CTRL_OUT5[211] = GND;
assign TX_BIT_CTRL_OUT5[212] = GND;
assign TX_BIT_CTRL_OUT5[213] = GND;
assign TX_BIT_CTRL_OUT5[214] = GND;
assign TX_BIT_CTRL_OUT5[215] = GND;
assign TX_BIT_CTRL_OUT5[216] = GND;
assign TX_BIT_CTRL_OUT5[217] = GND;
assign TX_BIT_CTRL_OUT5[218] = GND;
assign TX_BIT_CTRL_OUT5[219] = GND;
assign TX_BIT_CTRL_OUT5[220] = GND;
assign TX_BIT_CTRL_OUT5[221] = GND;
assign TX_BIT_CTRL_OUT5[222] = GND;
assign TX_BIT_CTRL_OUT5[223] = GND;
assign TX_BIT_CTRL_OUT5[224] = GND;
assign TX_BIT_CTRL_OUT5[225] = GND;
assign TX_BIT_CTRL_OUT5[226] = GND;
assign TX_BIT_CTRL_OUT5[227] = GND;
assign TX_BIT_CTRL_OUT5[228] = GND;
assign TX_BIT_CTRL_OUT5[229] = GND;
assign TX_BIT_CTRL_OUT5[230] = GND;
assign TX_BIT_CTRL_OUT5[231] = GND;
assign TX_BIT_CTRL_OUT5[232] = GND;
assign TX_BIT_CTRL_OUT5[233] = GND;
assign TX_BIT_CTRL_OUT5[234] = GND;
assign TX_BIT_CTRL_OUT5[235] = GND;
assign TX_BIT_CTRL_OUT5[236] = GND;
assign TX_BIT_CTRL_OUT5[237] = GND;
assign TX_BIT_CTRL_OUT5[238] = GND;
assign TX_BIT_CTRL_OUT5[239] = GND;
assign TX_BIT_CTRL_OUT5[240] = GND;
assign TX_BIT_CTRL_OUT5[241] = GND;
assign TX_BIT_CTRL_OUT5[242] = GND;
assign TX_BIT_CTRL_OUT5[243] = GND;
assign TX_BIT_CTRL_OUT5[244] = GND;
assign TX_BIT_CTRL_OUT5[245] = GND;
assign TX_BIT_CTRL_OUT5[246] = GND;
assign TX_BIT_CTRL_OUT5[247] = GND;
assign TX_BIT_CTRL_OUT5[248] = GND;
assign TX_BIT_CTRL_OUT5[249] = GND;
assign TX_BIT_CTRL_OUT5[250] = GND;
assign TX_BIT_CTRL_OUT5[251] = GND;
assign TX_BIT_CTRL_OUT5[252] = GND;
assign TX_BIT_CTRL_OUT5[253] = GND;
assign TX_BIT_CTRL_OUT5[254] = GND;
assign TX_BIT_CTRL_OUT5[255] = GND;
assign TX_BIT_CTRL_OUT5[256] = GND;
assign TX_BIT_CTRL_OUT5[257] = GND;
assign TX_BIT_CTRL_OUT5[258] = GND;
assign TX_BIT_CTRL_OUT5[259] = GND;
assign TX_BIT_CTRL_OUT5[260] = GND;
assign TX_BIT_CTRL_OUT5[261] = GND;
assign TX_BIT_CTRL_OUT5[262] = GND;
assign TX_BIT_CTRL_OUT5[263] = GND;
assign TX_BIT_CTRL_OUT5[264] = GND;
assign TX_BIT_CTRL_OUT5[265] = GND;
assign TX_BIT_CTRL_OUT5[266] = GND;
assign TX_BIT_CTRL_OUT5[267] = GND;
assign TX_BIT_CTRL_OUT5[268] = GND;
assign TX_BIT_CTRL_OUT5[269] = GND;
assign TX_BIT_CTRL_OUT5[270] = GND;
assign TX_BIT_CTRL_OUT5[271] = GND;
assign TX_BIT_CTRL_OUT5[272] = GND;
assign TX_BIT_CTRL_OUT5[273] = GND;
assign TX_BIT_CTRL_OUT5[274] = GND;
assign TX_BIT_CTRL_OUT5[275] = GND;
assign TX_BIT_CTRL_OUT5[276] = GND;
assign TX_BIT_CTRL_OUT5[277] = GND;
assign TX_BIT_CTRL_OUT5[278] = GND;
assign TX_BIT_CTRL_OUT5[279] = GND;
assign TX_BIT_CTRL_OUT5[280] = GND;
assign TX_BIT_CTRL_OUT5[281] = GND;
assign TX_BIT_CTRL_OUT5[282] = GND;
assign TX_BIT_CTRL_OUT5[283] = GND;
assign TX_BIT_CTRL_OUT5[284] = GND;
assign TX_BIT_CTRL_OUT5[285] = GND;
assign TX_BIT_CTRL_OUT5[286] = GND;
assign TX_BIT_CTRL_OUT5[287] = GND;
assign TX_BIT_CTRL_OUT5[288] = GND;
assign TX_BIT_CTRL_OUT5[289] = GND;
assign TX_BIT_CTRL_OUT5[290] = GND;
assign TX_BIT_CTRL_OUT5[291] = GND;
assign TX_BIT_CTRL_OUT5[292] = GND;
assign TX_BIT_CTRL_OUT5[293] = GND;
assign TX_BIT_CTRL_OUT5[294] = GND;
assign TX_BIT_CTRL_OUT5[295] = GND;
assign TX_BIT_CTRL_OUT5[296] = GND;
assign TX_BIT_CTRL_OUT5[297] = GND;
assign TX_BIT_CTRL_OUT5[298] = GND;
assign TX_BIT_CTRL_OUT5[299] = GND;
assign TX_BIT_CTRL_OUT5[300] = GND;
assign TX_BIT_CTRL_OUT5[301] = GND;
assign TX_BIT_CTRL_OUT5[302] = GND;
assign TX_BIT_CTRL_OUT5[303] = GND;
assign TX_BIT_CTRL_OUT5[304] = GND;
assign TX_BIT_CTRL_OUT5[305] = GND;
assign TX_BIT_CTRL_OUT5[306] = GND;
assign TX_BIT_CTRL_OUT5[307] = GND;
assign TX_BIT_CTRL_OUT5[308] = GND;
assign TX_BIT_CTRL_OUT5[309] = GND;
assign TX_BIT_CTRL_OUT5[310] = GND;
assign TX_BIT_CTRL_OUT5[311] = GND;
assign TX_BIT_CTRL_OUT5[312] = GND;
assign TX_BIT_CTRL_OUT5[313] = GND;
assign TX_BIT_CTRL_OUT5[314] = GND;
assign TX_BIT_CTRL_OUT5[315] = GND;
assign TX_BIT_CTRL_OUT5[316] = GND;
assign TX_BIT_CTRL_OUT5[317] = GND;
assign TX_BIT_CTRL_OUT5[318] = GND;
assign TX_BIT_CTRL_OUT5[319] = GND;
assign TX_BIT_CTRL_OUT6[0] = GND;
assign TX_BIT_CTRL_OUT6[1] = GND;
assign TX_BIT_CTRL_OUT6[2] = GND;
assign TX_BIT_CTRL_OUT6[3] = GND;
assign TX_BIT_CTRL_OUT6[4] = GND;
assign TX_BIT_CTRL_OUT6[5] = GND;
assign TX_BIT_CTRL_OUT6[6] = GND;
assign TX_BIT_CTRL_OUT6[7] = GND;
assign TX_BIT_CTRL_OUT6[8] = GND;
assign TX_BIT_CTRL_OUT6[9] = GND;
assign TX_BIT_CTRL_OUT6[10] = GND;
assign TX_BIT_CTRL_OUT6[11] = GND;
assign TX_BIT_CTRL_OUT6[12] = GND;
assign TX_BIT_CTRL_OUT6[13] = GND;
assign TX_BIT_CTRL_OUT6[14] = GND;
assign TX_BIT_CTRL_OUT6[15] = GND;
assign TX_BIT_CTRL_OUT6[16] = GND;
assign TX_BIT_CTRL_OUT6[17] = GND;
assign TX_BIT_CTRL_OUT6[18] = GND;
assign TX_BIT_CTRL_OUT6[19] = GND;
assign TX_BIT_CTRL_OUT6[20] = GND;
assign TX_BIT_CTRL_OUT6[21] = GND;
assign TX_BIT_CTRL_OUT6[22] = GND;
assign TX_BIT_CTRL_OUT6[23] = GND;
assign TX_BIT_CTRL_OUT6[24] = GND;
assign TX_BIT_CTRL_OUT6[25] = GND;
assign TX_BIT_CTRL_OUT6[26] = GND;
assign TX_BIT_CTRL_OUT6[27] = GND;
assign TX_BIT_CTRL_OUT6[28] = GND;
assign TX_BIT_CTRL_OUT6[29] = GND;
assign TX_BIT_CTRL_OUT6[30] = GND;
assign TX_BIT_CTRL_OUT6[31] = GND;
assign TX_BIT_CTRL_OUT6[32] = GND;
assign TX_BIT_CTRL_OUT6[33] = GND;
assign TX_BIT_CTRL_OUT6[34] = GND;
assign TX_BIT_CTRL_OUT6[35] = GND;
assign TX_BIT_CTRL_OUT6[36] = GND;
assign TX_BIT_CTRL_OUT6[37] = GND;
assign TX_BIT_CTRL_OUT6[38] = GND;
assign TX_BIT_CTRL_OUT6[39] = GND;
assign TX_BIT_CTRL_OUT6[40] = GND;
assign TX_BIT_CTRL_OUT6[41] = GND;
assign TX_BIT_CTRL_OUT6[42] = GND;
assign TX_BIT_CTRL_OUT6[43] = GND;
assign TX_BIT_CTRL_OUT6[44] = GND;
assign TX_BIT_CTRL_OUT6[45] = GND;
assign TX_BIT_CTRL_OUT6[46] = GND;
assign TX_BIT_CTRL_OUT6[47] = GND;
assign TX_BIT_CTRL_OUT6[48] = GND;
assign TX_BIT_CTRL_OUT6[49] = GND;
assign TX_BIT_CTRL_OUT6[50] = GND;
assign TX_BIT_CTRL_OUT6[51] = GND;
assign TX_BIT_CTRL_OUT6[52] = GND;
assign TX_BIT_CTRL_OUT6[53] = GND;
assign TX_BIT_CTRL_OUT6[54] = GND;
assign TX_BIT_CTRL_OUT6[55] = GND;
assign TX_BIT_CTRL_OUT6[56] = GND;
assign TX_BIT_CTRL_OUT6[57] = GND;
assign TX_BIT_CTRL_OUT6[58] = GND;
assign TX_BIT_CTRL_OUT6[59] = GND;
assign TX_BIT_CTRL_OUT6[60] = GND;
assign TX_BIT_CTRL_OUT6[61] = GND;
assign TX_BIT_CTRL_OUT6[62] = GND;
assign TX_BIT_CTRL_OUT6[63] = GND;
assign TX_BIT_CTRL_OUT6[64] = GND;
assign TX_BIT_CTRL_OUT6[65] = GND;
assign TX_BIT_CTRL_OUT6[66] = GND;
assign TX_BIT_CTRL_OUT6[67] = GND;
assign TX_BIT_CTRL_OUT6[68] = GND;
assign TX_BIT_CTRL_OUT6[69] = GND;
assign TX_BIT_CTRL_OUT6[70] = GND;
assign TX_BIT_CTRL_OUT6[71] = GND;
assign TX_BIT_CTRL_OUT6[72] = GND;
assign TX_BIT_CTRL_OUT6[73] = GND;
assign TX_BIT_CTRL_OUT6[74] = GND;
assign TX_BIT_CTRL_OUT6[75] = GND;
assign TX_BIT_CTRL_OUT6[76] = GND;
assign TX_BIT_CTRL_OUT6[77] = GND;
assign TX_BIT_CTRL_OUT6[78] = GND;
assign TX_BIT_CTRL_OUT6[79] = GND;
assign TX_BIT_CTRL_OUT6[80] = GND;
assign TX_BIT_CTRL_OUT6[81] = GND;
assign TX_BIT_CTRL_OUT6[82] = GND;
assign TX_BIT_CTRL_OUT6[83] = GND;
assign TX_BIT_CTRL_OUT6[84] = GND;
assign TX_BIT_CTRL_OUT6[85] = GND;
assign TX_BIT_CTRL_OUT6[86] = GND;
assign TX_BIT_CTRL_OUT6[87] = GND;
assign TX_BIT_CTRL_OUT6[88] = GND;
assign TX_BIT_CTRL_OUT6[89] = GND;
assign TX_BIT_CTRL_OUT6[90] = GND;
assign TX_BIT_CTRL_OUT6[91] = GND;
assign TX_BIT_CTRL_OUT6[92] = GND;
assign TX_BIT_CTRL_OUT6[93] = GND;
assign TX_BIT_CTRL_OUT6[94] = GND;
assign TX_BIT_CTRL_OUT6[95] = GND;
assign TX_BIT_CTRL_OUT6[96] = GND;
assign TX_BIT_CTRL_OUT6[97] = GND;
assign TX_BIT_CTRL_OUT6[98] = GND;
assign TX_BIT_CTRL_OUT6[99] = GND;
assign TX_BIT_CTRL_OUT6[100] = GND;
assign TX_BIT_CTRL_OUT6[101] = GND;
assign TX_BIT_CTRL_OUT6[102] = GND;
assign TX_BIT_CTRL_OUT6[103] = GND;
assign TX_BIT_CTRL_OUT6[104] = GND;
assign TX_BIT_CTRL_OUT6[105] = GND;
assign TX_BIT_CTRL_OUT6[106] = GND;
assign TX_BIT_CTRL_OUT6[107] = GND;
assign TX_BIT_CTRL_OUT6[108] = GND;
assign TX_BIT_CTRL_OUT6[109] = GND;
assign TX_BIT_CTRL_OUT6[110] = GND;
assign TX_BIT_CTRL_OUT6[111] = GND;
assign TX_BIT_CTRL_OUT6[112] = GND;
assign TX_BIT_CTRL_OUT6[113] = GND;
assign TX_BIT_CTRL_OUT6[114] = GND;
assign TX_BIT_CTRL_OUT6[115] = GND;
assign TX_BIT_CTRL_OUT6[116] = GND;
assign TX_BIT_CTRL_OUT6[117] = GND;
assign TX_BIT_CTRL_OUT6[118] = GND;
assign TX_BIT_CTRL_OUT6[119] = GND;
assign TX_BIT_CTRL_OUT6[120] = GND;
assign TX_BIT_CTRL_OUT6[121] = GND;
assign TX_BIT_CTRL_OUT6[122] = GND;
assign TX_BIT_CTRL_OUT6[123] = GND;
assign TX_BIT_CTRL_OUT6[124] = GND;
assign TX_BIT_CTRL_OUT6[125] = GND;
assign TX_BIT_CTRL_OUT6[126] = GND;
assign TX_BIT_CTRL_OUT6[127] = GND;
assign TX_BIT_CTRL_OUT6[128] = GND;
assign TX_BIT_CTRL_OUT6[129] = GND;
assign TX_BIT_CTRL_OUT6[130] = GND;
assign TX_BIT_CTRL_OUT6[131] = GND;
assign TX_BIT_CTRL_OUT6[132] = GND;
assign TX_BIT_CTRL_OUT6[133] = GND;
assign TX_BIT_CTRL_OUT6[134] = GND;
assign TX_BIT_CTRL_OUT6[135] = GND;
assign TX_BIT_CTRL_OUT6[136] = GND;
assign TX_BIT_CTRL_OUT6[137] = GND;
assign TX_BIT_CTRL_OUT6[138] = GND;
assign TX_BIT_CTRL_OUT6[139] = GND;
assign TX_BIT_CTRL_OUT6[140] = GND;
assign TX_BIT_CTRL_OUT6[141] = GND;
assign TX_BIT_CTRL_OUT6[142] = GND;
assign TX_BIT_CTRL_OUT6[143] = GND;
assign TX_BIT_CTRL_OUT6[144] = GND;
assign TX_BIT_CTRL_OUT6[145] = GND;
assign TX_BIT_CTRL_OUT6[146] = GND;
assign TX_BIT_CTRL_OUT6[147] = GND;
assign TX_BIT_CTRL_OUT6[148] = GND;
assign TX_BIT_CTRL_OUT6[149] = GND;
assign TX_BIT_CTRL_OUT6[150] = GND;
assign TX_BIT_CTRL_OUT6[151] = GND;
assign TX_BIT_CTRL_OUT6[152] = GND;
assign TX_BIT_CTRL_OUT6[153] = GND;
assign TX_BIT_CTRL_OUT6[154] = GND;
assign TX_BIT_CTRL_OUT6[155] = GND;
assign TX_BIT_CTRL_OUT6[156] = GND;
assign TX_BIT_CTRL_OUT6[157] = GND;
assign TX_BIT_CTRL_OUT6[158] = GND;
assign TX_BIT_CTRL_OUT6[159] = GND;
assign TX_BIT_CTRL_OUT6[160] = GND;
assign TX_BIT_CTRL_OUT6[161] = GND;
assign TX_BIT_CTRL_OUT6[162] = GND;
assign TX_BIT_CTRL_OUT6[163] = GND;
assign TX_BIT_CTRL_OUT6[164] = GND;
assign TX_BIT_CTRL_OUT6[165] = GND;
assign TX_BIT_CTRL_OUT6[166] = GND;
assign TX_BIT_CTRL_OUT6[167] = GND;
assign TX_BIT_CTRL_OUT6[168] = GND;
assign TX_BIT_CTRL_OUT6[169] = GND;
assign TX_BIT_CTRL_OUT6[170] = GND;
assign TX_BIT_CTRL_OUT6[171] = GND;
assign TX_BIT_CTRL_OUT6[172] = GND;
assign TX_BIT_CTRL_OUT6[173] = GND;
assign TX_BIT_CTRL_OUT6[174] = GND;
assign TX_BIT_CTRL_OUT6[175] = GND;
assign TX_BIT_CTRL_OUT6[176] = GND;
assign TX_BIT_CTRL_OUT6[177] = GND;
assign TX_BIT_CTRL_OUT6[178] = GND;
assign TX_BIT_CTRL_OUT6[179] = GND;
assign TX_BIT_CTRL_OUT6[180] = GND;
assign TX_BIT_CTRL_OUT6[181] = GND;
assign TX_BIT_CTRL_OUT6[182] = GND;
assign TX_BIT_CTRL_OUT6[183] = GND;
assign TX_BIT_CTRL_OUT6[184] = GND;
assign TX_BIT_CTRL_OUT6[185] = GND;
assign TX_BIT_CTRL_OUT6[186] = GND;
assign TX_BIT_CTRL_OUT6[187] = GND;
assign TX_BIT_CTRL_OUT6[188] = GND;
assign TX_BIT_CTRL_OUT6[189] = GND;
assign TX_BIT_CTRL_OUT6[190] = GND;
assign TX_BIT_CTRL_OUT6[191] = GND;
assign TX_BIT_CTRL_OUT6[192] = GND;
assign TX_BIT_CTRL_OUT6[193] = GND;
assign TX_BIT_CTRL_OUT6[194] = GND;
assign TX_BIT_CTRL_OUT6[195] = GND;
assign TX_BIT_CTRL_OUT6[196] = GND;
assign TX_BIT_CTRL_OUT6[197] = GND;
assign TX_BIT_CTRL_OUT6[198] = GND;
assign TX_BIT_CTRL_OUT6[199] = GND;
assign TX_BIT_CTRL_OUT6[200] = GND;
assign TX_BIT_CTRL_OUT6[201] = GND;
assign TX_BIT_CTRL_OUT6[202] = GND;
assign TX_BIT_CTRL_OUT6[203] = GND;
assign TX_BIT_CTRL_OUT6[204] = GND;
assign TX_BIT_CTRL_OUT6[205] = GND;
assign TX_BIT_CTRL_OUT6[206] = GND;
assign TX_BIT_CTRL_OUT6[207] = GND;
assign TX_BIT_CTRL_OUT6[208] = GND;
assign TX_BIT_CTRL_OUT6[209] = GND;
assign TX_BIT_CTRL_OUT6[210] = GND;
assign TX_BIT_CTRL_OUT6[211] = GND;
assign TX_BIT_CTRL_OUT6[212] = GND;
assign TX_BIT_CTRL_OUT6[213] = GND;
assign TX_BIT_CTRL_OUT6[214] = GND;
assign TX_BIT_CTRL_OUT6[215] = GND;
assign TX_BIT_CTRL_OUT6[216] = GND;
assign TX_BIT_CTRL_OUT6[217] = GND;
assign TX_BIT_CTRL_OUT6[218] = GND;
assign TX_BIT_CTRL_OUT6[219] = GND;
assign TX_BIT_CTRL_OUT6[220] = GND;
assign TX_BIT_CTRL_OUT6[221] = GND;
assign TX_BIT_CTRL_OUT6[222] = GND;
assign TX_BIT_CTRL_OUT6[223] = GND;
assign TX_BIT_CTRL_OUT6[224] = GND;
assign TX_BIT_CTRL_OUT6[225] = GND;
assign TX_BIT_CTRL_OUT6[226] = GND;
assign TX_BIT_CTRL_OUT6[227] = GND;
assign TX_BIT_CTRL_OUT6[228] = GND;
assign TX_BIT_CTRL_OUT6[229] = GND;
assign TX_BIT_CTRL_OUT6[230] = GND;
assign TX_BIT_CTRL_OUT6[231] = GND;
assign TX_BIT_CTRL_OUT6[232] = GND;
assign TX_BIT_CTRL_OUT6[233] = GND;
assign TX_BIT_CTRL_OUT6[234] = GND;
assign TX_BIT_CTRL_OUT6[235] = GND;
assign TX_BIT_CTRL_OUT6[236] = GND;
assign TX_BIT_CTRL_OUT6[237] = GND;
assign TX_BIT_CTRL_OUT6[238] = GND;
assign TX_BIT_CTRL_OUT6[239] = GND;
assign TX_BIT_CTRL_OUT6[240] = GND;
assign TX_BIT_CTRL_OUT6[241] = GND;
assign TX_BIT_CTRL_OUT6[242] = GND;
assign TX_BIT_CTRL_OUT6[243] = GND;
assign TX_BIT_CTRL_OUT6[244] = GND;
assign TX_BIT_CTRL_OUT6[245] = GND;
assign TX_BIT_CTRL_OUT6[246] = GND;
assign TX_BIT_CTRL_OUT6[247] = GND;
assign TX_BIT_CTRL_OUT6[248] = GND;
assign TX_BIT_CTRL_OUT6[249] = GND;
assign TX_BIT_CTRL_OUT6[250] = GND;
assign TX_BIT_CTRL_OUT6[251] = GND;
assign TX_BIT_CTRL_OUT6[252] = GND;
assign TX_BIT_CTRL_OUT6[253] = GND;
assign TX_BIT_CTRL_OUT6[254] = GND;
assign TX_BIT_CTRL_OUT6[255] = GND;
assign TX_BIT_CTRL_OUT6[256] = GND;
assign TX_BIT_CTRL_OUT6[257] = GND;
assign TX_BIT_CTRL_OUT6[258] = GND;
assign TX_BIT_CTRL_OUT6[259] = GND;
assign TX_BIT_CTRL_OUT6[260] = GND;
assign TX_BIT_CTRL_OUT6[261] = GND;
assign TX_BIT_CTRL_OUT6[262] = GND;
assign TX_BIT_CTRL_OUT6[263] = GND;
assign TX_BIT_CTRL_OUT6[264] = GND;
assign TX_BIT_CTRL_OUT6[265] = GND;
assign TX_BIT_CTRL_OUT6[266] = GND;
assign TX_BIT_CTRL_OUT6[267] = GND;
assign TX_BIT_CTRL_OUT6[268] = GND;
assign TX_BIT_CTRL_OUT6[269] = GND;
assign TX_BIT_CTRL_OUT6[270] = GND;
assign TX_BIT_CTRL_OUT6[271] = GND;
assign TX_BIT_CTRL_OUT6[272] = GND;
assign TX_BIT_CTRL_OUT6[273] = GND;
assign TX_BIT_CTRL_OUT6[274] = GND;
assign TX_BIT_CTRL_OUT6[275] = GND;
assign TX_BIT_CTRL_OUT6[276] = GND;
assign TX_BIT_CTRL_OUT6[277] = GND;
assign TX_BIT_CTRL_OUT6[278] = GND;
assign TX_BIT_CTRL_OUT6[279] = GND;
assign TX_BIT_CTRL_OUT6[280] = GND;
assign TX_BIT_CTRL_OUT6[281] = GND;
assign TX_BIT_CTRL_OUT6[282] = GND;
assign TX_BIT_CTRL_OUT6[283] = GND;
assign TX_BIT_CTRL_OUT6[284] = GND;
assign TX_BIT_CTRL_OUT6[285] = GND;
assign TX_BIT_CTRL_OUT6[286] = GND;
assign TX_BIT_CTRL_OUT6[287] = GND;
assign TX_BIT_CTRL_OUT6[288] = GND;
assign TX_BIT_CTRL_OUT6[289] = GND;
assign TX_BIT_CTRL_OUT6[290] = GND;
assign TX_BIT_CTRL_OUT6[291] = GND;
assign TX_BIT_CTRL_OUT6[292] = GND;
assign TX_BIT_CTRL_OUT6[293] = GND;
assign TX_BIT_CTRL_OUT6[294] = GND;
assign TX_BIT_CTRL_OUT6[295] = GND;
assign TX_BIT_CTRL_OUT6[296] = GND;
assign TX_BIT_CTRL_OUT6[297] = GND;
assign TX_BIT_CTRL_OUT6[298] = GND;
assign TX_BIT_CTRL_OUT6[299] = GND;
assign TX_BIT_CTRL_OUT6[300] = GND;
assign TX_BIT_CTRL_OUT6[301] = GND;
assign TX_BIT_CTRL_OUT6[302] = GND;
assign TX_BIT_CTRL_OUT6[303] = GND;
assign TX_BIT_CTRL_OUT6[304] = GND;
assign TX_BIT_CTRL_OUT6[305] = GND;
assign TX_BIT_CTRL_OUT6[306] = GND;
assign TX_BIT_CTRL_OUT6[307] = GND;
assign TX_BIT_CTRL_OUT6[308] = GND;
assign TX_BIT_CTRL_OUT6[309] = GND;
assign TX_BIT_CTRL_OUT6[310] = GND;
assign TX_BIT_CTRL_OUT6[311] = GND;
assign TX_BIT_CTRL_OUT6[312] = GND;
assign TX_BIT_CTRL_OUT6[313] = GND;
assign TX_BIT_CTRL_OUT6[314] = GND;
assign TX_BIT_CTRL_OUT6[315] = GND;
assign TX_BIT_CTRL_OUT6[316] = GND;
assign TX_BIT_CTRL_OUT6[317] = GND;
assign TX_BIT_CTRL_OUT6[318] = GND;
assign TX_BIT_CTRL_OUT6[319] = GND;
assign DLY_RDY[0] = VCC;
assign DLY_RDY[1] = VCC;
assign DLY_RDY[2] = GND;
assign DLY_RDY[3] = GND;
assign DLY_RDY[4] = VCC;
assign DLY_RDY[5] = VCC;
assign DLY_RDY[6] = VCC;
assign DLY_RDY[7] = VCC;
assign VTC_RDY[0] = VCC;
assign VTC_RDY[1] = VCC;
assign VTC_RDY[2] = GND;
assign VTC_RDY[3] = GND;
assign VTC_RDY[4] = VCC;
assign VTC_RDY[5] = VCC;
assign VTC_RDY[6] = VCC;
assign VTC_RDY[7] = VCC;
endmodule /* hstdm_ultrascale_bitslice_control_8s_40s_DIV2_12s_0s_8s_0s_0s_4s_ULTRASCALE_PLUS_Z1_FB1_uD */

(* haps_ip_type="hstdm" *)module hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  rxclk_io,
  reset,
  disable_rxclk,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST
)
;
output rxclk ;
output rxclkdiv2 ;
output rxclkdiv4 ;
output fifo_rd_clk ;
input rxclk_io ;
input reset ;
input disable_rxclk ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire rxclk_io ;
wire reset ;
wire disable_rxclk ;
wire RST_DLY ;
wire BS_RST ;
wire [8:0] CNTVALUEOUT;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] Q;
wire hstdm_rxclk_in ;
wire FIFO_EMPTY ;
wire fifo_wrclk_out ;
wire VCC ;
wire GND ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
// @225:4433
  RX_BITSLICE bitslice_rx_clock (
	.CNTVALUEOUT(CNTVALUEOUT[8:0]),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(FIFO_EMPTY),
	.FIFO_WRCLK_OUT(fifo_wrclk_out),
	.Q(Q[7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(GND),
	.CLK_EXT(GND),
	.CNTVALUEIN({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(hstdm_rxclk_in),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(GND),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam bitslice_rx_clock.CASCADE="FALSE";
defparam bitslice_rx_clock.DATA_TYPE="DATA_AND_CLOCK";
defparam bitslice_rx_clock.DATA_WIDTH=4;
defparam bitslice_rx_clock.DELAY_FORMAT="COUNT";
defparam bitslice_rx_clock.DELAY_TYPE="FIXED";
defparam bitslice_rx_clock.DELAY_VALUE=0;
defparam bitslice_rx_clock.DELAY_VALUE_EXT=0;
defparam bitslice_rx_clock.FIFO_SYNC_MODE="FALSE";
defparam bitslice_rx_clock.REFCLK_FREQUENCY=1200.0;
defparam bitslice_rx_clock.SIM_DEVICE="ULTRASCALE_PLUS";
// @225:4475
(* CLOCK_REGION="X7Y10" , IS_I_INVERTED="0" , DONT_TOUCH="TRUE" *)  BUFGCE \BASE4.rxclkdiv2_bufg  (
	.CE(VCC),
	.I(fifo_wrclk_out),
	.O(fifo_rd_clk)
);
defparam \BASE4.rxclkdiv2_bufg .IS_I_INVERTED=1'b0;
// @225:4477
(* LOC="BUFGCE_DIV_X1Y40" , CLOCK_REGION="X7Y10" , DONT_TOUCH="TRUE" *)  BUFGCE_DIV \BASE4.rxclkdiv4_bufg  (
	.CE(VCC),
	.CLR(reset),
	.I(fifo_wrclk_out),
	.O(rxclkdiv4)
);
defparam \BASE4.rxclkdiv4_bufg .BUFGCE_DIVIDE="2";
defparam \BASE4.rxclkdiv4_bufg .IS_CE_INVERTED=1'b0;
defparam \BASE4.rxclkdiv4_bufg .IS_CLR_INVERTED=1'b0;
defparam \BASE4.rxclkdiv4_bufg .IS_I_INVERTED=1'b0;
//@225:4385
assign rxclk = GND;
assign rxclkdiv2 = fifo_rd_clk;
assign hstdm_rxclk_in = rxclk_io;
endmodule /* hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uD */

(* haps_ip_type="hstdm" *)module hstdm_rx_clkgen_4s_1200s_1s_150s_0s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  rxclk_io,
  reset,
  disable_rxclk,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST
)
;
output rxclk ;
output rxclkdiv2 ;
output rxclkdiv4 ;
output fifo_rd_clk ;
input rxclk_io ;
input reset ;
input disable_rxclk ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire rxclk_io ;
wire reset ;
wire disable_rxclk ;
wire RST_DLY ;
wire BS_RST ;
wire [8:0] CNTVALUEOUT;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] Q;
wire hstdm_rxclk_in ;
wire FIFO_EMPTY ;
wire fifo_wrclk_out ;
wire VCC ;
wire GND ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
// @225:4433
  RX_BITSLICE bitslice_rx_clock (
	.CNTVALUEOUT(CNTVALUEOUT[8:0]),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(FIFO_EMPTY),
	.FIFO_WRCLK_OUT(fifo_wrclk_out),
	.Q(Q[7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(GND),
	.CLK_EXT(GND),
	.CNTVALUEIN({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(hstdm_rxclk_in),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(GND),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam bitslice_rx_clock.CASCADE="FALSE";
defparam bitslice_rx_clock.DATA_TYPE="DATA_AND_CLOCK";
defparam bitslice_rx_clock.DATA_WIDTH=4;
defparam bitslice_rx_clock.DELAY_FORMAT="COUNT";
defparam bitslice_rx_clock.DELAY_TYPE="FIXED";
defparam bitslice_rx_clock.DELAY_VALUE=0;
defparam bitslice_rx_clock.DELAY_VALUE_EXT=0;
defparam bitslice_rx_clock.FIFO_SYNC_MODE="FALSE";
defparam bitslice_rx_clock.REFCLK_FREQUENCY=1200.0;
defparam bitslice_rx_clock.SIM_DEVICE="ULTRASCALE_PLUS";
// @225:4475
(* CLOCK_REGION="X7Y12" , IS_I_INVERTED="0" , DONT_TOUCH="TRUE" *)  BUFGCE \BASE4.rxclkdiv2_bufg  (
	.CE(VCC),
	.I(fifo_wrclk_out),
	.O(fifo_rd_clk)
);
defparam \BASE4.rxclkdiv2_bufg .IS_I_INVERTED=1'b0;
// @225:4477
(* LOC="BUFGCE_DIV_X1Y48" , CLOCK_REGION="X7Y12" , DONT_TOUCH="TRUE" *)  BUFGCE_DIV \BASE4.rxclkdiv4_bufg  (
	.CE(VCC),
	.CLR(reset),
	.I(fifo_wrclk_out),
	.O(rxclkdiv4)
);
defparam \BASE4.rxclkdiv4_bufg .BUFGCE_DIVIDE="2";
defparam \BASE4.rxclkdiv4_bufg .IS_CE_INVERTED=1'b0;
defparam \BASE4.rxclkdiv4_bufg .IS_CLR_INVERTED=1'b0;
defparam \BASE4.rxclkdiv4_bufg .IS_I_INVERTED=1'b0;
//@225:4385
assign rxclk = GND;
assign rxclkdiv2 = fifo_rd_clk;
assign hstdm_rxclk_in = rxclk_io;
endmodule /* hstdm_rx_clkgen_4s_1200s_1s_150s_0s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uD */

(* haps_ip_type="hstdm" *)module hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_0_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  rxclk_io,
  reset,
  disable_rxclk,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST
)
;
output rxclk ;
output rxclkdiv2 ;
output rxclkdiv4 ;
output fifo_rd_clk ;
input rxclk_io ;
input reset ;
input disable_rxclk ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire rxclk_io ;
wire reset ;
wire disable_rxclk ;
wire RST_DLY ;
wire BS_RST ;
wire [8:0] CNTVALUEOUT;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] Q;
wire hstdm_rxclk_in ;
wire FIFO_EMPTY ;
wire fifo_wrclk_out ;
wire VCC ;
wire GND ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
// @225:4433
  RX_BITSLICE bitslice_rx_clock (
	.CNTVALUEOUT(CNTVALUEOUT[8:0]),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(FIFO_EMPTY),
	.FIFO_WRCLK_OUT(fifo_wrclk_out),
	.Q(Q[7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(GND),
	.CLK_EXT(GND),
	.CNTVALUEIN({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(hstdm_rxclk_in),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(GND),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam bitslice_rx_clock.CASCADE="FALSE";
defparam bitslice_rx_clock.DATA_TYPE="DATA_AND_CLOCK";
defparam bitslice_rx_clock.DATA_WIDTH=4;
defparam bitslice_rx_clock.DELAY_FORMAT="COUNT";
defparam bitslice_rx_clock.DELAY_TYPE="FIXED";
defparam bitslice_rx_clock.DELAY_VALUE=0;
defparam bitslice_rx_clock.DELAY_VALUE_EXT=0;
defparam bitslice_rx_clock.FIFO_SYNC_MODE="FALSE";
defparam bitslice_rx_clock.REFCLK_FREQUENCY=1200.0;
defparam bitslice_rx_clock.SIM_DEVICE="ULTRASCALE_PLUS";
// @225:4475
(* CLOCK_REGION="X0Y17" , IS_I_INVERTED="0" , DONT_TOUCH="TRUE" *)  BUFGCE \BASE4.rxclkdiv2_bufg  (
	.CE(VCC),
	.I(fifo_wrclk_out),
	.O(fifo_rd_clk)
);
defparam \BASE4.rxclkdiv2_bufg .IS_I_INVERTED=1'b0;
// @225:4477
(* LOC="BUFGCE_DIV_X0Y68" , CLOCK_REGION="X0Y17" , DONT_TOUCH="TRUE" *)  BUFGCE_DIV \BASE4.rxclkdiv4_bufg  (
	.CE(VCC),
	.CLR(reset),
	.I(fifo_wrclk_out),
	.O(rxclkdiv4)
);
defparam \BASE4.rxclkdiv4_bufg .BUFGCE_DIVIDE="2";
defparam \BASE4.rxclkdiv4_bufg .IS_CE_INVERTED=1'b0;
defparam \BASE4.rxclkdiv4_bufg .IS_CLR_INVERTED=1'b0;
defparam \BASE4.rxclkdiv4_bufg .IS_I_INVERTED=1'b0;
//@225:4385
assign rxclk = GND;
assign rxclkdiv2 = fifo_rd_clk;
assign hstdm_rxclk_in = rxclk_io;
endmodule /* hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_0_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_trainer_Z1_FB1_uD (
  rxclkdiv4,
  reset_in,
  train_in,
  data_in,
  idelay_cnt_in,
  channel_rdy_in,
  channel_word_in,
  train_pulse_out,
  train_bit_out,
  idelay_reset_out,
  idelay_pulse_out,
  bitslip_reset_out,
  bitslip_pulse_out,
  train_word_out,
  idelay_cnt_out,
  flags_out,
  tdata_out,
  tdatardy_out,
  req_done_in,
  SIMULATION
)
;
input rxclkdiv4 ;
input reset_in ;
input train_in ;
input [31:0] data_in ;
input [31:0] idelay_cnt_in ;
input [3:0] channel_rdy_in ;
input [3:0] channel_word_in ;
output train_pulse_out ;
output [3:0] train_bit_out ;
output [3:0] idelay_reset_out ;
output [3:0] idelay_pulse_out ;
output [3:0] bitslip_reset_out ;
output [3:0] bitslip_pulse_out ;
output [3:0] train_word_out ;
output [7:0] idelay_cnt_out ;
output [2:0] flags_out ;
output [47:0] tdata_out ;
output tdatardy_out ;
input req_done_in ;
input SIMULATION ;
wire rxclkdiv4 ;
wire reset_in ;
wire train_in ;
wire train_pulse_out ;
wire tdatardy_out ;
wire req_done_in ;
wire SIMULATION ;
wire [3:0] train_bit;
wire [7:0] idelay_first;
wire [7:0] idelay_current_eye_first;
wire [15:0] pause_cnt;
wire [3:0] state;
wire [3:0] channel_rdy_local;
wire [1:1] channel_id;
wire [8:5] PAUSE_CNT_FIRST;
wire [8:0] current_idelay_cnt_plus_one;
wire [7:0] current_idelay_cnt;
wire [7:0] next_idelay_current_eye_last;
wire [7:0] next_idelay_first;
wire [7:0] next_idelay_last;
wire [7:0] idelay_current_eye_last;
wire [7:0] idelay_target;
wire [2:0] bitslip_tried;
wire [2:0] bitslip_cnt;
wire [7:0] data;
wire [7:0] un1_idelay_last_cry_3_O;
wire [7:0] idelay_last;
wire [64:0] data_stable_cnt;
wire [7:0] data_loaded;
wire [7:0] idelay_init;
wire [3:0] next_bitslip_reset;
wire [3:0] next_idelay_pulse;
wire [3:0] next_idelay_reset;
wire [3:0] next_bitslip_pulse;
wire [7:0] idelay_cnt;
wire [3:0] following_state;
wire [2:0] next_bitslip_tried;
wire [7:0] next_idelay_cnt;
wire [1:0] idelay_is_target_2_0_data_tmp;
wire [1:0] data_equal_to_data_loaded_2_0_data_tmp;
wire [7:0] current_idelay_cnt_2_3_i_m2;
wire [7:0] data_in_wire_3_i_m2;
wire [31:31] next_tdata;
wire [28:28] next_tdata_1;
wire [7:0] next_idelay_target;
wire [2:2] next_following_state;
wire [2:1] next_train_bit;
wire [3:2] next_state_24;
wire [3:3] next_train_bit_1;
wire [3:0] un1_idelay_last_1_cry_2_O;
wire [8:1] current_idelay_cnt_plus_one_1;
wire [0:0] current_idelay_cnt_i;
wire [64:0] data_stable_cnt_qxu;
wire [63:0] data_stable_cnt_cry;
wire [64:0] data_stable_cnt_s;
wire [64:3] data_stable_cnt_i;
wire [14:0] pause_cnt_cry;
wire [15:0] pause_cnt_s;
wire [14:6] pause_cnt_qxu;
wire [2:2] next_bitslip_cnt_i_a2_1;
wire [8:0] pause_cnt_s_sf;
wire [2:2] next_following_state_i;
wire [0:0] next_channel_id_0_a2;
wire [3:0] un1_idelay_last_cry_7_outext_O;
wire [3:0] data_equal_to_data_loaded_2_0_I_19_O;
wire [3:0] idelay_is_target_2_0_I_19_O;
wire [2:2] pause_cnt_cry_O;
wire [2:2] data_stable_cnt_cry_O;
wire [0:0] un1_idelay_current_eye_last_cry_2_O;
wire [7:0] un8_next_data_are_stable_cry_5_O;
wire [7:0] un8_next_data_are_stable_cry_13_O;
wire [7:0] un8_next_data_are_stable_cry_21_O;
wire [7:0] un8_next_data_are_stable_cry_29_O;
wire [7:0] un8_next_data_are_stable_cry_37_O;
wire [7:0] un8_next_data_are_stable_cry_45_O;
wire [7:0] un8_next_data_are_stable_cry_53_O;
wire [6:0] un8_next_data_are_stable_cry_61_O;
wire [7:0] eye_save_current_2_cry_3_O;
wire [3:0] eye_save_current_2_cry_8_O;
wire [7:0] eye_current_too_small_2_cry_4_O;
wire [7:0] eye_too_small_2_cry_4_O;
wire [3:1] eye_save_current_2_cry_8_CO;
wire [64:64] data_stable_cnt_s_CO_1;
wire [64:64] data_stable_cnt_s_O_0;
wire [64:64] data_stable_cnt_s_CO_0;
wire [64:64] data_stable_cnt_s_O;
wire [64:64] data_stable_cnt_s_CO;
wire [3:3] idelay_is_target_2_0_I_19_CO;
wire [3:3] data_equal_to_data_loaded_2_0_I_19_CO;
wire [3:1] un1_idelay_last_cry_7_outext_CO;
wire un1_train_in ;
wire train_latched ;
wire req_done_ff2 ;
wire first_channel ;
wire searching_stable ;
wire find_unstable ;
wire data_are_stable ;
wire data_equal_to_data_loaded ;
wire data_equal_to_pattern_ref ;
wire idelay_is_target ;
wire all_channels_word ;
wire eye_current_too_small ;
wire find_an_eye ;
wire channel_rdy ;
wire train_error ;
wire tdatardy ;
wire req_done_local ;
wire req_done_ff1 ;
wire train_word_start ;
wire CO0_2 ;
wire find_a_whole_eye ;
wire reach_end ;
wire all_channels_rdy ;
wire train_done ;
wire eye_save_current ;
wire all_channels_rdy_2 ;
wire idelay_is_target_2 ;
wire eye_too_small ;
wire next_data_loaded_1_sqmuxa ;
wire un1_idelay_last_cry_7 ;
wire un8_next_data_are_stable_cry_64 ;
wire next_train_done_1_sqmuxa ;
wire eye_too_small_2_0 ;
wire un1_next_pause_cnt39_5_sn ;
wire data_equal_to_data_loaded_2 ;
wire eye_too_small_2 ;
wire eye_current_too_small_2 ;
wire eye_save_current_2 ;
wire \channel_rst_pulse_inst.IntSigClr  ;
wire VCC ;
wire \ar_train_latched.R0  ;
wire data_stable_cnte ;
wire pause_cnte ;
wire next_bitslip_reset_1_sqmuxa ;
wire eye_too_small_2_cry_1 ;
wire eye_too_small_2_cry_2 ;
wire eye_too_small_2_cry_3 ;
wire eye_too_small_2_cry_4 ;
wire eye_too_small_2_cry_5 ;
wire eye_too_small_2_cry_6 ;
wire eye_too_small_2_cry_7 ;
wire eye_current_too_small_2_cry_1 ;
wire eye_current_too_small_2_cry_2 ;
wire eye_current_too_small_2_cry_3 ;
wire eye_current_too_small_2_cry_4 ;
wire eye_current_too_small_2_cry_5 ;
wire eye_current_too_small_2_cry_6 ;
wire eye_current_too_small_2_cry_7 ;
wire eye_save_current_2_cry_0 ;
wire eye_save_current_2_cry_1 ;
wire eye_save_current_2_cry_2 ;
wire eye_save_current_2_cry_3 ;
wire eye_save_current_2_cry_4 ;
wire eye_save_current_2_cry_5 ;
wire eye_save_current_2_cry_6 ;
wire eye_save_current_2_cry_7 ;
wire un8_next_data_are_stable_cry_2 ;
wire un8_next_data_are_stable_cry_3 ;
wire un8_next_data_are_stable_cry_4 ;
wire un8_next_data_are_stable_cry_5 ;
wire un8_next_data_are_stable_cry_6 ;
wire un8_next_data_are_stable_cry_7 ;
wire un8_next_data_are_stable_cry_8 ;
wire un8_next_data_are_stable_cry_9 ;
wire un8_next_data_are_stable_cry_10 ;
wire un8_next_data_are_stable_cry_11 ;
wire un8_next_data_are_stable_cry_12 ;
wire un8_next_data_are_stable_cry_13 ;
wire un8_next_data_are_stable_cry_14 ;
wire un8_next_data_are_stable_cry_15 ;
wire un8_next_data_are_stable_cry_16 ;
wire un8_next_data_are_stable_cry_17 ;
wire un8_next_data_are_stable_cry_18 ;
wire un8_next_data_are_stable_cry_19 ;
wire un8_next_data_are_stable_cry_20 ;
wire un8_next_data_are_stable_cry_21 ;
wire un8_next_data_are_stable_cry_22 ;
wire un8_next_data_are_stable_cry_23 ;
wire un8_next_data_are_stable_cry_24 ;
wire un8_next_data_are_stable_cry_25 ;
wire un8_next_data_are_stable_cry_26 ;
wire un8_next_data_are_stable_cry_27 ;
wire un8_next_data_are_stable_cry_28 ;
wire un8_next_data_are_stable_cry_29 ;
wire un8_next_data_are_stable_cry_30 ;
wire un8_next_data_are_stable_cry_31 ;
wire un8_next_data_are_stable_cry_32 ;
wire un8_next_data_are_stable_cry_33 ;
wire un8_next_data_are_stable_cry_34 ;
wire un8_next_data_are_stable_cry_35 ;
wire un8_next_data_are_stable_cry_36 ;
wire un8_next_data_are_stable_cry_37 ;
wire un8_next_data_are_stable_cry_38 ;
wire un8_next_data_are_stable_cry_39 ;
wire un8_next_data_are_stable_cry_40 ;
wire un8_next_data_are_stable_cry_41 ;
wire un8_next_data_are_stable_cry_42 ;
wire un8_next_data_are_stable_cry_43 ;
wire un8_next_data_are_stable_cry_44 ;
wire un8_next_data_are_stable_cry_45 ;
wire un8_next_data_are_stable_cry_46 ;
wire un8_next_data_are_stable_cry_47 ;
wire un8_next_data_are_stable_cry_48 ;
wire un8_next_data_are_stable_cry_49 ;
wire un8_next_data_are_stable_cry_50 ;
wire un8_next_data_are_stable_cry_51 ;
wire un8_next_data_are_stable_cry_52 ;
wire un8_next_data_are_stable_cry_53 ;
wire un8_next_data_are_stable_cry_54 ;
wire un8_next_data_are_stable_cry_55 ;
wire un8_next_data_are_stable_cry_56 ;
wire un8_next_data_are_stable_cry_57 ;
wire un8_next_data_are_stable_cry_58 ;
wire un8_next_data_are_stable_cry_59 ;
wire un8_next_data_are_stable_cry_60 ;
wire un8_next_data_are_stable_cry_61 ;
wire un8_next_data_are_stable_cry_62 ;
wire un8_next_data_are_stable_cry_63 ;
wire idelay_is_target_2_0_I_24 ;
wire idelay_is_target_2_0_I_18 ;
wire idelay_is_target_2_0_I_10 ;
wire data_equal_to_data_loaded_2_0_I_24 ;
wire data_equal_to_data_loaded_2_0_I_18 ;
wire data_equal_to_data_loaded_2_0_I_10 ;
wire pause_cnt_scalar ;
wire all_channels_word_2 ;
wire N_175 ;
wire N_177 ;
wire N_178 ;
wire next_following_state_2_sqmuxa ;
wire N_3 ;
wire CO1 ;
wire N_425 ;
wire next_reach_end_4 ;
wire next_tdatardy_5 ;
wire N_169_i ;
wire next_state93 ;
wire next_pause_cnt_0_sqmuxa ;
wire N_174 ;
wire N_376 ;
wire un1_next_state94_2 ;
wire un1_next_pause_cnt39_6_2 ;
wire N_92 ;
wire N_97 ;
wire un2_data_equal_to_pattern_ref ;
wire un1_state_4 ;
wire un1_next_find_unstable_0_sqmuxa_1 ;
wire N_1_0 ;
wire un1_next_bitslip_cnt_0_sqmuxa ;
wire next_tdatardy_0_sqmuxa ;
wire \next_state_cnst_3_0_.N_32  ;
wire \next_state_cnst_3_0_.N_37  ;
wire next_bitslip_pulse_1_sqmuxa ;
wire N_171 ;
wire N_86 ;
wire \next_state_cnst_3_0_.N_43  ;
wire \next_state_cnst_3_0_.N_49_mux  ;
wire \next_state_cnst_3_0_.N_16  ;
wire N_377 ;
wire next_train_done9 ;
wire N_81_2 ;
wire next_following_state_3_sqmuxa_1_sn ;
wire next_pause_cnt20 ;
wire next_idelay_cnt_2_sqmuxa ;
wire N_109 ;
wire N_385 ;
wire N_99 ;
wire next_bitslip_tried_1_sqmuxa_1 ;
wire next_idelay_current_eye_first_0_sqmuxa ;
wire N_161 ;
wire N_9_mux ;
wire m3_0 ;
wire m7 ;
wire N_739 ;
wire un1_idelay_current_eye_last_4 ;
wire un1_idelay_last_1_4 ;
wire eye_too_small_2_axb_2 ;
wire eye_too_small_2_axb_3 ;
wire eye_too_small_2_axb_5 ;
wire eye_too_small_2_axb_6 ;
wire eye_too_small_2_axb_7 ;
wire eye_too_small_2_axb_8 ;
wire un1_idelay_last_1_axb_0 ;
wire un1_idelay_last_1_cry_0 ;
wire un1_idelay_last_1_1_d ;
wire un1_idelay_last_1_axb_1 ;
wire un1_idelay_last_1_cry_1 ;
wire un1_idelay_last_1_2_d ;
wire un1_idelay_last_1_axb_2 ;
wire un1_idelay_last_1_cry_2 ;
wire un1_idelay_last_1_3_d ;
wire un1_idelay_last_1_axb_3 ;
wire un1_idelay_last_1_cry_3 ;
wire un1_idelay_last_1_4_d ;
wire un1_idelay_last_1_axb_4 ;
wire un1_idelay_last_1_cry_4 ;
wire un1_idelay_last_1_5_d ;
wire un1_idelay_last_1_axb_5 ;
wire un1_idelay_last_1_cry_5 ;
wire un1_idelay_last_1_ac0_1 ;
wire eye_save_current_2_0 ;
wire eye_save_current_2_1 ;
wire un1_idelay_current_eye_last_ac0_1 ;
wire eye_save_current_2_2 ;
wire eye_save_current_2_3 ;
wire eye_save_current_2_4 ;
wire eye_save_current_2_5 ;
wire eye_save_current_2_6 ;
wire eye_save_current_2_7 ;
wire eye_save_current_2_8 ;
wire un1_idelay_current_eye_last_axb_0 ;
wire un1_idelay_current_eye_last_cry_0 ;
wire un1_idelay_current_eye_last_1_d ;
wire un1_idelay_current_eye_last_axb_1 ;
wire un1_idelay_current_eye_last_cry_1 ;
wire un1_idelay_current_eye_last_2_d ;
wire un1_idelay_current_eye_last_axb_2 ;
wire un1_idelay_current_eye_last_cry_2 ;
wire un1_idelay_current_eye_last_3_d ;
wire un1_idelay_current_eye_last_axb_3 ;
wire un1_idelay_current_eye_last_cry_3 ;
wire un1_idelay_current_eye_last_4_d ;
wire un1_idelay_current_eye_last_axb_4 ;
wire un1_idelay_current_eye_last_cry_4 ;
wire un1_idelay_current_eye_last_5_d ;
wire un1_idelay_current_eye_last_axb_5 ;
wire un1_idelay_current_eye_last_cry_5 ;
wire un1_idelay_last_axb_0 ;
wire un1_idelay_last_cry_0 ;
wire un1_idelay_last_axb_1 ;
wire un1_idelay_last_cry_1 ;
wire un1_idelay_last_axb_2 ;
wire un1_idelay_last_cry_2 ;
wire un1_idelay_last_axb_3 ;
wire un1_idelay_last_cry_3 ;
wire un1_idelay_last_axb_4 ;
wire un1_idelay_last_cry_4 ;
wire un1_idelay_last_axb_5 ;
wire un1_idelay_last_cry_5 ;
wire un1_idelay_last_axb_6 ;
wire un1_idelay_last_cry_6 ;
wire un1_idelay_last_axb_7 ;
wire current_idelay_cnt_plus_one_1_c3 ;
wire SIMULATION_i ;
wire un1_idelay_current_eye_last_axb_6_i_i ;
wire un1_idelay_last_1_axb_6_i_i ;
wire train_latched_i ;
wire req_done_ff2_i ;
wire N_71_i ;
wire N_76_i ;
wire N_78_i ;
wire un8_next_data_are_stable_axb_20_i ;
wire un8_next_data_are_stable_axb_2_i ;
wire eye_save_current_2_axb_8_i ;
wire eye_save_current_2_axb_7_i ;
wire eye_save_current_2_axb_6_i ;
wire eye_save_current_2_axb_5_i ;
wire eye_save_current_2_axb_4_i ;
wire eye_save_current_2_axb_3_i ;
wire eye_save_current_2_axb_2_i ;
wire eye_save_current_2_axb_1_i ;
wire eye_save_current_2_axb_0_i ;
wire eye_current_too_small_2_axb_8_i ;
wire eye_current_too_small_2_axb_7_i ;
wire eye_current_too_small_2_axb_6_i ;
wire eye_current_too_small_2_axb_5_i ;
wire eye_current_too_small_2_axb_4_i ;
wire eye_current_too_small_2_axb_3_i ;
wire eye_current_too_small_2_axb_2_i ;
wire eye_current_too_small_2_axb_1_i ;
wire eye_too_small_2_axb_8_i ;
wire eye_too_small_2_axb_7_i ;
wire eye_too_small_2_axb_6_i ;
wire eye_too_small_2_axb_5_i ;
wire eye_too_small_2_axb_4_i ;
wire eye_too_small_2_axb_3_i ;
wire eye_too_small_2_axb_2_i ;
wire eye_too_small_2_axb_1_i ;
wire un1_next_pause_cnt39_i ;
wire un1_next_pause_cnt39_4_i ;
wire un1_next_pause_cnt39_7_i ;
wire un1_next_pause_cnt39_6_i ;
wire N_59_i ;
wire N_83_i ;
wire N_88_i ;
wire un1_next_pause_cnt39_1_i ;
wire N_55_i ;
wire N_63_i ;
wire un1_next_pause_cnt39_12_i ;
wire N_66_i ;
wire N_56_i ;
wire data_stable_cnt_scalar ;
wire un1_pause_cnt_16_0 ;
wire un1_pause_cnt_16_1 ;
wire un1_next_bitslip_tried_0_sqmuxa_0_0 ;
wire un1_next_bitslip_cnt_0_sqmuxa_0 ;
wire next_train_error_1_sqmuxa_1_i_1 ;
wire data_equal_to_pattern_ref_2_2 ;
wire un1_next_pause_cnt39_12_0_0_0 ;
wire un1_next_pause_cnt39_12_0_0_1 ;
wire m12_e_1 ;
wire m7_e_1 ;
wire pause_cntlde_0_1 ;
wire train_word_start_0 ;
wire train_error_0 ;
wire find_a_whole_eye_0 ;
wire find_an_eye_0 ;
wire data_are_stable_0 ;
wire state_scalar ;
wire state_0 ;
wire pause_cnt_cry_cy ;
wire data_stable_cnt_cry_cy ;
wire un1_idelay_current_eye_last_cry_0_cy ;
wire un1_idelay_last_1_cry_0_cy ;
wire un1_idelay_last_cry_7_0 ;
wire data_equal_to_pattern_ref_2_0 ;
wire \channel_rst_pulse_inst.fdcr1.IntDceR_0  ;
wire next_first_channel_5_f0 ;
wire N_69_i_0 ;
wire VCC_0 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire GND ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  FD \channel_rst_pulse_inst.fdcr1.IntQ_Z  (
	.Q(train_pulse_out),
	.D(\channel_rst_pulse_inst.fdcr1.IntDceR_0 ),
	.C(rxclkdiv4)
);
defparam \channel_rst_pulse_inst.fdcr1.IntQ_Z .INIT=1'b0;
  FD \channel_rst_pulse_inst.fdcr2.IntQ_Z  (
	.Q(\channel_rst_pulse_inst.IntSigClr ),
	.D(train_latched),
	.C(rxclkdiv4)
);
defparam \channel_rst_pulse_inst.fdcr2.IntQ_Z .INIT=1'b0;
// @225:3476
  INV eye_too_small_2_axb_2_i_cZ (
	.I(eye_too_small_2_axb_2),
	.O(eye_too_small_2_axb_2_i)
);
// @225:3476
  INV eye_too_small_2_axb_3_i_cZ (
	.I(eye_too_small_2_axb_3),
	.O(eye_too_small_2_axb_3_i)
);
// @225:3476
  INV eye_too_small_2_axb_5_i_cZ (
	.I(eye_too_small_2_axb_5),
	.O(eye_too_small_2_axb_5_i)
);
// @225:3476
  INV eye_too_small_2_axb_6_i_cZ (
	.I(eye_too_small_2_axb_6),
	.O(eye_too_small_2_axb_6_i)
);
// @225:3476
  INV eye_too_small_2_axb_7_i_cZ (
	.I(eye_too_small_2_axb_7),
	.O(eye_too_small_2_axb_7_i)
);
// @225:3476
  INV eye_too_small_2_axb_8_i_cZ (
	.I(eye_too_small_2_axb_8),
	.O(eye_too_small_2_axb_8_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_2_i_cZ (
	.I(eye_save_current_2_2),
	.O(eye_current_too_small_2_axb_2_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_3_i_cZ (
	.I(eye_save_current_2_3),
	.O(eye_current_too_small_2_axb_3_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_5_i_cZ (
	.I(eye_save_current_2_5),
	.O(eye_current_too_small_2_axb_5_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_6_i_cZ (
	.I(eye_save_current_2_6),
	.O(eye_current_too_small_2_axb_6_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_7_i_cZ (
	.I(eye_save_current_2_7),
	.O(eye_current_too_small_2_axb_7_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_8_i_cZ (
	.I(eye_save_current_2_8),
	.O(eye_current_too_small_2_axb_8_i)
);
// @225:3888
  INV data_stable_cnt_359_data_stable_cnt_1 (
	.I(data_stable_cnt[3]),
	.O(data_stable_cnt_i[3])
);
// @225:3888
  INV data_stable_cnt_360_data_stable_cnt_1 (
	.I(data_stable_cnt[4]),
	.O(data_stable_cnt_i[4])
);
// @225:3888
  INV data_stable_cnt_361_data_stable_cnt_1 (
	.I(data_stable_cnt[5]),
	.O(data_stable_cnt_i[5])
);
// @225:3888
  INV data_stable_cnt_362_data_stable_cnt_1 (
	.I(data_stable_cnt[6]),
	.O(data_stable_cnt_i[6])
);
// @225:3888
  INV data_stable_cnt_363_data_stable_cnt_1 (
	.I(data_stable_cnt[7]),
	.O(data_stable_cnt_i[7])
);
// @225:3888
  INV data_stable_cnt_364_data_stable_cnt_1 (
	.I(data_stable_cnt[8]),
	.O(data_stable_cnt_i[8])
);
// @225:3888
  INV data_stable_cnt_365_data_stable_cnt_1 (
	.I(data_stable_cnt[9]),
	.O(data_stable_cnt_i[9])
);
// @225:3888
  INV data_stable_cnt_366_data_stable_cnt_1 (
	.I(data_stable_cnt[10]),
	.O(data_stable_cnt_i[10])
);
// @225:3888
  INV data_stable_cnt_367_data_stable_cnt_1 (
	.I(data_stable_cnt[11]),
	.O(data_stable_cnt_i[11])
);
// @225:3888
  INV data_stable_cnt_368_data_stable_cnt_1 (
	.I(data_stable_cnt[12]),
	.O(data_stable_cnt_i[12])
);
// @225:3888
  INV data_stable_cnt_369_data_stable_cnt_1 (
	.I(data_stable_cnt[13]),
	.O(data_stable_cnt_i[13])
);
// @225:3888
  INV data_stable_cnt_370_data_stable_cnt_1 (
	.I(data_stable_cnt[14]),
	.O(data_stable_cnt_i[14])
);
// @225:3888
  INV data_stable_cnt_371_data_stable_cnt_1 (
	.I(data_stable_cnt[15]),
	.O(data_stable_cnt_i[15])
);
// @225:3888
  INV data_stable_cnt_372_data_stable_cnt_1 (
	.I(data_stable_cnt[16]),
	.O(data_stable_cnt_i[16])
);
// @225:3888
  INV data_stable_cnt_373_data_stable_cnt_1 (
	.I(data_stable_cnt[17]),
	.O(data_stable_cnt_i[17])
);
// @225:3888
  INV data_stable_cnt_374_data_stable_cnt_1 (
	.I(data_stable_cnt[18]),
	.O(data_stable_cnt_i[18])
);
// @225:3888
  INV data_stable_cnt_375_data_stable_cnt_1 (
	.I(data_stable_cnt[19]),
	.O(data_stable_cnt_i[19])
);
// @225:3888
  INV data_stable_cnt_377_data_stable_cnt_1 (
	.I(data_stable_cnt[21]),
	.O(data_stable_cnt_i[21])
);
// @225:3888
  INV data_stable_cnt_378_data_stable_cnt_1 (
	.I(data_stable_cnt[22]),
	.O(data_stable_cnt_i[22])
);
// @225:3888
  INV data_stable_cnt_379_data_stable_cnt_1 (
	.I(data_stable_cnt[23]),
	.O(data_stable_cnt_i[23])
);
// @225:3888
  INV data_stable_cnt_380_data_stable_cnt_1 (
	.I(data_stable_cnt[24]),
	.O(data_stable_cnt_i[24])
);
// @225:3888
  INV data_stable_cnt_381_data_stable_cnt_1 (
	.I(data_stable_cnt[25]),
	.O(data_stable_cnt_i[25])
);
// @225:3888
  INV data_stable_cnt_382_data_stable_cnt_1 (
	.I(data_stable_cnt[26]),
	.O(data_stable_cnt_i[26])
);
// @225:3888
  INV data_stable_cnt_383_data_stable_cnt_1 (
	.I(data_stable_cnt[27]),
	.O(data_stable_cnt_i[27])
);
// @225:3888
  INV data_stable_cnt_384_data_stable_cnt_1 (
	.I(data_stable_cnt[28]),
	.O(data_stable_cnt_i[28])
);
// @225:3888
  INV data_stable_cnt_385_data_stable_cnt_1 (
	.I(data_stable_cnt[29]),
	.O(data_stable_cnt_i[29])
);
// @225:3888
  INV data_stable_cnt_386_data_stable_cnt_1 (
	.I(data_stable_cnt[30]),
	.O(data_stable_cnt_i[30])
);
// @225:3888
  INV data_stable_cnt_387_data_stable_cnt_1 (
	.I(data_stable_cnt[31]),
	.O(data_stable_cnt_i[31])
);
// @225:3888
  INV data_stable_cnt_388_data_stable_cnt_1 (
	.I(data_stable_cnt[32]),
	.O(data_stable_cnt_i[32])
);
// @225:3888
  INV data_stable_cnt_389_data_stable_cnt_1 (
	.I(data_stable_cnt[33]),
	.O(data_stable_cnt_i[33])
);
// @225:3888
  INV data_stable_cnt_390_data_stable_cnt_1 (
	.I(data_stable_cnt[34]),
	.O(data_stable_cnt_i[34])
);
// @225:3888
  INV data_stable_cnt_391_data_stable_cnt_1 (
	.I(data_stable_cnt[35]),
	.O(data_stable_cnt_i[35])
);
// @225:3888
  INV data_stable_cnt_392_data_stable_cnt_1 (
	.I(data_stable_cnt[36]),
	.O(data_stable_cnt_i[36])
);
// @225:3888
  INV data_stable_cnt_393_data_stable_cnt_1 (
	.I(data_stable_cnt[37]),
	.O(data_stable_cnt_i[37])
);
// @225:3888
  INV data_stable_cnt_394_data_stable_cnt_1 (
	.I(data_stable_cnt[38]),
	.O(data_stable_cnt_i[38])
);
// @225:3888
  INV data_stable_cnt_395_data_stable_cnt_1 (
	.I(data_stable_cnt[39]),
	.O(data_stable_cnt_i[39])
);
// @225:3888
  INV data_stable_cnt_396_data_stable_cnt_1 (
	.I(data_stable_cnt[40]),
	.O(data_stable_cnt_i[40])
);
// @225:3888
  INV data_stable_cnt_397_data_stable_cnt_1 (
	.I(data_stable_cnt[41]),
	.O(data_stable_cnt_i[41])
);
// @225:3888
  INV data_stable_cnt_398_data_stable_cnt_1 (
	.I(data_stable_cnt[42]),
	.O(data_stable_cnt_i[42])
);
// @225:3888
  INV data_stable_cnt_399_data_stable_cnt_1 (
	.I(data_stable_cnt[43]),
	.O(data_stable_cnt_i[43])
);
// @225:3888
  INV data_stable_cnt_400_data_stable_cnt_1 (
	.I(data_stable_cnt[44]),
	.O(data_stable_cnt_i[44])
);
// @225:3888
  INV data_stable_cnt_401_data_stable_cnt_1 (
	.I(data_stable_cnt[45]),
	.O(data_stable_cnt_i[45])
);
// @225:3888
  INV data_stable_cnt_402_data_stable_cnt_1 (
	.I(data_stable_cnt[46]),
	.O(data_stable_cnt_i[46])
);
// @225:3888
  INV data_stable_cnt_403_data_stable_cnt_1 (
	.I(data_stable_cnt[47]),
	.O(data_stable_cnt_i[47])
);
// @225:3888
  INV data_stable_cnt_404_data_stable_cnt_1 (
	.I(data_stable_cnt[48]),
	.O(data_stable_cnt_i[48])
);
// @225:3888
  INV data_stable_cnt_405_data_stable_cnt_1 (
	.I(data_stable_cnt[49]),
	.O(data_stable_cnt_i[49])
);
// @225:3888
  INV data_stable_cnt_406_data_stable_cnt_1 (
	.I(data_stable_cnt[50]),
	.O(data_stable_cnt_i[50])
);
// @225:3888
  INV data_stable_cnt_407_data_stable_cnt_1 (
	.I(data_stable_cnt[51]),
	.O(data_stable_cnt_i[51])
);
// @225:3888
  INV data_stable_cnt_408_data_stable_cnt_1 (
	.I(data_stable_cnt[52]),
	.O(data_stable_cnt_i[52])
);
// @225:3888
  INV data_stable_cnt_409_data_stable_cnt_1 (
	.I(data_stable_cnt[53]),
	.O(data_stable_cnt_i[53])
);
// @225:3888
  INV data_stable_cnt_410_data_stable_cnt_1 (
	.I(data_stable_cnt[54]),
	.O(data_stable_cnt_i[54])
);
// @225:3888
  INV data_stable_cnt_411_data_stable_cnt_1 (
	.I(data_stable_cnt[55]),
	.O(data_stable_cnt_i[55])
);
// @225:3888
  INV data_stable_cnt_412_data_stable_cnt_1 (
	.I(data_stable_cnt[56]),
	.O(data_stable_cnt_i[56])
);
// @225:3888
  INV data_stable_cnt_413_data_stable_cnt_1 (
	.I(data_stable_cnt[57]),
	.O(data_stable_cnt_i[57])
);
// @225:3888
  INV data_stable_cnt_414_data_stable_cnt_1 (
	.I(data_stable_cnt[58]),
	.O(data_stable_cnt_i[58])
);
// @225:3888
  INV data_stable_cnt_415_data_stable_cnt_1 (
	.I(data_stable_cnt[59]),
	.O(data_stable_cnt_i[59])
);
// @225:3888
  INV data_stable_cnt_416_data_stable_cnt_1 (
	.I(data_stable_cnt[60]),
	.O(data_stable_cnt_i[60])
);
// @225:3888
  INV data_stable_cnt_417_data_stable_cnt_1 (
	.I(data_stable_cnt[61]),
	.O(data_stable_cnt_i[61])
);
// @225:3888
  INV data_stable_cnt_418_data_stable_cnt_1 (
	.I(data_stable_cnt[62]),
	.O(data_stable_cnt_i[62])
);
// @225:3888
  INV data_stable_cnt_419_data_stable_cnt_1 (
	.I(data_stable_cnt[63]),
	.O(data_stable_cnt_i[63])
);
// @225:3888
  INV data_stable_cnt_420_data_stable_cnt_1 (
	.I(data_stable_cnt[64]),
	.O(data_stable_cnt_i[64])
);
// @225:3888
  INV pause_cnt_427_N_5_i (
	.I(pause_cnt[6]),
	.O(pause_cnt_qxu[6])
);
// @225:3888
  INV pause_cnt_428_N_5_i (
	.I(pause_cnt[7]),
	.O(pause_cnt_qxu[7])
);
// @225:3888
  INV pause_cnt_430_N_5_i (
	.I(pause_cnt[9]),
	.O(pause_cnt_qxu[9])
);
// @225:3888
  INV pause_cnt_431_N_5_i (
	.I(pause_cnt[10]),
	.O(pause_cnt_qxu[10])
);
// @225:3888
  INV pause_cnt_432_N_5_i (
	.I(pause_cnt[11]),
	.O(pause_cnt_qxu[11])
);
// @225:3888
  INV pause_cnt_433_N_5_i (
	.I(pause_cnt[12]),
	.O(pause_cnt_qxu[12])
);
// @225:3888
  INV pause_cnt_434_N_5_i (
	.I(pause_cnt[13]),
	.O(pause_cnt_qxu[13])
);
// @225:3888
  INV pause_cnt_435_N_5_i (
	.I(pause_cnt[14]),
	.O(pause_cnt_qxu[14])
);
// @225:3537
  INV \SIMULATION_i.O  (
	.I(SIMULATION),
	.O(SIMULATION_i)
);
// @225:4002
  INV \ar_train_latched.train_latched_i.O  (
	.I(train_latched),
	.O(train_latched_i)
);
// @225:3334
  INV \req_done_ff2_i.O  (
	.I(req_done_ff2),
	.O(req_done_ff2_i)
);
// @225:3469
  INV \current_idelay_cnt_i_0_.O  (
	.I(current_idelay_cnt[0]),
	.O(current_idelay_cnt_i[0])
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_train_latched.R0_Z  (
	.Q(\ar_train_latched.R0 ),
	.D(un1_train_in),
	.C(rxclkdiv4),
	.CLR(reset_in)
);
defparam \ar_train_latched.R0_Z .INIT=1'b0;
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_train_latched.R1_Z  (
	.Q(train_latched),
	.D(\ar_train_latched.R0 ),
	.C(rxclkdiv4),
	.CLR(reset_in)
);
defparam \ar_train_latched.R1_Z .INIT=1'b0;
// @225:3325
(* ASYNC_REG="TRUE" *)  FDR req_done_ff2_Z (
	.Q(req_done_ff2),
	.D(req_done_ff1),
	.C(rxclkdiv4),
	.R(reset_in)
);
// @225:3325
(* ASYNC_REG="TRUE" *)  FDR req_done_ff1_Z (
	.Q(req_done_ff1),
	.D(req_done_in),
	.C(rxclkdiv4),
	.R(reset_in)
);
  LUT2 un1_idelay_current_eye_last_5_d_cZ (
	.I0(idelay_current_eye_first[6]),
	.I1(idelay_current_eye_last[6]),
	.O(un1_idelay_current_eye_last_5_d)
);
defparam un1_idelay_current_eye_last_5_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_current_eye_last_4_d_cZ (
	.I0(idelay_current_eye_first[5]),
	.I1(idelay_current_eye_last[5]),
	.O(un1_idelay_current_eye_last_4_d)
);
defparam un1_idelay_current_eye_last_4_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_current_eye_last_3_d_cZ (
	.I0(idelay_current_eye_first[4]),
	.I1(idelay_current_eye_last[4]),
	.O(un1_idelay_current_eye_last_3_d)
);
defparam un1_idelay_current_eye_last_3_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_current_eye_last_2_d_cZ (
	.I0(idelay_current_eye_last[3]),
	.I1(idelay_current_eye_first[3]),
	.O(un1_idelay_current_eye_last_2_d)
);
defparam un1_idelay_current_eye_last_2_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_current_eye_last_1_d_cZ (
	.I0(idelay_current_eye_first[2]),
	.I1(idelay_current_eye_last[2]),
	.O(un1_idelay_current_eye_last_1_d)
);
defparam un1_idelay_current_eye_last_1_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_current_eye_last_4_cZ (
	.I0(idelay_current_eye_first[2]),
	.I1(idelay_current_eye_last[2]),
	.O(un1_idelay_current_eye_last_4)
);
defparam un1_idelay_current_eye_last_4_cZ.INIT=4'h9;
  LUT2 un1_idelay_last_1_5_d_cZ (
	.I0(idelay_first[6]),
	.I1(idelay_last[6]),
	.O(un1_idelay_last_1_5_d)
);
defparam un1_idelay_last_1_5_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_last_1_4_d_cZ (
	.I0(idelay_last[5]),
	.I1(idelay_first[5]),
	.O(un1_idelay_last_1_4_d)
);
defparam un1_idelay_last_1_4_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_last_1_3_d_cZ (
	.I0(idelay_last[4]),
	.I1(idelay_first[4]),
	.O(un1_idelay_last_1_3_d)
);
defparam un1_idelay_last_1_3_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_last_1_2_d_cZ (
	.I0(idelay_first[3]),
	.I1(idelay_last[3]),
	.O(un1_idelay_last_1_2_d)
);
defparam un1_idelay_last_1_2_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_last_1_1_d_cZ (
	.I0(idelay_first[2]),
	.I1(idelay_last[2]),
	.O(un1_idelay_last_1_1_d)
);
defparam un1_idelay_last_1_1_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_last_1_4_cZ (
	.I0(idelay_first[2]),
	.I1(idelay_last[2]),
	.O(un1_idelay_last_1_4)
);
defparam un1_idelay_last_1_4_cZ.INIT=4'h9;
// @225:3888
  LUT4 N_78_i_cZ (
	.I0(bitslip_cnt[0]),
	.I1(pause_cnt_scalar),
	.I2(next_bitslip_pulse_1_sqmuxa),
	.I3(N_161),
	.O(N_78_i)
);
defparam N_78_i_cZ.INIT=16'h006A;
// @225:3888
  LUT5 N_76_i_cZ (
	.I0(bitslip_cnt[0]),
	.I1(bitslip_cnt[1]),
	.I2(pause_cnt_scalar),
	.I3(N_161),
	.I4(next_bitslip_pulse_1_sqmuxa),
	.O(N_76_i)
);
defparam N_76_i_cZ.INIT=32'h006C00CC;
// @225:3888
  LUT6 N_71_i_cZ (
	.I0(bitslip_cnt[0]),
	.I1(bitslip_cnt[1]),
	.I2(bitslip_cnt[2]),
	.I3(pause_cnt_scalar),
	.I4(N_161),
	.I5(next_bitslip_pulse_1_sqmuxa),
	.O(N_71_i)
);
defparam N_71_i_cZ.INIT=64'h000078F00000F0F0;
// @225:3888
  LUT5 data_are_stable_e (
	.I0(data_are_stable),
	.I1(un1_next_find_unstable_0_sqmuxa_1),
	.I2(un1_state_4),
	.I3(pause_cnt_scalar),
	.I4(un8_next_data_are_stable_cry_64),
	.O(data_are_stable_0)
);
defparam data_are_stable_e.INIT=32'h0AAA0EAA;
// @225:3534
  LUT6 \next_bitslip_tried_cZ[2]  (
	.I0(bitslip_tried[0]),
	.I1(bitslip_tried[1]),
	.I2(bitslip_tried[2]),
	.I3(pause_cnt_scalar),
	.I4(next_bitslip_pulse_1_sqmuxa),
	.I5(next_bitslip_tried_1_sqmuxa_1),
	.O(next_bitslip_tried[2])
);
defparam \next_bitslip_tried_cZ[2] .INIT=64'h0000000078F0F0F0;
// @225:3888
  LUT6 \state_e[1]  (
	.I0(following_state[1]),
	.I1(state[1]),
	.I2(m7_e_1),
	.I3(N_9_mux),
	.I4(pause_cnt_scalar),
	.I5(un1_next_bitslip_cnt_0_sqmuxa),
	.O(state_scalar)
);
defparam \state_e[1] .INIT=64'hAAAACCCCCFC0CCCC;
// @225:3888
  LUT6 \state_e[0]  (
	.I0(state[1]),
	.I1(state[0]),
	.I2(m12_e_1),
	.I3(pause_cnt_scalar),
	.I4(un1_next_bitslip_cnt_0_sqmuxa),
	.I5(m7),
	.O(state_0)
);
defparam \state_e[0] .INIT=64'h00CC40CCFFCCEFCC;
  LUT6 \pause_cnt_s_sf_cZ[1]  (
	.I0(pause_cnt[1]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(next_state93),
	.I3(N_174),
	.I4(next_pause_cnt_0_sqmuxa),
	.I5(pause_cnt_scalar),
	.O(pause_cnt_s_sf[1])
);
defparam \pause_cnt_s_sf_cZ[1] .INIT=64'hF0F0F0F355555555;
// @225:3534
  LUT5 \next_bitslip_tried_cZ[1]  (
	.I0(bitslip_tried[1]),
	.I1(bitslip_tried[0]),
	.I2(pause_cnt_scalar),
	.I3(next_bitslip_pulse_1_sqmuxa),
	.I4(next_bitslip_tried_1_sqmuxa_1),
	.O(next_bitslip_tried[1])
);
defparam \next_bitslip_tried_cZ[1] .INIT=32'h00006AAA;
// @225:3534
  LUT6 \next_bitslip_cnt_i_a3[2]  (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(next_bitslip_cnt_i_a2_1[2]),
	.I5(pause_cnt_scalar),
	.O(N_161)
);
defparam \next_bitslip_cnt_i_a3[2] .INIT=64'h0110001000000000;
  LUT6 \next_idelay_cnt_cZ[0]  (
	.I0(current_idelay_cnt_plus_one[0]),
	.I1(idelay_cnt[0]),
	.I2(un1_idelay_last_cry_3_O[1]),
	.I3(un1_next_pause_cnt39_5_sn),
	.I4(next_following_state_3_sqmuxa_1_sn),
	.I5(next_bitslip_reset_1_sqmuxa),
	.O(next_idelay_cnt[0])
);
defparam \next_idelay_cnt_cZ[0] .INIT=64'hCCCCFFCCF0CCAACC;
  LUT6 \next_idelay_cnt_cZ[1]  (
	.I0(idelay_cnt[1]),
	.I1(current_idelay_cnt_plus_one[1]),
	.I2(un1_idelay_last_cry_3_O[2]),
	.I3(un1_next_pause_cnt39_5_sn),
	.I4(next_following_state_3_sqmuxa_1_sn),
	.I5(next_bitslip_reset_1_sqmuxa),
	.O(next_idelay_cnt[1])
);
defparam \next_idelay_cnt_cZ[1] .INIT=64'hAAAA00AAF0AACCAA;
  LUT6 \next_idelay_cnt_cZ[2]  (
	.I0(idelay_cnt[2]),
	.I1(current_idelay_cnt_plus_one[2]),
	.I2(un1_idelay_last_cry_3_O[3]),
	.I3(next_following_state_3_sqmuxa_1_sn),
	.I4(next_bitslip_reset_1_sqmuxa),
	.I5(un1_next_pause_cnt39_5_sn),
	.O(next_idelay_cnt[2])
);
defparam \next_idelay_cnt_cZ[2] .INIT=64'hAA00F0CCAAAAAAAA;
  LUT6 \next_idelay_cnt_cZ[3]  (
	.I0(current_idelay_cnt_plus_one[3]),
	.I1(idelay_cnt[3]),
	.I2(un1_idelay_last_cry_3_O[4]),
	.I3(next_following_state_3_sqmuxa_1_sn),
	.I4(next_bitslip_reset_1_sqmuxa),
	.I5(un1_next_pause_cnt39_5_sn),
	.O(next_idelay_cnt[3])
);
defparam \next_idelay_cnt_cZ[3] .INIT=64'hCC00F0AACCCCCCCC;
  LUT6 \next_idelay_cnt_cZ[4]  (
	.I0(current_idelay_cnt_plus_one[4]),
	.I1(idelay_cnt[4]),
	.I2(un1_idelay_last_cry_3_O[5]),
	.I3(next_following_state_3_sqmuxa_1_sn),
	.I4(next_bitslip_reset_1_sqmuxa),
	.I5(un1_next_pause_cnt39_5_sn),
	.O(next_idelay_cnt[4])
);
defparam \next_idelay_cnt_cZ[4] .INIT=64'hCC00F0AACCCCCCCC;
  LUT6 \next_idelay_cnt_cZ[5]  (
	.I0(current_idelay_cnt_plus_one[5]),
	.I1(idelay_cnt[5]),
	.I2(un1_idelay_last_cry_3_O[6]),
	.I3(un1_next_pause_cnt39_5_sn),
	.I4(next_following_state_3_sqmuxa_1_sn),
	.I5(next_bitslip_reset_1_sqmuxa),
	.O(next_idelay_cnt[5])
);
defparam \next_idelay_cnt_cZ[5] .INIT=64'hCCCC00CCF0CCAACC;
  LUT6 \next_idelay_cnt_cZ[6]  (
	.I0(idelay_cnt[6]),
	.I1(current_idelay_cnt_plus_one[6]),
	.I2(un1_idelay_last_cry_3_O[7]),
	.I3(next_following_state_3_sqmuxa_1_sn),
	.I4(next_bitslip_reset_1_sqmuxa),
	.I5(un1_next_pause_cnt39_5_sn),
	.O(next_idelay_cnt[6])
);
defparam \next_idelay_cnt_cZ[6] .INIT=64'hAA00F0CCAAAAAAAA;
  LUT6 \next_idelay_cnt_cZ[7]  (
	.I0(idelay_cnt[7]),
	.I1(current_idelay_cnt_plus_one[7]),
	.I2(un1_idelay_last_cry_7),
	.I3(next_following_state_3_sqmuxa_1_sn),
	.I4(next_bitslip_reset_1_sqmuxa),
	.I5(un1_next_pause_cnt39_5_sn),
	.O(next_idelay_cnt[7])
);
defparam \next_idelay_cnt_cZ[7] .INIT=64'hAA00F0CCAAAAAAAA;
  LUT4 data_stable_cntlde (
	.I0(data_are_stable),
	.I1(un1_next_find_unstable_0_sqmuxa_1),
	.I2(un1_state_4),
	.I3(pause_cnt_scalar),
	.O(data_stable_cnte)
);
defparam data_stable_cntlde.INIT=16'hF400;
  LUT5 m7_cZ (
	.I0(state[3]),
	.I1(following_state[0]),
	.I2(m3_0),
	.I3(\next_state_cnst_3_0_.N_16 ),
	.I4(un1_next_bitslip_cnt_0_sqmuxa),
	.O(m7)
);
defparam m7_cZ.INIT=32'h333350FA;
  LUT5 \next_state_24[0]  (
	.I0(state[3]),
	.I1(following_state[2]),
	.I2(\next_state_cnst_3_0_.N_37 ),
	.I3(\next_state_cnst_3_0_.N_32 ),
	.I4(un1_next_bitslip_cnt_0_sqmuxa),
	.O(next_state_24[2])
);
defparam \next_state_24[0] .INIT=32'hCCCCF5A0;
  LUT6 \next_state_24[1]  (
	.I0(state[0]),
	.I1(state[3]),
	.I2(following_state[3]),
	.I3(\next_state_cnst_3_0_.N_43 ),
	.I4(N_86),
	.I5(un1_next_bitslip_cnt_0_sqmuxa),
	.O(next_state_24[3])
);
defparam \next_state_24[1] .INIT=64'hF0F0F0F0CC00DD11;
  LUT6 pause_cntlde_0 (
	.I0(N_174),
	.I1(N_92),
	.I2(next_pause_cnt_0_sqmuxa),
	.I3(pause_cntlde_0_1),
	.I4(pause_cnt_scalar),
	.I5(next_bitslip_pulse_1_sqmuxa),
	.O(pause_cnte)
);
defparam pause_cntlde_0.INIT=64'hFFFFFFFFFFFBFFFF;
// @225:3888
  LUT6 un1_next_pause_cnt39_12_i_cZ (
	.I0(state[0]),
	.I1(state[2]),
	.I2(N_1_0),
	.I3(un1_next_pause_cnt39_12_0_0_1),
	.I4(un1_next_pause_cnt39_12_0_0_0),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_12_i)
);
defparam un1_next_pause_cnt39_12_i_cZ.INIT=64'h000000BF00000000;
// @225:3888
  LUT6 train_word_start_e (
	.I0(state[3]),
	.I1(state[0]),
	.I2(train_word_start),
	.I3(N_97),
	.I4(N_171),
	.I5(pause_cnt_scalar),
	.O(train_word_start_0)
);
defparam train_word_start_e.INIT=64'hD0D8F0F8F0F0F0F0;
// @225:3888
  LUT5 train_error_e (
	.I0(state[2]),
	.I1(train_error),
	.I2(next_train_error_1_sqmuxa_1_i_1),
	.I3(\next_state_cnst_3_0_.N_49_mux ),
	.I4(pause_cnt_scalar),
	.O(train_error_0)
);
defparam train_error_e.INIT=32'hCECFCCCC;
// @225:3888
  LUT6 find_a_whole_eye_e (
	.I0(find_a_whole_eye),
	.I1(find_unstable),
	.I2(eye_current_too_small),
	.I3(N_385),
	.I4(N_92),
	.I5(pause_cnt_scalar),
	.O(find_a_whole_eye_0)
);
defparam find_a_whole_eye_e.INIT=64'hAEAA0C00AAAAAAAA;
// @225:3888
  LUT4 find_an_eye_e (
	.I0(find_an_eye),
	.I1(N_385),
	.I2(N_92),
	.I3(pause_cnt_scalar),
	.O(find_an_eye_0)
);
defparam find_an_eye_e.INIT=16'hECAA;
// @225:3888
  LUT4 un1_next_pause_cnt39_1_i_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_1_i)
);
defparam un1_next_pause_cnt39_1_i_cZ.INIT=16'h0800;
// @225:3888
  LUT6 N_83_i_cZ (
	.I0(data_are_stable),
	.I1(state[0]),
	.I2(data_equal_to_pattern_ref),
	.I3(N_377),
	.I4(\next_state_cnst_3_0_.N_49_mux ),
	.I5(pause_cnt_scalar),
	.O(N_83_i)
);
defparam N_83_i_cZ.INIT=64'h000000BF00000000;
// @225:3888
  LUT6 un1_next_pause_cnt39_6_i_cZ (
	.I0(state[1]),
	.I1(eye_save_current),
	.I2(state[2]),
	.I3(searching_stable),
	.I4(pause_cnt_scalar),
	.I5(un1_next_pause_cnt39_6_2),
	.O(un1_next_pause_cnt39_6_i)
);
defparam un1_next_pause_cnt39_6_i_cZ.INIT=64'h0000000005850000;
// @225:3888
  LUT6 un1_next_pause_cnt39_7_i_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(N_1_0),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_7_i)
);
defparam un1_next_pause_cnt39_7_i_cZ.INIT=64'h0002110000000000;
// @225:3888
  LUT6 un1_next_pause_cnt39_4_i_cZ (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(next_idelay_current_eye_first_0_sqmuxa),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_4_i)
);
defparam un1_next_pause_cnt39_4_i_cZ.INIT=64'h0402000200000000;
// @225:3888
  LUT5 un1_next_pause_cnt39_i_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_i)
);
defparam un1_next_pause_cnt39_i_cZ.INIT=32'h00080000;
// @225:3534
  LUT4 \next_idelay_reset_cZ[0]  (
	.I0(SIMULATION),
	.I1(train_bit[0]),
	.I2(N_92),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[0])
);
defparam \next_idelay_reset_cZ[0] .INIT=16'h0400;
// @225:3534
  LUT4 \next_idelay_reset_cZ[1]  (
	.I0(SIMULATION),
	.I1(train_bit[1]),
	.I2(N_92),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[1])
);
defparam \next_idelay_reset_cZ[1] .INIT=16'h0400;
// @225:3534
  LUT4 \next_idelay_reset_cZ[2]  (
	.I0(SIMULATION),
	.I1(train_bit[2]),
	.I2(N_92),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[2])
);
defparam \next_idelay_reset_cZ[2] .INIT=16'h0400;
// @225:3534
  LUT4 \next_idelay_reset_cZ[3]  (
	.I0(SIMULATION),
	.I1(train_bit[3]),
	.I2(N_92),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[3])
);
defparam \next_idelay_reset_cZ[3] .INIT=16'h0400;
// @225:3537
  LUT4 next_bitslip_tried_1_sqmuxa_1_cZ (
	.I0(SIMULATION),
	.I1(N_92),
	.I2(pause_cnt_scalar),
	.I3(un1_next_bitslip_tried_0_sqmuxa_0_0),
	.O(next_bitslip_tried_1_sqmuxa_1)
);
defparam next_bitslip_tried_1_sqmuxa_1_cZ.INIT=16'hF020;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[3]  (
	.I0(idelay_is_target),
	.I1(train_bit[3]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(N_109),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[3])
);
defparam \next_idelay_pulse_cZ[3] .INIT=64'h0000400000000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[2]  (
	.I0(train_bit[2]),
	.I1(state[1]),
	.I2(idelay_is_target),
	.I3(state[0]),
	.I4(N_109),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[2])
);
defparam \next_idelay_pulse_cZ[2] .INIT=64'h0000080000000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[1]  (
	.I0(state[1]),
	.I1(idelay_is_target),
	.I2(train_bit[1]),
	.I3(state[0]),
	.I4(N_109),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[1])
);
defparam \next_idelay_pulse_cZ[1] .INIT=64'h0000200000000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[0]  (
	.I0(state[1]),
	.I1(idelay_is_target),
	.I2(state[0]),
	.I3(train_bit[0]),
	.I4(N_109),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[0])
);
defparam \next_idelay_pulse_cZ[0] .INIT=64'h0000200000000000;
// @225:3473
  LUT6 current_idelay_cnt_plus_one_1_axbxc7 (
	.I0(current_idelay_cnt[7]),
	.I1(current_idelay_cnt[3]),
	.I2(current_idelay_cnt[4]),
	.I3(current_idelay_cnt[6]),
	.I4(current_idelay_cnt[5]),
	.I5(current_idelay_cnt_plus_one_1_c3),
	.O(current_idelay_cnt_plus_one_1[7])
);
defparam current_idelay_cnt_plus_one_1_axbxc7.INIT=64'h6AAAAAAAAAAAAAAA;
// @225:3473
  LUT6 current_idelay_cnt_plus_one_1_ac0_13 (
	.I0(current_idelay_cnt[6]),
	.I1(current_idelay_cnt[3]),
	.I2(current_idelay_cnt[7]),
	.I3(current_idelay_cnt[4]),
	.I4(current_idelay_cnt[5]),
	.I5(current_idelay_cnt_plus_one_1_c3),
	.O(current_idelay_cnt_plus_one_1[8])
);
defparam current_idelay_cnt_plus_one_1_ac0_13.INIT=64'h8000000000000000;
// @225:3888
  LUT6 N_63_i_cZ (
	.I0(state[2]),
	.I1(state[0]),
	.I2(searching_stable),
	.I3(state[1]),
	.I4(state[3]),
	.I5(N_1_0),
	.O(N_63_i)
);
defparam N_63_i_cZ.INIT=64'hF0F0F8F4F0F0D8F4;
// @225:3888
  LUT6 N_88_i_cZ (
	.I0(channel_rdy),
	.I1(eye_too_small),
	.I2(state[0]),
	.I3(find_unstable),
	.I4(find_an_eye),
	.I5(N_377),
	.O(N_88_i)
);
defparam N_88_i_cZ.INIT=64'h000000000D000F00;
// @225:3537
  LUT2 next_data_loaded_1_sqmuxa_cZ (
	.I0(pause_cnt_scalar),
	.I1(next_pause_cnt_0_sqmuxa),
	.O(next_data_loaded_1_sqmuxa)
);
defparam next_data_loaded_1_sqmuxa_cZ.INIT=4'h8;
// @225:3537
  LUT6 un1_next_find_unstable_0_sqmuxa_1_cZ (
	.I0(state[1]),
	.I1(data_equal_to_data_loaded),
	.I2(state[3]),
	.I3(data_equal_to_pattern_ref),
	.I4(state[2]),
	.I5(state[0]),
	.O(un1_next_find_unstable_0_sqmuxa_1)
);
defparam un1_next_find_unstable_0_sqmuxa_1_cZ.INIT=64'h040450000A000000;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m31  (
	.I0(SIMULATION),
	.I1(state[1]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(N_1_0),
	.I5(N_376),
	.O(\next_state_cnst_3_0_.N_32 )
);
defparam \next_state_cnst_3_0_.m31 .INIT=64'h3F2033203F2C332C;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m42  (
	.I0(state[0]),
	.I1(first_channel),
	.I2(state[2]),
	.I3(state[1]),
	.I4(CO1),
	.I5(\next_state_cnst_3_0_.N_49_mux ),
	.O(\next_state_cnst_3_0_.N_43 )
);
defparam \next_state_cnst_3_0_.m42 .INIT=64'h0BF00AF00BFF0AFF;
// @225:3473
  LUT5 current_idelay_cnt_plus_one_1_axbxc6 (
	.I0(current_idelay_cnt[4]),
	.I1(current_idelay_cnt[3]),
	.I2(current_idelay_cnt[6]),
	.I3(current_idelay_cnt[5]),
	.I4(current_idelay_cnt_plus_one_1_c3),
	.O(current_idelay_cnt_plus_one_1[6])
);
defparam current_idelay_cnt_plus_one_1_axbxc6.INIT=32'h78F0F0F0;
// @225:3485
  LUT6 data_equal_to_data_loaded_2_0_I_10_cZ (
	.I0(data_loaded[1]),
	.I1(data_loaded[0]),
	.I2(data_loaded[2]),
	.I3(data_in_wire_3_i_m2[1]),
	.I4(data_in_wire_3_i_m2[2]),
	.I5(data_in_wire_3_i_m2[0]),
	.O(data_equal_to_data_loaded_2_0_I_10)
);
defparam data_equal_to_data_loaded_2_0_I_10_cZ.INIT=64'h8040080420100201;
// @225:3485
  LUT6 data_equal_to_data_loaded_2_0_I_18_cZ (
	.I0(data_loaded[4]),
	.I1(data_loaded[3]),
	.I2(data_in_wire_3_i_m2[5]),
	.I3(data_loaded[5]),
	.I4(data_in_wire_3_i_m2[4]),
	.I5(data_in_wire_3_i_m2[3]),
	.O(data_equal_to_data_loaded_2_0_I_18)
);
defparam data_equal_to_data_loaded_2_0_I_18_cZ.INIT=64'h8008400420021001;
// @225:3534
  LUT6 un1_next_pause_cnt39_5 (
	.I0(state[0]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[1]),
	.I4(N_376),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_5_sn)
);
defparam un1_next_pause_cnt39_5.INIT=64'h0102000200000000;
// @225:3537
  LUT6 next_train_done_1_sqmuxa_0_a3 (
	.I0(state[3]),
	.I1(state[0]),
	.I2(train_error),
	.I3(next_train_done9),
	.I4(N_171),
	.I5(pause_cnt_scalar),
	.O(next_train_done_1_sqmuxa)
);
defparam next_train_done_1_sqmuxa_0_a3.INIT=64'h0200000000000000;
// @225:3534
  LUT4 \next_bitslip_cnt_i_a2_1_cZ[2]  (
	.I0(bitslip_cnt[2]),
	.I1(bitslip_cnt[0]),
	.I2(bitslip_cnt[1]),
	.I3(un2_data_equal_to_pattern_ref),
	.O(next_bitslip_cnt_i_a2_1[2])
);
defparam \next_bitslip_cnt_i_a2_1_cZ[2] .INIT=16'h0080;
// @225:3534
  LUT4 \next_idelay_target_cZ[1]  (
	.I0(state[1]),
	.I1(current_idelay_cnt_plus_one[1]),
	.I2(next_idelay_cnt_2_sqmuxa),
	.I3(un1_idelay_last_cry_3_O[2]),
	.O(next_idelay_target[1])
);
defparam \next_idelay_target_cZ[1] .INIT=16'h8A80;
// @225:3534
  LUT4 \next_idelay_target_cZ[2]  (
	.I0(state[1]),
	.I1(current_idelay_cnt_plus_one[2]),
	.I2(next_idelay_cnt_2_sqmuxa),
	.I3(un1_idelay_last_cry_3_O[3]),
	.O(next_idelay_target[2])
);
defparam \next_idelay_target_cZ[2] .INIT=16'h8A80;
// @225:3534
  LUT4 \next_idelay_target_cZ[3]  (
	.I0(current_idelay_cnt_plus_one[3]),
	.I1(state[1]),
	.I2(next_idelay_cnt_2_sqmuxa),
	.I3(un1_idelay_last_cry_3_O[4]),
	.O(next_idelay_target[3])
);
defparam \next_idelay_target_cZ[3] .INIT=16'h8C80;
// @225:3534
  LUT4 \next_idelay_target_cZ[4]  (
	.I0(state[1]),
	.I1(current_idelay_cnt_plus_one[4]),
	.I2(next_idelay_cnt_2_sqmuxa),
	.I3(un1_idelay_last_cry_3_O[5]),
	.O(next_idelay_target[4])
);
defparam \next_idelay_target_cZ[4] .INIT=16'h8A80;
// @225:3534
  LUT4 \next_idelay_target_cZ[5]  (
	.I0(state[1]),
	.I1(current_idelay_cnt_plus_one[5]),
	.I2(next_idelay_cnt_2_sqmuxa),
	.I3(un1_idelay_last_cry_3_O[6]),
	.O(next_idelay_target[5])
);
defparam \next_idelay_target_cZ[5] .INIT=16'h8A80;
// @225:3534
  LUT4 \next_idelay_target_cZ[6]  (
	.I0(state[1]),
	.I1(current_idelay_cnt_plus_one[6]),
	.I2(next_idelay_cnt_2_sqmuxa),
	.I3(un1_idelay_last_cry_3_O[7]),
	.O(next_idelay_target[6])
);
defparam \next_idelay_target_cZ[6] .INIT=16'h8A80;
// @225:3534
  LUT4 \next_idelay_target_cZ[7]  (
	.I0(state[1]),
	.I1(current_idelay_cnt_plus_one[7]),
	.I2(next_idelay_cnt_2_sqmuxa),
	.I3(un1_idelay_last_cry_7),
	.O(next_idelay_target[7])
);
defparam \next_idelay_target_cZ[7] .INIT=16'h8A80;
// @225:3534
  LUT4 \next_idelay_target_cZ[0]  (
	.I0(current_idelay_cnt_plus_one[0]),
	.I1(state[1]),
	.I2(un1_idelay_last_cry_3_O[1]),
	.I3(next_idelay_cnt_2_sqmuxa),
	.O(next_idelay_target[0])
);
defparam \next_idelay_target_cZ[0] .INIT=16'hBBF3;
// @225:3469
  LUT4 un2_data_equal_to_pattern_ref_cZ (
	.I0(bitslip_tried[1]),
	.I1(data_equal_to_pattern_ref),
	.I2(bitslip_tried[0]),
	.I3(bitslip_tried[2]),
	.O(un2_data_equal_to_pattern_ref)
);
defparam un2_data_equal_to_pattern_ref_cZ.INIT=16'hECCC;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m36  (
	.I0(state[1]),
	.I1(data_are_stable),
	.I2(data_equal_to_pattern_ref),
	.I3(state[0]),
	.I4(state[2]),
	.I5(all_channels_word),
	.O(\next_state_cnst_3_0_.N_37 )
);
defparam \next_state_cnst_3_0_.m36 .INIT=64'h5555EF5555554555;
// @225:3534
  LUT6 un1_pause_cnt_16 (
	.I0(pause_cnt[13]),
	.I1(pause_cnt[15]),
	.I2(pause_cnt[3]),
	.I3(pause_cnt[4]),
	.I4(un1_pause_cnt_16_0),
	.I5(un1_pause_cnt_16_1),
	.O(pause_cnt_scalar)
);
defparam un1_pause_cnt_16.INIT=64'h0001000000000000;
// @225:3537
  LUT6 un1_next_bitslip_tried_0_sqmuxa_0_0_cZ (
	.I0(data_are_stable),
	.I1(data_equal_to_data_loaded),
	.I2(N_377),
	.I3(N_171),
	.I4(\next_state_cnst_3_0_.N_49_mux ),
	.I5(un1_next_pause_cnt39_6_2),
	.O(un1_next_bitslip_tried_0_sqmuxa_0_0)
);
defparam un1_next_bitslip_tried_0_sqmuxa_0_0_cZ.INIT=64'h0F0F00008F0F8800;
// @225:3486
  LUT3 data_equal_to_pattern_ref_2_2_cZ (
	.I0(data_in_wire_3_i_m2[1]),
	.I1(data_in_wire_3_i_m2[4]),
	.I2(data_in_wire_3_i_m2[6]),
	.O(data_equal_to_pattern_ref_2_2)
);
defparam data_equal_to_pattern_ref_2_2_cZ.INIT=8'h80;
// @225:3534
  LUT6 \next_tdata_0_a2_0[31]  (
	.I0(channel_rdy),
	.I1(find_unstable),
	.I2(find_an_eye),
	.I3(state[0]),
	.I4(N_1_0),
	.I5(N_377),
	.O(next_tdata[31])
);
defparam \next_tdata_0_a2_0[31] .INIT=64'hFFFFFFFFFFBF00BF;
  LUT6 m1_e_0 (
	.I0(SIMULATION),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(data_equal_to_data_loaded),
	.O(N_9_mux)
);
defparam m1_e_0.INIT=64'h3333001333333013;
  LUT6 m7_e_1_cZ (
	.I0(all_channels_word),
	.I1(first_channel),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(CO1),
	.O(m7_e_1)
);
defparam m7_e_1_cZ.INIT=64'h0000503000005000;
// @225:3888
  LUT5 N_55_i_cZ (
	.I0(first_channel),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.O(N_55_i)
);
defparam N_55_i_cZ.INIT=32'h00000080;
// @225:3476
  LUT5 eye_too_small_2_axb_1_i_cZ (
	.I0(idelay_last[1]),
	.I1(eye_too_small_2_0),
	.I2(idelay_first[1]),
	.I3(idelay_last[0]),
	.I4(idelay_first[0]),
	.O(eye_too_small_2_axb_1_i)
);
defparam eye_too_small_2_axb_1_i_cZ.INIT=32'h69699669;
// @225:3482
  LUT5 eye_save_current_2_axb_1_i_cZ (
	.I0(idelay_last[1]),
	.I1(idelay_first[1]),
	.I2(idelay_last[0]),
	.I3(idelay_first[0]),
	.I4(eye_save_current_2_1),
	.O(eye_save_current_2_axb_1_i)
);
defparam eye_save_current_2_axb_1_i_cZ.INIT=32'h66969969;
// @225:3537
  LUT6 next_reach_end_4_f0_0_0 (
	.I0(reach_end),
	.I1(N_376),
	.I2(state[3]),
	.I3(state[0]),
	.I4(N_92),
	.I5(N_97),
	.O(next_reach_end_4)
);
defparam next_reach_end_4_f0_0_0.INIT=64'hAAAA0000AAAB0003;
// @225:3534
  LUT6 un1_next_pause_cnt39_12_0_0_0_cZ (
	.I0(data_are_stable),
	.I1(state[3]),
	.I2(data_equal_to_pattern_ref),
	.I3(next_pause_cnt20),
	.I4(state[0]),
	.I5(N_97),
	.O(un1_next_pause_cnt39_12_0_0_0)
);
defparam un1_next_pause_cnt39_12_0_0_0_cZ.INIT=64'h40400000FFFF00FF;
// @225:3534
  LUT6 un1_next_pause_cnt39_12_0_0_1_cZ (
	.I0(state[1]),
	.I1(data_equal_to_data_loaded),
	.I2(data_are_stable),
	.I3(state[0]),
	.I4(state[3]),
	.I5(state[2]),
	.O(un1_next_pause_cnt39_12_0_0_1)
);
defparam un1_next_pause_cnt39_12_0_0_1_cZ.INIT=64'hFFFF1555AAAA0055;
  LUT5 pause_cntlde_0_1_cZ (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(idelay_is_target),
	.O(pause_cntlde_0_1)
);
defparam pause_cntlde_0_1_cZ.INIT=32'h10011401;
  LUT5 m3_0_cZ (
	.I0(SIMULATION),
	.I1(data_equal_to_pattern_ref),
	.I2(state[1]),
	.I3(state[0]),
	.I4(state[2]),
	.O(m3_0)
);
defparam m3_0_cZ.INIT=32'hFFCF0A0F;
// @225:3856
  LUT6 next_tdatardy_0_sqmuxa_cZ (
	.I0(SIMULATION),
	.I1(state[0]),
	.I2(state[2]),
	.I3(req_done_local),
	.I4(tdatardy),
	.I5(N_81_2),
	.O(next_tdatardy_0_sqmuxa)
);
defparam next_tdatardy_0_sqmuxa_cZ.INIT=64'h0000000080C08080;
// @225:3534
  LUT4 \next_following_state_0_a2[2]  (
	.I0(SIMULATION),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.O(next_following_state[2])
);
defparam \next_following_state_0_a2[2] .INIT=16'h0F01;
// @225:3628
  LUT6 next_channel_rdy_3_3_i_m2 (
	.I0(channel_rdy_local[3]),
	.I1(channel_rdy_local[1]),
	.I2(channel_id[1]),
	.I3(CO0_2),
	.I4(channel_rdy_local[2]),
	.I5(channel_rdy_local[0]),
	.O(N_425)
);
defparam next_channel_rdy_3_3_i_m2.INIT=64'hACFFAC0FACF0AC00;
  LUT6 \data_in_wire_3_i_m2_cZ[0]  (
	.I0(data_in[16]),
	.I1(data_in[0]),
	.I2(data_in[24]),
	.I3(data_in[8]),
	.I4(CO0_2),
	.I5(channel_id[1]),
	.O(data_in_wire_3_i_m2[0])
);
defparam \data_in_wire_3_i_m2_cZ[0] .INIT=64'hF0F0AAAAFF00CCCC;
  LUT6 \data_in_wire_3_i_m2_cZ[1]  (
	.I0(data_in[9]),
	.I1(CO0_2),
	.I2(data_in[25]),
	.I3(channel_id[1]),
	.I4(data_in[1]),
	.I5(data_in[17]),
	.O(data_in_wire_3_i_m2[1])
);
defparam \data_in_wire_3_i_m2_cZ[1] .INIT=64'hF3BBF388C0BBC088;
  LUT6 \data_in_wire_3_i_m2_cZ[2]  (
	.I0(data_in[26]),
	.I1(data_in[10]),
	.I2(data_in[2]),
	.I3(data_in[18]),
	.I4(channel_id[1]),
	.I5(CO0_2),
	.O(data_in_wire_3_i_m2[2])
);
defparam \data_in_wire_3_i_m2_cZ[2] .INIT=64'hAAAACCCCFF00F0F0;
  LUT6 \data_in_wire_3_i_m2_cZ[3]  (
	.I0(data_in[3]),
	.I1(data_in[11]),
	.I2(channel_id[1]),
	.I3(data_in[27]),
	.I4(CO0_2),
	.I5(data_in[19]),
	.O(data_in_wire_3_i_m2[3])
);
defparam \data_in_wire_3_i_m2_cZ[3] .INIT=64'hFC0CFAFAFC0C0A0A;
  LUT6 \data_in_wire_3_i_m2_cZ[4]  (
	.I0(CO0_2),
	.I1(data_in[4]),
	.I2(channel_id[1]),
	.I3(data_in[20]),
	.I4(data_in[12]),
	.I5(data_in[28]),
	.O(data_in_wire_3_i_m2[4])
);
defparam \data_in_wire_3_i_m2_cZ[4] .INIT=64'hFEAEF4A45E0E5404;
  LUT6 \data_in_wire_3_i_m2_cZ[5]  (
	.I0(data_in[21]),
	.I1(CO0_2),
	.I2(data_in[5]),
	.I3(channel_id[1]),
	.I4(data_in[13]),
	.I5(data_in[29]),
	.O(data_in_wire_3_i_m2[5])
);
defparam \data_in_wire_3_i_m2_cZ[5] .INIT=64'hEEFCEE3022FC2230;
  LUT6 \data_in_wire_3_i_m2_cZ[6]  (
	.I0(data_in[6]),
	.I1(data_in[14]),
	.I2(data_in[22]),
	.I3(CO0_2),
	.I4(channel_id[1]),
	.I5(data_in[30]),
	.O(data_in_wire_3_i_m2[6])
);
defparam \data_in_wire_3_i_m2_cZ[6] .INIT=64'hFFF0CCAA00F0CCAA;
  LUT6 \data_in_wire_3_i_m2_cZ[7]  (
	.I0(data_in[15]),
	.I1(data_in[31]),
	.I2(CO0_2),
	.I3(channel_id[1]),
	.I4(data_in[23]),
	.I5(data_in[7]),
	.O(data_in_wire_3_i_m2[7])
);
defparam \data_in_wire_3_i_m2_cZ[7] .INIT=64'hCFAFC0AFCFA0C0A0;
  LUT6 \current_idelay_cnt_2_3_i_m2_cZ[0]  (
	.I0(channel_id[1]),
	.I1(CO0_2),
	.I2(idelay_cnt_in[0]),
	.I3(idelay_cnt_in[8]),
	.I4(idelay_cnt_in[16]),
	.I5(idelay_cnt_in[24]),
	.O(current_idelay_cnt_2_3_i_m2[0])
);
defparam \current_idelay_cnt_2_3_i_m2_cZ[0] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_3_i_m2[1]  (
	.I0(CO0_2),
	.I1(channel_id[1]),
	.I2(idelay_cnt_in[1]),
	.I3(idelay_cnt_in[9]),
	.I4(idelay_cnt_in[17]),
	.I5(idelay_cnt_in[25]),
	.O(N_178)
);
defparam \current_idelay_cnt_2_3_i_m2[1] .INIT=64'hFEDCBA9876543210;
  LUT6 \current_idelay_cnt_2_3_i_m2[2]  (
	.I0(channel_id[1]),
	.I1(CO0_2),
	.I2(idelay_cnt_in[26]),
	.I3(idelay_cnt_in[2]),
	.I4(idelay_cnt_in[10]),
	.I5(idelay_cnt_in[18]),
	.O(N_177)
);
defparam \current_idelay_cnt_2_3_i_m2[2] .INIT=64'hF7E6B3A2D5C49180;
  LUT6 \current_idelay_cnt_2_3_i_m2_cZ[3]  (
	.I0(channel_id[1]),
	.I1(CO0_2),
	.I2(idelay_cnt_in[3]),
	.I3(idelay_cnt_in[11]),
	.I4(idelay_cnt_in[19]),
	.I5(idelay_cnt_in[27]),
	.O(current_idelay_cnt_2_3_i_m2[3])
);
defparam \current_idelay_cnt_2_3_i_m2_cZ[3] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_3_i_m2[4]  (
	.I0(channel_id[1]),
	.I1(CO0_2),
	.I2(idelay_cnt_in[28]),
	.I3(idelay_cnt_in[4]),
	.I4(idelay_cnt_in[12]),
	.I5(idelay_cnt_in[20]),
	.O(N_175)
);
defparam \current_idelay_cnt_2_3_i_m2[4] .INIT=64'hF7E6B3A2D5C49180;
  LUT6 \current_idelay_cnt_2_3_i_m2_cZ[5]  (
	.I0(channel_id[1]),
	.I1(CO0_2),
	.I2(idelay_cnt_in[5]),
	.I3(idelay_cnt_in[13]),
	.I4(idelay_cnt_in[21]),
	.I5(idelay_cnt_in[29]),
	.O(current_idelay_cnt_2_3_i_m2[5])
);
defparam \current_idelay_cnt_2_3_i_m2_cZ[5] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_3_i_m2_cZ[6]  (
	.I0(CO0_2),
	.I1(channel_id[1]),
	.I2(idelay_cnt_in[30]),
	.I3(idelay_cnt_in[6]),
	.I4(idelay_cnt_in[14]),
	.I5(idelay_cnt_in[22]),
	.O(current_idelay_cnt_2_3_i_m2[6])
);
defparam \current_idelay_cnt_2_3_i_m2_cZ[6] .INIT=64'hF7E6D5C4B3A29180;
  LUT6 \current_idelay_cnt_2_3_i_m2_cZ[7]  (
	.I0(channel_id[1]),
	.I1(CO0_2),
	.I2(idelay_cnt_in[7]),
	.I3(idelay_cnt_in[15]),
	.I4(idelay_cnt_in[23]),
	.I5(idelay_cnt_in[31]),
	.O(current_idelay_cnt_2_3_i_m2[7])
);
defparam \current_idelay_cnt_2_3_i_m2_cZ[7] .INIT=64'hFEBADC9876325410;
// @225:3485
  LUT6 idelay_is_target_2_0_I_10_cZ (
	.I0(idelay_target[2]),
	.I1(current_idelay_cnt[2]),
	.I2(idelay_target[0]),
	.I3(current_idelay_cnt[1]),
	.I4(idelay_target[1]),
	.I5(current_idelay_cnt[0]),
	.O(idelay_is_target_2_0_I_10)
);
defparam idelay_is_target_2_0_I_10_cZ.INIT=64'h9000009009000009;
// @225:3485
  LUT6 idelay_is_target_2_0_I_18_cZ (
	.I0(current_idelay_cnt[3]),
	.I1(idelay_target[5]),
	.I2(current_idelay_cnt[4]),
	.I3(current_idelay_cnt[5]),
	.I4(idelay_target[4]),
	.I5(idelay_target[3]),
	.O(idelay_is_target_2_0_I_18)
);
defparam idelay_is_target_2_0_I_18_cZ.INIT=64'h8020080240100401;
// @225:3554
  LUT5 \next_train_bit_1_0_a2[2]  (
	.I0(first_channel),
	.I1(state[2]),
	.I2(state[0]),
	.I3(CO0_2),
	.I4(channel_id[1]),
	.O(next_train_bit[2])
);
defparam \next_train_bit_1_0_a2[2] .INIT=32'h00000100;
// @225:3534
  LUT6 un1_pause_cnt_16_0_cZ (
	.I0(pause_cnt[5]),
	.I1(pause_cnt[6]),
	.I2(pause_cnt[9]),
	.I3(pause_cnt[12]),
	.I4(pause_cnt[11]),
	.I5(pause_cnt[0]),
	.O(un1_pause_cnt_16_0)
);
defparam un1_pause_cnt_16_0_cZ.INIT=64'h0000000000000001;
// @225:3534
  LUT6 un1_pause_cnt_16_1_cZ (
	.I0(pause_cnt[10]),
	.I1(pause_cnt[8]),
	.I2(pause_cnt[1]),
	.I3(pause_cnt[7]),
	.I4(pause_cnt[14]),
	.I5(pause_cnt[2]),
	.O(un1_pause_cnt_16_1)
);
defparam un1_pause_cnt_16_1_cZ.INIT=64'h0000000000000001;
  LUT4 m12_e_1_cZ (
	.I0(data_equal_to_data_loaded),
	.I1(data_are_stable),
	.I2(state[3]),
	.I3(state[2]),
	.O(m12_e_1)
);
defparam m12_e_1_cZ.INIT=16'h0700;
// @225:3534
  LUT4 \next_tdata_0_a2_0_1[28]  (
	.I0(find_unstable),
	.I1(find_an_eye),
	.I2(data_equal_to_pattern_ref),
	.I3(state[0]),
	.O(next_tdata_1[28])
);
defparam \next_tdata_0_a2_0_1[28] .INIT=16'hF0DD;
// @225:3537
  LUT4 \next_state_cnst_3_0_.m11_3_0_o2  (
	.I0(eye_too_small),
	.I1(channel_rdy),
	.I2(find_unstable),
	.I3(find_an_eye),
	.O(N_99)
);
defparam \next_state_cnst_3_0_.m11_3_0_o2 .INIT=16'hBFFF;
// @225:3462
  LUT2 un1_idelay_last_1_axb_6_i_i_cZ (
	.I0(idelay_last[7]),
	.I1(idelay_first[7]),
	.O(un1_idelay_last_1_axb_6_i_i)
);
defparam un1_idelay_last_1_axb_6_i_i_cZ.INIT=4'hD;
// @225:3463
  LUT4 un1_idelay_current_eye_last_axbxc1 (
	.I0(idelay_current_eye_last[1]),
	.I1(idelay_current_eye_first[1]),
	.I2(idelay_current_eye_first[0]),
	.I3(idelay_current_eye_last[0]),
	.O(eye_save_current_2_1)
);
defparam un1_idelay_current_eye_last_axbxc1.INIT=16'h6966;
// @225:3463
  LUT2 un1_idelay_current_eye_last_axb_6_i_i_cZ (
	.I0(idelay_current_eye_first[7]),
	.I1(idelay_current_eye_last[7]),
	.O(un1_idelay_current_eye_last_axb_6_i_i)
);
defparam un1_idelay_current_eye_last_axb_6_i_i_cZ.INIT=4'hB;
// @225:3473
  LUT3 current_idelay_cnt_plus_one_1_axbxc2 (
	.I0(current_idelay_cnt[2]),
	.I1(current_idelay_cnt[1]),
	.I2(current_idelay_cnt[0]),
	.O(current_idelay_cnt_plus_one_1[2])
);
defparam current_idelay_cnt_plus_one_1_axbxc2.INIT=8'h6A;
// @225:3473
  LUT3 current_idelay_cnt_plus_one_1_ac0_3 (
	.I0(current_idelay_cnt[0]),
	.I1(current_idelay_cnt[1]),
	.I2(current_idelay_cnt[2]),
	.O(current_idelay_cnt_plus_one_1_c3)
);
defparam current_idelay_cnt_plus_one_1_ac0_3.INIT=8'h80;
// @225:3494
  LUT4 all_channels_rdy_2_0_a2 (
	.I0(channel_rdy_local[0]),
	.I1(channel_rdy_local[2]),
	.I2(channel_rdy_local[3]),
	.I3(channel_rdy_local[1]),
	.O(all_channels_rdy_2)
);
defparam all_channels_rdy_2_0_a2.INIT=16'h8000;
// @225:3538
  LUT4 next_state93_cZ (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[0]),
	.I3(state[2]),
	.O(next_state93)
);
defparam next_state93_cZ.INIT=16'h0001;
// @225:3495
  LUT4 all_channels_word_2_cZ (
	.I0(channel_word_in[0]),
	.I1(channel_word_in[1]),
	.I2(channel_word_in[2]),
	.I3(channel_word_in[3]),
	.O(all_channels_word_2)
);
defparam all_channels_word_2_cZ.INIT=16'h8000;
// @225:3317
  LUT2 un1_train_in_cZ (
	.I0(train_in),
	.I1(train_latched),
	.O(un1_train_in)
);
defparam un1_train_in_cZ.INIT=4'hE;
// @225:3534
  LUT2 \next_channel_id_i_x2[1]  (
	.I0(CO0_2),
	.I1(channel_id[1]),
	.O(N_169_i)
);
defparam \next_channel_id_i_x2[1] .INIT=4'h6;
// @225:3534
  LUT2 \next_idelay_first_cZ[0]  (
	.I0(idelay_current_eye_first[0]),
	.I1(state[1]),
	.O(next_idelay_first[0])
);
defparam \next_idelay_first_cZ[0] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[1]  (
	.I0(state[1]),
	.I1(idelay_current_eye_first[1]),
	.O(next_idelay_first[1])
);
defparam \next_idelay_first_cZ[1] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[2]  (
	.I0(idelay_current_eye_first[2]),
	.I1(state[1]),
	.O(next_idelay_first[2])
);
defparam \next_idelay_first_cZ[2] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[0]  (
	.I0(idelay_current_eye_last[0]),
	.I1(state[1]),
	.O(next_idelay_last[0])
);
defparam \next_idelay_last_cZ[0] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[1]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[1]),
	.O(next_idelay_last[1])
);
defparam \next_idelay_last_cZ[1] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[4]  (
	.I0(idelay_current_eye_last[4]),
	.I1(state[1]),
	.O(next_idelay_last[4])
);
defparam \next_idelay_last_cZ[4] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[5]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[5]),
	.O(next_idelay_last[5])
);
defparam \next_idelay_last_cZ[5] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[6]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[6]),
	.O(next_idelay_last[6])
);
defparam \next_idelay_last_cZ[6] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[2]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[2]),
	.O(next_idelay_last[2])
);
defparam \next_idelay_last_cZ[2] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[4]  (
	.I0(state[1]),
	.I1(idelay_current_eye_first[4]),
	.O(next_idelay_first[4])
);
defparam \next_idelay_first_cZ[4] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[5]  (
	.I0(state[1]),
	.I1(idelay_current_eye_first[5]),
	.O(next_idelay_first[5])
);
defparam \next_idelay_first_cZ[5] .INIT=4'h8;
// @225:3844
  LUT2 next_train_done9_cZ (
	.I0(all_channels_rdy),
	.I1(all_channels_word),
	.O(next_train_done9)
);
defparam next_train_done9_cZ.INIT=4'h8;
// @225:3534
  LUT2 un1_next_pause_cnt39_12_0_o2_1 (
	.I0(state[2]),
	.I1(state[1]),
	.O(N_97)
);
defparam un1_next_pause_cnt39_12_0_o2_1.INIT=4'hB;
// @225:3776
  LUT2 next_state102_1_i (
	.I0(state[3]),
	.I1(state[1]),
	.O(N_81_2)
);
defparam next_state102_1_i.INIT=4'hD;
// @225:3692
  LUT2 next_state98_0_a2 (
	.I0(state[1]),
	.I1(state[2]),
	.O(N_171)
);
defparam next_state98_0_a2.INIT=4'h4;
// @225:3643
  LUT2 next_pause_cnt20_cZ (
	.I0(find_a_whole_eye),
	.I1(reach_end),
	.O(next_pause_cnt20)
);
defparam next_pause_cnt20_cZ.INIT=4'hE;
// @225:3534
  LUT2 \next_idelay_last_cZ[3]  (
	.I0(idelay_current_eye_last[3]),
	.I1(state[1]),
	.O(next_idelay_last[3])
);
defparam \next_idelay_last_cZ[3] .INIT=4'h8;
// @225:3813
  LUT2 \next_state103.next_state103_2_i_o3  (
	.I0(state[2]),
	.I1(state[1]),
	.O(N_86)
);
defparam \next_state103.next_state103_2_i_o3 .INIT=4'hE;
// @225:3534
  LUT2 \next_idelay_first_cZ[3]  (
	.I0(idelay_current_eye_first[3]),
	.I1(state[1]),
	.O(next_idelay_first[3])
);
defparam \next_idelay_first_cZ[3] .INIT=4'h8;
// @225:3534
  LUT2 un1_next_pause_cnt39_5_2_i_o2 (
	.I0(state[3]),
	.I1(state[2]),
	.O(N_109)
);
defparam un1_next_pause_cnt39_5_2_i_o2.INIT=4'hE;
// @225:3534
  LUT2 un1_next_pause_cnt39_6_2_cZ (
	.I0(state[3]),
	.I1(state[0]),
	.O(un1_next_pause_cnt39_6_2)
);
defparam un1_next_pause_cnt39_6_2_cZ.INIT=4'hB;
// @225:3534
  LUT2 \next_idelay_first_cZ[6]  (
	.I0(idelay_current_eye_first[6]),
	.I1(state[1]),
	.O(next_idelay_first[6])
);
defparam \next_idelay_first_cZ[6] .INIT=4'h8;
// @225:3554
  LUT2 next_train_bit_2_sqmuxa_i_a2 (
	.I0(channel_id[1]),
	.I1(CO0_2),
	.O(CO1)
);
defparam next_train_bit_2_sqmuxa_i_a2.INIT=4'h8;
// @225:3497
  LUT2 SUM2_0_a2 (
	.I0(channel_id[1]),
	.I1(CO0_2),
	.O(N_3)
);
defparam SUM2_0_a2.INIT=4'h2;
// @225:3734
  LUT2 next_idelay_current_eye_first_0_sqmuxa_1_0_i_o3 (
	.I0(data_are_stable),
	.I1(data_equal_to_pattern_ref),
	.O(N_1_0)
);
defparam next_idelay_current_eye_first_0_sqmuxa_1_0_i_o3.INIT=4'h7;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[6]  (
	.I0(current_idelay_cnt[6]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[6])
);
defparam \next_idelay_current_eye_last_cZ[6] .INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[7]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[7]),
	.O(next_idelay_current_eye_last[7])
);
defparam \next_idelay_current_eye_last_cZ[7] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[5]  (
	.I0(current_idelay_cnt[5]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[5])
);
defparam \next_idelay_current_eye_last_cZ[5] .INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[4]  (
	.I0(current_idelay_cnt[4]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[4])
);
defparam \next_idelay_current_eye_last_cZ[4] .INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[3]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[3]),
	.O(next_idelay_current_eye_last[3])
);
defparam \next_idelay_current_eye_last_cZ[3] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[2]  (
	.I0(current_idelay_cnt[2]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[2])
);
defparam \next_idelay_current_eye_last_cZ[2] .INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[1]  (
	.I0(current_idelay_cnt[1]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[1])
);
defparam \next_idelay_current_eye_last_cZ[1] .INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[0]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[0]),
	.O(next_idelay_current_eye_last[0])
);
defparam \next_idelay_current_eye_last_cZ[0] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_last_cZ[7]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[7]),
	.O(next_idelay_last[7])
);
defparam \next_idelay_last_cZ[7] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[7]  (
	.I0(idelay_current_eye_first[7]),
	.I1(state[1]),
	.O(next_idelay_first[7])
);
defparam \next_idelay_first_cZ[7] .INIT=4'h8;
// @225:3463
  LUT2 un1_idelay_current_eye_last_axbxc0 (
	.I0(idelay_current_eye_last[0]),
	.I1(idelay_current_eye_first[0]),
	.O(eye_save_current_2_0)
);
defparam un1_idelay_current_eye_last_axbxc0.INIT=4'h9;
// @225:3473
  LUT2 current_idelay_cnt_plus_one_1_axbxc1 (
	.I0(current_idelay_cnt[0]),
	.I1(current_idelay_cnt[1]),
	.O(current_idelay_cnt_plus_one_1[1])
);
defparam current_idelay_cnt_plus_one_1_axbxc1.INIT=4'h6;
// @225:3534
  LUT4 \next_following_state_0_a2_i[2]  (
	.I0(SIMULATION),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[2]),
	.O(next_following_state_i[2])
);
defparam \next_following_state_0_a2_i[2] .INIT=16'hCCFE;
// @225:3534
  LUT6 \next_bitslip_tried_cZ[0]  (
	.I0(SIMULATION),
	.I1(bitslip_tried[0]),
	.I2(N_92),
	.I3(pause_cnt_scalar),
	.I4(next_bitslip_pulse_1_sqmuxa),
	.I5(un1_next_bitslip_tried_0_sqmuxa_0_0),
	.O(next_bitslip_tried[0])
);
defparam \next_bitslip_tried_cZ[0] .INIT=64'h00CC00CC31CCC4CC;
// @225:3537
  LUT6 un1_next_pause_cnt_0_sqmuxa_0_a2 (
	.I0(state[1]),
	.I1(current_idelay_cnt_plus_one[8]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(next_pause_cnt20),
	.I5(state[0]),
	.O(N_174)
);
defparam un1_next_pause_cnt_0_sqmuxa_0_a2.INIT=64'h00000000000A0002;
// @225:3888
  LUT5 N_66_i_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(N_99),
	.O(N_66_i)
);
defparam N_66_i_cZ.INIT=32'h5F4C5F40;
// @225:3537
  LUT5 \next_state_cnst_3_0_.m15  (
	.I0(all_channels_word),
	.I1(state[1]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(N_99),
	.O(\next_state_cnst_3_0_.N_16 )
);
defparam \next_state_cnst_3_0_.m15 .INIT=32'h307F307C;
// @225:3776
  LUT6 next_following_state_2_sqmuxa_0_a3 (
	.I0(channel_rdy),
	.I1(state[3]),
	.I2(find_unstable),
	.I3(state[0]),
	.I4(find_an_eye),
	.I5(N_86),
	.O(next_following_state_2_sqmuxa)
);
defparam next_following_state_2_sqmuxa_0_a3.INIT=64'h0000000000400000;
// @225:3537
  LUT4 un1_next_state95_5_0_o2 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.O(N_92)
);
defparam un1_next_state95_5_0_o2.INIT=16'hFFEF;
// @225:3469
  LUT3 next_pause_cnt21_i_0_o3 (
	.I0(reach_end),
	.I1(find_a_whole_eye),
	.I2(current_idelay_cnt_plus_one[8]),
	.O(N_376)
);
defparam next_pause_cnt21_i_0_o3.INIT=8'hEF;
// @225:3534
  LUT3 \next_tdata_i_a2_0_o3[29]  (
	.I0(state[3]),
	.I1(state[2]),
	.I2(state[1]),
	.O(N_377)
);
defparam \next_tdata_i_a2_0_o3[29] .INIT=8'hFD;
// @225:3477
  LUT5 eye_current_too_small_2_axb_1_i_cZ (
	.I0(idelay_current_eye_first[1]),
	.I1(idelay_current_eye_last[1]),
	.I2(idelay_current_eye_first[0]),
	.I3(idelay_current_eye_last[0]),
	.I4(eye_too_small_2_0),
	.O(eye_current_too_small_2_axb_1_i)
);
defparam eye_current_too_small_2_axb_1_i_cZ.INIT=32'h69669699;
// @225:3734
  LUT3 next_idelay_current_eye_first_0_sqmuxa_0_a3 (
	.I0(data_are_stable),
	.I1(data_equal_to_pattern_ref),
	.I2(searching_stable),
	.O(next_idelay_current_eye_first_0_sqmuxa)
);
defparam next_idelay_current_eye_first_0_sqmuxa_0_a3.INIT=8'h80;
// @225:3534
  LUT6 \next_bitslip_pulse_cZ[1]  (
	.I0(train_bit[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(N_171),
	.I4(un2_data_equal_to_pattern_ref),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_pulse[1])
);
defparam \next_bitslip_pulse_cZ[1] .INIT=64'h0000020000000000;
// @225:3534
  LUT6 \next_bitslip_pulse_cZ[3]  (
	.I0(state[3]),
	.I1(state[0]),
	.I2(train_bit[3]),
	.I3(un2_data_equal_to_pattern_ref),
	.I4(N_171),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_pulse[3])
);
defparam \next_bitslip_pulse_cZ[3] .INIT=64'h0010000000000000;
// @225:3534
  LUT6 \next_bitslip_pulse_cZ[2]  (
	.I0(state[3]),
	.I1(state[0]),
	.I2(train_bit[2]),
	.I3(un2_data_equal_to_pattern_ref),
	.I4(N_171),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_pulse[2])
);
defparam \next_bitslip_pulse_cZ[2] .INIT=64'h0010000000000000;
// @225:3534
  LUT6 \next_bitslip_pulse_cZ[0]  (
	.I0(train_bit[0]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(N_171),
	.I4(un2_data_equal_to_pattern_ref),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_pulse[0])
);
defparam \next_bitslip_pulse_cZ[0] .INIT=64'h0000020000000000;
// @225:3473
  LUT4 current_idelay_cnt_plus_one_1_axbxc3 (
	.I0(current_idelay_cnt[3]),
	.I1(current_idelay_cnt[0]),
	.I2(current_idelay_cnt[2]),
	.I3(current_idelay_cnt[1]),
	.O(current_idelay_cnt_plus_one_1[3])
);
defparam current_idelay_cnt_plus_one_1_axbxc3.INIT=16'h6AAA;
// @225:3537
  LUT6 next_tdatardy_5_f0 (
	.I0(SIMULATION),
	.I1(state[0]),
	.I2(state[2]),
	.I3(tdatardy),
	.I4(req_done_local),
	.I5(N_81_2),
	.O(next_tdatardy_5)
);
defparam next_tdatardy_5_f0.INIT=64'hFF00FF007F403F00;
// @225:3473
  LUT6 current_idelay_cnt_plus_one_1_axbxc5 (
	.I0(current_idelay_cnt[2]),
	.I1(current_idelay_cnt[5]),
	.I2(current_idelay_cnt[1]),
	.I3(current_idelay_cnt[4]),
	.I4(current_idelay_cnt[3]),
	.I5(current_idelay_cnt[0]),
	.O(current_idelay_cnt_plus_one_1[5])
);
defparam current_idelay_cnt_plus_one_1_axbxc5.INIT=64'h6CCCCCCCCCCCCCCC;
// @225:3537
  LUT5 next_find_an_eye_4_f0_0_a2 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(searching_stable),
	.O(N_385)
);
defparam next_find_an_eye_4_f0_0_a2.INIT=32'h00002000;
// @225:3554
  LUT4 \next_train_bit_1_cZ[3]  (
	.I0(state[0]),
	.I1(first_channel),
	.I2(channel_id[1]),
	.I3(CO0_2),
	.O(next_train_bit_1[3])
);
defparam \next_train_bit_1_cZ[3] .INIT=16'h0010;
// @225:3537
  LUT5 \next_state_cnst_3_0_.m11  (
	.I0(channel_rdy),
	.I1(eye_too_small),
	.I2(state[0]),
	.I3(find_unstable),
	.I4(find_an_eye),
	.O(\next_state_cnst_3_0_.N_49_mux )
);
defparam \next_state_cnst_3_0_.m11 .INIT=32'h02000000;
// @225:3554
  LUT4 \next_train_bit_1[1]  (
	.I0(channel_id[1]),
	.I1(CO0_2),
	.I2(state[0]),
	.I3(first_channel),
	.O(next_train_bit[1])
);
defparam \next_train_bit_1[1] .INIT=16'h0001;
// @225:3664
  LUT6 next_pause_cnt_0_sqmuxa_cZ (
	.I0(state[1]),
	.I1(idelay_is_target),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(searching_stable),
	.O(next_pause_cnt_0_sqmuxa)
);
defparam next_pause_cnt_0_sqmuxa_cZ.INIT=64'h0000080000000000;
// @225:3537
  LUT4 un1_state_4_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.O(un1_state_4)
);
defparam un1_state_4_cZ.INIT=16'h0120;
// @225:3473
  LUT5 current_idelay_cnt_plus_one_1_axbxc4 (
	.I0(current_idelay_cnt[1]),
	.I1(current_idelay_cnt[2]),
	.I2(current_idelay_cnt[3]),
	.I3(current_idelay_cnt[4]),
	.I4(current_idelay_cnt[0]),
	.O(current_idelay_cnt_plus_one_1[4])
);
defparam current_idelay_cnt_plus_one_1_axbxc4.INIT=32'h7F80FF00;
// @225:3888
  LUT5 N_56_i_cZ (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(N_99),
	.O(N_56_i)
);
defparam N_56_i_cZ.INIT=32'hC0D0C3D3;
// @225:3537
  LUT6 un1_next_bitslip_cnt_0_sqmuxa_0_cZ (
	.I0(state[1]),
	.I1(idelay_is_target),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(next_tdatardy_0_sqmuxa),
	.O(un1_next_bitslip_cnt_0_sqmuxa_0)
);
defparam un1_next_bitslip_cnt_0_sqmuxa_0_cZ.INIT=64'hFFFFFFFF00000800;
// @225:3643
  LUT6 next_idelay_cnt_2_sqmuxa_cZ (
	.I0(find_a_whole_eye),
	.I1(current_idelay_cnt_plus_one[8]),
	.I2(reach_end),
	.I3(state[3]),
	.I4(state[0]),
	.I5(N_97),
	.O(next_idelay_cnt_2_sqmuxa)
);
defparam next_idelay_cnt_2_sqmuxa_cZ.INIT=64'h0000000000000001;
// @225:3537
  LUT6 next_idelay_cnt_sn_m3 (
	.I0(find_a_whole_eye),
	.I1(state[3]),
	.I2(reach_end),
	.I3(state[0]),
	.I4(N_97),
	.I5(pause_cnt_scalar),
	.O(next_following_state_3_sqmuxa_1_sn)
);
defparam next_idelay_cnt_sn_m3.INIT=64'h0000003200000000;
// @225:3537
  LUT6 next_train_error_1_sqmuxa_1_i_1_cZ (
	.I0(state[3]),
	.I1(state[1]),
	.I2(data_equal_to_pattern_ref),
	.I3(next_train_done9),
	.I4(state[0]),
	.I5(state[2]),
	.O(next_train_error_1_sqmuxa_1_i_1)
);
defparam next_train_error_1_sqmuxa_1_i_1_cZ.INIT=64'hFFFFFFDDFDFDDDDD;
// @225:3697
  LUT5 next_bitslip_pulse_1_sqmuxa_cZ (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(un2_data_equal_to_pattern_ref),
	.O(next_bitslip_pulse_1_sqmuxa)
);
defparam next_bitslip_pulse_1_sqmuxa_cZ.INIT=32'h00000004;
// @225:3537
  LUT6 un1_next_bitslip_cnt_0_sqmuxa_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(un2_data_equal_to_pattern_ref),
	.I5(un1_next_bitslip_cnt_0_sqmuxa_0),
	.O(un1_next_bitslip_cnt_0_sqmuxa)
);
defparam un1_next_bitslip_cnt_0_sqmuxa_cZ.INIT=64'hFFFFFFFF00100000;
// @225:3534
  LUT6 un1_next_state94_2_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(idelay_is_target),
	.I5(un2_data_equal_to_pattern_ref),
	.O(un1_next_state94_2)
);
defparam un1_next_state94_2_cZ.INIT=64'h0108030801180318;
// @225:3888
  LUT6 N_59_i_cZ (
	.I0(data_equal_to_data_loaded),
	.I1(find_unstable),
	.I2(state[3]),
	.I3(state[1]),
	.I4(state[0]),
	.I5(state[2]),
	.O(N_59_i)
);
defparam N_59_i_cZ.INIT=64'hCCCDCCCCCCC0CCCC;
// @225:3537
  LUT5 next_idelay_cnt_sn_m2_0_a3 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(pause_cnt_scalar),
	.O(next_bitslip_reset_1_sqmuxa)
);
defparam next_idelay_cnt_sn_m2_0_a3.INIT=32'h01000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[0]  (
	.I0(state[2]),
	.I1(state[0]),
	.I2(train_bit[0]),
	.I3(state[1]),
	.I4(state[3]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[0])
);
defparam \next_bitslip_reset_cZ[0] .INIT=64'h0000004000000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[3]  (
	.I0(state[1]),
	.I1(train_bit[3]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[3])
);
defparam \next_bitslip_reset_cZ[3] .INIT=64'h0004000000000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[1]  (
	.I0(train_bit[1]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[1])
);
defparam \next_bitslip_reset_cZ[1] .INIT=64'h0002000000000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[2]  (
	.I0(state[3]),
	.I1(state[0]),
	.I2(state[1]),
	.I3(state[2]),
	.I4(train_bit[2]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[2])
);
defparam \next_bitslip_reset_cZ[2] .INIT=64'h0004000000000000;
// @225:3888
  LUT6 data_stable_cnt_383_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(data_stable_cnt[27]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[27])
);
defparam data_stable_cnt_383_m1.INIT=64'hFEDF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_420_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_stable_cnt[64]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[64])
);
defparam data_stable_cnt_420_m1.INIT=64'hF0B0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_390_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(data_stable_cnt[34]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[34])
);
defparam data_stable_cnt_390_m1.INIT=64'hF0D0F0B0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_389_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(data_stable_cnt[33]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[33])
);
defparam data_stable_cnt_389_m1.INIT=64'hFD00FB00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_384_m1 (
	.I0(data_stable_cnt[28]),
	.I1(state[2]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(state[3]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[28])
);
defparam data_stable_cnt_384_m1.INIT=64'hAAAA8AA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_382_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[26]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[26])
);
defparam data_stable_cnt_382_m1.INIT=64'hCCC8C4CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_381_m1 (
	.I0(state[2]),
	.I1(data_stable_cnt[25]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[25])
);
defparam data_stable_cnt_381_m1.INIT=64'hCC8CCCC4CCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_391_m1 (
	.I0(data_stable_cnt[35]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[35])
);
defparam data_stable_cnt_391_m1.INIT=64'hAAA8A2AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_419_m1 (
	.I0(state[3]),
	.I1(data_stable_cnt[63]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[63])
);
defparam data_stable_cnt_419_m1.INIT=64'hCCC88CCCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_418_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_stable_cnt[62]),
	.I3(state[1]),
	.I4(state[3]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[62])
);
defparam data_stable_cnt_418_m1.INIT=64'hF0F0B0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_417_m1 (
	.I0(data_stable_cnt[61]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[61])
);
defparam data_stable_cnt_417_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_416_m1 (
	.I0(data_stable_cnt[60]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[60])
);
defparam data_stable_cnt_416_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_415_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(data_stable_cnt[59]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[59])
);
defparam data_stable_cnt_415_m1.INIT=64'hF0E0B0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_387_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[31]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[31])
);
defparam data_stable_cnt_387_m1.INIT=64'hF0E0D0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_385_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(data_stable_cnt[29]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[29])
);
defparam data_stable_cnt_385_m1.INIT=64'hFE00DF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_380_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(data_stable_cnt[24]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[24])
);
defparam data_stable_cnt_380_m1.INIT=64'hFEDF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_364_m1 (
	.I0(data_stable_cnt[8]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[8])
);
defparam data_stable_cnt_364_m1.INIT=64'hAAA8A2AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_363_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[7]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[7])
);
defparam data_stable_cnt_363_m1.INIT=64'hF0D0E0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_362_m1 (
	.I0(state[3]),
	.I1(data_stable_cnt[6]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[6])
);
defparam data_stable_cnt_362_m1.INIT=64'hCC8CC8CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_361_m1 (
	.I0(data_stable_cnt[5]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[5])
);
defparam data_stable_cnt_361_m1.INIT=64'hAAA8A2AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_386_m1 (
	.I0(state[3]),
	.I1(state[0]),
	.I2(state[1]),
	.I3(data_stable_cnt[30]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[30])
);
defparam data_stable_cnt_386_m1.INIT=64'hFE00BF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_399_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[43]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[43])
);
defparam data_stable_cnt_399_m1.INIT=64'hCCC4C8CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_398_m1 (
	.I0(data_stable_cnt[42]),
	.I1(state[2]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[42])
);
defparam data_stable_cnt_398_m1.INIT=64'hAA8AAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_397_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[41]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[41])
);
defparam data_stable_cnt_397_m1.INIT=64'hCCC8C4CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_396_m1 (
	.I0(state[0]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(data_stable_cnt[40]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[40])
);
defparam data_stable_cnt_396_m1.INIT=64'hFE00F700FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_395_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(data_stable_cnt[39]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[39])
);
defparam data_stable_cnt_395_m1.INIT=64'hFE00DF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_392_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[36]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[36])
);
defparam data_stable_cnt_392_m1.INIT=64'hF0E0D0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_378_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(data_stable_cnt[22]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[22])
);
defparam data_stable_cnt_378_m1.INIT=64'hFD00EF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_388_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_stable_cnt[32]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[32])
);
defparam data_stable_cnt_388_m1.INIT=64'hF0B0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_374_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[18]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[18])
);
defparam data_stable_cnt_374_m1.INIT=64'hCCC8C4CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_373_m1 (
	.I0(data_stable_cnt[17]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[17])
);
defparam data_stable_cnt_373_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_372_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_stable_cnt[16]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[16])
);
defparam data_stable_cnt_372_m1.INIT=64'hF0B0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_371_m1 (
	.I0(data_stable_cnt[15]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[15])
);
defparam data_stable_cnt_371_m1.INIT=64'hAAA8A2AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_370_m1 (
	.I0(data_stable_cnt[14]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[14])
);
defparam data_stable_cnt_370_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_379_m1 (
	.I0(state[1]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(data_stable_cnt[23]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[23])
);
defparam data_stable_cnt_379_m1.INIT=64'hFDFB0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_365_m1 (
	.I0(data_stable_cnt[9]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[9])
);
defparam data_stable_cnt_365_m1.INIT=64'hAAA8A2AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_377_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(data_stable_cnt[21]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[21])
);
defparam data_stable_cnt_377_m1.INIT=64'hFD00EF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_376_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[20]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[20])
);
defparam data_stable_cnt_376_m1.INIT=64'hCCC8C4CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_375_m1 (
	.I0(data_stable_cnt[19]),
	.I1(state[2]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[19])
);
defparam data_stable_cnt_375_m1.INIT=64'hAA8AAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_402_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(data_stable_cnt[46]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[46])
);
defparam data_stable_cnt_402_m1.INIT=64'hFDFB0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_360_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[1]),
	.I3(state[3]),
	.I4(data_stable_cnt[4]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[4])
);
defparam data_stable_cnt_360_m1.INIT=64'hFFBD0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_359_m1 (
	.I0(data_stable_cnt[3]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[3])
);
defparam data_stable_cnt_359_m1.INIT=64'hAAA8A2AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_358_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(data_stable_cnt[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[2])
);
defparam data_stable_cnt_358_m1.INIT=64'hFDFB0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_357_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(data_stable_cnt[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[1])
);
defparam data_stable_cnt_357_m1.INIT=64'hFEDF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_369_m1 (
	.I0(state[1]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(data_stable_cnt[13]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[13])
);
defparam data_stable_cnt_369_m1.INIT=64'hFDFB0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_368_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(data_stable_cnt[12]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[12])
);
defparam data_stable_cnt_368_m1.INIT=64'hFB00EF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_367_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[11]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[11])
);
defparam data_stable_cnt_367_m1.INIT=64'hCCC8C4CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_366_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(data_stable_cnt[10]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[10])
);
defparam data_stable_cnt_366_m1.INIT=64'hFEDF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_405_m1 (
	.I0(state[3]),
	.I1(state[0]),
	.I2(state[2]),
	.I3(data_stable_cnt[49]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[49])
);
defparam data_stable_cnt_405_m1.INIT=64'hFB00EF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_404_m1 (
	.I0(data_stable_cnt[48]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[48])
);
defparam data_stable_cnt_404_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_403_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[47]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[47])
);
defparam data_stable_cnt_403_m1.INIT=64'hCCC4C8CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_356_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(data_stable_cnt[0]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[0])
);
defparam data_stable_cnt_356_m1.INIT=64'hF0E0B0F0F0F0F0F0;
// @225:3888
  LUT5 next_data_stable_cnt_1_sqmuxa_i (
	.I0(state[3]),
	.I1(state[0]),
	.I2(state[2]),
	.I3(state[1]),
	.I4(pause_cnt_scalar),
	.O(data_stable_cnt_scalar)
);
defparam next_data_stable_cnt_1_sqmuxa_i.INIT=32'hFBEFFFFF;
// @225:3888
  LUT6 data_stable_cnt_394_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_stable_cnt[38]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[38])
);
defparam data_stable_cnt_394_m1.INIT=64'hF0B0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_393_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(data_stable_cnt[37]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[37])
);
defparam data_stable_cnt_393_m1.INIT=64'hFEDF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_401_m1 (
	.I0(data_stable_cnt[45]),
	.I1(state[2]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(state[3]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[45])
);
defparam data_stable_cnt_401_m1.INIT=64'hAAAA8AA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_400_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(data_stable_cnt[44]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[44])
);
defparam data_stable_cnt_400_m1.INIT=64'hF0D0F0B0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_408_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(data_stable_cnt[52]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[52])
);
defparam data_stable_cnt_408_m1.INIT=64'hFB00FD00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_407_m1 (
	.I0(state[0]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[1]),
	.I4(data_stable_cnt[51]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[51])
);
defparam data_stable_cnt_407_m1.INIT=64'hFDEF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_414_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[58]),
	.I2(state[2]),
	.I3(state[3]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[58])
);
defparam data_stable_cnt_414_m1.INIT=64'hCCC4CC8CCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_413_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(data_stable_cnt[57]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[57])
);
defparam data_stable_cnt_413_m1.INIT=64'hFDFB0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_406_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[50]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[50])
);
defparam data_stable_cnt_406_m1.INIT=64'hF0E0D0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_410_m1 (
	.I0(data_stable_cnt[54]),
	.I1(state[2]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[54])
);
defparam data_stable_cnt_410_m1.INIT=64'hAA8AAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_409_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(data_stable_cnt[53]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[53])
);
defparam data_stable_cnt_409_m1.INIT=64'hFBFD0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_412_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[56]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[56])
);
defparam data_stable_cnt_412_m1.INIT=64'hF0E0D0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_411_m1 (
	.I0(state[2]),
	.I1(data_stable_cnt[55]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[55])
);
defparam data_stable_cnt_411_m1.INIT=64'hCC8CCCC4CCCCCCCC;
// @225:3888
  FDCE \pause_cnt_Z[15]  (
	.Q(pause_cnt[15]),
	.D(pause_cnt_s[15]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[14]  (
	.Q(pause_cnt[14]),
	.D(pause_cnt_s[14]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[13]  (
	.Q(pause_cnt[13]),
	.D(pause_cnt_s[13]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[12]  (
	.Q(pause_cnt[12]),
	.D(pause_cnt_s[12]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[11]  (
	.Q(pause_cnt[11]),
	.D(pause_cnt_s[11]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[10]  (
	.Q(pause_cnt[10]),
	.D(pause_cnt_s[10]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[9]  (
	.Q(pause_cnt[9]),
	.D(pause_cnt_s[9]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[8]  (
	.Q(pause_cnt[8]),
	.D(pause_cnt_s[8]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[7]  (
	.Q(pause_cnt[7]),
	.D(pause_cnt_s[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[6]  (
	.Q(pause_cnt[6]),
	.D(pause_cnt_s[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[5]  (
	.Q(pause_cnt[5]),
	.D(pause_cnt_s[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[4]  (
	.Q(pause_cnt[4]),
	.D(pause_cnt_s[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[3]  (
	.Q(pause_cnt[3]),
	.D(pause_cnt_s[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[2]  (
	.Q(pause_cnt[2]),
	.D(pause_cnt_s[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[1]  (
	.Q(pause_cnt[1]),
	.D(pause_cnt_s[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[0]  (
	.Q(pause_cnt[0]),
	.D(pause_cnt_s[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[64]  (
	.Q(data_stable_cnt[64]),
	.D(data_stable_cnt_s[64]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[63]  (
	.Q(data_stable_cnt[63]),
	.D(data_stable_cnt_s[63]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[62]  (
	.Q(data_stable_cnt[62]),
	.D(data_stable_cnt_s[62]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[61]  (
	.Q(data_stable_cnt[61]),
	.D(data_stable_cnt_s[61]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[60]  (
	.Q(data_stable_cnt[60]),
	.D(data_stable_cnt_s[60]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[59]  (
	.Q(data_stable_cnt[59]),
	.D(data_stable_cnt_s[59]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[58]  (
	.Q(data_stable_cnt[58]),
	.D(data_stable_cnt_s[58]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[57]  (
	.Q(data_stable_cnt[57]),
	.D(data_stable_cnt_s[57]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[56]  (
	.Q(data_stable_cnt[56]),
	.D(data_stable_cnt_s[56]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[55]  (
	.Q(data_stable_cnt[55]),
	.D(data_stable_cnt_s[55]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[54]  (
	.Q(data_stable_cnt[54]),
	.D(data_stable_cnt_s[54]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[53]  (
	.Q(data_stable_cnt[53]),
	.D(data_stable_cnt_s[53]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[52]  (
	.Q(data_stable_cnt[52]),
	.D(data_stable_cnt_s[52]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[51]  (
	.Q(data_stable_cnt[51]),
	.D(data_stable_cnt_s[51]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[50]  (
	.Q(data_stable_cnt[50]),
	.D(data_stable_cnt_s[50]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[49]  (
	.Q(data_stable_cnt[49]),
	.D(data_stable_cnt_s[49]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[48]  (
	.Q(data_stable_cnt[48]),
	.D(data_stable_cnt_s[48]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[47]  (
	.Q(data_stable_cnt[47]),
	.D(data_stable_cnt_s[47]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[46]  (
	.Q(data_stable_cnt[46]),
	.D(data_stable_cnt_s[46]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[45]  (
	.Q(data_stable_cnt[45]),
	.D(data_stable_cnt_s[45]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[44]  (
	.Q(data_stable_cnt[44]),
	.D(data_stable_cnt_s[44]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[43]  (
	.Q(data_stable_cnt[43]),
	.D(data_stable_cnt_s[43]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[42]  (
	.Q(data_stable_cnt[42]),
	.D(data_stable_cnt_s[42]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[41]  (
	.Q(data_stable_cnt[41]),
	.D(data_stable_cnt_s[41]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[40]  (
	.Q(data_stable_cnt[40]),
	.D(data_stable_cnt_s[40]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[39]  (
	.Q(data_stable_cnt[39]),
	.D(data_stable_cnt_s[39]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[38]  (
	.Q(data_stable_cnt[38]),
	.D(data_stable_cnt_s[38]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[37]  (
	.Q(data_stable_cnt[37]),
	.D(data_stable_cnt_s[37]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[36]  (
	.Q(data_stable_cnt[36]),
	.D(data_stable_cnt_s[36]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[35]  (
	.Q(data_stable_cnt[35]),
	.D(data_stable_cnt_s[35]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[34]  (
	.Q(data_stable_cnt[34]),
	.D(data_stable_cnt_s[34]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[33]  (
	.Q(data_stable_cnt[33]),
	.D(data_stable_cnt_s[33]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[32]  (
	.Q(data_stable_cnt[32]),
	.D(data_stable_cnt_s[32]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[31]  (
	.Q(data_stable_cnt[31]),
	.D(data_stable_cnt_s[31]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[30]  (
	.Q(data_stable_cnt[30]),
	.D(data_stable_cnt_s[30]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[29]  (
	.Q(data_stable_cnt[29]),
	.D(data_stable_cnt_s[29]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[28]  (
	.Q(data_stable_cnt[28]),
	.D(data_stable_cnt_s[28]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[27]  (
	.Q(data_stable_cnt[27]),
	.D(data_stable_cnt_s[27]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[26]  (
	.Q(data_stable_cnt[26]),
	.D(data_stable_cnt_s[26]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[25]  (
	.Q(data_stable_cnt[25]),
	.D(data_stable_cnt_s[25]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[24]  (
	.Q(data_stable_cnt[24]),
	.D(data_stable_cnt_s[24]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[23]  (
	.Q(data_stable_cnt[23]),
	.D(data_stable_cnt_s[23]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[22]  (
	.Q(data_stable_cnt[22]),
	.D(data_stable_cnt_s[22]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[21]  (
	.Q(data_stable_cnt[21]),
	.D(data_stable_cnt_s[21]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[20]  (
	.Q(data_stable_cnt[20]),
	.D(data_stable_cnt_s[20]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[19]  (
	.Q(data_stable_cnt[19]),
	.D(data_stable_cnt_s[19]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[18]  (
	.Q(data_stable_cnt[18]),
	.D(data_stable_cnt_s[18]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[17]  (
	.Q(data_stable_cnt[17]),
	.D(data_stable_cnt_s[17]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[16]  (
	.Q(data_stable_cnt[16]),
	.D(data_stable_cnt_s[16]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[15]  (
	.Q(data_stable_cnt[15]),
	.D(data_stable_cnt_s[15]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[14]  (
	.Q(data_stable_cnt[14]),
	.D(data_stable_cnt_s[14]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[13]  (
	.Q(data_stable_cnt[13]),
	.D(data_stable_cnt_s[13]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[12]  (
	.Q(data_stable_cnt[12]),
	.D(data_stable_cnt_s[12]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[11]  (
	.Q(data_stable_cnt[11]),
	.D(data_stable_cnt_s[11]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[10]  (
	.Q(data_stable_cnt[10]),
	.D(data_stable_cnt_s[10]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[9]  (
	.Q(data_stable_cnt[9]),
	.D(data_stable_cnt_s[9]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[8]  (
	.Q(data_stable_cnt[8]),
	.D(data_stable_cnt_s[8]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[7]  (
	.Q(data_stable_cnt[7]),
	.D(data_stable_cnt_s[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[6]  (
	.Q(data_stable_cnt[6]),
	.D(data_stable_cnt_s[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[5]  (
	.Q(data_stable_cnt[5]),
	.D(data_stable_cnt_s[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[4]  (
	.Q(data_stable_cnt[4]),
	.D(data_stable_cnt_s[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[3]  (
	.Q(data_stable_cnt[3]),
	.D(data_stable_cnt_s[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[2]  (
	.Q(data_stable_cnt[2]),
	.D(data_stable_cnt_s[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[1]  (
	.Q(data_stable_cnt[1]),
	.D(data_stable_cnt_s[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[0]  (
	.Q(data_stable_cnt[0]),
	.D(data_stable_cnt_s[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:4002
  FDC tdatardy_out_Z (
	.Q(tdatardy_out),
	.D(tdatardy),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC train_word_Z (
	.Q(train_word_out[0]),
	.D(train_word_start),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3334
  FDC req_done_local_Z (
	.Q(req_done_local),
	.D(req_done_ff2_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3469
  FD idelay_is_target_Z (
	.Q(idelay_is_target),
	.D(idelay_is_target_2),
	.C(rxclkdiv4)
);
// @225:3492
  FD all_channels_word_Z (
	.Q(all_channels_word),
	.D(all_channels_word_2),
	.C(rxclkdiv4)
);
// @225:3492
  FD all_channels_rdy_Z (
	.Q(all_channels_rdy),
	.D(all_channels_rdy_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD data_equal_to_pattern_ref_Z (
	.Q(data_equal_to_pattern_ref),
	.D(data_equal_to_pattern_ref_2_0),
	.C(rxclkdiv4)
);
// @225:3469
  FD data_equal_to_data_loaded_Z (
	.Q(data_equal_to_data_loaded),
	.D(data_equal_to_data_loaded_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD eye_too_small_Z (
	.Q(eye_too_small),
	.D(eye_too_small_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD eye_save_current_Z (
	.Q(eye_save_current),
	.D(eye_save_current_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD eye_current_too_small_Z (
	.Q(eye_current_too_small),
	.D(eye_current_too_small_2),
	.C(rxclkdiv4)
);
// @225:3385
  FDP \PAUSE_CNT_FIRST_Z[8]  (
	.Q(PAUSE_CNT_FIRST[8]),
	.D(SIMULATION_i),
	.C(rxclkdiv4),
	.PRE(train_latched_i)
);
// @225:3385
  FDC \PAUSE_CNT_FIRST_Z[5]  (
	.Q(PAUSE_CNT_FIRST[5]),
	.D(SIMULATION),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[0]  (
	.Q(bitslip_pulse_out[0]),
	.D(next_bitslip_pulse[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_tried_Z[2]  (
	.Q(bitslip_tried[2]),
	.D(next_bitslip_tried[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_tried_Z[1]  (
	.Q(bitslip_tried[1]),
	.D(next_bitslip_tried[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_tried_Z[0]  (
	.Q(bitslip_tried[0]),
	.D(next_bitslip_tried[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_cnt_Z[2]  (
	.Q(bitslip_cnt[2]),
	.D(N_71_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_cnt_Z[1]  (
	.Q(bitslip_cnt[1]),
	.D(N_76_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_cnt_Z[0]  (
	.Q(bitslip_cnt[0]),
	.D(N_78_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE \idelay_target_Z[7]  (
	.Q(idelay_target[7]),
	.D(next_idelay_target[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[6]  (
	.Q(idelay_target[6]),
	.D(next_idelay_target[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[5]  (
	.Q(idelay_target[5]),
	.D(next_idelay_target[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[4]  (
	.Q(idelay_target[4]),
	.D(next_idelay_target[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[3]  (
	.Q(idelay_target[3]),
	.D(next_idelay_target[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[2]  (
	.Q(idelay_target[2]),
	.D(next_idelay_target[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[1]  (
	.Q(idelay_target[1]),
	.D(next_idelay_target[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[0]  (
	.Q(idelay_target[0]),
	.D(next_idelay_target[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3971
  FDC \idelay_cnt_out_Z[2]  (
	.Q(idelay_cnt_out[2]),
	.D(next_idelay_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[1]  (
	.Q(idelay_cnt_out[1]),
	.D(next_idelay_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[0]  (
	.Q(idelay_cnt_out[0]),
	.D(next_idelay_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[7]  (
	.Q(idelay_cnt[7]),
	.D(next_idelay_cnt[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[6]  (
	.Q(idelay_cnt[6]),
	.D(next_idelay_cnt[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[5]  (
	.Q(idelay_cnt[5]),
	.D(next_idelay_cnt[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[4]  (
	.Q(idelay_cnt[4]),
	.D(next_idelay_cnt[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[3]  (
	.Q(idelay_cnt[3]),
	.D(next_idelay_cnt[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[2]  (
	.Q(idelay_cnt[2]),
	.D(next_idelay_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[1]  (
	.Q(idelay_cnt[1]),
	.D(next_idelay_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[0]  (
	.Q(idelay_cnt[0]),
	.D(next_idelay_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[3]  (
	.Q(bitslip_pulse_out[3]),
	.D(next_bitslip_pulse[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[2]  (
	.Q(bitslip_pulse_out[2]),
	.D(next_bitslip_pulse[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[1]  (
	.Q(bitslip_pulse_out[1]),
	.D(next_bitslip_pulse[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_reset_Z[1]  (
	.Q(idelay_reset_out[1]),
	.D(next_idelay_reset[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_reset_Z[0]  (
	.Q(idelay_reset_out[0]),
	.D(next_idelay_reset[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[3]  (
	.Q(idelay_pulse_out[3]),
	.D(next_idelay_pulse[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[2]  (
	.Q(idelay_pulse_out[2]),
	.D(next_idelay_pulse[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[1]  (
	.Q(idelay_pulse_out[1]),
	.D(next_idelay_pulse[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[0]  (
	.Q(idelay_pulse_out[0]),
	.D(next_idelay_pulse[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[3]  (
	.Q(bitslip_reset_out[3]),
	.D(next_bitslip_reset[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[2]  (
	.Q(bitslip_reset_out[2]),
	.D(next_bitslip_reset[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[1]  (
	.Q(bitslip_reset_out[1]),
	.D(next_bitslip_reset[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[0]  (
	.Q(bitslip_reset_out[0]),
	.D(next_bitslip_reset[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[7]  (
	.Q(idelay_cnt_out[7]),
	.D(next_idelay_cnt[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[6]  (
	.Q(idelay_cnt_out[6]),
	.D(next_idelay_cnt[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[5]  (
	.Q(idelay_cnt_out[5]),
	.D(next_idelay_cnt[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[4]  (
	.Q(idelay_cnt_out[4]),
	.D(next_idelay_cnt[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[3]  (
	.Q(idelay_cnt_out[3]),
	.D(next_idelay_cnt[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3469
  FD \current_idelay_cnt_Z[3]  (
	.Q(current_idelay_cnt[3]),
	.D(current_idelay_cnt_2_3_i_m2[3]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[2]  (
	.Q(current_idelay_cnt[2]),
	.D(N_177),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[1]  (
	.Q(current_idelay_cnt[1]),
	.D(N_178),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[0]  (
	.Q(current_idelay_cnt[0]),
	.D(current_idelay_cnt_2_3_i_m2[0]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[8]  (
	.Q(current_idelay_cnt_plus_one[8]),
	.D(current_idelay_cnt_plus_one_1[8]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[7]  (
	.Q(current_idelay_cnt_plus_one[7]),
	.D(current_idelay_cnt_plus_one_1[7]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[6]  (
	.Q(current_idelay_cnt_plus_one[6]),
	.D(current_idelay_cnt_plus_one_1[6]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[5]  (
	.Q(current_idelay_cnt_plus_one[5]),
	.D(current_idelay_cnt_plus_one_1[5]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[4]  (
	.Q(current_idelay_cnt_plus_one[4]),
	.D(current_idelay_cnt_plus_one_1[4]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[3]  (
	.Q(current_idelay_cnt_plus_one[3]),
	.D(current_idelay_cnt_plus_one_1[3]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[2]  (
	.Q(current_idelay_cnt_plus_one[2]),
	.D(current_idelay_cnt_plus_one_1[2]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[1]  (
	.Q(current_idelay_cnt_plus_one[1]),
	.D(current_idelay_cnt_plus_one_1[1]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[0]  (
	.Q(current_idelay_cnt_plus_one[0]),
	.D(current_idelay_cnt_i[0]),
	.C(rxclkdiv4)
);
// @225:3888
  FDC \idelay_reset_Z[3]  (
	.Q(idelay_reset_out[3]),
	.D(next_idelay_reset[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_reset_Z[2]  (
	.Q(idelay_reset_out[2]),
	.D(next_idelay_reset[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3994
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(train_done),
	.C(rxclkdiv4)
);
// @225:3994
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(train_word_out[0]),
	.C(rxclkdiv4)
);
// @225:3994
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_error),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[7]  (
	.Q(data[7]),
	.D(data_in_wire_3_i_m2[7]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[6]  (
	.Q(data[6]),
	.D(data_in_wire_3_i_m2[6]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[5]  (
	.Q(data[5]),
	.D(data_in_wire_3_i_m2[5]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[4]  (
	.Q(data[4]),
	.D(data_in_wire_3_i_m2[4]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[3]  (
	.Q(data[3]),
	.D(data_in_wire_3_i_m2[3]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[2]  (
	.Q(data[2]),
	.D(data_in_wire_3_i_m2[2]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[1]  (
	.Q(data[1]),
	.D(data_in_wire_3_i_m2[1]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[0]  (
	.Q(data[0]),
	.D(data_in_wire_3_i_m2[0]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[7]  (
	.Q(current_idelay_cnt[7]),
	.D(current_idelay_cnt_2_3_i_m2[7]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[6]  (
	.Q(current_idelay_cnt[6]),
	.D(current_idelay_cnt_2_3_i_m2[6]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[5]  (
	.Q(current_idelay_cnt[5]),
	.D(current_idelay_cnt_2_3_i_m2[5]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[4]  (
	.Q(current_idelay_cnt[4]),
	.D(N_175),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[3]  (
	.Q(channel_rdy_local[3]),
	.D(channel_rdy_in[3]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[2]  (
	.Q(channel_rdy_local[2]),
	.D(channel_rdy_in[2]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[1]  (
	.Q(channel_rdy_local[1]),
	.D(channel_rdy_in[1]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[0]  (
	.Q(channel_rdy_local[0]),
	.D(channel_rdy_in[0]),
	.C(rxclkdiv4)
);
// @225:3888
  FDCE channel_rdy_Z (
	.Q(channel_rdy),
	.D(N_425),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \eye_size_minimum_Z[1]  (
	.Q(eye_too_small_2_0),
	.D(VCC),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[7]  (
	.Q(data_loaded[7]),
	.D(data[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[6]  (
	.Q(data_loaded[6]),
	.D(data[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[5]  (
	.Q(data_loaded[5]),
	.D(data[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[4]  (
	.Q(data_loaded[4]),
	.D(data[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[3]  (
	.Q(data_loaded[3]),
	.D(data[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[2]  (
	.Q(data_loaded[2]),
	.D(data[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[1]  (
	.Q(data_loaded[1]),
	.D(data[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[0]  (
	.Q(data_loaded[0]),
	.D(data[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[7]  (
	.Q(idelay_init[7]),
	.D(current_idelay_cnt[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[6]  (
	.Q(idelay_init[6]),
	.D(current_idelay_cnt[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[5]  (
	.Q(idelay_init[5]),
	.D(current_idelay_cnt[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[4]  (
	.Q(idelay_init[4]),
	.D(current_idelay_cnt[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[3]  (
	.Q(idelay_init[3]),
	.D(current_idelay_cnt[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[2]  (
	.Q(idelay_init[2]),
	.D(current_idelay_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[1]  (
	.Q(idelay_init[1]),
	.D(current_idelay_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[0]  (
	.Q(idelay_init[0]),
	.D(current_idelay_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[7]  (
	.Q(idelay_current_eye_first[7]),
	.D(next_idelay_current_eye_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[6]  (
	.Q(idelay_current_eye_first[6]),
	.D(next_idelay_current_eye_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[5]  (
	.Q(idelay_current_eye_first[5]),
	.D(next_idelay_current_eye_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[4]  (
	.Q(idelay_current_eye_first[4]),
	.D(next_idelay_current_eye_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[3]  (
	.Q(idelay_current_eye_first[3]),
	.D(next_idelay_current_eye_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[2]  (
	.Q(idelay_current_eye_first[2]),
	.D(next_idelay_current_eye_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[1]  (
	.Q(idelay_current_eye_first[1]),
	.D(next_idelay_current_eye_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[0]  (
	.Q(idelay_current_eye_first[0]),
	.D(next_idelay_current_eye_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[7]  (
	.Q(idelay_current_eye_last[7]),
	.D(next_idelay_current_eye_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[6]  (
	.Q(idelay_current_eye_last[6]),
	.D(next_idelay_current_eye_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[5]  (
	.Q(idelay_current_eye_last[5]),
	.D(next_idelay_current_eye_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[4]  (
	.Q(idelay_current_eye_last[4]),
	.D(next_idelay_current_eye_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[3]  (
	.Q(idelay_current_eye_last[3]),
	.D(next_idelay_current_eye_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[2]  (
	.Q(idelay_current_eye_last[2]),
	.D(next_idelay_current_eye_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[1]  (
	.Q(idelay_current_eye_last[1]),
	.D(next_idelay_current_eye_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[0]  (
	.Q(idelay_current_eye_last[0]),
	.D(next_idelay_current_eye_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_first_Z[7]  (
	.Q(idelay_first[7]),
	.D(next_idelay_first[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[6]  (
	.Q(idelay_first[6]),
	.D(next_idelay_first[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[5]  (
	.Q(idelay_first[5]),
	.D(next_idelay_first[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[4]  (
	.Q(idelay_first[4]),
	.D(next_idelay_first[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[3]  (
	.Q(idelay_first[3]),
	.D(next_idelay_first[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[2]  (
	.Q(idelay_first[2]),
	.D(next_idelay_first[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[1]  (
	.Q(idelay_first[1]),
	.D(next_idelay_first[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[0]  (
	.Q(idelay_first[0]),
	.D(next_idelay_first[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[7]  (
	.Q(idelay_last[7]),
	.D(next_idelay_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[6]  (
	.Q(idelay_last[6]),
	.D(next_idelay_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[5]  (
	.Q(idelay_last[5]),
	.D(next_idelay_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[4]  (
	.Q(idelay_last[4]),
	.D(next_idelay_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[3]  (
	.Q(idelay_last[3]),
	.D(next_idelay_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[2]  (
	.Q(idelay_last[2]),
	.D(next_idelay_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[1]  (
	.Q(idelay_last[1]),
	.D(next_idelay_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[0]  (
	.Q(idelay_last[0]),
	.D(next_idelay_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDC train_word_start_Z (
	.Q(train_word_start),
	.D(train_word_start_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE find_unstable_Z (
	.Q(find_unstable),
	.D(N_59_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDC train_error_Z (
	.Q(train_error),
	.D(train_error_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE \tdata_Z[47]  (
	.Q(tdata_out[47]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[46]  (
	.Q(tdata_out[46]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[45]  (
	.Q(tdata_out[45]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[44]  (
	.Q(tdata_out[44]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[43]  (
	.Q(tdata_out[43]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[42]  (
	.Q(tdata_out[42]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[41]  (
	.Q(tdata_out[41]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[40]  (
	.Q(tdata_out[40]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[39]  (
	.Q(tdata_out[39]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[38]  (
	.Q(tdata_out[38]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[37]  (
	.Q(tdata_out[37]),
	.D(VCC),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[36]  (
	.Q(tdata_out[36]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[35]  (
	.Q(tdata_out[35]),
	.D(CO1),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[34]  (
	.Q(tdata_out[34]),
	.D(N_3),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[33]  (
	.Q(tdata_out[33]),
	.D(N_169_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[32]  (
	.Q(tdata_out[32]),
	.D(CO0_2),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[31]  (
	.Q(tdata_out[31]),
	.D(next_tdata[31]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[30]  (
	.Q(tdata_out[30]),
	.D(next_following_state_2_sqmuxa),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[29]  (
	.Q(tdata_out[29]),
	.D(N_88_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[28]  (
	.Q(tdata_out[28]),
	.D(next_tdata_1[28]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[27]  (
	.Q(tdata_out[27]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[26]  (
	.Q(tdata_out[26]),
	.D(bitslip_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[25]  (
	.Q(tdata_out[25]),
	.D(bitslip_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[24]  (
	.Q(tdata_out[24]),
	.D(bitslip_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[23]  (
	.Q(tdata_out[23]),
	.D(idelay_first[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[22]  (
	.Q(tdata_out[22]),
	.D(idelay_first[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[21]  (
	.Q(tdata_out[21]),
	.D(idelay_first[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[20]  (
	.Q(tdata_out[20]),
	.D(idelay_first[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[19]  (
	.Q(tdata_out[19]),
	.D(idelay_first[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[18]  (
	.Q(tdata_out[18]),
	.D(idelay_first[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[17]  (
	.Q(tdata_out[17]),
	.D(idelay_first[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[16]  (
	.Q(tdata_out[16]),
	.D(idelay_first[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[15]  (
	.Q(tdata_out[15]),
	.D(idelay_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[14]  (
	.Q(tdata_out[14]),
	.D(idelay_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[13]  (
	.Q(tdata_out[13]),
	.D(idelay_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[12]  (
	.Q(tdata_out[12]),
	.D(idelay_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[11]  (
	.Q(tdata_out[11]),
	.D(idelay_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[10]  (
	.Q(tdata_out[10]),
	.D(idelay_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[9]  (
	.Q(tdata_out[9]),
	.D(idelay_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[8]  (
	.Q(tdata_out[8]),
	.D(idelay_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[7]  (
	.Q(tdata_out[7]),
	.D(idelay_init[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[6]  (
	.Q(tdata_out[6]),
	.D(idelay_init[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[5]  (
	.Q(tdata_out[5]),
	.D(idelay_init[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[4]  (
	.Q(tdata_out[4]),
	.D(idelay_init[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[3]  (
	.Q(tdata_out[3]),
	.D(idelay_init[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[2]  (
	.Q(tdata_out[2]),
	.D(idelay_init[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[1]  (
	.Q(tdata_out[1]),
	.D(idelay_init[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDCE \tdata_Z[0]  (
	.Q(tdata_out[0]),
	.D(idelay_init[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(N_83_i)
);
// @225:3888
  FDC find_a_whole_eye_Z (
	.Q(find_a_whole_eye),
	.D(find_a_whole_eye_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC find_an_eye_Z (
	.Q(find_an_eye),
	.D(find_an_eye_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE reach_end_Z (
	.Q(reach_end),
	.D(next_reach_end_4),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDCE tdatardy_Z (
	.Q(tdatardy),
	.D(next_tdatardy_5),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDCE \train_bit_Z[3]  (
	.Q(train_bit[3]),
	.D(next_train_bit_1[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_1_i)
);
// @225:3888
  FDCE \train_bit_Z[2]  (
	.Q(train_bit[2]),
	.D(next_train_bit[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_1_i)
);
// @225:3888
  FDCE \train_bit_Z[1]  (
	.Q(train_bit[1]),
	.D(next_train_bit[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_1_i)
);
// @225:3888
  FDCE \train_bit_Z[0]  (
	.Q(train_bit[0]),
	.D(N_55_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_1_i)
);
// @225:3888
  FDCE searching_stable_Z (
	.Q(searching_stable),
	.D(N_63_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDCE \following_state_Z[3]  (
	.Q(following_state[3]),
	.D(next_following_state_i[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDCE \following_state_Z[2]  (
	.Q(following_state[2]),
	.D(next_following_state[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDCE \following_state_Z[1]  (
	.Q(following_state[1]),
	.D(N_66_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDCE \following_state_Z[0]  (
	.Q(following_state[0]),
	.D(N_56_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDC data_are_stable_Z (
	.Q(data_are_stable),
	.D(data_are_stable_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE \state_Z[3]  (
	.Q(state[3]),
	.D(next_state_24[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDCE \state_Z[2]  (
	.Q(state[2]),
	.D(next_state_24[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDC \state_Z[1]  (
	.Q(state[1]),
	.D(state_scalar),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \state_Z[0]  (
	.Q(state[0]),
	.D(state_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3485
  LUT4 data_equal_to_data_loaded_2_0_I_24_cZ (
	.I0(data_loaded[6]),
	.I1(data_loaded[7]),
	.I2(data_in_wire_3_i_m2[7]),
	.I3(data_in_wire_3_i_m2[6]),
	.O(data_equal_to_data_loaded_2_0_I_24)
);
defparam data_equal_to_data_loaded_2_0_I_24_cZ.INIT=16'h8241;
// @225:3485
  LUT4 idelay_is_target_2_0_I_24_cZ (
	.I0(current_idelay_cnt[7]),
	.I1(idelay_target[7]),
	.I2(idelay_target[6]),
	.I3(current_idelay_cnt[6]),
	.O(idelay_is_target_2_0_I_24)
);
defparam idelay_is_target_2_0_I_24_cZ.INIT=16'h9009;
// @225:3462
  LUT4 un1_idelay_last_1_ac0_1_cZ (
	.I0(idelay_first[1]),
	.I1(idelay_last[1]),
	.I2(idelay_first[0]),
	.I3(idelay_last[0]),
	.O(un1_idelay_last_1_ac0_1)
);
defparam un1_idelay_last_1_ac0_1_cZ.INIT=16'h0600;
// @225:3463
  LUT4 un1_idelay_current_eye_last_ac0_1_cZ (
	.I0(idelay_current_eye_last[1]),
	.I1(idelay_current_eye_first[1]),
	.I2(idelay_current_eye_first[0]),
	.I3(idelay_current_eye_last[0]),
	.O(un1_idelay_current_eye_last_ac0_1)
);
defparam un1_idelay_current_eye_last_ac0_1_cZ.INIT=16'h0600;
  LUT4 \pause_cnt_s_sf_cZ[8]  (
	.I0(pause_cnt[8]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(next_state93),
	.I3(pause_cnt_scalar),
	.O(pause_cnt_s_sf[8])
);
defparam \pause_cnt_s_sf_cZ[8] .INIT=16'h3F55;
  LUT4 \pause_cnt_s_sf_cZ[5]  (
	.I0(pause_cnt[5]),
	.I1(PAUSE_CNT_FIRST[5]),
	.I2(next_state93),
	.I3(pause_cnt_scalar),
	.O(pause_cnt_s_sf[5])
);
defparam \pause_cnt_s_sf_cZ[5] .INIT=16'h3F55;
  LUT4 \pause_cnt_s_sf_cZ[4]  (
	.I0(pause_cnt[4]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(un1_next_state94_2),
	.I3(pause_cnt_scalar),
	.O(pause_cnt_s_sf[4])
);
defparam \pause_cnt_s_sf_cZ[4] .INIT=16'h3F55;
  LUT3 \pause_cnt_s_sf_cZ[3]  (
	.I0(pause_cnt[3]),
	.I1(un1_next_state94_2),
	.I2(pause_cnt_scalar),
	.O(pause_cnt_s_sf[3])
);
defparam \pause_cnt_s_sf_cZ[3] .INIT=8'h35;
  LUT4 \pause_cnt_s_sf_cZ[2]  (
	.I0(pause_cnt[2]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(un1_next_state94_2),
	.I3(pause_cnt_scalar),
	.O(pause_cnt_s_sf[2])
);
defparam \pause_cnt_s_sf_cZ[2] .INIT=16'h3F55;
  LUT4 \pause_cnt_s_sf_cZ[0]  (
	.I0(pause_cnt[0]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(un1_next_state94_2),
	.I3(pause_cnt_scalar),
	.O(pause_cnt_s_sf[0])
);
defparam \pause_cnt_s_sf_cZ[0] .INIT=16'h3F55;
// @225:3457
  LUT2 un1_idelay_last_axb_7_cZ (
	.I0(idelay_last[7]),
	.I1(idelay_first[7]),
	.O(un1_idelay_last_axb_7)
);
defparam un1_idelay_last_axb_7_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_6_cZ (
	.I0(idelay_last[6]),
	.I1(idelay_first[6]),
	.O(un1_idelay_last_axb_6)
);
defparam un1_idelay_last_axb_6_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_5_cZ (
	.I0(idelay_last[5]),
	.I1(idelay_first[5]),
	.O(un1_idelay_last_axb_5)
);
defparam un1_idelay_last_axb_5_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_4_cZ (
	.I0(idelay_last[4]),
	.I1(idelay_first[4]),
	.O(un1_idelay_last_axb_4)
);
defparam un1_idelay_last_axb_4_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_3_cZ (
	.I0(idelay_last[3]),
	.I1(idelay_first[3]),
	.O(un1_idelay_last_axb_3)
);
defparam un1_idelay_last_axb_3_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_2_cZ (
	.I0(idelay_first[2]),
	.I1(idelay_last[2]),
	.O(un1_idelay_last_axb_2)
);
defparam un1_idelay_last_axb_2_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_1_cZ (
	.I0(idelay_last[1]),
	.I1(idelay_first[1]),
	.O(un1_idelay_last_axb_1)
);
defparam un1_idelay_last_axb_1_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_0_cZ (
	.I0(idelay_last[0]),
	.I1(idelay_first[0]),
	.O(un1_idelay_last_axb_0)
);
defparam un1_idelay_last_axb_0_cZ.INIT=4'h6;
  LUT4 un1_idelay_current_eye_last_axb_5_cZ (
	.I0(idelay_current_eye_last[7]),
	.I1(idelay_current_eye_first[7]),
	.I2(idelay_current_eye_first[6]),
	.I3(idelay_current_eye_last[6]),
	.O(un1_idelay_current_eye_last_axb_5)
);
defparam un1_idelay_current_eye_last_axb_5_cZ.INIT=16'h9699;
  LUT4 un1_idelay_current_eye_last_axb_4_cZ (
	.I0(idelay_current_eye_last[5]),
	.I1(idelay_current_eye_first[6]),
	.I2(idelay_current_eye_last[6]),
	.I3(idelay_current_eye_first[5]),
	.O(un1_idelay_current_eye_last_axb_4)
);
defparam un1_idelay_current_eye_last_axb_4_cZ.INIT=16'hC369;
  LUT4 un1_idelay_current_eye_last_axb_3_cZ (
	.I0(idelay_current_eye_last[4]),
	.I1(idelay_current_eye_last[5]),
	.I2(idelay_current_eye_first[4]),
	.I3(idelay_current_eye_first[5]),
	.O(un1_idelay_current_eye_last_axb_3)
);
defparam un1_idelay_current_eye_last_axb_3_cZ.INIT=16'hC639;
  LUT4 un1_idelay_current_eye_last_axb_2_cZ (
	.I0(idelay_current_eye_last[3]),
	.I1(idelay_current_eye_last[4]),
	.I2(idelay_current_eye_first[4]),
	.I3(idelay_current_eye_first[3]),
	.O(un1_idelay_current_eye_last_axb_2)
);
defparam un1_idelay_current_eye_last_axb_2_cZ.INIT=16'hC369;
  LUT4 un1_idelay_current_eye_last_axb_1_cZ (
	.I0(idelay_current_eye_first[2]),
	.I1(idelay_current_eye_last[2]),
	.I2(idelay_current_eye_last[3]),
	.I3(idelay_current_eye_first[3]),
	.O(un1_idelay_current_eye_last_axb_1)
);
defparam un1_idelay_current_eye_last_axb_1_cZ.INIT=16'hB44B;
  LUT4 un1_idelay_current_eye_last_axb_0_cZ (
	.I0(idelay_current_eye_last[1]),
	.I1(idelay_current_eye_first[2]),
	.I2(idelay_current_eye_first[1]),
	.I3(idelay_current_eye_last[2]),
	.O(un1_idelay_current_eye_last_axb_0)
);
defparam un1_idelay_current_eye_last_axb_0_cZ.INIT=16'h639C;
  LUT4 un1_idelay_last_1_axb_5_cZ (
	.I0(idelay_first[7]),
	.I1(idelay_first[6]),
	.I2(idelay_last[6]),
	.I3(idelay_last[7]),
	.O(un1_idelay_last_1_axb_5)
);
defparam un1_idelay_last_1_axb_5_cZ.INIT=16'h9A65;
  LUT4 un1_idelay_last_1_axb_4_cZ (
	.I0(idelay_first[5]),
	.I1(idelay_last[5]),
	.I2(idelay_last[6]),
	.I3(idelay_first[6]),
	.O(un1_idelay_last_1_axb_4)
);
defparam un1_idelay_last_1_axb_4_cZ.INIT=16'hB44B;
  LUT4 un1_idelay_last_1_axb_3_cZ (
	.I0(idelay_last[5]),
	.I1(idelay_first[5]),
	.I2(idelay_last[4]),
	.I3(idelay_first[4]),
	.O(un1_idelay_last_1_axb_3)
);
defparam un1_idelay_last_1_axb_3_cZ.INIT=16'h9969;
  LUT4 un1_idelay_last_1_axb_2_cZ (
	.I0(idelay_last[4]),
	.I1(idelay_first[3]),
	.I2(idelay_first[4]),
	.I3(idelay_last[3]),
	.O(un1_idelay_last_1_axb_2)
);
defparam un1_idelay_last_1_axb_2_cZ.INIT=16'h96A5;
  LUT4 un1_idelay_last_1_axb_1_cZ (
	.I0(idelay_last[3]),
	.I1(idelay_first[3]),
	.I2(idelay_first[2]),
	.I3(idelay_last[2]),
	.O(un1_idelay_last_1_axb_1)
);
defparam un1_idelay_last_1_axb_1_cZ.INIT=16'h9699;
  LUT4 un1_idelay_last_1_axb_0_cZ (
	.I0(idelay_last[1]),
	.I1(idelay_first[1]),
	.I2(idelay_first[2]),
	.I3(idelay_last[2]),
	.O(un1_idelay_last_1_axb_0)
);
defparam un1_idelay_last_1_axb_0_cZ.INIT=16'h4BB4;
// @225:3723
  LUT2 un8_next_data_are_stable_axb_20_i_cZ (
	.I0(data_stable_cnt[20]),
	.I1(PAUSE_CNT_FIRST[8]),
	.O(un8_next_data_are_stable_axb_20_i)
);
defparam un8_next_data_are_stable_axb_20_i_cZ.INIT=4'h9;
// @225:3723
  LUT2 un8_next_data_are_stable_axb_2_i_cZ (
	.I0(PAUSE_CNT_FIRST[5]),
	.I1(data_stable_cnt[2]),
	.O(un8_next_data_are_stable_axb_2_i)
);
defparam un8_next_data_are_stable_axb_2_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_8_i_cZ (
	.I0(eye_save_current_2_8),
	.I1(eye_too_small_2_axb_8),
	.O(eye_save_current_2_axb_8_i)
);
defparam eye_save_current_2_axb_8_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_7_i_cZ (
	.I0(eye_save_current_2_7),
	.I1(eye_too_small_2_axb_7),
	.O(eye_save_current_2_axb_7_i)
);
defparam eye_save_current_2_axb_7_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_6_i_cZ (
	.I0(eye_save_current_2_6),
	.I1(eye_too_small_2_axb_6),
	.O(eye_save_current_2_axb_6_i)
);
defparam eye_save_current_2_axb_6_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_5_i_cZ (
	.I0(eye_save_current_2_5),
	.I1(eye_too_small_2_axb_5),
	.O(eye_save_current_2_axb_5_i)
);
defparam eye_save_current_2_axb_5_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_4_i_cZ (
	.I0(eye_save_current_2_4),
	.I1(un1_idelay_last_1_cry_2_O[3]),
	.O(eye_save_current_2_axb_4_i)
);
defparam eye_save_current_2_axb_4_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_3_i_cZ (
	.I0(eye_save_current_2_3),
	.I1(eye_too_small_2_axb_3),
	.O(eye_save_current_2_axb_3_i)
);
defparam eye_save_current_2_axb_3_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_2_i_cZ (
	.I0(eye_save_current_2_2),
	.I1(eye_too_small_2_axb_2),
	.O(eye_save_current_2_axb_2_i)
);
defparam eye_save_current_2_axb_2_i_cZ.INIT=4'h9;
// @225:3482
  LUT4 eye_save_current_2_axb_0_i_cZ (
	.I0(idelay_first[0]),
	.I1(idelay_last[0]),
	.I2(idelay_current_eye_first[0]),
	.I3(idelay_current_eye_last[0]),
	.O(eye_save_current_2_axb_0_i)
);
defparam eye_save_current_2_axb_0_i_cZ.INIT=16'h9669;
// @225:3477
  LUT2 eye_current_too_small_2_axb_4_i_cZ (
	.I0(eye_too_small_2_0),
	.I1(eye_save_current_2_4),
	.O(eye_current_too_small_2_axb_4_i)
);
defparam eye_current_too_small_2_axb_4_i_cZ.INIT=4'h9;
// @225:3476
  LUT2 eye_too_small_2_axb_4_i_cZ (
	.I0(eye_too_small_2_0),
	.I1(un1_idelay_last_1_cry_2_O[3]),
	.O(eye_too_small_2_axb_4_i)
);
defparam eye_too_small_2_axb_4_i_cZ.INIT=4'h9;
  LUT6 data_equal_to_pattern_ref_2_0_cZ (
	.I0(data_in_wire_3_i_m2[7]),
	.I1(data_in_wire_3_i_m2[2]),
	.I2(data_in_wire_3_i_m2[5]),
	.I3(data_in_wire_3_i_m2[0]),
	.I4(data_in_wire_3_i_m2[3]),
	.I5(data_equal_to_pattern_ref_2_2),
	.O(data_equal_to_pattern_ref_2_0)
);
defparam data_equal_to_pattern_ref_2_0_cZ.INIT=64'h0080000000000000;
  LUT2 \channel_rst_pulse_inst.fdcr1.IntDceR15_0  (
	.I0(\channel_rst_pulse_inst.IntSigClr ),
	.I1(train_latched),
	.O(\channel_rst_pulse_inst.fdcr1.IntDceR_0 )
);
defparam \channel_rst_pulse_inst.fdcr1.IntDceR15_0 .INIT=4'h4;
// @225:3537
  LUT6 next_first_channel_5_f0_cZ (
	.I0(state[2]),
	.I1(state[0]),
	.I2(first_channel),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_first_channel_5_f0)
);
defparam next_first_channel_5_f0_cZ.INIT=64'hE0F0F0F1F0F0F0F0;
// @225:3888
  LUT4 N_69_i (
	.I0(first_channel),
	.I1(CO0_2),
	.I2(channel_id[1]),
	.I3(un1_next_pause_cnt39_i),
	.O(N_69_i_0)
);
defparam N_69_i.INIT=16'h14F0;
// @225:3534
  LUT3 \next_channel_id_0_a2_cZ[0]  (
	.I0(first_channel),
	.I1(CO0_2),
	.I2(un1_next_pause_cnt39_i),
	.O(next_channel_id_0_a2[0])
);
defparam \next_channel_id_0_a2_cZ[0] .INIT=8'h1C;
  LUT2 VCC_0_cZ (
	.I0(train_done),
	.I1(next_train_done_1_sqmuxa),
	.O(VCC_0)
);
defparam VCC_0_cZ.INIT=4'hE;
// @225:3888
  FDC first_channel_Z (
	.Q(first_channel),
	.D(next_first_channel_5_f0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \channel_id_Z[0]  (
	.Q(CO0_2),
	.D(next_channel_id_0_a2[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \channel_id_Z[1]  (
	.Q(channel_id[1]),
	.D(N_69_i_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC train_done_Z (
	.Q(train_done),
	.D(VCC_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
  CARRY8 eye_too_small_2_cry_4_cZ (
	.CO({eye_too_small_2, eye_too_small_2_cry_7, eye_too_small_2_cry_6, eye_too_small_2_cry_5, eye_too_small_2_cry_4, eye_too_small_2_cry_3, eye_too_small_2_cry_2, eye_too_small_2_cry_1}),
	.O(eye_too_small_2_cry_4_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, eye_too_small_2_0, GND, GND, eye_too_small_2_0}),
	.S({eye_too_small_2_axb_8_i, eye_too_small_2_axb_7_i, eye_too_small_2_axb_6_i, eye_too_small_2_axb_5_i, eye_too_small_2_axb_4_i, eye_too_small_2_axb_3_i, eye_too_small_2_axb_2_i, eye_too_small_2_axb_1_i})
);
  CARRY8 eye_current_too_small_2_cry_4_cZ (
	.CO({eye_current_too_small_2, eye_current_too_small_2_cry_7, eye_current_too_small_2_cry_6, eye_current_too_small_2_cry_5, eye_current_too_small_2_cry_4, eye_current_too_small_2_cry_3, eye_current_too_small_2_cry_2, eye_current_too_small_2_cry_1}),
	.O(eye_current_too_small_2_cry_4_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, eye_too_small_2_0, GND, GND, eye_too_small_2_0}),
	.S({eye_current_too_small_2_axb_8_i, eye_current_too_small_2_axb_7_i, eye_current_too_small_2_axb_6_i, eye_current_too_small_2_axb_5_i, eye_current_too_small_2_axb_4_i, eye_current_too_small_2_axb_3_i, eye_current_too_small_2_axb_2_i, eye_current_too_small_2_axb_1_i})
);
  CARRY8 eye_save_current_2_cry_3_cZ (
	.CO({eye_save_current_2_cry_7, eye_save_current_2_cry_6, eye_save_current_2_cry_5, eye_save_current_2_cry_4, eye_save_current_2_cry_3, eye_save_current_2_cry_2, eye_save_current_2_cry_1, eye_save_current_2_cry_0}),
	.O(eye_save_current_2_cry_3_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({eye_save_current_2_7, eye_save_current_2_6, eye_save_current_2_5, eye_save_current_2_4, eye_save_current_2_3, eye_save_current_2_2, eye_save_current_2_1, eye_save_current_2_0}),
	.S({eye_save_current_2_axb_7_i, eye_save_current_2_axb_6_i, eye_save_current_2_axb_5_i, eye_save_current_2_axb_4_i, eye_save_current_2_axb_3_i, eye_save_current_2_axb_2_i, eye_save_current_2_axb_1_i, eye_save_current_2_axb_0_i})
);
  CARRY8 eye_save_current_2_cry_8 (
	.CO({NC39, NC38, NC37, NC36, eye_save_current_2_cry_8_CO[3:1], eye_save_current_2}),
	.O({NC43, NC42, NC41, NC40, eye_save_current_2_cry_8_O[3:0]}),
	.CI(eye_save_current_2_cry_7),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, eye_save_current_2_8}),
	.S({GND, GND, GND, GND, GND, GND, GND, eye_save_current_2_axb_8_i})
);
  CARRY8 un8_next_data_are_stable_cry_5_cZ (
	.CO({un8_next_data_are_stable_cry_9, un8_next_data_are_stable_cry_8, un8_next_data_are_stable_cry_7, un8_next_data_are_stable_cry_6, un8_next_data_are_stable_cry_5, un8_next_data_are_stable_cry_4, un8_next_data_are_stable_cry_3, un8_next_data_are_stable_cry_2}),
	.O(un8_next_data_are_stable_cry_5_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, PAUSE_CNT_FIRST[5]}),
	.S({data_stable_cnt_i[9:3], un8_next_data_are_stable_axb_2_i})
);
  CARRY8 un8_next_data_are_stable_cry_13_cZ (
	.CO({un8_next_data_are_stable_cry_17, un8_next_data_are_stable_cry_16, un8_next_data_are_stable_cry_15, un8_next_data_are_stable_cry_14, un8_next_data_are_stable_cry_13, un8_next_data_are_stable_cry_12, un8_next_data_are_stable_cry_11, un8_next_data_are_stable_cry_10}),
	.O(un8_next_data_are_stable_cry_13_O[7:0]),
	.CI(un8_next_data_are_stable_cry_9),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[17:10])
);
  CARRY8 un8_next_data_are_stable_cry_21_cZ (
	.CO({un8_next_data_are_stable_cry_25, un8_next_data_are_stable_cry_24, un8_next_data_are_stable_cry_23, un8_next_data_are_stable_cry_22, un8_next_data_are_stable_cry_21, un8_next_data_are_stable_cry_20, un8_next_data_are_stable_cry_19, un8_next_data_are_stable_cry_18}),
	.O(un8_next_data_are_stable_cry_21_O[7:0]),
	.CI(un8_next_data_are_stable_cry_17),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, PAUSE_CNT_FIRST[8], GND, GND}),
	.S({data_stable_cnt_i[25:21], un8_next_data_are_stable_axb_20_i, data_stable_cnt_i[19:18]})
);
  CARRY8 un8_next_data_are_stable_cry_29_cZ (
	.CO({un8_next_data_are_stable_cry_33, un8_next_data_are_stable_cry_32, un8_next_data_are_stable_cry_31, un8_next_data_are_stable_cry_30, un8_next_data_are_stable_cry_29, un8_next_data_are_stable_cry_28, un8_next_data_are_stable_cry_27, un8_next_data_are_stable_cry_26}),
	.O(un8_next_data_are_stable_cry_29_O[7:0]),
	.CI(un8_next_data_are_stable_cry_25),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[33:26])
);
  CARRY8 un8_next_data_are_stable_cry_37_cZ (
	.CO({un8_next_data_are_stable_cry_41, un8_next_data_are_stable_cry_40, un8_next_data_are_stable_cry_39, un8_next_data_are_stable_cry_38, un8_next_data_are_stable_cry_37, un8_next_data_are_stable_cry_36, un8_next_data_are_stable_cry_35, un8_next_data_are_stable_cry_34}),
	.O(un8_next_data_are_stable_cry_37_O[7:0]),
	.CI(un8_next_data_are_stable_cry_33),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[41:34])
);
  CARRY8 un8_next_data_are_stable_cry_45_cZ (
	.CO({un8_next_data_are_stable_cry_49, un8_next_data_are_stable_cry_48, un8_next_data_are_stable_cry_47, un8_next_data_are_stable_cry_46, un8_next_data_are_stable_cry_45, un8_next_data_are_stable_cry_44, un8_next_data_are_stable_cry_43, un8_next_data_are_stable_cry_42}),
	.O(un8_next_data_are_stable_cry_45_O[7:0]),
	.CI(un8_next_data_are_stable_cry_41),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[49:42])
);
  CARRY8 un8_next_data_are_stable_cry_53_cZ (
	.CO({un8_next_data_are_stable_cry_57, un8_next_data_are_stable_cry_56, un8_next_data_are_stable_cry_55, un8_next_data_are_stable_cry_54, un8_next_data_are_stable_cry_53, un8_next_data_are_stable_cry_52, un8_next_data_are_stable_cry_51, un8_next_data_are_stable_cry_50}),
	.O(un8_next_data_are_stable_cry_53_O[7:0]),
	.CI(un8_next_data_are_stable_cry_49),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[57:50])
);
  CARRY8 un8_next_data_are_stable_cry_61_cZ (
	.CO({NC34, un8_next_data_are_stable_cry_64, un8_next_data_are_stable_cry_63, un8_next_data_are_stable_cry_62, un8_next_data_are_stable_cry_61, un8_next_data_are_stable_cry_60, un8_next_data_are_stable_cry_59, un8_next_data_are_stable_cry_58}),
	.O({NC35, un8_next_data_are_stable_cry_61_O[6:0]}),
	.CI(un8_next_data_are_stable_cry_57),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, data_stable_cnt_i[64:58]})
);
  CARRY8 un1_idelay_last_1_cry_2_cZ (
	.CO({NC33, un1_idelay_last_1_cry_5, un1_idelay_last_1_cry_4, un1_idelay_last_1_cry_3, un1_idelay_last_1_cry_2, un1_idelay_last_1_cry_1, un1_idelay_last_1_cry_0, un1_idelay_last_1_cry_0_cy}),
	.O({eye_too_small_2_axb_8, eye_too_small_2_axb_7, eye_too_small_2_axb_6, eye_too_small_2_axb_5, un1_idelay_last_1_cry_2_O[3], eye_too_small_2_axb_3, eye_too_small_2_axb_2, un1_idelay_last_1_cry_2_O[0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, un1_idelay_last_1_5_d, un1_idelay_last_1_4_d, un1_idelay_last_1_3_d, un1_idelay_last_1_2_d, un1_idelay_last_1_1_d, un1_idelay_last_1_4, GND}),
	.S({un1_idelay_last_1_axb_6_i_i, un1_idelay_last_1_axb_5, un1_idelay_last_1_axb_4, un1_idelay_last_1_axb_3, un1_idelay_last_1_axb_2, un1_idelay_last_1_axb_1, un1_idelay_last_1_axb_0, un1_idelay_last_1_ac0_1})
);
  CARRY8 un1_idelay_current_eye_last_cry_2_cZ (
	.CO({NC32, un1_idelay_current_eye_last_cry_5, un1_idelay_current_eye_last_cry_4, un1_idelay_current_eye_last_cry_3, un1_idelay_current_eye_last_cry_2, un1_idelay_current_eye_last_cry_1, un1_idelay_current_eye_last_cry_0, un1_idelay_current_eye_last_cry_0_cy}),
	.O({eye_save_current_2_8, eye_save_current_2_7, eye_save_current_2_6, eye_save_current_2_5, eye_save_current_2_4, eye_save_current_2_3, eye_save_current_2_2, un1_idelay_current_eye_last_cry_2_O[0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, un1_idelay_current_eye_last_5_d, un1_idelay_current_eye_last_4_d, un1_idelay_current_eye_last_3_d, un1_idelay_current_eye_last_2_d, un1_idelay_current_eye_last_1_d, un1_idelay_current_eye_last_4, GND}),
	.S({un1_idelay_current_eye_last_axb_6_i_i, un1_idelay_current_eye_last_axb_5, un1_idelay_current_eye_last_axb_4, un1_idelay_current_eye_last_axb_3, un1_idelay_current_eye_last_axb_2, un1_idelay_current_eye_last_axb_1, un1_idelay_current_eye_last_axb_0, un1_idelay_current_eye_last_ac0_1})
);
  CARRY8 \data_stable_cnt_cry_cZ[2]  (
	.CO({data_stable_cnt_cry[6:0], data_stable_cnt_cry_cy}),
	.O({data_stable_cnt_s[6:0], data_stable_cnt_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({data_stable_cnt_qxu[6:0], data_stable_cnt_scalar})
);
  CARRY8 \data_stable_cnt_cry_cZ[10]  (
	.CO(data_stable_cnt_cry[14:7]),
	.O(data_stable_cnt_s[14:7]),
	.CI(data_stable_cnt_cry[6]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[14:7])
);
  CARRY8 \data_stable_cnt_cry_cZ[18]  (
	.CO(data_stable_cnt_cry[22:15]),
	.O(data_stable_cnt_s[22:15]),
	.CI(data_stable_cnt_cry[14]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[22:15])
);
  CARRY8 \data_stable_cnt_cry_cZ[26]  (
	.CO(data_stable_cnt_cry[30:23]),
	.O(data_stable_cnt_s[30:23]),
	.CI(data_stable_cnt_cry[22]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[30:23])
);
  CARRY8 \data_stable_cnt_cry_cZ[34]  (
	.CO(data_stable_cnt_cry[38:31]),
	.O(data_stable_cnt_s[38:31]),
	.CI(data_stable_cnt_cry[30]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[38:31])
);
  CARRY8 \data_stable_cnt_cry_cZ[42]  (
	.CO(data_stable_cnt_cry[46:39]),
	.O(data_stable_cnt_s[46:39]),
	.CI(data_stable_cnt_cry[38]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[46:39])
);
  CARRY8 \data_stable_cnt_cry_cZ[50]  (
	.CO(data_stable_cnt_cry[54:47]),
	.O(data_stable_cnt_s[54:47]),
	.CI(data_stable_cnt_cry[46]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[54:47])
);
  CARRY8 \data_stable_cnt_cry_cZ[58]  (
	.CO(data_stable_cnt_cry[62:55]),
	.O(data_stable_cnt_s[62:55]),
	.CI(data_stable_cnt_cry[54]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[62:55])
);
  CARRY8 \data_stable_cnt_s_cZ[64]  (
	.CO({NC27, NC26, NC25, NC24, data_stable_cnt_s_CO[64], data_stable_cnt_s_CO_0[64], data_stable_cnt_s_CO_1[64], data_stable_cnt_cry[63]}),
	.O({NC31, NC30, NC29, NC28, data_stable_cnt_s_O[64], data_stable_cnt_s_O_0[64], data_stable_cnt_s[64:63]}),
	.CI(data_stable_cnt_cry[62]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, GND, data_stable_cnt_qxu[64:63]})
);
  CARRY8 \pause_cnt_cry_cZ[2]  (
	.CO({pause_cnt_cry[6:0], pause_cnt_cry_cy}),
	.O({pause_cnt_s[6:0], pause_cnt_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, GND}),
	.S({pause_cnt_qxu[6], pause_cnt_s_sf[5:0], pause_cnt_scalar})
);
  CARRY8 \pause_cnt_cry_cZ[10]  (
	.CO(pause_cnt_cry[14:7]),
	.O(pause_cnt_s[14:7]),
	.CI(pause_cnt_cry[6]),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.S({pause_cnt_qxu[14:9], pause_cnt_s_sf[8], pause_cnt_qxu[7]})
);
  CARRY8 idelay_is_target_2_0_I_19 (
	.CO({NC19, NC18, NC17, NC16, idelay_is_target_2_0_I_19_CO[3], idelay_is_target_2, idelay_is_target_2_0_data_tmp[1:0]}),
	.O({NC23, NC22, NC21, NC20, idelay_is_target_2_0_I_19_O[3:0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, idelay_is_target_2_0_I_24, idelay_is_target_2_0_I_18, idelay_is_target_2_0_I_10})
);
  CARRY8 data_equal_to_data_loaded_2_0_I_19 (
	.CO({NC11, NC10, NC9, NC8, data_equal_to_data_loaded_2_0_I_19_CO[3], data_equal_to_data_loaded_2, data_equal_to_data_loaded_2_0_data_tmp[1:0]}),
	.O({NC15, NC14, NC13, NC12, data_equal_to_data_loaded_2_0_I_19_O[3:0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, data_equal_to_data_loaded_2_0_I_24, data_equal_to_data_loaded_2_0_I_18, data_equal_to_data_loaded_2_0_I_10})
);
  CARRY8 un1_idelay_last_cry_3_cZ (
	.CO({un1_idelay_last_cry_7_0, un1_idelay_last_cry_6, un1_idelay_last_cry_5, un1_idelay_last_cry_4, un1_idelay_last_cry_3, un1_idelay_last_cry_2, un1_idelay_last_cry_1, un1_idelay_last_cry_0}),
	.O(un1_idelay_last_cry_3_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI(idelay_last[7:0]),
	.S({un1_idelay_last_axb_7, un1_idelay_last_axb_6, un1_idelay_last_axb_5, un1_idelay_last_axb_4, un1_idelay_last_axb_3, un1_idelay_last_axb_2, un1_idelay_last_axb_1, un1_idelay_last_axb_0})
);
  CARRY8 un1_idelay_last_cry_7_outext (
	.CO({NC3, NC2, NC1, NC0, un1_idelay_last_cry_7_outext_CO[3:1], un1_idelay_last_cry_7}),
	.O({NC7, NC6, NC5, NC4, un1_idelay_last_cry_7_outext_O[3:0]}),
	.CI(un1_idelay_last_cry_7_0),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, GND, GND, VCC})
);
// @225:3888
  LUT2 \pause_cnt_s_cZ[15]  (
	.I0(pause_cnt[15]),
	.I1(pause_cnt_cry[14]),
	.O(pause_cnt_s[15])
);
defparam \pause_cnt_s_cZ[15] .INIT=4'h9;
assign train_bit_out[0] = GND;
assign train_bit_out[1] = GND;
assign train_bit_out[2] = GND;
assign train_bit_out[3] = GND;
assign train_word_out[1] = train_word_out[0];
assign train_word_out[2] = train_word_out[0];
assign train_word_out[3] = train_word_out[0];
endmodule /* hstdm_rx_trainer_Z1_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_training_monitor_Z1_FB1_uD (
  infopipe_empty_in,
  infopipe_data_out,
  infopipe_empty_out,
  infopipe_data_in,
  reset_in,
  rxclkdiv4,
  infopipe_clk,
  training_ctrl_rx_in,
  training_ctrl_tx_in,
  training_done_in,
  train_out,
  disable_output,
  tdata_in,
  tdatardy_in,
  req_done_out,
  bsc_rdy_in,
  flags_channels_in,
  flags_trainer_in,
  flags_in,
  flags_out
)
;
input infopipe_empty_in ;
output [3:0] infopipe_data_out ;
output infopipe_empty_out ;
input [3:0] infopipe_data_in ;
input reset_in ;
input rxclkdiv4 ;
input infopipe_clk ;
input training_ctrl_rx_in ;
input [1:0] training_ctrl_tx_in ;
input training_done_in ;
output train_out ;
output disable_output ;
input [47:0] tdata_in ;
input tdatardy_in ;
output req_done_out ;
input bsc_rdy_in ;
input [15:0] flags_channels_in ;
input [2:0] flags_trainer_in ;
input [7:0] flags_in ;
output [7:0] flags_out ;
wire infopipe_empty_in ;
wire infopipe_empty_out ;
wire reset_in ;
wire rxclkdiv4 ;
wire infopipe_clk ;
wire training_ctrl_rx_in ;
wire training_done_in ;
wire train_out ;
wire disable_output ;
wire tdatardy_in ;
wire req_done_out ;
wire bsc_rdy_in ;
wire [1:0] infopipe_send_ack_set;
wire [15:0] operand;
wire [15:0] command;
wire [15:0] address;
wire [47:0] infopipe_data_trainer;
wire [37:0] infopipe_data_flags;
wire [47:0] infopipe_data_arbiter;
wire [1:0] channel_flags_id;
wire [1:0] state_sending_flags;
wire [1:0] \infopipe_snd_inst.state ;
wire [3:1] \infopipe_snd_inst.sndcnt ;
wire [1:0] \infopipe_arbiter_inst.current_set ;
wire [3:0] \infopipe_rcv_inst.empty_bit ;
wire [3:0] \infopipe_rcv_inst.ready_bit ;
wire [1:0] \infopipe_rcv_inst.BIT[3].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[3].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[2].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[2].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[1].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[1].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[0].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[0].RCV.rcvcnt ;
wire [4:1] \ssc_detector.clkin_cnt ;
wire [31:0] \infopipe_arbiter_inst.data_out_4 ;
wire [5:0] \ssc_detector.clkin_pulse_interval_qxu ;
wire [4:0] \ssc_detector.clkin_pulse_interval_cry ;
wire [5:0] \ssc_detector.clkin_pulse_interval_s ;
wire [35:24] infopipe_data_flags_5_0;
wire [1:1] \infopipe_rcv_inst.BIT[2].RCV.state_e_0_e ;
wire [1:1] \infopipe_rcv_inst.BIT[1].RCV.state_e_0_e ;
wire [1:1] \infopipe_rcv_inst.BIT[0].RCV.state_e_0_e ;
wire [1:1] \infopipe_rcv_inst.BIT[3].RCV.state_e_0_e ;
wire [4:0] \ssc_detector.clkin_cnt_4_0_e ;
wire [2:2] clkin_pulse_interval_cry_O;
wire [2:0] \infopipe_arbiter_inst.data_sent_out_5_e_0 ;
wire infopipe_reset ;
wire un1_training_ctrl_rx_in ;
wire infopipe_ready_flags ;
wire infopipe_send_ack_arbiter ;
wire infopipe_ready_arbiter ;
wire infopipe_send_ack_flags ;
wire cmd_send_flags ;
wire infopipe_ready_remote_p ;
wire tdatardy_local_2 ;
wire tdatardy_local ;
wire flag_ssc_start ;
wire tdatardy_ff1 ;
wire tdatardy_ff2 ;
wire hold_done_flag7 ;
wire hold_done_flag ;
wire infopipe_ready_flags_4 ;
wire cmd_send_flags_5 ;
wire \infopipe_snd_inst.infopipe_empty_local  ;
wire \infopipe_snd_inst.infopipe_empty_pulse  ;
wire CO0_2 ;
wire \infopipe_snd_inst.infopipe_data_out_0_sqmuxa  ;
wire un1_sndcnt_c4 ;
wire \infopipe_snd_inst.accept_pulse_gen.IntSigClr  ;
wire \infopipe_latch_trainer.data_ready_out6  ;
wire \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_2 ;
wire CO0_4 ;
wire \infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_1 ;
wire CO0_5 ;
wire \infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_0 ;
wire CO0_6 ;
wire \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4 ;
wire CO0_7 ;
wire \ar_ssc_start.R0  ;
wire \ssc_detector.clkin_div_sync  ;
wire \ssc_detector.clkin_pulse  ;
wire \ssc_detector.clkin_div  ;
wire i2_i ;
wire \ssc_detector.clkin_div_sync1  ;
wire \ssc_detector.clkin_div_sync2  ;
wire \ssc_detector.clkin_pulse_interval  ;
wire \ssc_detector.clkin_period_error  ;
wire CO0_8 ;
wire \ssc_detector.un7_axb0  ;
wire \ssc_detector.un7_c2  ;
wire \ssc_detector.un7_ac0_4  ;
wire \ssc_detector.un7_ac0_6  ;
wire \ssc_detector.un7_ac0_8  ;
wire \ssc_detector.un7_axb5  ;
wire \ssc_detector.un7_ac0_9  ;
wire \ssc_detector.clkin_pulse_gen.IntSigClr  ;
wire GND ;
wire \ar_infop_reset.R0  ;
wire N_46 ;
wire \ssc_detector.clkin_pulse_intervale  ;
wire \infopipe_rcv_inst.infopipe_empty_out_2  ;
wire infopipe_ready_remote ;
wire N_427 ;
wire N_180_mux ;
wire flags_erd_error_pmux ;
wire flags_stb_error_pmux ;
wire N_65 ;
wire flags_word_done_pmux ;
wire flags_stw_error_pmux ;
wire \infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux  ;
wire N_253 ;
wire N_252 ;
wire N_251 ;
wire N_250 ;
wire N_242 ;
wire N_241 ;
wire N_240 ;
wire N_239 ;
wire N_407 ;
wire N_403 ;
wire N_406 ;
wire N_402 ;
wire N_405 ;
wire N_401 ;
wire N_404 ;
wire N_400 ;
wire \ssc_detector.un1_clkin_pulse_interval_c5  ;
wire N_159_0_i ;
wire CO0_5_i ;
wire \infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i  ;
wire N_10_mux_i ;
wire N_4_mux_i ;
wire N_162_mux_i ;
wire N_163_mux_i ;
wire N_164_mux_i ;
wire N_165_mux_i ;
wire N_166_mux_i ;
wire N_167_mux_i ;
wire N_168_mux_i ;
wire N_169_mux_i ;
wire N_170_mux_i ;
wire N_171_mux_i ;
wire N_172_mux_i ;
wire N_173_mux_i ;
wire N_174_mux_i ;
wire N_175_mux_i ;
wire N_176_mux_i ;
wire N_177_mux_i ;
wire N_5_i ;
wire N_7_i ;
wire N_418_i ;
wire N_419_i ;
wire N_420_i ;
wire N_15_i ;
wire N_421_i ;
wire N_19_i ;
wire N_21_i ;
wire N_422_i ;
wire N_25_i ;
wire N_423_i ;
wire N_424_i ;
wire N_425_i ;
wire N_376_i ;
wire \infopipe_arbiter_inst.current_set_4_sqmuxa_i  ;
wire N_373_i ;
wire ssc_start_latched ;
wire \ssc_detector.clkin_div_1_sqmuxa_i  ;
wire infopipe_data_out_0_sqmuxa_set ;
wire infopipe_data_out_0_sqmuxa_set_0 ;
wire infopipe_data_out_0_sqmuxa_set_1 ;
wire infopipe_data_out_0_sqmuxa_set_2 ;
wire \infopipe_arbiter_inst.data_ready_outc  ;
wire \infopipe_snd_inst.data_sent_outc  ;
wire \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc  ;
wire state_sending_flagsc_i ;
wire \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_1  ;
wire \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_2  ;
wire \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_1  ;
wire \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_2  ;
wire \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_4  ;
wire \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_3_2  ;
wire \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_1_4  ;
wire \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_1  ;
wire \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_2  ;
wire \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_3  ;
wire \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_4  ;
wire \infopipe_latch_trainer.data_ready_out  ;
wire training_disabled_0 ;
wire \ssc_detector.clkin_pulse_interval_cry_cy  ;
wire \infopipe_data_flags_5_sn.N_5_mux_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0  ;
wire infopipe_ready_flags_3_sqmuxa_0 ;
wire \ssc_detector.clkin_pulse_gen.fdcr1.IntDceR_0  ;
wire \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.SUM1_5  ;
wire \infopipe_rcv_inst.BIT[2].RCV.SUM3_1  ;
wire \infopipe_rcv_inst.BIT[2].RCV.SUM2_3  ;
wire state_sending_flagsc_0_i_0 ;
wire m1_e ;
wire \infopipe_rcv_inst.BIT[3].RCV.m28_0_e  ;
wire \infopipe_rcv_inst.BIT[3].RCV.N_147_i_0_e  ;
wire \infopipe_snd_inst.N_137_i_0_e  ;
wire \infopipe_rcv_inst.BIT[0].RCV.N_177_i_0_e  ;
wire \infopipe_rcv_inst.BIT[1].RCV.N_167_i_0_e  ;
wire \infopipe_rcv_inst.BIT[2].RCV.N_157_i_0_e  ;
wire \ssc_detector.clkin_div_r_0_e  ;
wire \ssc_detector.N_186_i_0_e  ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire VCC ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0  ;
wire \infopipe_snd_inst.sndcntc_2_e_0  ;
wire \infopipe_snd_inst.sndcntc_1_e_0  ;
wire \infopipe_snd_inst.sndcntc_0_e_0  ;
wire \infopipe_snd_inst.sndcntc_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0  ;
wire channel_flags_idc_0_e_0 ;
wire channel_flags_idc_e_0 ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT2 m1_e_cZ (
	.I0(disable_output),
	.I1(ssc_start_latched),
	.O(m1_e)
);
defparam m1_e_cZ.INIT=4'h4;
  LUT4 state_sending_flagsc_0_i (
	.I0(channel_flags_id[0]),
	.I1(channel_flags_id[1]),
	.I2(infopipe_send_ack_flags),
	.I3(state_sending_flags[1]),
	.O(state_sending_flagsc_0_i_0)
);
defparam state_sending_flagsc_0_i.INIT=16'h0F80;
// @225:2541
  LUT2 \infopipe_rcv_inst.BIT[2].RCV.SUM2_3_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.SUM2_3 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.SUM2_3_cZ .INIT=4'h6;
// @225:2541
  LUT3 \infopipe_rcv_inst.BIT[2].RCV.SUM3_1_cZ  (
	.I0(CO0_5),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.SUM3_1 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.SUM3_1_cZ .INIT=8'h78;
// @225:2541
  LUT1 \infopipe_rcv_inst.BIT[2].RCV.SUM1_5_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.SUM1_5 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.SUM1_5_cZ .INIT=2'h1;
// @225:2455
  FDRE \ssc_detector.clkin_started_Z  (
	.Q(i2_i),
	.D(VCC),
	.C(infopipe_clk),
	.R(reset_in),
	.CE(\ssc_detector.clkin_pulse )
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.SUM1_5 ),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i ),
	.CE(CO0_5)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.SUM3_1 ),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i ),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.SUM2_3 ),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i ),
	.CE(CO0_5)
);
// @225:3030
  FDRE \state_sending_flags_Z[1]  (
	.Q(state_sending_flags[1]),
	.D(state_sending_flagsc_0_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(state_sending_flags[0])
);
  FDE hold_done_flag_Z (
	.Q(hold_done_flag),
	.D(hold_done_flag7),
	.C(infopipe_clk),
	.CE(N_4_mux_i)
);
defparam hold_done_flag_Z.INIT=1'b0;
  FDE flag_ssc_Z (
	.Q(flags_out[6]),
	.D(m1_e),
	.C(infopipe_clk),
	.CE(N_10_mux_i)
);
defparam flag_ssc_Z.INIT=1'b0;
// @225:3030
  FDR \channel_flags_id_Z[0]  (
	.Q(channel_flags_id[0]),
	.D(channel_flags_idc_e_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \channel_flags_id_Z[1]  (
	.Q(channel_flags_id[1]),
	.D(channel_flags_idc_0_e_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[0]  (
	.Q(CO0_4),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.sndcnt_Z[0]  (
	.Q(CO0_2),
	.D(\infopipe_snd_inst.sndcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.sndcnt_Z[1]  (
	.Q(\infopipe_snd_inst.sndcnt [1]),
	.D(\infopipe_snd_inst.sndcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.sndcnt_Z[2]  (
	.Q(\infopipe_snd_inst.sndcnt [2]),
	.D(\infopipe_snd_inst.sndcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.sndcnt_Z[3]  (
	.Q(\infopipe_snd_inst.sndcnt [3]),
	.D(\infopipe_snd_inst.sndcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[0]  (
	.Q(CO0_7),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[0]  (
	.Q(CO0_6),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[2]  (
	.Q(infopipe_send_ack_flags),
	.D(\infopipe_arbiter_inst.data_sent_out_5_e_0 [2]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[1]  (
	.Q(infopipe_send_ack_set[1]),
	.D(\infopipe_arbiter_inst.data_sent_out_5_e_0 [1]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[0]  (
	.Q(infopipe_send_ack_set[0]),
	.D(\infopipe_arbiter_inst.data_sent_out_5_e_0 [0]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT4 channel_flags_idc_e_0_cZ (
	.I0(channel_flags_id[0]),
	.I1(infopipe_send_ack_flags),
	.I2(state_sending_flags[0]),
	.I3(state_sending_flags[1]),
	.O(channel_flags_idc_e_0)
);
defparam channel_flags_idc_e_0_cZ.INIT=16'hAA60;
  LUT5 channel_flags_idc_0_e_0_cZ (
	.I0(channel_flags_id[0]),
	.I1(channel_flags_id[1]),
	.I2(infopipe_send_ack_flags),
	.I3(state_sending_flags[0]),
	.I4(state_sending_flags[1]),
	.O(channel_flags_idc_0_e_0)
);
defparam channel_flags_idc_0_e_0_cZ.INIT=32'hCCCC6C00;
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_4),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_4),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_4),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_4),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 \infopipe_snd_inst.sndcntc_e_0_cZ  (
	.I0(CO0_2),
	.I1(\infopipe_snd_inst.sndcnt [2]),
	.I2(\infopipe_snd_inst.sndcnt [3]),
	.I3(\infopipe_snd_inst.state [0]),
	.O(\infopipe_snd_inst.sndcntc_e_0 )
);
defparam \infopipe_snd_inst.sndcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_snd_inst.sndcntc_0_e_0_cZ  (
	.I0(CO0_2),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.I3(\infopipe_snd_inst.sndcnt [3]),
	.I4(\infopipe_snd_inst.state [0]),
	.O(\infopipe_snd_inst.sndcntc_0_e_0 )
);
defparam \infopipe_snd_inst.sndcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_snd_inst.sndcntc_1_e_0_cZ  (
	.I0(CO0_2),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.I3(\infopipe_snd_inst.sndcnt [3]),
	.I4(\infopipe_snd_inst.state [0]),
	.O(\infopipe_snd_inst.sndcntc_1_e_0 )
);
defparam \infopipe_snd_inst.sndcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_snd_inst.sndcntc_2_e_0_cZ  (
	.I0(CO0_2),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.I3(\infopipe_snd_inst.sndcnt [3]),
	.I4(\infopipe_snd_inst.state [0]),
	.O(\infopipe_snd_inst.sndcntc_2_e_0 )
);
defparam \infopipe_snd_inst.sndcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT3 \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[2]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_arbiter_inst.data_sent_out_5_e_0 [2])
);
defparam \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[2] .INIT=8'h40;
  LUT3 \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[1]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_arbiter_inst.data_sent_out_5_e_0 [1])
);
defparam \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[1] .INIT=8'h20;
  LUT3 \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[0]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_arbiter_inst.data_sent_out_5_e_0 [0])
);
defparam \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[0] .INIT=8'h10;
  FD \infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ_Z  (
	.Q(\infopipe_snd_inst.accept_pulse_gen.IntSigClr ),
	.D(\infopipe_snd_inst.infopipe_empty_local ),
	.C(infopipe_clk)
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ_Z .INIT=1'b0;
  FD flag_ssc_start_Z (
	.Q(flag_ssc_start),
	.D(ssc_start_latched),
	.C(infopipe_clk)
);
defparam flag_ssc_start_Z.INIT=1'b0;
  FD \ssc_detector.clkin_pulse_gen.fdcr1.IntQ_Z  (
	.Q(\ssc_detector.clkin_pulse ),
	.D(\ssc_detector.clkin_pulse_gen.fdcr1.IntDceR_0 ),
	.C(infopipe_clk)
);
defparam \ssc_detector.clkin_pulse_gen.fdcr1.IntQ_Z .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[2]  (
	.Q(\ssc_detector.clkin_cnt [2]),
	.D(\ssc_detector.clkin_cnt_4_0_e [2]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[2] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[3]  (
	.Q(\ssc_detector.clkin_cnt [3]),
	.D(\ssc_detector.clkin_cnt_4_0_e [3]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[3] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[4]  (
	.Q(\ssc_detector.clkin_cnt [4]),
	.D(\ssc_detector.clkin_cnt_4_0_e [4]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[4] .INIT=1'b0;
  FD \ssc_detector.clkin_div_Z  (
	.Q(\ssc_detector.clkin_div ),
	.D(\ssc_detector.clkin_div_r_0_e ),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_div_Z .INIT=1'b0;
  FD training_disabled_Z (
	.Q(disable_output),
	.D(training_disabled_0),
	.C(infopipe_clk)
);
defparam training_disabled_Z.INIT=1'b0;
  FD \ssc_detector.clkin_pulse_gen.fdcr2.IntQ_Z  (
	.Q(\ssc_detector.clkin_pulse_gen.IntSigClr ),
	.D(\ssc_detector.clkin_div_sync ),
	.C(infopipe_clk)
);
defparam \ssc_detector.clkin_pulse_gen.fdcr2.IntQ_Z .INIT=1'b0;
  FD \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ_Z  (
	.Q(\infopipe_snd_inst.infopipe_empty_pulse ),
	.D(\infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0 ),
	.C(infopipe_clk)
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ_Z .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[0]  (
	.Q(CO0_8),
	.D(\ssc_detector.clkin_cnt_4_0_e [0]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[0] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[1]  (
	.Q(\ssc_detector.clkin_cnt [1]),
	.D(\ssc_detector.clkin_cnt_4_0_e [1]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[1] .INIT=1'b0;
// @225:2536
  INV \infopipe_rcv_inst.BIT[2].RCV.CO0_5_i.O  (
	.I(CO0_5),
	.O(CO0_5_i)
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_infop_reset.R0_Z  (
	.Q(\ar_infop_reset.R0 ),
	.D(GND),
	.C(infopipe_clk),
	.PRE(reset_in)
);
defparam \ar_infop_reset.R0_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_infop_reset.R1_Z  (
	.Q(infopipe_reset),
	.D(\ar_infop_reset.R0 ),
	.C(infopipe_clk),
	.PRE(reset_in)
);
defparam \ar_infop_reset.R1_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_ssc_start.R0_Z  (
	.Q(\ar_ssc_start.R0 ),
	.D(un1_training_ctrl_rx_in),
	.C(infopipe_clk),
	.CLR(reset_in)
);
defparam \ar_ssc_start.R0_Z .INIT=1'b0;
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_ssc_start.R1_Z  (
	.Q(ssc_start_latched),
	.D(\ar_ssc_start.R0 ),
	.C(infopipe_clk),
	.CLR(reset_in)
);
defparam \ar_ssc_start.R1_Z .INIT=1'b0;
// @225:2961
  FDR cmd_send_flags_Z (
	.Q(cmd_send_flags),
	.D(cmd_send_flags_5),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR infopipe_ready_flags_Z (
	.Q(infopipe_ready_flags),
	.D(infopipe_ready_flags_4),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
  FDR tdatardy_local_2_Z (
	.Q(tdatardy_local_2),
	.D(tdatardy_local),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
  FDR tdatardy_local_Z (
	.Q(tdatardy_local),
	.D(tdatardy_ff2),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
(* ASYNC_REG="TRUE" *)  FDR tdatardy_ff2_Z (
	.Q(tdatardy_ff2),
	.D(tdatardy_ff1),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
(* ASYNC_REG="TRUE" *)  FDR tdatardy_ff1_Z (
	.Q(tdatardy_ff1),
	.D(tdatardy_in),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2961
  FDR infopipe_ready_remote_p_Z (
	.Q(infopipe_ready_remote_p),
	.D(infopipe_ready_remote),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2611
  FDR \infopipe_snd_inst.infopipe_empty_local_Z  (
	.Q(\infopipe_snd_inst.infopipe_empty_local ),
	.D(infopipe_empty_in),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[0]  (
	.Q(infopipe_data_arbiter[0]),
	.D(\infopipe_arbiter_inst.data_out_4 [0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[1]  (
	.Q(infopipe_data_arbiter[1]),
	.D(\infopipe_arbiter_inst.data_out_4 [1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[2]  (
	.Q(infopipe_data_arbiter[2]),
	.D(N_425_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[3]  (
	.Q(infopipe_data_arbiter[3]),
	.D(N_424_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[4]  (
	.Q(infopipe_data_arbiter[4]),
	.D(N_423_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[5]  (
	.Q(infopipe_data_arbiter[5]),
	.D(N_25_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[6]  (
	.Q(infopipe_data_arbiter[6]),
	.D(N_422_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[7]  (
	.Q(infopipe_data_arbiter[7]),
	.D(N_21_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[8]  (
	.Q(infopipe_data_arbiter[8]),
	.D(N_19_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[9]  (
	.Q(infopipe_data_arbiter[9]),
	.D(N_421_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[10]  (
	.Q(infopipe_data_arbiter[10]),
	.D(N_15_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[11]  (
	.Q(infopipe_data_arbiter[11]),
	.D(N_420_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[12]  (
	.Q(infopipe_data_arbiter[12]),
	.D(N_419_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[13]  (
	.Q(infopipe_data_arbiter[13]),
	.D(N_418_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[14]  (
	.Q(infopipe_data_arbiter[14]),
	.D(N_7_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[15]  (
	.Q(infopipe_data_arbiter[15]),
	.D(N_5_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[16]  (
	.Q(infopipe_data_arbiter[16]),
	.D(\infopipe_arbiter_inst.data_out_4 [16]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[17]  (
	.Q(infopipe_data_arbiter[17]),
	.D(\infopipe_arbiter_inst.data_out_4 [17]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[18]  (
	.Q(infopipe_data_arbiter[18]),
	.D(\infopipe_arbiter_inst.data_out_4 [18]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[19]  (
	.Q(infopipe_data_arbiter[19]),
	.D(\infopipe_arbiter_inst.data_out_4 [19]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[20]  (
	.Q(infopipe_data_arbiter[20]),
	.D(\infopipe_arbiter_inst.data_out_4 [20]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[21]  (
	.Q(infopipe_data_arbiter[21]),
	.D(\infopipe_arbiter_inst.data_out_4 [21]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[22]  (
	.Q(infopipe_data_arbiter[22]),
	.D(\infopipe_arbiter_inst.data_out_4 [22]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[23]  (
	.Q(infopipe_data_arbiter[23]),
	.D(\infopipe_arbiter_inst.data_out_4 [23]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[24]  (
	.Q(infopipe_data_arbiter[24]),
	.D(\infopipe_arbiter_inst.data_out_4 [24]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[25]  (
	.Q(infopipe_data_arbiter[25]),
	.D(\infopipe_arbiter_inst.data_out_4 [25]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[26]  (
	.Q(infopipe_data_arbiter[26]),
	.D(\infopipe_arbiter_inst.data_out_4 [26]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[27]  (
	.Q(infopipe_data_arbiter[27]),
	.D(\infopipe_arbiter_inst.data_out_4 [27]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[28]  (
	.Q(infopipe_data_arbiter[28]),
	.D(\infopipe_arbiter_inst.data_out_4 [28]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[29]  (
	.Q(infopipe_data_arbiter[29]),
	.D(\infopipe_arbiter_inst.data_out_4 [29]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[30]  (
	.Q(infopipe_data_arbiter[30]),
	.D(\infopipe_arbiter_inst.data_out_4 [30]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[31]  (
	.Q(infopipe_data_arbiter[31]),
	.D(\infopipe_arbiter_inst.data_out_4 [31]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[32]  (
	.Q(infopipe_data_arbiter[32]),
	.D(N_177_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[33]  (
	.Q(infopipe_data_arbiter[33]),
	.D(N_176_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[34]  (
	.Q(infopipe_data_arbiter[34]),
	.D(N_175_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[35]  (
	.Q(infopipe_data_arbiter[35]),
	.D(N_174_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[36]  (
	.Q(infopipe_data_arbiter[36]),
	.D(N_173_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[37]  (
	.Q(infopipe_data_arbiter[37]),
	.D(N_172_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[38]  (
	.Q(infopipe_data_arbiter[38]),
	.D(N_171_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[39]  (
	.Q(infopipe_data_arbiter[39]),
	.D(N_170_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[40]  (
	.Q(infopipe_data_arbiter[40]),
	.D(N_169_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[41]  (
	.Q(infopipe_data_arbiter[41]),
	.D(N_168_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[42]  (
	.Q(infopipe_data_arbiter[42]),
	.D(N_167_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[43]  (
	.Q(infopipe_data_arbiter[43]),
	.D(N_166_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[44]  (
	.Q(infopipe_data_arbiter[44]),
	.D(N_165_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[45]  (
	.Q(infopipe_data_arbiter[45]),
	.D(N_164_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[46]  (
	.Q(infopipe_data_arbiter[46]),
	.D(N_163_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[47]  (
	.Q(infopipe_data_arbiter[47]),
	.D(N_162_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_159_0_i)
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[0]  (
	.Q(infopipe_data_trainer[0]),
	.D(tdata_in[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[1]  (
	.Q(infopipe_data_trainer[1]),
	.D(tdata_in[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[2]  (
	.Q(infopipe_data_trainer[2]),
	.D(tdata_in[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[3]  (
	.Q(infopipe_data_trainer[3]),
	.D(tdata_in[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[4]  (
	.Q(infopipe_data_trainer[4]),
	.D(tdata_in[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[5]  (
	.Q(infopipe_data_trainer[5]),
	.D(tdata_in[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[6]  (
	.Q(infopipe_data_trainer[6]),
	.D(tdata_in[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[7]  (
	.Q(infopipe_data_trainer[7]),
	.D(tdata_in[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[8]  (
	.Q(infopipe_data_trainer[8]),
	.D(tdata_in[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[9]  (
	.Q(infopipe_data_trainer[9]),
	.D(tdata_in[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[10]  (
	.Q(infopipe_data_trainer[10]),
	.D(tdata_in[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[11]  (
	.Q(infopipe_data_trainer[11]),
	.D(tdata_in[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[12]  (
	.Q(infopipe_data_trainer[12]),
	.D(tdata_in[12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[13]  (
	.Q(infopipe_data_trainer[13]),
	.D(tdata_in[13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[14]  (
	.Q(infopipe_data_trainer[14]),
	.D(tdata_in[14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[15]  (
	.Q(infopipe_data_trainer[15]),
	.D(tdata_in[15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[16]  (
	.Q(infopipe_data_trainer[16]),
	.D(tdata_in[16]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[17]  (
	.Q(infopipe_data_trainer[17]),
	.D(tdata_in[17]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[18]  (
	.Q(infopipe_data_trainer[18]),
	.D(tdata_in[18]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[19]  (
	.Q(infopipe_data_trainer[19]),
	.D(tdata_in[19]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[20]  (
	.Q(infopipe_data_trainer[20]),
	.D(tdata_in[20]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[21]  (
	.Q(infopipe_data_trainer[21]),
	.D(tdata_in[21]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[22]  (
	.Q(infopipe_data_trainer[22]),
	.D(tdata_in[22]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[23]  (
	.Q(infopipe_data_trainer[23]),
	.D(tdata_in[23]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[24]  (
	.Q(infopipe_data_trainer[24]),
	.D(tdata_in[24]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[25]  (
	.Q(infopipe_data_trainer[25]),
	.D(tdata_in[25]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[26]  (
	.Q(infopipe_data_trainer[26]),
	.D(tdata_in[26]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[27]  (
	.Q(infopipe_data_trainer[27]),
	.D(tdata_in[27]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[28]  (
	.Q(infopipe_data_trainer[28]),
	.D(tdata_in[28]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[29]  (
	.Q(infopipe_data_trainer[29]),
	.D(tdata_in[29]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[30]  (
	.Q(infopipe_data_trainer[30]),
	.D(tdata_in[30]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[31]  (
	.Q(infopipe_data_trainer[31]),
	.D(tdata_in[31]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[32]  (
	.Q(infopipe_data_trainer[32]),
	.D(tdata_in[32]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[33]  (
	.Q(infopipe_data_trainer[33]),
	.D(tdata_in[33]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[34]  (
	.Q(infopipe_data_trainer[34]),
	.D(tdata_in[34]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[35]  (
	.Q(infopipe_data_trainer[35]),
	.D(tdata_in[35]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[36]  (
	.Q(infopipe_data_trainer[36]),
	.D(tdata_in[36]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[37]  (
	.Q(infopipe_data_trainer[37]),
	.D(tdata_in[37]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[38]  (
	.Q(infopipe_data_trainer[38]),
	.D(tdata_in[38]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[39]  (
	.Q(infopipe_data_trainer[39]),
	.D(tdata_in[39]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[40]  (
	.Q(infopipe_data_trainer[40]),
	.D(tdata_in[40]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[41]  (
	.Q(infopipe_data_trainer[41]),
	.D(tdata_in[41]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[42]  (
	.Q(infopipe_data_trainer[42]),
	.D(tdata_in[42]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[43]  (
	.Q(infopipe_data_trainer[43]),
	.D(tdata_in[43]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[44]  (
	.Q(infopipe_data_trainer[44]),
	.D(tdata_in[44]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[45]  (
	.Q(infopipe_data_trainer[45]),
	.D(tdata_in[45]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[46]  (
	.Q(infopipe_data_trainer[46]),
	.D(tdata_in[46]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[47]  (
	.Q(infopipe_data_trainer[47]),
	.D(tdata_in[47]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2590
  FDR \infopipe_rcv_inst.infopipe_empty_out_Z  (
	.Q(infopipe_empty_out),
	.D(\infopipe_rcv_inst.infopipe_empty_out_2 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[0]  (
	.Q(operand[3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[1]  (
	.Q(operand[7]),
	.D(operand[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[2]  (
	.Q(operand[11]),
	.D(operand[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[3]  (
	.Q(operand[15]),
	.D(operand[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[4]  (
	.Q(command[3]),
	.D(operand[15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[5]  (
	.Q(command[7]),
	.D(command[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[6]  (
	.Q(command[11]),
	.D(command[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[7]  (
	.Q(command[15]),
	.D(command[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[8]  (
	.Q(address[3]),
	.D(command[15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[9]  (
	.Q(address[7]),
	.D(address[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[10]  (
	.Q(address[11]),
	.D(address[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[11]  (
	.Q(address[15]),
	.D(address[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.D(infopipe_data_in[3]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[0]  (
	.Q(operand[2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[1]  (
	.Q(operand[6]),
	.D(operand[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[2]  (
	.Q(operand[10]),
	.D(operand[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[3]  (
	.Q(operand[14]),
	.D(operand[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[4]  (
	.Q(command[2]),
	.D(operand[14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[5]  (
	.Q(command[6]),
	.D(command[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[6]  (
	.Q(command[10]),
	.D(command[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[7]  (
	.Q(command[14]),
	.D(command[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[8]  (
	.Q(address[2]),
	.D(command[14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[9]  (
	.Q(address[6]),
	.D(address[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[10]  (
	.Q(address[10]),
	.D(address[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[11]  (
	.Q(address[14]),
	.D(address[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.D(infopipe_data_in[2]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[0]  (
	.Q(operand[1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[1]  (
	.Q(operand[5]),
	.D(operand[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[2]  (
	.Q(operand[9]),
	.D(operand[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[3]  (
	.Q(operand[13]),
	.D(operand[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[4]  (
	.Q(command[1]),
	.D(operand[13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[5]  (
	.Q(command[5]),
	.D(command[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[6]  (
	.Q(command[9]),
	.D(command[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[7]  (
	.Q(command[13]),
	.D(command[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[8]  (
	.Q(address[1]),
	.D(command[13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[9]  (
	.Q(address[5]),
	.D(address[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[10]  (
	.Q(address[9]),
	.D(address[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[11]  (
	.Q(address[13]),
	.D(address[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.D(infopipe_data_in[1]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[0]  (
	.Q(operand[0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[1]  (
	.Q(operand[4]),
	.D(operand[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[2]  (
	.Q(operand[8]),
	.D(operand[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[3]  (
	.Q(operand[12]),
	.D(operand[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[4]  (
	.Q(command[0]),
	.D(operand[12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[5]  (
	.Q(command[4]),
	.D(command[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[6]  (
	.Q(command[8]),
	.D(command[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[7]  (
	.Q(command[12]),
	.D(command[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[8]  (
	.Q(address[0]),
	.D(command[12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[9]  (
	.Q(address[4]),
	.D(address[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[10]  (
	.Q(address[8]),
	.D(address[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[11]  (
	.Q(address[12]),
	.D(address[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.D(infopipe_data_in[0]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2431
(* ASYNC_REG="TRUE" *)  FDR \ssc_detector.clkin_div_sync2_Z  (
	.Q(\ssc_detector.clkin_div_sync2 ),
	.D(\ssc_detector.clkin_div ),
	.C(infopipe_clk),
	.R(reset_in)
);
// @225:2431
(* ASYNC_REG="TRUE" *)  FDR \ssc_detector.clkin_div_sync_Z  (
	.Q(\ssc_detector.clkin_div_sync ),
	.D(\ssc_detector.clkin_div_sync1 ),
	.C(infopipe_clk),
	.R(reset_in)
);
// @225:2431
(* ASYNC_REG="TRUE" *)  FDR \ssc_detector.clkin_div_sync1_Z  (
	.Q(\ssc_detector.clkin_div_sync1 ),
	.D(\ssc_detector.clkin_div_sync2 ),
	.C(infopipe_clk),
	.R(reset_in)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[3]  (
	.Q(infopipe_data_out[3]),
	.D(infopipe_data_out_0_sqmuxa_set),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[2]  (
	.Q(infopipe_data_out[2]),
	.D(infopipe_data_out_0_sqmuxa_set_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[1]  (
	.Q(infopipe_data_out[1]),
	.D(infopipe_data_out_0_sqmuxa_set_1),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[0]  (
	.Q(infopipe_data_out[0]),
	.D(infopipe_data_out_0_sqmuxa_set_2),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \state_sending_flags_Z[0]  (
	.Q(state_sending_flags[0]),
	.D(state_sending_flagsc_i),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_ready_out_Z  (
	.Q(infopipe_ready_arbiter),
	.D(\infopipe_arbiter_inst.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.data_sent_out_Z  (
	.Q(infopipe_send_ack_arbiter),
	.D(\infopipe_snd_inst.data_sent_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2961
  LUT5 training_disabled_e (
	.I0(disable_output),
	.I1(command[0]),
	.I2(command[1]),
	.I3(infopipe_reset),
	.I4(N_65),
	.O(training_disabled_0)
);
defparam training_disabled_e.INIT=32'hAAAAAA8E;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I2(N_403),
	.I3(N_407),
	.I4(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I5(N_253),
	.O(infopipe_data_out_0_sqmuxa_set)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set .INIT=64'hFDECFFFFFDECCCCC;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_0  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I2(N_402),
	.I3(N_406),
	.I4(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I5(N_252),
	.O(infopipe_data_out_0_sqmuxa_set_0)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_0 .INIT=64'hFDECFFFFFDECCCCC;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_1  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(N_401),
	.I2(N_405),
	.I3(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I4(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I5(N_251),
	.O(infopipe_data_out_0_sqmuxa_set_1)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_1 .INIT=64'hFFD8FFFFFFD8FF00;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_2  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(N_400),
	.I2(N_404),
	.I3(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I4(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I5(N_250),
	.O(infopipe_data_out_0_sqmuxa_set_2)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_2 .INIT=64'hFFD8FFFFFFD8FF00;
  LUT6 \ssc_detector.clkin_div_1_sqmuxa_i_cZ  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_8),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_div_1_sqmuxa_i )
);
defparam \ssc_detector.clkin_div_1_sqmuxa_i_cZ .INIT=64'hFFFFEAAAAAAAAAAA;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_10[0]  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.sndcnt [3]),
	.I2(\infopipe_snd_inst.sndcnt [1]),
	.I3(infopipe_data_arbiter[8]),
	.I4(CO0_2),
	.I5(N_239),
	.O(N_250)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[0] .INIT=64'hFFF7FFFF08000000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_10[1]  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.sndcnt [3]),
	.I3(CO0_2),
	.I4(infopipe_data_arbiter[9]),
	.I5(N_240),
	.O(N_251)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[1] .INIT=64'hFFFFDFFF20000000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_10[2]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(\infopipe_snd_inst.sndcnt [3]),
	.I3(infopipe_data_arbiter[10]),
	.I4(CO0_2),
	.I5(N_241),
	.O(N_252)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[2] .INIT=64'hFFBFFFFF40000000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_10[3]  (
	.I0(infopipe_data_arbiter[11]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.state [0]),
	.I3(\infopipe_snd_inst.sndcnt [3]),
	.I4(CO0_2),
	.I5(N_242),
	.O(N_253)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[3] .INIT=64'hEFFFFFFF20000000;
// @225:2704
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.N_373_i  (
	.I0(infopipe_ready_flags),
	.I1(req_done_out),
	.I2(infopipe_ready_remote),
	.I3(N_180_mux),
	.O(N_373_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_373_i .INIT=16'h0DFF;
// @225:2468
  LUT5 \ssc_detector.un7_ac0_9_cZ  (
	.I0(\ssc_detector.un7_ac0_8 ),
	.I1(\ssc_detector.un7_ac0_6 ),
	.I2(\ssc_detector.un7_c2 ),
	.I3(\ssc_detector.un7_ac0_4 ),
	.I4(\ssc_detector.un7_axb5 ),
	.O(\ssc_detector.un7_ac0_9 )
);
defparam \ssc_detector.un7_ac0_9_cZ .INIT=32'hFFFE0000;
// @225:2467
  LUT5 \ssc_detector.un1_clkin_pulse_interval_c5_cZ  (
	.I0(\ssc_detector.un7_ac0_8 ),
	.I1(\ssc_detector.un7_axb0 ),
	.I2(\ssc_detector.un7_c2 ),
	.I3(\ssc_detector.un7_ac0_6 ),
	.I4(\ssc_detector.un7_ac0_4 ),
	.O(\ssc_detector.un1_clkin_pulse_interval_c5 )
);
defparam \ssc_detector.un1_clkin_pulse_interval_c5_cZ .INIT=32'h57FFFFFF;
// @225:2969
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_0 ),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_2 ),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_3 ),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_4 ),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_1 ),
	.I5(N_427),
	.O(N_65)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0 .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2962
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3  (
	.I0(command[1]),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_2 ),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_1 ),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_0 ),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_1_4 ),
	.I5(N_427),
	.O(cmd_send_flags_5)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3 .INIT=64'h0000000080000000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[0]  (
	.I0(infopipe_data_arbiter[4]),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(\infopipe_snd_inst.sndcnt [1]),
	.I3(infopipe_data_arbiter[12]),
	.I4(infopipe_data_arbiter[0]),
	.I5(un1_sndcnt_c4),
	.O(N_239)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[0] .INIT=64'h8C808C80CCCC0000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[1]  (
	.I0(infopipe_data_arbiter[5]),
	.I1(infopipe_data_arbiter[1]),
	.I2(\infopipe_snd_inst.sndcnt [1]),
	.I3(infopipe_data_arbiter[13]),
	.I4(\infopipe_snd_inst.state [0]),
	.I5(un1_sndcnt_c4),
	.O(N_240)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[1] .INIT=64'hAFA00000CCCC0000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[2]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(infopipe_data_arbiter[2]),
	.I2(infopipe_data_arbiter[14]),
	.I3(\infopipe_snd_inst.state [0]),
	.I4(infopipe_data_arbiter[6]),
	.I5(un1_sndcnt_c4),
	.O(N_241)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[2] .INIT=64'hFA005000CC00CC00;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[3]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(infopipe_data_arbiter[15]),
	.I2(infopipe_data_arbiter[7]),
	.I3(\infopipe_snd_inst.state [0]),
	.I4(infopipe_data_arbiter[3]),
	.I5(un1_sndcnt_c4),
	.O(N_242)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[3] .INIT=64'hE400E400FF000000;
  LUT4 \infopipe_latch_trainer.data_ready_out_e  (
	.I0(tdatardy_local_2),
	.I1(tdatardy_local),
	.I2(req_done_out),
	.I3(infopipe_send_ack_set[1]),
	.O(\infopipe_latch_trainer.data_ready_out )
);
defparam \infopipe_latch_trainer.data_ready_out_e .INIT=16'hE4F4;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_425_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_flags[0]),
	.I2(operand[2]),
	.I3(infopipe_data_trainer[2]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_425_i)
);
defparam \infopipe_arbiter_inst.N_425_i .INIT=32'hEE44FA50;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_424_i  (
	.I0(infopipe_data_trainer[3]),
	.I1(operand[3]),
	.I2(infopipe_data_flags[0]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_424_i)
);
defparam \infopipe_arbiter_inst.N_424_i .INIT=32'hAAF0AACC;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_423_i  (
	.I0(operand[4]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_flags[0]),
	.I3(infopipe_data_trainer[4]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_423_i)
);
defparam \infopipe_arbiter_inst.N_423_i .INIT=32'hFF00E2E2;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_25_i  (
	.I0(infopipe_data_trainer[5]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(operand[5]),
	.I3(infopipe_data_flags[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_25_i)
);
defparam \infopipe_arbiter_inst.N_25_i .INIT=32'hAAAAFC30;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_422_i  (
	.I0(infopipe_data_trainer[6]),
	.I1(infopipe_data_flags[0]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(operand[6]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_422_i)
);
defparam \infopipe_arbiter_inst.N_422_i .INIT=32'hACACAFA0;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_21_i  (
	.I0(infopipe_data_trainer[7]),
	.I1(infopipe_data_flags[0]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(operand[7]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_21_i)
);
defparam \infopipe_arbiter_inst.N_21_i .INIT=32'hACACAFA0;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_19_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_flags[0]),
	.I2(infopipe_data_trainer[8]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(operand[8]),
	.O(N_19_i)
);
defparam \infopipe_arbiter_inst.N_19_i .INIT=32'hE4F5E4A0;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_421_i  (
	.I0(infopipe_data_flags[0]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(operand[9]),
	.I3(infopipe_data_trainer[9]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_421_i)
);
defparam \infopipe_arbiter_inst.N_421_i .INIT=32'hEE22FC30;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_15_i  (
	.I0(operand[10]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_trainer[10]),
	.I3(infopipe_data_flags[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_15_i)
);
defparam \infopipe_arbiter_inst.N_15_i .INIT=32'hF0F0EE22;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_420_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[11]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(operand[11]),
	.I4(infopipe_data_flags[0]),
	.O(N_420_i)
);
defparam \infopipe_arbiter_inst.N_420_i .INIT=32'hCFCAC5C0;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_419_i  (
	.I0(operand[12]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[0]),
	.I4(infopipe_data_trainer[12]),
	.O(N_419_i)
);
defparam \infopipe_arbiter_inst.N_419_i .INIT=32'hFEF20E02;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_418_i  (
	.I0(operand[13]),
	.I1(infopipe_data_flags[0]),
	.I2(infopipe_data_trainer[13]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_418_i)
);
defparam \infopipe_arbiter_inst.N_418_i .INIT=32'hF0F0CCAA;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_7_i  (
	.I0(infopipe_data_flags[0]),
	.I1(operand[14]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_trainer[14]),
	.O(N_7_i)
);
defparam \infopipe_arbiter_inst.N_7_i .INIT=32'hFAFC0A0C;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_5_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(operand[15]),
	.I2(infopipe_data_flags[0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_trainer[15]),
	.O(N_5_i)
);
defparam \infopipe_arbiter_inst.N_5_i .INIT=32'hFAEE5044;
  LUT6 state_sending_flagsc_i_cZ (
	.I0(cmd_send_flags),
	.I1(state_sending_flags[1]),
	.I2(state_sending_flags[0]),
	.I3(channel_flags_id[1]),
	.I4(channel_flags_id[0]),
	.I5(infopipe_send_ack_flags),
	.O(state_sending_flagsc_i)
);
defparam state_sending_flagsc_i_cZ.INIT=64'h0E3E3E3EF2F2F2F2;
  LUT6 \ssc_detector.clkin_pulse_intervallde  (
	.I0(\ssc_detector.un7_ac0_4 ),
	.I1(\ssc_detector.un7_c2 ),
	.I2(\ssc_detector.un7_ac0_6 ),
	.I3(\ssc_detector.un7_ac0_8 ),
	.I4(\ssc_detector.un7_axb5 ),
	.I5(\ssc_detector.clkin_pulse_interval ),
	.O(\ssc_detector.clkin_pulse_intervale )
);
defparam \ssc_detector.clkin_pulse_intervallde .INIT=64'h0001FFFFFFFFFFFF;
// @225:2962
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3  (
	.I0(address[1]),
	.I1(address[0]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_1 ),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_0 ),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_2 ),
	.I5(infopipe_ready_remote),
	.O(N_427)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3 .INIT=64'hFFFFFFF7FFFFFFFF;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_177_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[32]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[32]),
	.I4(address[0]),
	.O(N_177_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_177_mux_i .INIT=32'hCFC5CAC0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_176_mux_i  (
	.I0(address[1]),
	.I1(infopipe_data_flags[33]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[33]),
	.O(N_176_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_176_mux_i .INIT=32'hFFCA00CA;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_175_mux_i  (
	.I0(infopipe_data_flags[34]),
	.I1(infopipe_data_trainer[34]),
	.I2(address[2]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_175_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_175_mux_i .INIT=32'hCCAACCF0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_174_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_flags[35]),
	.I2(infopipe_data_trainer[35]),
	.I3(address[3]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_174_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_174_mux_i .INIT=32'hE4E4F5A0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_173_mux_i  (
	.I0(infopipe_data_flags[36]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(address[4]),
	.I4(infopipe_data_trainer[36]),
	.O(N_173_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_173_mux_i .INIT=32'hFBF80B08;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_172_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(address[5]),
	.I2(infopipe_data_trainer[37]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_flags[37]),
	.O(N_172_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_172_mux_i .INIT=32'hF0EEF044;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_171_mux_i  (
	.I0(infopipe_data_trainer[38]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_flags[0]),
	.I3(address[6]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_171_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_171_mux_i .INIT=32'hAAAAF3C0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_170_mux_i  (
	.I0(infopipe_data_flags[0]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(infopipe_data_trainer[39]),
	.I3(address[7]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_170_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_170_mux_i .INIT=32'hE2E2F3C0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_169_mux_i  (
	.I0(address[8]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_trainer[40]),
	.I3(infopipe_data_flags[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_169_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_169_mux_i .INIT=32'hF0F0EE22;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_168_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_flags[0]),
	.I2(address[9]),
	.I3(infopipe_data_trainer[41]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_168_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_168_mux_i .INIT=32'hEE44FA50;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_167_mux_i  (
	.I0(infopipe_data_flags[0]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(address[10]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_trainer[42]),
	.O(N_167_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_167_mux_i .INIT=32'hEEFC2230;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_166_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_flags[0]),
	.I2(address[11]),
	.I3(infopipe_data_trainer[43]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_166_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_166_mux_i .INIT=32'hEE44FA50;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_165_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[44]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[0]),
	.I4(address[12]),
	.O(N_165_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_165_mux_i .INIT=32'hCFC5CAC0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_164_mux_i  (
	.I0(address[13]),
	.I1(infopipe_data_flags[0]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_trainer[45]),
	.O(N_164_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_164_mux_i .INIT=32'hFCFA0C0A;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_163_mux_i  (
	.I0(infopipe_data_trainer[46]),
	.I1(infopipe_data_flags[0]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(address[14]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_163_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_163_mux_i .INIT=32'hACACAFA0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_162_mux_i  (
	.I0(infopipe_data_trainer[47]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(infopipe_data_flags[0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(address[15]),
	.O(N_162_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_162_mux_i .INIT=32'hB8BBB888;
// @225:2883
  LUT4 N_10_mux_i_cZ (
	.I0(disable_output),
	.I1(i2_i),
	.I2(ssc_start_latched),
	.I3(\ssc_detector.clkin_period_error ),
	.O(N_10_mux_i)
);
defparam N_10_mux_i_cZ.INIT=16'hFFBF;
// @225:2645
  LUT4 \infopipe_snd_inst.un1_sndcnt_c4  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(CO0_2),
	.I2(\infopipe_snd_inst.sndcnt [3]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.O(un1_sndcnt_c4)
);
defparam \infopipe_snd_inst.un1_sndcnt_c4 .INIT=16'h1F5F;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I1(CO0_4),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.O(un1_rcvcnt_c4_2)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.un1_rcvcnt_c4 .INIT=16'h15FF;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[2].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I2(CO0_5),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.O(un1_rcvcnt_c4_1)
);
defparam \infopipe_rcv_inst.BIT[2].RCV.un1_rcvcnt_c4 .INIT=16'h337F;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[1].RCV.un1_rcvcnt_c4  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.O(un1_rcvcnt_c4_0)
);
defparam \infopipe_rcv_inst.BIT[1].RCV.un1_rcvcnt_c4 .INIT=16'h1F3F;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I2(CO0_7),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.O(un1_rcvcnt_c4)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.un1_rcvcnt_c4 .INIT=16'h3777;
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.m16  (
	.I0(infopipe_send_ack_flags),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(infopipe_send_ack_set[1]),
	.I3(infopipe_send_ack_set[0]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.I5(infopipe_reset),
	.O(N_180_mux)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.m16 .INIT=64'h0000000000040000;
// @225:2962
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_1_4_cZ  (
	.I0(operand[0]),
	.I1(command[15]),
	.I2(command[12]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_3_2 ),
	.I4(command[14]),
	.I5(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_4 ),
	.O(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_1_4 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_1_4_cZ .INIT=64'h8000000000000000;
// @225:2704
  LUT4 \infopipe_arbiter_inst.current_set_4_sqmuxa_i_cZ  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.I3(infopipe_reset),
	.O(\infopipe_arbiter_inst.current_set_4_sqmuxa_i )
);
defparam \infopipe_arbiter_inst.current_set_4_sqmuxa_i_cZ .INIT=16'hFFF8;
// @225:2915
  LUT5 \infopipe_arbiter_inst.un1_flags_channels_in_3[0]  (
	.I0(disable_output),
	.I1(flags_channels_in[4]),
	.I2(flags_channels_in[5]),
	.I3(flags_channels_in[6]),
	.I4(flags_channels_in[7]),
	.O(flags_out[0])
);
defparam \infopipe_arbiter_inst.un1_flags_channels_in_3[0] .INIT=32'h55555554;
// @225:2916
  LUT5 \infopipe_arbiter_inst.un1_flags_channels_in_4[0]  (
	.I0(disable_output),
	.I1(flags_channels_in[8]),
	.I2(flags_channels_in[9]),
	.I3(flags_channels_in[10]),
	.I4(flags_channels_in[11]),
	.O(flags_out[1])
);
defparam \infopipe_arbiter_inst.un1_flags_channels_in_4[0] .INIT=32'h55555554;
// @225:2917
  LUT5 \infopipe_arbiter_inst.un1_flags_channels_in_5[0]  (
	.I0(disable_output),
	.I1(flags_channels_in[12]),
	.I2(flags_channels_in[13]),
	.I3(flags_channels_in[14]),
	.I4(flags_channels_in[15]),
	.O(flags_out[2])
);
defparam \infopipe_arbiter_inst.un1_flags_channels_in_5[0] .INIT=32'h55555554;
// @225:3012
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.flags_erd_error_pmux_3  (
	.I0(flags_channels_in[4]),
	.I1(flags_channels_in[5]),
	.I2(flags_channels_in[6]),
	.I3(flags_channels_in[7]),
	.I4(channel_flags_id[0]),
	.I5(channel_flags_id[1]),
	.O(flags_erd_error_pmux)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.flags_erd_error_pmux_3 .INIT=64'hFF00F0F0CCCCAAAA;
// @225:3013
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.flags_stb_error_pmux_3  (
	.I0(flags_channels_in[8]),
	.I1(flags_channels_in[9]),
	.I2(flags_channels_in[10]),
	.I3(flags_channels_in[11]),
	.I4(channel_flags_id[1]),
	.I5(channel_flags_id[0]),
	.O(flags_stb_error_pmux)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.flags_stb_error_pmux_3 .INIT=64'hFF00CCCCF0F0AAAA;
// @225:3014
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.flags_stw_error_pmux_3  (
	.I0(flags_channels_in[12]),
	.I1(flags_channels_in[13]),
	.I2(flags_channels_in[14]),
	.I3(flags_channels_in[15]),
	.I4(channel_flags_id[1]),
	.I5(channel_flags_id[0]),
	.O(flags_stw_error_pmux)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.flags_stw_error_pmux_3 .INIT=64'hFF00CCCCF0F0AAAA;
// @225:3011
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.flags_word_done_pmux_3  (
	.I0(flags_channels_in[0]),
	.I1(flags_channels_in[1]),
	.I2(flags_channels_in[2]),
	.I3(flags_channels_in[3]),
	.I4(channel_flags_id[1]),
	.I5(channel_flags_id[0]),
	.O(flags_word_done_pmux)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.flags_word_done_pmux_3 .INIT=64'hFF00CCCCF0F0AAAA;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[0]  (
	.I0(CO0_2),
	.I1(infopipe_data_arbiter[24]),
	.I2(infopipe_data_arbiter[20]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(infopipe_data_arbiter[28]),
	.I5(infopipe_data_arbiter[16]),
	.O(N_400)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[0] .INIT=64'hFADDFA8850DD5088;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[1]  (
	.I0(infopipe_data_arbiter[29]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(infopipe_data_arbiter[25]),
	.I3(infopipe_data_arbiter[21]),
	.I4(infopipe_data_arbiter[17]),
	.I5(CO0_2),
	.O(N_401)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[1] .INIT=64'hFCFC3030EE22EE22;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[2]  (
	.I0(infopipe_data_arbiter[30]),
	.I1(infopipe_data_arbiter[22]),
	.I2(infopipe_data_arbiter[18]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(infopipe_data_arbiter[26]),
	.I5(CO0_2),
	.O(N_402)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[2] .INIT=64'hF0FFF000CCAACCAA;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[3]  (
	.I0(infopipe_data_arbiter[23]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(infopipe_data_arbiter[27]),
	.I3(infopipe_data_arbiter[19]),
	.I4(CO0_2),
	.I5(infopipe_data_arbiter[31]),
	.O(N_403)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[3] .INIT=64'hFC30BBBBFC308888;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[0]  (
	.I0(infopipe_data_arbiter[36]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(infopipe_data_arbiter[32]),
	.I3(infopipe_data_arbiter[44]),
	.I4(CO0_2),
	.I5(infopipe_data_arbiter[40]),
	.O(N_404)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[0] .INIT=64'hF3F3BB88C0C0BB88;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[1]  (
	.I0(infopipe_data_arbiter[41]),
	.I1(infopipe_data_arbiter[37]),
	.I2(infopipe_data_arbiter[33]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(CO0_2),
	.I5(infopipe_data_arbiter[45]),
	.O(N_405)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[1] .INIT=64'hF0AACCFFF0AACC00;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[2]  (
	.I0(infopipe_data_arbiter[46]),
	.I1(infopipe_data_arbiter[38]),
	.I2(infopipe_data_arbiter[34]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(infopipe_data_arbiter[42]),
	.I5(CO0_2),
	.O(N_406)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[2] .INIT=64'hF0FFF000CCAACCAA;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[3]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(infopipe_data_arbiter[35]),
	.I2(infopipe_data_arbiter[47]),
	.I3(CO0_2),
	.I4(infopipe_data_arbiter[43]),
	.I5(infopipe_data_arbiter[39]),
	.O(N_407)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[3] .INIT=64'hDDFA88FADD508850;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[0]  (
	.I0(infopipe_data_flags[0]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(operand[0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_trainer[0]),
	.O(\infopipe_arbiter_inst.data_out_4 [0])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[0] .INIT=32'hEEFC2230;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[1]  (
	.I0(infopipe_data_flags[0]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(infopipe_data_trainer[1]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(operand[1]),
	.O(\infopipe_arbiter_inst.data_out_4 [1])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[1] .INIT=32'hE2F3E2C0;
  LUT5 \infopipe_arbiter_inst.data_out_4[2]  (
	.I0(infopipe_data_flags[0]),
	.I1(command[1]),
	.I2(infopipe_data_trainer[17]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.data_out_4 [17])
);
defparam \infopipe_arbiter_inst.data_out_4[2] .INIT=32'hF0AAF0CC;
  LUT5 \infopipe_arbiter_inst.data_out_4[3]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_flags[0]),
	.I2(infopipe_data_trainer[18]),
	.I3(command[2]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.data_out_4 [18])
);
defparam \infopipe_arbiter_inst.data_out_4[3] .INIT=32'hE4E4F5A0;
  LUT5 \infopipe_arbiter_inst.data_out_4[4]  (
	.I0(infopipe_data_trainer[19]),
	.I1(infopipe_data_flags[0]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(command[3]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.data_out_4 [19])
);
defparam \infopipe_arbiter_inst.data_out_4[4] .INIT=32'hACACAFA0;
  LUT5 \infopipe_arbiter_inst.data_out_4[5]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[20]),
	.I2(command[4]),
	.I3(infopipe_data_flags[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [20])
);
defparam \infopipe_arbiter_inst.data_out_4[5] .INIT=32'hCCCCFA50;
  LUT5 \infopipe_arbiter_inst.data_out_4[6]  (
	.I0(infopipe_data_flags[0]),
	.I1(command[5]),
	.I2(infopipe_data_trainer[21]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.data_out_4 [21])
);
defparam \infopipe_arbiter_inst.data_out_4[6] .INIT=32'hF0AAF0CC;
  LUT5 \infopipe_arbiter_inst.data_out_4[7]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_flags[0]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(command[6]),
	.I4(infopipe_data_trainer[22]),
	.O(\infopipe_arbiter_inst.data_out_4 [22])
);
defparam \infopipe_arbiter_inst.data_out_4[7] .INIT=32'hEFEA4540;
  LUT5 \infopipe_arbiter_inst.data_out_4[8]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(command[7]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_trainer[23]),
	.I4(infopipe_data_flags[0]),
	.O(\infopipe_arbiter_inst.data_out_4 [23])
);
defparam \infopipe_arbiter_inst.data_out_4[8] .INIT=32'hFE0EF404;
  LUT5 \infopipe_arbiter_inst.data_out_4[9]  (
	.I0(infopipe_data_flags[24]),
	.I1(command[8]),
	.I2(infopipe_data_trainer[24]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [24])
);
defparam \infopipe_arbiter_inst.data_out_4[9] .INIT=32'hF0F0AACC;
  LUT5 \infopipe_arbiter_inst.data_out_4[10]  (
	.I0(infopipe_data_trainer[25]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[25]),
	.I4(command[9]),
	.O(\infopipe_arbiter_inst.data_out_4 [25])
);
defparam \infopipe_arbiter_inst.data_out_4[10] .INIT=32'hAFA3ACA0;
  LUT5 \infopipe_arbiter_inst.data_out_4[11]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(command[10]),
	.I2(infopipe_data_flags[26]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_trainer[26]),
	.O(\infopipe_arbiter_inst.data_out_4 [26])
);
defparam \infopipe_arbiter_inst.data_out_4[11] .INIT=32'hFAEE5044;
  LUT5 \infopipe_arbiter_inst.data_out_4[12]  (
	.I0(infopipe_data_flags[27]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(command[11]),
	.I3(infopipe_data_trainer[27]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [27])
);
defparam \infopipe_arbiter_inst.data_out_4[12] .INIT=32'hFF00B8B8;
  LUT5 \infopipe_arbiter_inst.data_out_4[13]  (
	.I0(infopipe_data_trainer[28]),
	.I1(command[12]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[28]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.data_out_4 [28])
);
defparam \infopipe_arbiter_inst.data_out_4[13] .INIT=32'hAFA0ACAC;
  LUT5 \infopipe_arbiter_inst.data_out_4[14]  (
	.I0(infopipe_data_flags[29]),
	.I1(infopipe_data_trainer[29]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(command[13]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.data_out_4 [29])
);
defparam \infopipe_arbiter_inst.data_out_4[14] .INIT=32'hCACACFC0;
  LUT5 \infopipe_arbiter_inst.data_out_4[15]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_trainer[30]),
	.I3(infopipe_data_flags[30]),
	.I4(command[14]),
	.O(\infopipe_arbiter_inst.data_out_4 [30])
);
defparam \infopipe_arbiter_inst.data_out_4[15] .INIT=32'hF5B1E4A0;
  LUT5 \infopipe_arbiter_inst.data_out_4_1[16]  (
	.I0(infopipe_data_flags[31]),
	.I1(command[15]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[31]),
	.O(\infopipe_arbiter_inst.data_out_4 [31])
);
defparam \infopipe_arbiter_inst.data_out_4_1[16] .INIT=32'hFFAC00AC;
// @225:2632
  LUT4 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_cZ  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(infopipe_ready_arbiter),
	.I2(\infopipe_snd_inst.state [1]),
	.I3(\infopipe_snd_inst.infopipe_empty_local ),
	.O(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa )
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_cZ .INIT=16'h0400;
// @225:2962
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_0_cZ  (
	.I0(infopipe_ready_remote_p),
	.I1(address[13]),
	.I2(address[14]),
	.I3(address[12]),
	.I4(address[15]),
	.I5(operand[3]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_0_cZ .INIT=64'hBFFFFFFFFFFFFFFF;
// @225:2962
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_1_cZ  (
	.I0(address[11]),
	.I1(address[7]),
	.I2(address[6]),
	.I3(address[9]),
	.I4(address[10]),
	.I5(address[8]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_1 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_1_cZ .INIT=64'h7FFFFFFFFFFFFFFF;
// @225:2962
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_0_cZ  (
	.I0(operand[6]),
	.I1(operand[10]),
	.I2(operand[13]),
	.I3(operand[9]),
	.I4(operand[8]),
	.I5(operand[11]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_0_cZ .INIT=64'h8000000000000000;
// @225:2962
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_1_cZ  (
	.I0(operand[2]),
	.I1(operand[5]),
	.I2(operand[14]),
	.I3(operand[4]),
	.I4(operand[7]),
	.I5(operand[15]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_1 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_1_cZ .INIT=64'h8000000000000000;
// @225:2962
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_2_cZ  (
	.I0(command[7]),
	.I1(operand[12]),
	.I2(command[6]),
	.I3(command[4]),
	.I4(command[5]),
	.I5(command[2]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_2 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_2_cZ .INIT=64'h8000000000000000;
// @225:2962
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_4_cZ  (
	.I0(command[0]),
	.I1(command[9]),
	.I2(command[10]),
	.I3(command[11]),
	.I4(command[8]),
	.I5(command[13]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_4 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_4_cZ .INIT=64'h8000000000000000;
// @225:2969
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_0_cZ  (
	.I0(operand[13]),
	.I1(command[11]),
	.I2(command[10]),
	.I3(command[15]),
	.I4(command[9]),
	.I5(command[8]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_0_cZ .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2969
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_1_cZ  (
	.I0(command[13]),
	.I1(command[12]),
	.I2(command[3]),
	.I3(command[2]),
	.I4(command[14]),
	.I5(operand[1]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_1 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_1_cZ .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2969
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_2_cZ  (
	.I0(operand[6]),
	.I1(operand[7]),
	.I2(operand[5]),
	.I3(operand[0]),
	.I4(operand[4]),
	.I5(operand[11]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_2 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_2_cZ .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2969
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_3_cZ  (
	.I0(operand[9]),
	.I1(command[7]),
	.I2(operand[10]),
	.I3(command[6]),
	.I4(operand[8]),
	.I5(command[5]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_3 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_3_cZ .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2969
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_4_cZ  (
	.I0(operand[12]),
	.I1(operand[15]),
	.I2(operand[2]),
	.I3(command[4]),
	.I4(operand[14]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_4 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.training_disabled_5_f0_i_o3_0_4_cZ .INIT=32'hFFFFFFFE;
// @225:2705
  LUT4 \infopipe_arbiter_inst.data_out_4_cZ[16]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(command[0]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_trainer[16]),
	.O(\infopipe_arbiter_inst.data_out_4 [16])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[16] .INIT=16'hF404;
// @225:2919
  LUT4 \infopipe_arbiter_inst.flag_tr_word  (
	.I0(disable_output),
	.I1(flags_trainer_in[1]),
	.I2(training_ctrl_rx_in),
	.I3(training_ctrl_tx_in[0]),
	.O(flags_out[4])
);
defparam \infopipe_arbiter_inst.flag_tr_word .INIT=16'hE444;
// @225:2905
  LUT2 N_4_mux_i_cZ (
	.I0(hold_done_flag7),
	.I1(training_done_in),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
// @225:3031
  LUT3 infopipe_ready_flags_4_cZ (
	.I0(infopipe_send_ack_flags),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.O(infopipe_ready_flags_4)
);
defparam infopipe_ready_flags_4_cZ.INIT=8'h54;
// @225:2643
  LUT3 \infopipe_snd_inst.infopipe_data_out_5_sn_m10  (
	.I0(\infopipe_snd_inst.sndcnt [3]),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.O(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux )
);
defparam \infopipe_snd_inst.infopipe_data_out_5_sn_m10 .INIT=8'hC4;
// @225:2711
  LUT2 \infopipe_rcv_inst.BIT[3].RCV.N_159_0_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.O(N_159_0_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_159_0_i .INIT=4'h7;
// @225:2704
  LUT3 \infopipe_arbiter_inst.data_ready_outc_cZ  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_arbiter_inst.data_ready_outc )
);
defparam \infopipe_arbiter_inst.data_ready_outc_cZ .INIT=8'h07;
// @225:2597
  LUT4 \infopipe_rcv_inst.data_ready_out  (
	.I0(\infopipe_rcv_inst.ready_bit [3]),
	.I1(\infopipe_rcv_inst.ready_bit [0]),
	.I2(\infopipe_rcv_inst.ready_bit [1]),
	.I3(\infopipe_rcv_inst.ready_bit [2]),
	.O(infopipe_ready_remote)
);
defparam \infopipe_rcv_inst.data_ready_out .INIT=16'h8000;
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.m24  (
	.I0(tdatardy_local_2),
	.I1(req_done_out),
	.I2(tdatardy_local),
	.O(\infopipe_latch_trainer.data_ready_out6 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.m24 .INIT=8'h10;
// @225:2594
  LUT4 \infopipe_rcv_inst.infopipe_empty_out_2_cZ  (
	.I0(\infopipe_rcv_inst.empty_bit [3]),
	.I1(\infopipe_rcv_inst.empty_bit [1]),
	.I2(\infopipe_rcv_inst.empty_bit [2]),
	.I3(\infopipe_rcv_inst.empty_bit [0]),
	.O(\infopipe_rcv_inst.infopipe_empty_out_2 )
);
defparam \infopipe_rcv_inst.infopipe_empty_out_2_cZ .INIT=16'h8000;
// @225:2962
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_2_cZ  (
	.I0(address[5]),
	.I1(address[2]),
	.I2(address[3]),
	.I3(address[4]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_2 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_o3_2_cZ .INIT=16'h7FFF;
// @225:2879
  LUT2 un1_training_ctrl_rx_in_cZ (
	.I0(training_ctrl_rx_in),
	.I1(ssc_start_latched),
	.O(un1_training_ctrl_rx_in)
);
defparam un1_training_ctrl_rx_in_cZ.INIT=4'hE;
// @225:2454
  LUT2 \ssc_detector.clkin_period_error_2_sqmuxa  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval )
);
defparam \ssc_detector.clkin_period_error_2_sqmuxa .INIT=4'h1;
// @225:3152
  LUT2 \un4_train_out[0]  (
	.I0(disable_output),
	.I1(training_ctrl_rx_in),
	.O(train_out)
);
defparam \un4_train_out[0] .INIT=4'h4;
// @225:2918
  LUT2 \infopipe_rcv_inst.BIT[3].RCV.un1_flags_trainer_in[0]  (
	.I0(disable_output),
	.I1(flags_trainer_in[0]),
	.O(flags_out[3])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.un1_flags_trainer_in[0] .INIT=4'h4;
// @225:2906
  LUT2 \infopipe_arbiter_inst.hold_done_flag7  (
	.I0(training_ctrl_tx_in[0]),
	.I1(training_ctrl_tx_in[1]),
	.O(hold_done_flag7)
);
defparam \infopipe_arbiter_inst.hold_done_flag7 .INIT=4'h4;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I1(infopipe_send_ack_set[0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc_cZ .INIT=4'h2;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I1(infopipe_send_ack_set[0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc_cZ .INIT=4'h2;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I1(infopipe_send_ack_set[0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc_cZ .INIT=4'h2;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc_cZ  (
	.I0(infopipe_send_ack_set[0]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc_cZ .INIT=4'h4;
// @225:2962
  LUT2 \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_3_2_cZ  (
	.I0(operand[1]),
	.I1(command[3]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_3_2 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.cmd_send_flags_5_0_a3_3_2_cZ .INIT=4'h8;
// @225:2920
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.flag_tr_done  (
	.I0(disable_output),
	.I1(flags_trainer_in[2]),
	.I2(hold_done_flag),
	.I3(training_ctrl_tx_in[0]),
	.I4(training_ctrl_tx_in[1]),
	.I5(training_done_in),
	.O(flags_out[5])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.flag_tr_done .INIT=64'hEEEEEEEEE4EEE4E4;
// @225:2514
  LUT6 \infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I2(CO0_5),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I4(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I5(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i_cZ .INIT=64'hFFFFFFFFAAFF80FF;
// @225:2625
  LUT5 \infopipe_snd_inst.data_sent_outc_cZ  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(\infopipe_snd_inst.sndcnt [3]),
	.I2(\infopipe_snd_inst.state [0]),
	.I3(CO0_2),
	.I4(\infopipe_snd_inst.sndcnt [2]),
	.O(\infopipe_snd_inst.data_sent_outc )
);
defparam \infopipe_snd_inst.data_sent_outc_cZ .INIT=32'hC0C08000;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_202_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_axb5 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [5])
);
defparam \ssc_detector.clkin_pulse_interval_202_m1 .INIT=8'h04;
// @225:2704
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.N_376_i  (
	.I0(\infopipe_rcv_inst.ready_bit [3]),
	.I1(\infopipe_rcv_inst.ready_bit [0]),
	.I2(req_done_out),
	.I3(\infopipe_rcv_inst.ready_bit [1]),
	.I4(\infopipe_rcv_inst.ready_bit [2]),
	.I5(N_180_mux),
	.O(N_376_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_376_i .INIT=64'h070F0F0FFFFFFFFF;
  FDR \infopipe_latch_trainer.data_ready_out_Z  (
	.Q(req_done_out),
	.D(\infopipe_latch_trainer.data_ready_out ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[5]  (
	.Q(\ssc_detector.un7_axb5 ),
	.D(\ssc_detector.clkin_pulse_interval_s [5]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[4]  (
	.Q(\ssc_detector.un7_ac0_8 ),
	.D(\ssc_detector.clkin_pulse_interval_s [4]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[3]  (
	.Q(\ssc_detector.un7_ac0_6 ),
	.D(\ssc_detector.clkin_pulse_interval_s [3]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[2]  (
	.Q(\ssc_detector.un7_ac0_4 ),
	.D(\ssc_detector.clkin_pulse_interval_s [2]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[1]  (
	.Q(\ssc_detector.un7_c2 ),
	.D(\ssc_detector.clkin_pulse_interval_s [1]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[0]  (
	.Q(\ssc_detector.un7_axb0 ),
	.D(\ssc_detector.clkin_pulse_interval_s [0]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[0]  (
	.Q(CO0_5),
	.D(CO0_5_i),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i )
);
// @225:2704
  FDE \infopipe_arbiter_inst.current_set_Z[1]  (
	.Q(\infopipe_arbiter_inst.current_set [1]),
	.D(N_376_i),
	.C(infopipe_clk),
	.CE(\infopipe_arbiter_inst.current_set_4_sqmuxa_i )
);
// @225:2704
  FDE \infopipe_arbiter_inst.current_set_Z[0]  (
	.Q(\infopipe_arbiter_inst.current_set [0]),
	.D(N_373_i),
	.C(infopipe_clk),
	.CE(\infopipe_arbiter_inst.current_set_4_sqmuxa_i )
);
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_201_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_ac0_8 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [4])
);
defparam \ssc_detector.clkin_pulse_interval_201_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_200_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_ac0_6 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [3])
);
defparam \ssc_detector.clkin_pulse_interval_200_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_199_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_ac0_4 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [2])
);
defparam \ssc_detector.clkin_pulse_interval_199_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_198_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_c2 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [1])
);
defparam \ssc_detector.clkin_pulse_interval_198_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_197_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_axb0 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [0])
);
defparam \ssc_detector.clkin_pulse_interval_197_m1 .INIT=8'h04;
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[1]  (
	.I0(flags_out[5]),
	.I1(state_sending_flags[1]),
	.I2(state_sending_flags[0]),
	.I3(flags_stb_error_pmux),
	.O(infopipe_data_flags_5_0[28])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[1] .INIT=16'hF8C8;
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[0]  (
	.I0(flags_out[4]),
	.I1(state_sending_flags[1]),
	.I2(state_sending_flags[0]),
	.I3(flags_stw_error_pmux),
	.O(infopipe_data_flags_5_0[27])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[0] .INIT=16'hF8C8;
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[2]  (
	.I0(disable_output),
	.I1(state_sending_flags[1]),
	.I2(state_sending_flags[0]),
	.I3(flags_word_done_pmux),
	.O(infopipe_data_flags_5_0[30])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[2] .INIT=16'hF8C8;
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[29]  (
	.I0(state_sending_flags[1]),
	.I1(state_sending_flags[0]),
	.I2(flags_erd_error_pmux),
	.O(infopipe_data_flags_5_0[29])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[29] .INIT=8'hEA;
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[33]  (
	.I0(state_sending_flags[1]),
	.I1(state_sending_flags[0]),
	.I2(channel_flags_id[1]),
	.O(infopipe_data_flags_5_0[33])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[33] .INIT=8'hEA;
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[32]  (
	.I0(state_sending_flags[1]),
	.I1(state_sending_flags[0]),
	.I2(channel_flags_id[0]),
	.O(infopipe_data_flags_5_0[32])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[32] .INIT=8'hAE;
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.o0_a2_1  (
	.I0(channel_flags_id[0]),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.I3(channel_flags_id[1]),
	.O(infopipe_data_flags_5_0[35])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.o0_a2_1 .INIT=16'hC8C0;
  LUT2 o0_a2_1_0 (
	.I0(state_sending_flags[1]),
	.I1(state_sending_flags[0]),
	.O(\infopipe_data_flags_5_sn.N_5_mux_0 )
);
defparam o0_a2_1_0.INIT=4'hE;
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT3 \infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.O(\infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT3 \infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.O(\infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[24]  (
	.I0(flags_out[6]),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.O(infopipe_data_flags_5_0[24])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[24] .INIT=8'hE0;
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[25]  (
	.I0(flag_ssc_start),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.O(infopipe_data_flags_5_0[25])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_flags_5_0[25] .INIT=8'hE0;
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT2 \infopipe_arbiter_inst.infopipe_ready_flags_3_sqmuxa_0  (
	.I0(state_sending_flags[1]),
	.I1(state_sending_flags[0]),
	.O(infopipe_ready_flags_3_sqmuxa_0)
);
defparam \infopipe_arbiter_inst.infopipe_ready_flags_3_sqmuxa_0 .INIT=4'h8;
  LUT2 \ssc_detector.clkin_pulse_gen.fdcr1.IntDceR15_0  (
	.I0(\ssc_detector.clkin_div_sync ),
	.I1(\ssc_detector.clkin_pulse_gen.IntSigClr ),
	.O(\ssc_detector.clkin_pulse_gen.fdcr1.IntDceR_0 )
);
defparam \ssc_detector.clkin_pulse_gen.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT2 \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR15_0  (
	.I0(\infopipe_snd_inst.infopipe_empty_local ),
	.I1(\infopipe_snd_inst.accept_pulse_gen.IntSigClr ),
	.O(\infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0 )
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT4 \infopipe_arbiter_inst.infopipe_data_flags_5_0[26]  (
	.I0(disable_output),
	.I1(flags_trainer_in[0]),
	.I2(state_sending_flags[0]),
	.I3(state_sending_flags[1]),
	.O(infopipe_data_flags_5_0[26])
);
defparam \infopipe_arbiter_inst.infopipe_data_flags_5_0[26] .INIT=16'hF400;
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.o0_a2_0_0  (
	.I0(channel_flags_id[1]),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.I3(channel_flags_id[0]),
	.O(infopipe_data_flags_5_0[34])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.o0_a2_0_0 .INIT=16'hC4C8;
// @225:3030
  FDR \infopipe_data_flags_Z[28]  (
	.Q(infopipe_data_flags[28]),
	.D(infopipe_data_flags_5_0[28]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[27]  (
	.Q(infopipe_data_flags[27]),
	.D(infopipe_data_flags_5_0[27]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[30]  (
	.Q(infopipe_data_flags[30]),
	.D(infopipe_data_flags_5_0[30]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[29]  (
	.Q(infopipe_data_flags[29]),
	.D(infopipe_data_flags_5_0[29]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[33]  (
	.Q(infopipe_data_flags[33]),
	.D(infopipe_data_flags_5_0[33]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[32]  (
	.Q(infopipe_data_flags[32]),
	.D(infopipe_data_flags_5_0[32]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[35]  (
	.Q(infopipe_data_flags[35]),
	.D(infopipe_data_flags_5_0[35]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[31]  (
	.Q(infopipe_data_flags[31]),
	.D(\infopipe_data_flags_5_sn.N_5_mux_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[24]  (
	.Q(infopipe_data_flags[24]),
	.D(infopipe_data_flags_5_0[24]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[25]  (
	.Q(infopipe_data_flags[25]),
	.D(infopipe_data_flags_5_0[25]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[37]  (
	.Q(infopipe_data_flags[37]),
	.D(state_sending_flags[0]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[36]  (
	.Q(infopipe_data_flags[36]),
	.D(state_sending_flags[1]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[0]  (
	.Q(infopipe_data_flags[0]),
	.D(infopipe_ready_flags_3_sqmuxa_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[26]  (
	.Q(infopipe_data_flags[26]),
	.D(infopipe_data_flags_5_0[26]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[34]  (
	.Q(infopipe_data_flags[34]),
	.D(infopipe_data_flags_5_0[34]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.m28_0_e_cZ  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.infopipe_empty_pulse ),
	.I2(\infopipe_snd_inst.state [1]),
	.I3(un1_sndcnt_c4),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[3].RCV.m28_0_e )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.m28_0_e_cZ .INIT=32'h0000B0BA;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.state_e_0_e_cZ[1]  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I2(infopipe_send_ack_set[0]),
	.I3(un1_rcvcnt_c4_1),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[2].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[2].RCV.state_e_0_e_cZ[1] .INIT=32'h00008ACE;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.state_e_0_e_cZ[1]  (
	.I0(infopipe_send_ack_set[0]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I3(un1_rcvcnt_c4_0),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[1].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[1].RCV.state_e_0_e_cZ[1] .INIT=32'h0000D0DC;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.state_e_0_e_cZ[1]  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I2(infopipe_send_ack_set[0]),
	.I3(un1_rcvcnt_c4),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[0].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.state_e_0_e_cZ[1] .INIT=32'h00008ACE;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.state_e_0_e_cZ[1]  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I1(infopipe_send_ack_set[0]),
	.I2(un1_rcvcnt_c4_2),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[3].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.state_e_0_e_cZ[1] .INIT=32'h0000BB0A;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_147_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.I3(un1_rcvcnt_c4_2),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[3].RCV.N_147_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_147_i_0_e_cZ .INIT=32'h00005410;
  LUT6 \infopipe_snd_inst.N_137_i_0_e_cZ  (
	.I0(infopipe_ready_arbiter),
	.I1(\infopipe_snd_inst.infopipe_empty_local ),
	.I2(\infopipe_snd_inst.state [0]),
	.I3(\infopipe_snd_inst.state [1]),
	.I4(infopipe_reset),
	.I5(un1_sndcnt_c4),
	.O(\infopipe_snd_inst.N_137_i_0_e )
);
defparam \infopipe_snd_inst.N_137_i_0_e_cZ .INIT=64'h000000F800000008;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_177_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I3(un1_rcvcnt_c4),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[0].RCV.N_177_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_177_i_0_e_cZ .INIT=32'h00000E02;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.N_167_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.I3(un1_rcvcnt_c4_0),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[1].RCV.N_167_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.N_167_i_0_e_cZ .INIT=32'h00003210;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.N_157_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I3(un1_rcvcnt_c4_1),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[2].RCV.N_157_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.N_157_i_0_e_cZ .INIT=32'h00000E04;
  LUT6 \ssc_detector.clkin_cnt_4_0_e_cZ[4]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_8),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [4])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[4] .INIT=64'h0000155540000000;
  LUT6 \ssc_detector.clkin_cnt_4_0_e_cZ[3]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_8),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [3])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[3] .INIT=64'h0000000015554000;
  LUT6 \ssc_detector.clkin_cnt_4_0_e_cZ[2]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_8),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [2])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[2] .INIT=64'h0000145014501450;
  LUT5 \ssc_detector.clkin_cnt_4_0_e_cZ[1]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(CO0_8),
	.I3(\ssc_detector.clkin_cnt [3]),
	.I4(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [1])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[1] .INIT=32'h00141414;
  LUT4 \ssc_detector.clkin_cnt_4_0_e_cZ[0]  (
	.I0(reset_in),
	.I1(CO0_8),
	.I2(\ssc_detector.clkin_cnt [3]),
	.I3(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [0])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[0] .INIT=16'h0111;
  LUT3 \ssc_detector.clkin_div_r_0_e_cZ  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_div ),
	.I2(\ssc_detector.clkin_div_1_sqmuxa_i ),
	.O(\ssc_detector.clkin_div_r_0_e )
);
defparam \ssc_detector.clkin_div_r_0_e_cZ .INIT=8'h14;
  LUT6 \ssc_detector.N_186_i_0_e_cZ  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_ac0_9 ),
	.I2(\ssc_detector.un7_axb5 ),
	.I3(i2_i),
	.I4(\ssc_detector.un1_clkin_pulse_interval_c5 ),
	.I5(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.N_186_i_0_e )
);
defparam \ssc_detector.N_186_i_0_e_cZ .INIT=64'h4500440044444444;
// @225:2625
  FD \infopipe_snd_inst.state_Z[1]  (
	.Q(\infopipe_snd_inst.state [1]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.m28_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[2].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[1].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[0].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[3].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[3].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.N_147_i_0_e ),
	.C(infopipe_clk)
);
// @225:2625
  FD \infopipe_snd_inst.state_Z[0]  (
	.Q(\infopipe_snd_inst.state [0]),
	.D(\infopipe_snd_inst.N_137_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[0].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.N_177_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[1].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.N_167_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[2].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.N_157_i_0_e ),
	.C(infopipe_clk)
);
// @225:2455
  FD \ssc_detector.clkin_period_error_Z  (
	.Q(\ssc_detector.clkin_period_error ),
	.D(\ssc_detector.N_186_i_0_e ),
	.C(infopipe_clk)
);
  CARRY8 \ssc_detector.clkin_pulse_interval_cry_cZ[2]  (
	.CO({NC1, NC0, \ssc_detector.clkin_pulse_interval_cry [4:0], \ssc_detector.clkin_pulse_interval_cry_cy }),
	.O({NC2, \ssc_detector.clkin_pulse_interval_s [5:0], clkin_pulse_interval_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, \ssc_detector.clkin_pulse_interval_qxu [5:0], \ssc_detector.clkin_pulse_interval })
);
assign flags_out[7] = VCC;
endmodule /* hstdm_training_monitor_Z1_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'hC6CC;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.I2(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'hD2;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [3]),
	.I3(\training_word_inst.found8 ),
	.I4(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hF078F0F0;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(wordsel_reset),
	.I1(\training_word_inst.check_cnt [0]),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(\training_word_inst.check_cnt [2]),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.check_cnt [0]),
	.I3(\training_word_inst.check_cnt [2]),
	.I4(\training_word_inst.check_cnt [4]),
	.I5(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFFFFAAA8FFFFAA88;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.I2(data_to_decoder[3]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(data_to_decoder[2]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(data_to_decoder[1]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(data_to_decoder[0]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[0]),
	.I2(\training_bit_pattern_decoder.descrambler_out [0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[1]),
	.I2(\training_bit_pattern_decoder.descrambler_out [1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [2]),
	.I2(data_to_decoder[2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [3]),
	.I2(data_to_decoder[3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hE4;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_pulse_in),
	.I1(idelay_reset_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(self_test_bit_result),
	.I1(N_16_0),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(pattern_raw[1]),
	.I1(N_16_0),
	.I2(pattern_raw[2]),
	.I3(pattern_raw[3]),
	.I4(pattern_raw[0]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hCCCC4CCC;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(N_16_0),
	.I1(\reset_st_bit.IntSigClr ),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h32;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found ),
	.I2(train_word_local),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hA000C0C0;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_0_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8 ),
	.I3(wordsel_reset),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'hC6CC;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.I2(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'hD2;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [3]),
	.I3(\training_word_inst.found8 ),
	.I4(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hF078F0F0;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.found8_axb1 )
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(\training_word_inst.found8_axb1 ),
	.I1(wordsel_reset),
	.I2(\training_word_inst.check_cnt [2]),
	.I3(\training_word_inst.check_cnt [0]),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [0]),
	.I2(\training_word_inst.check_cnt [4]),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(\training_word_inst.check_cnt [2]),
	.I5(\training_word_inst.check_cnt [3]),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFAFAFAFAFAFAF8F0;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.I2(data_to_decoder[2]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.I2(data_to_decoder[1]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(data_to_decoder[0]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[0]),
	.I2(\training_bit_pattern_decoder.descrambler_out [0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[1]),
	.I2(\training_bit_pattern_decoder.descrambler_out [1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [2]),
	.I2(data_to_decoder[2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[3]),
	.I2(\training_bit_pattern_decoder.descrambler_out [3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hD8;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_reset_in),
	.I1(idelay_pulse_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(N_16_0),
	.I1(self_test_bit_result),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(N_16_0),
	.I1(pattern_raw[3]),
	.I2(pattern_raw[1]),
	.I3(pattern_raw[2]),
	.I4(pattern_raw[0]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hAAAA2AAA;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(N_16_0),
	.I1(\reset_st_bit.IntSigClr ),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h32;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.found ),
	.I1(train_word_local),
	.I2(\training_word_inst.match ),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hC0008888;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_0_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_1_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8 ),
	.I3(wordsel_reset),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'hC6CC;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.found8 ),
	.I1(\training_word_inst.found8_axb1 ),
	.I2(wordsel_reset),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'h9C;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(wordsel_reset),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hC6CCCCCC;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [2])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.found8_axb1 )
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(\training_word_inst.found8_axb1 ),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [0]),
	.I3(wordsel_reset),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(\training_word_inst.check_cnt [4]),
	.I4(\training_word_inst.check_cnt [2]),
	.I5(\training_word_inst.check_cnt [0]),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFFAAFFA8FFAAFF88;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.I2(data_to_decoder[2]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(data_to_decoder[1]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(data_to_decoder[0]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[0]),
	.I2(\training_bit_pattern_decoder.descrambler_out [0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[1]),
	.I2(\training_bit_pattern_decoder.descrambler_out [1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[2]),
	.I2(\training_bit_pattern_decoder.descrambler_out [2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [3]),
	.I2(data_to_decoder[3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hE4;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_reset_in),
	.I1(idelay_pulse_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(N_16_0),
	.I1(self_test_bit_result),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(N_16_0),
	.I1(pattern_raw[3]),
	.I2(pattern_raw[2]),
	.I3(pattern_raw[1]),
	.I4(pattern_raw[0]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hAAAA2AAA;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(N_16_0),
	.I1(\reset_st_bit.IntSigClr ),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h32;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found ),
	.I2(train_word_local),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hA000C0C0;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_1_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_2_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8 ),
	.I3(wordsel_reset),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'hC6CC;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.found8 ),
	.I1(\training_word_inst.found8_axb1 ),
	.I2(wordsel_reset),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'h9C;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(wordsel_reset),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hC6CCCCCC;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [2])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.found8_axb1 )
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(\training_word_inst.found8_axb1 ),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [0]),
	.I3(wordsel_reset),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.found8_axb1 ),
	.I2(\training_word_inst.check_cnt [2]),
	.I3(\training_word_inst.check_cnt [4]),
	.I4(\training_word_inst.check_cnt [3]),
	.I5(\training_word_inst.check_cnt [0]),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFFAAFFA8FFAAFFA0;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.I2(data_to_decoder[2]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.I2(data_to_decoder[1]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.I2(data_to_decoder[0]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [0]),
	.I2(data_to_decoder[0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [1]),
	.I2(data_to_decoder[1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[2]),
	.I2(\training_bit_pattern_decoder.descrambler_out [2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[3]),
	.I2(\training_bit_pattern_decoder.descrambler_out [3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hD8;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_pulse_in),
	.I1(idelay_reset_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(N_16_0),
	.I1(self_test_bit_result),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(pattern_raw[2]),
	.I1(N_16_0),
	.I2(pattern_raw[3]),
	.I3(pattern_raw[0]),
	.I4(pattern_raw[1]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hCC4CCCCC;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(\reset_st_bit.IntSigClr ),
	.I1(N_16_0),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h54;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.I2(\training_word_inst.found ),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'h8800C0C0;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_2_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_trainer_Z1_0_FB1_uD (
  rxclkdiv4,
  reset_in,
  train_in,
  data_in,
  idelay_cnt_in,
  channel_rdy_in,
  channel_word_in,
  train_pulse_out,
  train_bit_out,
  idelay_reset_out,
  idelay_pulse_out,
  bitslip_reset_out,
  bitslip_pulse_out,
  train_word_out,
  idelay_cnt_out,
  flags_out,
  tdata_out,
  tdatardy_out,
  req_done_in,
  SIMULATION
)
;
input rxclkdiv4 ;
input reset_in ;
input train_in ;
input [31:0] data_in ;
input [31:0] idelay_cnt_in ;
input [3:0] channel_rdy_in ;
input [3:0] channel_word_in ;
output train_pulse_out ;
output [3:0] train_bit_out ;
output [3:0] idelay_reset_out ;
output [3:0] idelay_pulse_out ;
output [3:0] bitslip_reset_out ;
output [3:0] bitslip_pulse_out ;
output [3:0] train_word_out ;
output [7:0] idelay_cnt_out ;
output [2:0] flags_out ;
output [47:0] tdata_out ;
output tdatardy_out ;
input req_done_in ;
input SIMULATION ;
wire rxclkdiv4 ;
wire reset_in ;
wire train_in ;
wire train_pulse_out ;
wire tdatardy_out ;
wire req_done_in ;
wire SIMULATION ;
wire [3:0] train_bit;
wire [7:0] idelay_first;
wire [7:0] idelay_current_eye_first;
wire [15:0] pause_cnt;
wire [3:0] state;
wire [3:0] channel_rdy_local;
wire [1:1] channel_id;
wire [8:5] PAUSE_CNT_FIRST;
wire [8:0] current_idelay_cnt_plus_one;
wire [7:0] current_idelay_cnt;
wire [7:0] next_idelay_current_eye_last;
wire [7:0] idelay_current_eye_last;
wire [7:0] idelay_target;
wire [2:0] bitslip_tried;
wire [2:0] bitslip_cnt;
wire [7:0] data;
wire [7:0] un1_idelay_last_cry_3_O;
wire [7:0] idelay_last;
wire [64:0] data_stable_cnt;
wire [7:0] data_loaded;
wire [7:0] idelay_init;
wire [3:0] next_bitslip_reset;
wire [3:0] next_idelay_pulse;
wire [3:0] next_idelay_reset;
wire [3:0] next_bitslip_pulse;
wire [7:0] idelay_cnt;
wire [3:0] following_state;
wire [2:0] next_bitslip_cnt;
wire [2:0] next_bitslip_tried;
wire [7:0] next_idelay_cnt;
wire [31:28] next_tdata;
wire [1:0] idelay_is_target_2_0_data_tmp;
wire [1:0] data_equal_to_data_loaded_2_0_data_tmp;
wire [5:0] data_in_wire_3_i_m2;
wire [3:2] next_state_24;
wire [3:3] next_state_cnst;
wire [7:0] next_idelay_last;
wire [7:0] next_idelay_target;
wire [7:0] next_idelay_first;
wire [2:0] next_following_state;
wire [3:1] next_train_bit;
wire [3:0] un1_idelay_last_1_cry_2_O;
wire [8:1] current_idelay_cnt_plus_one_1;
wire [0:0] current_idelay_cnt_i;
wire [64:0] data_stable_cnt_qxu;
wire [63:0] data_stable_cnt_cry;
wire [64:0] data_stable_cnt_s;
wire [64:3] data_stable_cnt_i;
wire [14:0] pause_cnt_cry;
wire [15:0] pause_cnt_s;
wire [14:6] pause_cnt_qxu;
wire [8:0] pause_cnt_s_sf;
wire [2:2] next_following_state_i;
wire [1:0] next_channel_id_0;
wire [3:0] un1_idelay_last_cry_7_outext_O;
wire [3:0] data_equal_to_data_loaded_2_0_I_19_O;
wire [3:0] idelay_is_target_2_0_I_19_O;
wire [2:2] pause_cnt_cry_O;
wire [2:2] data_stable_cnt_cry_O;
wire [0:0] un1_idelay_current_eye_last_cry_2_O;
wire [7:0] un8_next_data_are_stable_cry_5_O;
wire [7:0] un8_next_data_are_stable_cry_13_O;
wire [7:0] un8_next_data_are_stable_cry_21_O;
wire [7:0] un8_next_data_are_stable_cry_29_O;
wire [7:0] un8_next_data_are_stable_cry_37_O;
wire [7:0] un8_next_data_are_stable_cry_45_O;
wire [7:0] un8_next_data_are_stable_cry_53_O;
wire [6:0] un8_next_data_are_stable_cry_61_O;
wire [7:0] eye_save_current_2_cry_3_O;
wire [3:0] eye_save_current_2_cry_8_O;
wire [7:0] eye_current_too_small_2_cry_4_O;
wire [7:0] eye_too_small_2_cry_4_O;
wire [3:1] eye_save_current_2_cry_8_CO;
wire [64:64] data_stable_cnt_s_CO_1;
wire [64:64] data_stable_cnt_s_O_0;
wire [64:64] data_stable_cnt_s_CO_0;
wire [64:64] data_stable_cnt_s_O;
wire [64:64] data_stable_cnt_s_CO;
wire [3:3] idelay_is_target_2_0_I_19_CO;
wire [3:3] data_equal_to_data_loaded_2_0_I_19_CO;
wire [3:1] un1_idelay_last_cry_7_outext_CO;
wire un1_train_in ;
wire train_latched ;
wire req_done_ff2 ;
wire first_channel ;
wire searching_stable ;
wire find_unstable ;
wire data_are_stable ;
wire data_equal_to_data_loaded ;
wire data_equal_to_pattern_ref ;
wire idelay_is_target ;
wire all_channels_word ;
wire eye_current_too_small ;
wire find_an_eye ;
wire channel_rdy ;
wire train_error ;
wire tdatardy ;
wire req_done_local ;
wire req_done_ff1 ;
wire train_word_start ;
wire CO0_3 ;
wire find_a_whole_eye ;
wire reach_end ;
wire all_channels_rdy ;
wire train_done ;
wire eye_save_current ;
wire all_channels_rdy_2 ;
wire idelay_is_target_2 ;
wire next_following_state_2_sqmuxa ;
wire eye_too_small ;
wire next_data_loaded_1_sqmuxa ;
wire un1_idelay_last_cry_7 ;
wire un8_next_data_are_stable_cry_64 ;
wire next_train_done_1_sqmuxa ;
wire eye_too_small_2_0 ;
wire un1_next_pause_cnt39_5_sn ;
wire data_equal_to_data_loaded_2 ;
wire data_equal_to_pattern_ref_2 ;
wire next_following_state_5_sqmuxa ;
wire next_train_error_1_sqmuxa_1 ;
wire eye_too_small_2 ;
wire eye_current_too_small_2 ;
wire eye_save_current_2 ;
wire \channel_rst_pulse_inst.IntSigClr  ;
wire VCC ;
wire \ar_train_latched.R0  ;
wire data_stable_cnte ;
wire pause_cnte ;
wire next_bitslip_reset_1_sqmuxa ;
wire eye_too_small_2_cry_1 ;
wire eye_too_small_2_cry_2 ;
wire eye_too_small_2_cry_3 ;
wire eye_too_small_2_cry_4 ;
wire eye_too_small_2_cry_5 ;
wire eye_too_small_2_cry_6 ;
wire eye_too_small_2_cry_7 ;
wire eye_current_too_small_2_cry_1 ;
wire eye_current_too_small_2_cry_2 ;
wire eye_current_too_small_2_cry_3 ;
wire eye_current_too_small_2_cry_4 ;
wire eye_current_too_small_2_cry_5 ;
wire eye_current_too_small_2_cry_6 ;
wire eye_current_too_small_2_cry_7 ;
wire eye_save_current_2_cry_0 ;
wire eye_save_current_2_cry_1 ;
wire eye_save_current_2_cry_2 ;
wire eye_save_current_2_cry_3 ;
wire eye_save_current_2_cry_4 ;
wire eye_save_current_2_cry_5 ;
wire eye_save_current_2_cry_6 ;
wire eye_save_current_2_cry_7 ;
wire un8_next_data_are_stable_cry_2 ;
wire un8_next_data_are_stable_cry_3 ;
wire un8_next_data_are_stable_cry_4 ;
wire un8_next_data_are_stable_cry_5 ;
wire un8_next_data_are_stable_cry_6 ;
wire un8_next_data_are_stable_cry_7 ;
wire un8_next_data_are_stable_cry_8 ;
wire un8_next_data_are_stable_cry_9 ;
wire un8_next_data_are_stable_cry_10 ;
wire un8_next_data_are_stable_cry_11 ;
wire un8_next_data_are_stable_cry_12 ;
wire un8_next_data_are_stable_cry_13 ;
wire un8_next_data_are_stable_cry_14 ;
wire un8_next_data_are_stable_cry_15 ;
wire un8_next_data_are_stable_cry_16 ;
wire un8_next_data_are_stable_cry_17 ;
wire un8_next_data_are_stable_cry_18 ;
wire un8_next_data_are_stable_cry_19 ;
wire un8_next_data_are_stable_cry_20 ;
wire un8_next_data_are_stable_cry_21 ;
wire un8_next_data_are_stable_cry_22 ;
wire un8_next_data_are_stable_cry_23 ;
wire un8_next_data_are_stable_cry_24 ;
wire un8_next_data_are_stable_cry_25 ;
wire un8_next_data_are_stable_cry_26 ;
wire un8_next_data_are_stable_cry_27 ;
wire un8_next_data_are_stable_cry_28 ;
wire un8_next_data_are_stable_cry_29 ;
wire un8_next_data_are_stable_cry_30 ;
wire un8_next_data_are_stable_cry_31 ;
wire un8_next_data_are_stable_cry_32 ;
wire un8_next_data_are_stable_cry_33 ;
wire un8_next_data_are_stable_cry_34 ;
wire un8_next_data_are_stable_cry_35 ;
wire un8_next_data_are_stable_cry_36 ;
wire un8_next_data_are_stable_cry_37 ;
wire un8_next_data_are_stable_cry_38 ;
wire un8_next_data_are_stable_cry_39 ;
wire un8_next_data_are_stable_cry_40 ;
wire un8_next_data_are_stable_cry_41 ;
wire un8_next_data_are_stable_cry_42 ;
wire un8_next_data_are_stable_cry_43 ;
wire un8_next_data_are_stable_cry_44 ;
wire un8_next_data_are_stable_cry_45 ;
wire un8_next_data_are_stable_cry_46 ;
wire un8_next_data_are_stable_cry_47 ;
wire un8_next_data_are_stable_cry_48 ;
wire un8_next_data_are_stable_cry_49 ;
wire un8_next_data_are_stable_cry_50 ;
wire un8_next_data_are_stable_cry_51 ;
wire un8_next_data_are_stable_cry_52 ;
wire un8_next_data_are_stable_cry_53 ;
wire un8_next_data_are_stable_cry_54 ;
wire un8_next_data_are_stable_cry_55 ;
wire un8_next_data_are_stable_cry_56 ;
wire un8_next_data_are_stable_cry_57 ;
wire un8_next_data_are_stable_cry_58 ;
wire un8_next_data_are_stable_cry_59 ;
wire un8_next_data_are_stable_cry_60 ;
wire un8_next_data_are_stable_cry_61 ;
wire un8_next_data_are_stable_cry_62 ;
wire un8_next_data_are_stable_cry_63 ;
wire idelay_is_target_2_0_I_24 ;
wire idelay_is_target_2_0_I_18 ;
wire idelay_is_target_2_0_I_10 ;
wire data_equal_to_data_loaded_2_0_I_24 ;
wire data_equal_to_data_loaded_2_0_I_18 ;
wire data_equal_to_data_loaded_2_0_I_10 ;
wire pause_cnt_scalar ;
wire all_channels_word_2 ;
wire N_196 ;
wire N_195 ;
wire N_193 ;
wire N_192 ;
wire N_175 ;
wire N_174 ;
wire N_173 ;
wire N_172 ;
wire N_169 ;
wire N_168 ;
wire N_167 ;
wire N_166 ;
wire i6_i ;
wire next_pause_cnt21 ;
wire un2_data_equal_to_pattern_ref ;
wire N_77_4 ;
wire next_bitslip_cnt_1_sqmuxa_1 ;
wire next_bitslip_tried_1_sqmuxa_1 ;
wire next_state105 ;
wire next_state95 ;
wire un1_state_4 ;
wire un1_next_pause_cnt39_5_sn_2 ;
wire N_27 ;
wire next_bitslip_pulse_1_sqmuxa_1 ;
wire next_state102_1 ;
wire \next_state103.next_state103  ;
wire next_state99 ;
wire next_state_0_sqmuxa_1 ;
wire next_state96 ;
wire next_pause_cnt_0_sqmuxa_1 ;
wire next_pause_cnt_0_sqmuxa ;
wire next_find_an_eye_0_sqmuxa ;
wire next_following_state_3_sqmuxa_1_sn_1 ;
wire next_state93 ;
wire un1_next_bitslip_cnt_0_sqmuxa ;
wire next_tdatardy_0_sqmuxa ;
wire \next_state_cnst_3_0_.N_16  ;
wire next_train_error_1_sqmuxa ;
wire N_163_i ;
wire next_train_bit15_i_0 ;
wire next_idelay_first_0_sqmuxa ;
wire un1_next_state94_2 ;
wire next_state102 ;
wire next_tdatardy_5 ;
wire next_searching_stable_7 ;
wire un1_state_5 ;
wire \next_state_cnst_3_0_.N_32  ;
wire \next_state_cnst_3_0_.N_37  ;
wire next_idelay_current_eye_last_0_sqmuxa ;
wire next_following_state_1_sqmuxa_2 ;
wire un1_next_find_unstable_0_sqmuxa_1 ;
wire m5 ;
wire m3_0 ;
wire m7 ;
wire N_721 ;
wire un1_idelay_current_eye_last_4 ;
wire un1_idelay_last_1_4 ;
wire un1_idelay_last_1_ac0_1 ;
wire eye_save_current_2_0 ;
wire eye_save_current_2_1 ;
wire un1_idelay_current_eye_last_ac0_1 ;
wire eye_too_small_2_axb_2 ;
wire eye_too_small_2_axb_3 ;
wire eye_too_small_2_axb_5 ;
wire eye_too_small_2_axb_6 ;
wire eye_too_small_2_axb_7 ;
wire eye_too_small_2_axb_8 ;
wire un1_idelay_last_1_axb_0 ;
wire un1_idelay_last_1_cry_0 ;
wire un1_idelay_last_1_1_d ;
wire un1_idelay_last_1_axb_1 ;
wire un1_idelay_last_1_cry_1 ;
wire un1_idelay_last_1_2_d ;
wire un1_idelay_last_1_axb_2 ;
wire un1_idelay_last_1_cry_2 ;
wire un1_idelay_last_1_3_d ;
wire un1_idelay_last_1_axb_3 ;
wire un1_idelay_last_1_cry_3 ;
wire un1_idelay_last_1_4_d ;
wire un1_idelay_last_1_axb_4 ;
wire un1_idelay_last_1_cry_4 ;
wire un1_idelay_last_1_5_d ;
wire un1_idelay_last_1_axb_5 ;
wire un1_idelay_last_1_cry_5 ;
wire eye_save_current_2_2 ;
wire eye_save_current_2_3 ;
wire eye_save_current_2_4 ;
wire eye_save_current_2_5 ;
wire eye_save_current_2_6 ;
wire eye_save_current_2_7 ;
wire eye_save_current_2_8 ;
wire un1_idelay_current_eye_last_axb_0 ;
wire un1_idelay_current_eye_last_cry_0 ;
wire un1_idelay_current_eye_last_1_d ;
wire un1_idelay_current_eye_last_axb_1 ;
wire un1_idelay_current_eye_last_cry_1 ;
wire un1_idelay_current_eye_last_2_d ;
wire un1_idelay_current_eye_last_axb_2 ;
wire un1_idelay_current_eye_last_cry_2 ;
wire un1_idelay_current_eye_last_3_d ;
wire un1_idelay_current_eye_last_axb_3 ;
wire un1_idelay_current_eye_last_cry_3 ;
wire un1_idelay_current_eye_last_4_d ;
wire un1_idelay_current_eye_last_axb_4 ;
wire un1_idelay_current_eye_last_cry_4 ;
wire un1_idelay_current_eye_last_5_d ;
wire un1_idelay_current_eye_last_axb_5 ;
wire un1_idelay_current_eye_last_cry_5 ;
wire un1_idelay_last_axb_0 ;
wire un1_idelay_last_cry_0 ;
wire un1_idelay_last_axb_1 ;
wire un1_idelay_last_cry_1 ;
wire un1_idelay_last_axb_2 ;
wire un1_idelay_last_cry_2 ;
wire un1_idelay_last_axb_3 ;
wire un1_idelay_last_cry_3 ;
wire un1_idelay_last_axb_4 ;
wire un1_idelay_last_cry_4 ;
wire un1_idelay_last_axb_5 ;
wire un1_idelay_last_cry_5 ;
wire un1_idelay_last_axb_6 ;
wire un1_idelay_last_cry_6 ;
wire un1_idelay_last_axb_7 ;
wire current_idelay_cnt_plus_one_1_c3 ;
wire SIMULATION_i ;
wire un1_idelay_current_eye_last_axb_6_i_i ;
wire un1_idelay_last_1_axb_6_i_i ;
wire N_12_i_i ;
wire train_latched_i ;
wire req_done_ff2_i ;
wire un8_next_data_are_stable_axb_20_i ;
wire un8_next_data_are_stable_axb_2_i ;
wire eye_save_current_2_axb_8_i ;
wire eye_save_current_2_axb_7_i ;
wire eye_save_current_2_axb_6_i ;
wire eye_save_current_2_axb_5_i ;
wire eye_save_current_2_axb_4_i ;
wire eye_save_current_2_axb_3_i ;
wire eye_save_current_2_axb_2_i ;
wire eye_save_current_2_axb_1_i ;
wire eye_save_current_2_axb_0_i ;
wire eye_current_too_small_2_axb_8_i ;
wire eye_current_too_small_2_axb_7_i ;
wire eye_current_too_small_2_axb_6_i ;
wire eye_current_too_small_2_axb_5_i ;
wire eye_current_too_small_2_axb_4_i ;
wire eye_current_too_small_2_axb_3_i ;
wire eye_current_too_small_2_axb_2_i ;
wire eye_current_too_small_2_axb_1_i ;
wire eye_too_small_2_axb_8_i ;
wire eye_too_small_2_axb_7_i ;
wire eye_too_small_2_axb_6_i ;
wire eye_too_small_2_axb_5_i ;
wire eye_too_small_2_axb_4_i ;
wire eye_too_small_2_axb_3_i ;
wire eye_too_small_2_axb_2_i ;
wire eye_too_small_2_axb_1_i ;
wire N_66_i ;
wire un1_next_pause_cnt39_i ;
wire un1_next_pause_cnt39_4_i ;
wire un1_next_pause_cnt39_7_i ;
wire un1_next_pause_cnt39_6_i ;
wire CO0_2_i ;
wire N_91_i ;
wire un1_next_pause_cnt39_1_i ;
wire N_54_i ;
wire un1_next_pause_cnt39_12_i ;
wire N_69_i ;
wire data_stable_cnt_scalar ;
wire next_bitslip_cnt_1_sqmuxa_1_0 ;
wire un1_pause_cnt_16_0 ;
wire un1_pause_cnt_16_1 ;
wire un1_next_bitslip_cnt_0_sqmuxa_0 ;
wire data_equal_to_pattern_ref_2_2 ;
wire un1_next_pause_cnt39_12_0 ;
wire un1_next_pause_cnt39_12_0_1 ;
wire m12_e_0_1 ;
wire pause_cntlde_1 ;
wire m12_e_2 ;
wire train_word_start_0 ;
wire find_unstable_0 ;
wire find_a_whole_eye_0 ;
wire find_an_eye_0 ;
wire reach_end_0 ;
wire data_are_stable_0 ;
wire state_scalar ;
wire state_0 ;
wire pause_cnt_cry_cy ;
wire data_stable_cnt_cry_cy ;
wire un1_idelay_current_eye_last_cry_0_cy ;
wire un1_idelay_last_1_cry_0_cy ;
wire un1_idelay_last_cry_7_0 ;
wire \channel_rst_pulse_inst.fdcr1.IntDceR_0  ;
wire next_first_channel_5_f0 ;
wire VCC_0 ;
wire VCC_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire GND ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  FD \channel_rst_pulse_inst.fdcr1.IntQ_Z  (
	.Q(train_pulse_out),
	.D(\channel_rst_pulse_inst.fdcr1.IntDceR_0 ),
	.C(rxclkdiv4)
);
defparam \channel_rst_pulse_inst.fdcr1.IntQ_Z .INIT=1'b0;
  FD \channel_rst_pulse_inst.fdcr2.IntQ_Z  (
	.Q(\channel_rst_pulse_inst.IntSigClr ),
	.D(train_latched),
	.C(rxclkdiv4)
);
defparam \channel_rst_pulse_inst.fdcr2.IntQ_Z .INIT=1'b0;
// @225:3476
  INV eye_too_small_2_axb_2_i_cZ (
	.I(eye_too_small_2_axb_2),
	.O(eye_too_small_2_axb_2_i)
);
// @225:3476
  INV eye_too_small_2_axb_3_i_cZ (
	.I(eye_too_small_2_axb_3),
	.O(eye_too_small_2_axb_3_i)
);
// @225:3476
  INV eye_too_small_2_axb_5_i_cZ (
	.I(eye_too_small_2_axb_5),
	.O(eye_too_small_2_axb_5_i)
);
// @225:3476
  INV eye_too_small_2_axb_6_i_cZ (
	.I(eye_too_small_2_axb_6),
	.O(eye_too_small_2_axb_6_i)
);
// @225:3476
  INV eye_too_small_2_axb_7_i_cZ (
	.I(eye_too_small_2_axb_7),
	.O(eye_too_small_2_axb_7_i)
);
// @225:3476
  INV eye_too_small_2_axb_8_i_cZ (
	.I(eye_too_small_2_axb_8),
	.O(eye_too_small_2_axb_8_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_2_i_cZ (
	.I(eye_save_current_2_2),
	.O(eye_current_too_small_2_axb_2_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_3_i_cZ (
	.I(eye_save_current_2_3),
	.O(eye_current_too_small_2_axb_3_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_5_i_cZ (
	.I(eye_save_current_2_5),
	.O(eye_current_too_small_2_axb_5_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_6_i_cZ (
	.I(eye_save_current_2_6),
	.O(eye_current_too_small_2_axb_6_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_7_i_cZ (
	.I(eye_save_current_2_7),
	.O(eye_current_too_small_2_axb_7_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_8_i_cZ (
	.I(eye_save_current_2_8),
	.O(eye_current_too_small_2_axb_8_i)
);
// @225:3888
  INV data_stable_cnt_352_data_stable_cnt_1 (
	.I(data_stable_cnt[3]),
	.O(data_stable_cnt_i[3])
);
// @225:3888
  INV data_stable_cnt_353_data_stable_cnt_1 (
	.I(data_stable_cnt[4]),
	.O(data_stable_cnt_i[4])
);
// @225:3888
  INV data_stable_cnt_354_data_stable_cnt_1 (
	.I(data_stable_cnt[5]),
	.O(data_stable_cnt_i[5])
);
// @225:3888
  INV data_stable_cnt_355_data_stable_cnt_1 (
	.I(data_stable_cnt[6]),
	.O(data_stable_cnt_i[6])
);
// @225:3888
  INV data_stable_cnt_356_data_stable_cnt_1 (
	.I(data_stable_cnt[7]),
	.O(data_stable_cnt_i[7])
);
// @225:3888
  INV data_stable_cnt_357_data_stable_cnt_1 (
	.I(data_stable_cnt[8]),
	.O(data_stable_cnt_i[8])
);
// @225:3888
  INV data_stable_cnt_358_data_stable_cnt_1 (
	.I(data_stable_cnt[9]),
	.O(data_stable_cnt_i[9])
);
// @225:3888
  INV data_stable_cnt_359_data_stable_cnt_1 (
	.I(data_stable_cnt[10]),
	.O(data_stable_cnt_i[10])
);
// @225:3888
  INV data_stable_cnt_360_data_stable_cnt_1 (
	.I(data_stable_cnt[11]),
	.O(data_stable_cnt_i[11])
);
// @225:3888
  INV data_stable_cnt_361_data_stable_cnt_1 (
	.I(data_stable_cnt[12]),
	.O(data_stable_cnt_i[12])
);
// @225:3888
  INV data_stable_cnt_362_data_stable_cnt_1 (
	.I(data_stable_cnt[13]),
	.O(data_stable_cnt_i[13])
);
// @225:3888
  INV data_stable_cnt_363_data_stable_cnt_1 (
	.I(data_stable_cnt[14]),
	.O(data_stable_cnt_i[14])
);
// @225:3888
  INV data_stable_cnt_364_data_stable_cnt_1 (
	.I(data_stable_cnt[15]),
	.O(data_stable_cnt_i[15])
);
// @225:3888
  INV data_stable_cnt_365_data_stable_cnt_1 (
	.I(data_stable_cnt[16]),
	.O(data_stable_cnt_i[16])
);
// @225:3888
  INV data_stable_cnt_366_data_stable_cnt_1 (
	.I(data_stable_cnt[17]),
	.O(data_stable_cnt_i[17])
);
// @225:3888
  INV data_stable_cnt_367_data_stable_cnt_1 (
	.I(data_stable_cnt[18]),
	.O(data_stable_cnt_i[18])
);
// @225:3888
  INV data_stable_cnt_368_data_stable_cnt_1 (
	.I(data_stable_cnt[19]),
	.O(data_stable_cnt_i[19])
);
// @225:3888
  INV data_stable_cnt_370_data_stable_cnt_1 (
	.I(data_stable_cnt[21]),
	.O(data_stable_cnt_i[21])
);
// @225:3888
  INV data_stable_cnt_371_data_stable_cnt_1 (
	.I(data_stable_cnt[22]),
	.O(data_stable_cnt_i[22])
);
// @225:3888
  INV data_stable_cnt_372_data_stable_cnt_1 (
	.I(data_stable_cnt[23]),
	.O(data_stable_cnt_i[23])
);
// @225:3888
  INV data_stable_cnt_373_data_stable_cnt_1 (
	.I(data_stable_cnt[24]),
	.O(data_stable_cnt_i[24])
);
// @225:3888
  INV data_stable_cnt_374_data_stable_cnt_1 (
	.I(data_stable_cnt[25]),
	.O(data_stable_cnt_i[25])
);
// @225:3888
  INV data_stable_cnt_375_data_stable_cnt_1 (
	.I(data_stable_cnt[26]),
	.O(data_stable_cnt_i[26])
);
// @225:3888
  INV data_stable_cnt_376_data_stable_cnt_1 (
	.I(data_stable_cnt[27]),
	.O(data_stable_cnt_i[27])
);
// @225:3888
  INV data_stable_cnt_377_data_stable_cnt_1 (
	.I(data_stable_cnt[28]),
	.O(data_stable_cnt_i[28])
);
// @225:3888
  INV data_stable_cnt_378_data_stable_cnt_1 (
	.I(data_stable_cnt[29]),
	.O(data_stable_cnt_i[29])
);
// @225:3888
  INV data_stable_cnt_379_data_stable_cnt_1 (
	.I(data_stable_cnt[30]),
	.O(data_stable_cnt_i[30])
);
// @225:3888
  INV data_stable_cnt_380_data_stable_cnt_1 (
	.I(data_stable_cnt[31]),
	.O(data_stable_cnt_i[31])
);
// @225:3888
  INV data_stable_cnt_381_data_stable_cnt_1 (
	.I(data_stable_cnt[32]),
	.O(data_stable_cnt_i[32])
);
// @225:3888
  INV data_stable_cnt_382_data_stable_cnt_1 (
	.I(data_stable_cnt[33]),
	.O(data_stable_cnt_i[33])
);
// @225:3888
  INV data_stable_cnt_383_data_stable_cnt_1 (
	.I(data_stable_cnt[34]),
	.O(data_stable_cnt_i[34])
);
// @225:3888
  INV data_stable_cnt_384_data_stable_cnt_1 (
	.I(data_stable_cnt[35]),
	.O(data_stable_cnt_i[35])
);
// @225:3888
  INV data_stable_cnt_385_data_stable_cnt_1 (
	.I(data_stable_cnt[36]),
	.O(data_stable_cnt_i[36])
);
// @225:3888
  INV data_stable_cnt_386_data_stable_cnt_1 (
	.I(data_stable_cnt[37]),
	.O(data_stable_cnt_i[37])
);
// @225:3888
  INV data_stable_cnt_387_data_stable_cnt_1 (
	.I(data_stable_cnt[38]),
	.O(data_stable_cnt_i[38])
);
// @225:3888
  INV data_stable_cnt_388_data_stable_cnt_1 (
	.I(data_stable_cnt[39]),
	.O(data_stable_cnt_i[39])
);
// @225:3888
  INV data_stable_cnt_389_data_stable_cnt_1 (
	.I(data_stable_cnt[40]),
	.O(data_stable_cnt_i[40])
);
// @225:3888
  INV data_stable_cnt_390_data_stable_cnt_1 (
	.I(data_stable_cnt[41]),
	.O(data_stable_cnt_i[41])
);
// @225:3888
  INV data_stable_cnt_391_data_stable_cnt_1 (
	.I(data_stable_cnt[42]),
	.O(data_stable_cnt_i[42])
);
// @225:3888
  INV data_stable_cnt_392_data_stable_cnt_1 (
	.I(data_stable_cnt[43]),
	.O(data_stable_cnt_i[43])
);
// @225:3888
  INV data_stable_cnt_393_data_stable_cnt_1 (
	.I(data_stable_cnt[44]),
	.O(data_stable_cnt_i[44])
);
// @225:3888
  INV data_stable_cnt_394_data_stable_cnt_1 (
	.I(data_stable_cnt[45]),
	.O(data_stable_cnt_i[45])
);
// @225:3888
  INV data_stable_cnt_395_data_stable_cnt_1 (
	.I(data_stable_cnt[46]),
	.O(data_stable_cnt_i[46])
);
// @225:3888
  INV data_stable_cnt_396_data_stable_cnt_1 (
	.I(data_stable_cnt[47]),
	.O(data_stable_cnt_i[47])
);
// @225:3888
  INV data_stable_cnt_397_data_stable_cnt_1 (
	.I(data_stable_cnt[48]),
	.O(data_stable_cnt_i[48])
);
// @225:3888
  INV data_stable_cnt_398_data_stable_cnt_1 (
	.I(data_stable_cnt[49]),
	.O(data_stable_cnt_i[49])
);
// @225:3888
  INV data_stable_cnt_399_data_stable_cnt_1 (
	.I(data_stable_cnt[50]),
	.O(data_stable_cnt_i[50])
);
// @225:3888
  INV data_stable_cnt_400_data_stable_cnt_1 (
	.I(data_stable_cnt[51]),
	.O(data_stable_cnt_i[51])
);
// @225:3888
  INV data_stable_cnt_401_data_stable_cnt_1 (
	.I(data_stable_cnt[52]),
	.O(data_stable_cnt_i[52])
);
// @225:3888
  INV data_stable_cnt_402_data_stable_cnt_1 (
	.I(data_stable_cnt[53]),
	.O(data_stable_cnt_i[53])
);
// @225:3888
  INV data_stable_cnt_403_data_stable_cnt_1 (
	.I(data_stable_cnt[54]),
	.O(data_stable_cnt_i[54])
);
// @225:3888
  INV data_stable_cnt_404_data_stable_cnt_1 (
	.I(data_stable_cnt[55]),
	.O(data_stable_cnt_i[55])
);
// @225:3888
  INV data_stable_cnt_405_data_stable_cnt_1 (
	.I(data_stable_cnt[56]),
	.O(data_stable_cnt_i[56])
);
// @225:3888
  INV data_stable_cnt_406_data_stable_cnt_1 (
	.I(data_stable_cnt[57]),
	.O(data_stable_cnt_i[57])
);
// @225:3888
  INV data_stable_cnt_407_data_stable_cnt_1 (
	.I(data_stable_cnt[58]),
	.O(data_stable_cnt_i[58])
);
// @225:3888
  INV data_stable_cnt_408_data_stable_cnt_1 (
	.I(data_stable_cnt[59]),
	.O(data_stable_cnt_i[59])
);
// @225:3888
  INV data_stable_cnt_409_data_stable_cnt_1 (
	.I(data_stable_cnt[60]),
	.O(data_stable_cnt_i[60])
);
// @225:3888
  INV data_stable_cnt_410_data_stable_cnt_1 (
	.I(data_stable_cnt[61]),
	.O(data_stable_cnt_i[61])
);
// @225:3888
  INV data_stable_cnt_411_data_stable_cnt_1 (
	.I(data_stable_cnt[62]),
	.O(data_stable_cnt_i[62])
);
// @225:3888
  INV data_stable_cnt_412_data_stable_cnt_1 (
	.I(data_stable_cnt[63]),
	.O(data_stable_cnt_i[63])
);
// @225:3888
  INV data_stable_cnt_413_data_stable_cnt_1 (
	.I(data_stable_cnt[64]),
	.O(data_stable_cnt_i[64])
);
// @225:3888
  INV pause_cnt_420_N_5_i (
	.I(pause_cnt[6]),
	.O(pause_cnt_qxu[6])
);
// @225:3888
  INV pause_cnt_421_N_5_i (
	.I(pause_cnt[7]),
	.O(pause_cnt_qxu[7])
);
// @225:3888
  INV pause_cnt_423_N_5_i (
	.I(pause_cnt[9]),
	.O(pause_cnt_qxu[9])
);
// @225:3888
  INV pause_cnt_424_N_5_i (
	.I(pause_cnt[10]),
	.O(pause_cnt_qxu[10])
);
// @225:3888
  INV pause_cnt_425_N_5_i (
	.I(pause_cnt[11]),
	.O(pause_cnt_qxu[11])
);
// @225:3888
  INV pause_cnt_426_N_5_i (
	.I(pause_cnt[12]),
	.O(pause_cnt_qxu[12])
);
// @225:3888
  INV pause_cnt_427_N_5_i (
	.I(pause_cnt[13]),
	.O(pause_cnt_qxu[13])
);
// @225:3888
  INV pause_cnt_428_N_5_i (
	.I(pause_cnt[14]),
	.O(pause_cnt_qxu[14])
);
// @225:3537
  INV \SIMULATION_i.O  (
	.I(SIMULATION),
	.O(SIMULATION_i)
);
// @225:3628
  INV \N_12_i_i.O  (
	.I(channel_id[1]),
	.O(N_12_i_i)
);
// @225:4002
  INV \ar_train_latched.train_latched_i.O  (
	.I(train_latched),
	.O(train_latched_i)
);
// @225:3334
  INV \req_done_ff2_i.O  (
	.I(req_done_ff2),
	.O(req_done_ff2_i)
);
// @225:3469
  INV \current_idelay_cnt_i_0_.O  (
	.I(current_idelay_cnt[0]),
	.O(current_idelay_cnt_i[0])
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_train_latched.R0_Z  (
	.Q(\ar_train_latched.R0 ),
	.D(un1_train_in),
	.C(rxclkdiv4),
	.CLR(reset_in)
);
defparam \ar_train_latched.R0_Z .INIT=1'b0;
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_train_latched.R1_Z  (
	.Q(train_latched),
	.D(\ar_train_latched.R0 ),
	.C(rxclkdiv4),
	.CLR(reset_in)
);
defparam \ar_train_latched.R1_Z .INIT=1'b0;
// @225:3325
(* ASYNC_REG="TRUE" *)  FDR req_done_ff2_Z (
	.Q(req_done_ff2),
	.D(req_done_ff1),
	.C(rxclkdiv4),
	.R(reset_in)
);
// @225:3325
(* ASYNC_REG="TRUE" *)  FDR req_done_ff1_Z (
	.Q(req_done_ff1),
	.D(req_done_in),
	.C(rxclkdiv4),
	.R(reset_in)
);
  LUT2 un1_idelay_current_eye_last_5_d_cZ (
	.I0(idelay_current_eye_first[6]),
	.I1(idelay_current_eye_last[6]),
	.O(un1_idelay_current_eye_last_5_d)
);
defparam un1_idelay_current_eye_last_5_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_current_eye_last_4_d_cZ (
	.I0(idelay_current_eye_last[5]),
	.I1(idelay_current_eye_first[5]),
	.O(un1_idelay_current_eye_last_4_d)
);
defparam un1_idelay_current_eye_last_4_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_current_eye_last_3_d_cZ (
	.I0(idelay_current_eye_last[4]),
	.I1(idelay_current_eye_first[4]),
	.O(un1_idelay_current_eye_last_3_d)
);
defparam un1_idelay_current_eye_last_3_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_current_eye_last_2_d_cZ (
	.I0(idelay_current_eye_first[3]),
	.I1(idelay_current_eye_last[3]),
	.O(un1_idelay_current_eye_last_2_d)
);
defparam un1_idelay_current_eye_last_2_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_current_eye_last_1_d_cZ (
	.I0(idelay_current_eye_last[2]),
	.I1(idelay_current_eye_first[2]),
	.O(un1_idelay_current_eye_last_1_d)
);
defparam un1_idelay_current_eye_last_1_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_current_eye_last_4_cZ (
	.I0(idelay_current_eye_last[2]),
	.I1(idelay_current_eye_first[2]),
	.O(un1_idelay_current_eye_last_4)
);
defparam un1_idelay_current_eye_last_4_cZ.INIT=4'h9;
  LUT2 un1_idelay_last_1_5_d_cZ (
	.I0(idelay_first[6]),
	.I1(idelay_last[6]),
	.O(un1_idelay_last_1_5_d)
);
defparam un1_idelay_last_1_5_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_last_1_4_d_cZ (
	.I0(idelay_first[5]),
	.I1(idelay_last[5]),
	.O(un1_idelay_last_1_4_d)
);
defparam un1_idelay_last_1_4_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_last_1_3_d_cZ (
	.I0(idelay_last[4]),
	.I1(idelay_first[4]),
	.O(un1_idelay_last_1_3_d)
);
defparam un1_idelay_last_1_3_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_last_1_2_d_cZ (
	.I0(idelay_first[3]),
	.I1(idelay_last[3]),
	.O(un1_idelay_last_1_2_d)
);
defparam un1_idelay_last_1_2_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_last_1_1_d_cZ (
	.I0(idelay_last[2]),
	.I1(idelay_first[2]),
	.O(un1_idelay_last_1_1_d)
);
defparam un1_idelay_last_1_1_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_last_1_4_cZ (
	.I0(idelay_last[2]),
	.I1(idelay_first[2]),
	.O(un1_idelay_last_1_4)
);
defparam un1_idelay_last_1_4_cZ.INIT=4'h9;
// @225:3888
  LUT6 \state_e[0]  (
	.I0(state[1]),
	.I1(state[0]),
	.I2(m12_e_0_1),
	.I3(pause_cnt_scalar),
	.I4(un1_next_bitslip_cnt_0_sqmuxa),
	.I5(m7),
	.O(state_0)
);
defparam \state_e[0] .INIT=64'h00CC40CCFFCCEFCC;
// @225:3534
  LUT5 \next_bitslip_tried_cZ[2]  (
	.I0(bitslip_tried[1]),
	.I1(bitslip_tried[2]),
	.I2(bitslip_tried[0]),
	.I3(next_bitslip_pulse_1_sqmuxa_1),
	.I4(next_bitslip_tried_1_sqmuxa_1),
	.O(next_bitslip_tried[2])
);
defparam \next_bitslip_tried_cZ[2] .INIT=32'h00006CCC;
// @225:3534
  LUT5 \next_bitslip_cnt_cZ[2]  (
	.I0(bitslip_cnt[2]),
	.I1(bitslip_cnt[0]),
	.I2(bitslip_cnt[1]),
	.I3(next_bitslip_pulse_1_sqmuxa_1),
	.I4(next_bitslip_cnt_1_sqmuxa_1),
	.O(next_bitslip_cnt[2])
);
defparam \next_bitslip_cnt_cZ[2] .INIT=32'h00006AAA;
// @225:3888
  LUT5 data_are_stable_e (
	.I0(data_are_stable),
	.I1(un1_next_find_unstable_0_sqmuxa_1),
	.I2(un1_state_4),
	.I3(pause_cnt_scalar),
	.I4(un8_next_data_are_stable_cry_64),
	.O(data_are_stable_0)
);
defparam data_are_stable_e.INIT=32'h0AAA0EAA;
  LUT6 \pause_cnt_s_sf_cZ[1]  (
	.I0(pause_cnt[1]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(next_pause_cnt_0_sqmuxa),
	.I3(pause_cnt_scalar),
	.I4(next_state93),
	.I5(next_pause_cnt_0_sqmuxa_1),
	.O(pause_cnt_s_sf[1])
);
defparam \pause_cnt_s_sf_cZ[1] .INIT=64'hFF550055FF550355;
// @225:3888
  LUT6 un1_next_pause_cnt39_12_i_cZ (
	.I0(find_a_whole_eye),
	.I1(reach_end),
	.I2(next_following_state_1_sqmuxa_2),
	.I3(next_state96),
	.I4(pause_cnt_scalar),
	.I5(un1_next_pause_cnt39_12_0),
	.O(un1_next_pause_cnt39_12_i)
);
defparam un1_next_pause_cnt39_12_i_cZ.INIT=64'h000000000E0F0000;
// @225:3534
  LUT4 \next_bitslip_tried_cZ[1]  (
	.I0(bitslip_tried[1]),
	.I1(bitslip_tried[0]),
	.I2(next_bitslip_pulse_1_sqmuxa_1),
	.I3(next_bitslip_tried_1_sqmuxa_1),
	.O(next_bitslip_tried[1])
);
defparam \next_bitslip_tried_cZ[1] .INIT=16'h006A;
// @225:3534
  LUT4 \next_bitslip_cnt_cZ[1]  (
	.I0(bitslip_cnt[0]),
	.I1(bitslip_cnt[1]),
	.I2(next_bitslip_cnt_1_sqmuxa_1),
	.I3(next_bitslip_pulse_1_sqmuxa_1),
	.O(next_bitslip_cnt[1])
);
defparam \next_bitslip_cnt_cZ[1] .INIT=16'h060C;
// @225:3534
  LUT3 \next_bitslip_cnt_cZ[0]  (
	.I0(bitslip_cnt[0]),
	.I1(next_bitslip_pulse_1_sqmuxa_1),
	.I2(next_bitslip_cnt_1_sqmuxa_1),
	.O(next_bitslip_cnt[0])
);
defparam \next_bitslip_cnt_cZ[0] .INIT=8'h06;
  LUT6 m5_cZ (
	.I0(following_state[1]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(N_27),
	.I4(i6_i),
	.I5(un1_next_bitslip_cnt_0_sqmuxa),
	.O(m5)
);
defparam m5_cZ.INIT=64'h55555555CFFFC0F0;
  LUT5 m7_cZ (
	.I0(following_state[0]),
	.I1(state[3]),
	.I2(m3_0),
	.I3(\next_state_cnst_3_0_.N_16 ),
	.I4(un1_next_bitslip_cnt_0_sqmuxa),
	.O(m7)
);
defparam m7_cZ.INIT=32'h555530FC;
  LUT6 \next_idelay_cnt_cZ[0]  (
	.I0(idelay_cnt[0]),
	.I1(current_idelay_cnt_plus_one[0]),
	.I2(un1_idelay_last_cry_3_O[1]),
	.I3(next_following_state_3_sqmuxa_1_sn_1),
	.I4(un1_next_pause_cnt39_5_sn),
	.I5(next_bitslip_reset_1_sqmuxa),
	.O(next_idelay_cnt[0])
);
defparam \next_idelay_cnt_cZ[0] .INIT=64'hAAFFAAAAF0CCAAAA;
  LUT6 \next_idelay_cnt_cZ[1]  (
	.I0(current_idelay_cnt_plus_one[1]),
	.I1(idelay_cnt[1]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(un1_next_pause_cnt39_5_sn),
	.I4(un1_idelay_last_cry_3_O[2]),
	.I5(next_bitslip_reset_1_sqmuxa),
	.O(next_idelay_cnt[1])
);
defparam \next_idelay_cnt_cZ[1] .INIT=64'hC0CCC0CCFACC0ACC;
  LUT6 \next_idelay_cnt_cZ[2]  (
	.I0(idelay_cnt[2]),
	.I1(current_idelay_cnt_plus_one[2]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(un1_next_pause_cnt39_5_sn),
	.I4(un1_idelay_last_cry_3_O[3]),
	.I5(next_bitslip_reset_1_sqmuxa),
	.O(next_idelay_cnt[2])
);
defparam \next_idelay_cnt_cZ[2] .INIT=64'hA0AAA0AAFCAA0CAA;
  LUT6 \next_idelay_cnt_cZ[3]  (
	.I0(current_idelay_cnt_plus_one[3]),
	.I1(idelay_cnt[3]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(un1_next_pause_cnt39_5_sn),
	.I4(next_bitslip_reset_1_sqmuxa),
	.I5(un1_idelay_last_cry_3_O[4]),
	.O(next_idelay_cnt[3])
);
defparam \next_idelay_cnt_cZ[3] .INIT=64'hC0CCFACCC0CC0ACC;
  LUT6 \next_idelay_cnt_cZ[4]  (
	.I0(idelay_cnt[4]),
	.I1(current_idelay_cnt_plus_one[4]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(un1_next_pause_cnt39_5_sn),
	.I4(un1_idelay_last_cry_3_O[5]),
	.I5(next_bitslip_reset_1_sqmuxa),
	.O(next_idelay_cnt[4])
);
defparam \next_idelay_cnt_cZ[4] .INIT=64'hA0AAA0AAFCAA0CAA;
  LUT6 \next_idelay_cnt_cZ[5]  (
	.I0(idelay_cnt[5]),
	.I1(current_idelay_cnt_plus_one[5]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(un1_next_pause_cnt39_5_sn),
	.I4(un1_idelay_last_cry_3_O[6]),
	.I5(next_bitslip_reset_1_sqmuxa),
	.O(next_idelay_cnt[5])
);
defparam \next_idelay_cnt_cZ[5] .INIT=64'hA0AAA0AAFCAA0CAA;
  LUT6 \next_idelay_cnt_cZ[6]  (
	.I0(idelay_cnt[6]),
	.I1(current_idelay_cnt_plus_one[6]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(un1_next_pause_cnt39_5_sn),
	.I4(un1_idelay_last_cry_3_O[7]),
	.I5(next_bitslip_reset_1_sqmuxa),
	.O(next_idelay_cnt[6])
);
defparam \next_idelay_cnt_cZ[6] .INIT=64'hA0AAA0AAFCAA0CAA;
  LUT6 \next_idelay_cnt_cZ[7]  (
	.I0(current_idelay_cnt_plus_one[7]),
	.I1(idelay_cnt[7]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(un1_next_pause_cnt39_5_sn),
	.I4(un1_idelay_last_cry_7),
	.I5(next_bitslip_reset_1_sqmuxa),
	.O(next_idelay_cnt[7])
);
defparam \next_idelay_cnt_cZ[7] .INIT=64'hC0CCC0CCFACC0ACC;
  LUT5 \next_state_24[0]  (
	.I0(following_state[2]),
	.I1(state[3]),
	.I2(\next_state_cnst_3_0_.N_37 ),
	.I3(\next_state_cnst_3_0_.N_32 ),
	.I4(un1_next_bitslip_cnt_0_sqmuxa),
	.O(next_state_24[2])
);
defparam \next_state_24[0] .INIT=32'hAAAAF3C0;
  LUT3 \next_state_24[1]  (
	.I0(following_state[3]),
	.I1(next_state_cnst[3]),
	.I2(un1_next_bitslip_cnt_0_sqmuxa),
	.O(next_state_24[3])
);
defparam \next_state_24[1] .INIT=8'hAC;
// @225:3534
  LUT3 \next_bitslip_tried_cZ[0]  (
	.I0(bitslip_tried[0]),
	.I1(next_bitslip_pulse_1_sqmuxa_1),
	.I2(next_bitslip_tried_1_sqmuxa_1),
	.O(next_bitslip_tried[0])
);
defparam \next_bitslip_tried_cZ[0] .INIT=8'h06;
// @225:3537
  LUT6 next_bitslip_cnt_1_sqmuxa_1_cZ (
	.I0(state[3]),
	.I1(state[2]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(next_bitslip_cnt_1_sqmuxa_1_0),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_cnt_1_sqmuxa_1)
);
defparam next_bitslip_cnt_1_sqmuxa_1_cZ.INIT=64'h0104010000000000;
// @225:3534
  LUT6 un1_next_state94_2_cZ (
	.I0(state[3]),
	.I1(state[1]),
	.I2(idelay_is_target),
	.I3(state[0]),
	.I4(state[2]),
	.I5(un2_data_equal_to_pattern_ref),
	.O(un1_next_state94_2)
);
defparam un1_next_state94_2_cZ.INIT=64'h0000158800111588;
  LUT4 data_stable_cntlde (
	.I0(data_are_stable),
	.I1(un1_state_4),
	.I2(un1_next_find_unstable_0_sqmuxa_1),
	.I3(pause_cnt_scalar),
	.O(data_stable_cnte)
);
defparam data_stable_cntlde.INIT=16'hDC00;
  LUT6 pause_cntlde_1_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(idelay_is_target),
	.I5(un2_data_equal_to_pattern_ref),
	.O(pause_cntlde_1)
);
defparam pause_cntlde_1_cZ.INIT=64'h0019003901190139;
// @225:3888
  LUT6 find_a_whole_eye_e (
	.I0(eye_current_too_small),
	.I1(find_a_whole_eye),
	.I2(find_unstable),
	.I3(pause_cnt_scalar),
	.I4(next_find_an_eye_0_sqmuxa),
	.I5(next_state95),
	.O(find_a_whole_eye_0)
);
defparam find_a_whole_eye_e.INIT=64'h00CC00CCDCCCCCCC;
// @225:3534
  LUT2 \next_bitslip_pulse_cZ[3]  (
	.I0(train_bit[3]),
	.I1(next_bitslip_pulse_1_sqmuxa_1),
	.O(next_bitslip_pulse[3])
);
defparam \next_bitslip_pulse_cZ[3] .INIT=4'h8;
// @225:3534
  LUT2 \next_bitslip_pulse_cZ[2]  (
	.I0(train_bit[2]),
	.I1(next_bitslip_pulse_1_sqmuxa_1),
	.O(next_bitslip_pulse[2])
);
defparam \next_bitslip_pulse_cZ[2] .INIT=4'h8;
// @225:3534
  LUT2 \next_bitslip_pulse_cZ[1]  (
	.I0(train_bit[1]),
	.I1(next_bitslip_pulse_1_sqmuxa_1),
	.O(next_bitslip_pulse[1])
);
defparam \next_bitslip_pulse_cZ[1] .INIT=4'h8;
// @225:3534
  LUT2 \next_bitslip_pulse_cZ[0]  (
	.I0(train_bit[0]),
	.I1(next_bitslip_pulse_1_sqmuxa_1),
	.O(next_bitslip_pulse[0])
);
defparam \next_bitslip_pulse_cZ[0] .INIT=4'h8;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m43  (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(next_train_bit15_i_0),
	.I5(N_77_4),
	.O(next_state_cnst[3])
);
defparam \next_state_cnst_3_0_.m43 .INIT=64'h40E150E140F150F1;
// @225:3888
  LUT6 train_word_start_e (
	.I0(state[3]),
	.I1(state[1]),
	.I2(train_word_start),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(train_word_start_0)
);
defparam train_word_start_e.INIT=64'hF0F8D0F0F0F0F0F0;
// @225:3888
  LUT5 find_unstable_e (
	.I0(find_unstable),
	.I1(data_equal_to_data_loaded),
	.I2(next_state95),
	.I3(pause_cnt_scalar),
	.I4(next_state99),
	.O(find_unstable_0)
);
defparam find_unstable_e.INIT=32'h0BAA0AAA;
// @225:3888
  LUT4 find_an_eye_e (
	.I0(find_an_eye),
	.I1(next_find_an_eye_0_sqmuxa),
	.I2(pause_cnt_scalar),
	.I3(next_state95),
	.O(find_an_eye_0)
);
defparam find_an_eye_e.INIT=16'h0AEA;
// @225:3888
  LUT4 un1_next_pause_cnt39_1_i_cZ (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_1_i)
);
defparam un1_next_pause_cnt39_1_i_cZ.INIT=16'h0800;
// @225:3888
  LUT6 un1_next_pause_cnt39_6_i_cZ (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(next_idelay_first_0_sqmuxa),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_6_i)
);
defparam un1_next_pause_cnt39_6_i_cZ.INIT=64'h4100010000000000;
// @225:3888
  LUT5 un1_next_pause_cnt39_i_cZ (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_i)
);
defparam un1_next_pause_cnt39_i_cZ.INIT=32'h10000000;
// @225:3537
  LUT6 next_bitslip_pulse_1_sqmuxa_1_cZ (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(un2_data_equal_to_pattern_ref),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_pulse_1_sqmuxa_1)
);
defparam next_bitslip_pulse_1_sqmuxa_1_cZ.INIT=64'h0000001000000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[0]  (
	.I0(idelay_is_target),
	.I1(train_bit[0]),
	.I2(state[0]),
	.I3(un1_next_pause_cnt39_5_sn_2),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[0])
);
defparam \next_idelay_pulse_cZ[0] .INIT=64'h0040000000000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[1]  (
	.I0(idelay_is_target),
	.I1(state[0]),
	.I2(train_bit[1]),
	.I3(un1_next_pause_cnt39_5_sn_2),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[1])
);
defparam \next_idelay_pulse_cZ[1] .INIT=64'h0040000000000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[2]  (
	.I0(idelay_is_target),
	.I1(train_bit[2]),
	.I2(state[0]),
	.I3(un1_next_pause_cnt39_5_sn_2),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[2])
);
defparam \next_idelay_pulse_cZ[2] .INIT=64'h0040000000000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[3]  (
	.I0(idelay_is_target),
	.I1(state[1]),
	.I2(state[0]),
	.I3(train_bit[3]),
	.I4(un1_next_pause_cnt39_5_sn_2),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[3])
);
defparam \next_idelay_pulse_cZ[3] .INIT=64'h0000400000000000;
// @225:3534
  LUT4 \next_idelay_reset_cZ[3]  (
	.I0(SIMULATION),
	.I1(train_bit[3]),
	.I2(pause_cnt_scalar),
	.I3(next_state95),
	.O(next_idelay_reset[3])
);
defparam \next_idelay_reset_cZ[3] .INIT=16'h4000;
// @225:3534
  LUT4 \next_idelay_reset_cZ[2]  (
	.I0(SIMULATION),
	.I1(train_bit[2]),
	.I2(next_state95),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[2])
);
defparam \next_idelay_reset_cZ[2] .INIT=16'h4000;
// @225:3534
  LUT4 \next_idelay_reset_cZ[1]  (
	.I0(SIMULATION),
	.I1(train_bit[1]),
	.I2(next_state95),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[1])
);
defparam \next_idelay_reset_cZ[1] .INIT=16'h4000;
// @225:3534
  LUT4 \next_idelay_reset_cZ[0]  (
	.I0(SIMULATION),
	.I1(train_bit[0]),
	.I2(next_state95),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[0])
);
defparam \next_idelay_reset_cZ[0] .INIT=16'h4000;
// @225:3473
  LUT6 current_idelay_cnt_plus_one_1_axbxc7 (
	.I0(current_idelay_cnt[7]),
	.I1(current_idelay_cnt[5]),
	.I2(current_idelay_cnt[4]),
	.I3(current_idelay_cnt[6]),
	.I4(current_idelay_cnt[3]),
	.I5(current_idelay_cnt_plus_one_1_c3),
	.O(current_idelay_cnt_plus_one_1[7])
);
defparam current_idelay_cnt_plus_one_1_axbxc7.INIT=64'h6AAAAAAAAAAAAAAA;
// @225:3473
  LUT6 current_idelay_cnt_plus_one_1_ac0_13 (
	.I0(current_idelay_cnt[5]),
	.I1(current_idelay_cnt[7]),
	.I2(current_idelay_cnt[6]),
	.I3(current_idelay_cnt[4]),
	.I4(current_idelay_cnt[3]),
	.I5(current_idelay_cnt_plus_one_1_c3),
	.O(current_idelay_cnt_plus_one_1[8])
);
defparam current_idelay_cnt_plus_one_1_ac0_13.INIT=64'h8000000000000000;
// @225:3486
  LUT6 data_equal_to_pattern_ref_2_cZ (
	.I0(data_in_wire_3_i_m2[1]),
	.I1(N_195),
	.I2(data_in_wire_3_i_m2[5]),
	.I3(data_in_wire_3_i_m2[2]),
	.I4(N_192),
	.I5(data_equal_to_pattern_ref_2_2),
	.O(data_equal_to_pattern_ref_2)
);
defparam data_equal_to_pattern_ref_2_cZ.INIT=64'h8000000000000000;
// @225:3537
  LUT6 un1_next_bitslip_cnt_0_sqmuxa_0_cZ (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(next_tdatardy_0_sqmuxa),
	.I5(un2_data_equal_to_pattern_ref),
	.O(un1_next_bitslip_cnt_0_sqmuxa_0)
);
defparam un1_next_bitslip_cnt_0_sqmuxa_0_cZ.INIT=64'hFFFF0002FFFF0000;
// @225:3534
  LUT6 un1_next_pause_cnt39_12_0_cZ (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_equal_to_pattern_ref),
	.I3(state[3]),
	.I4(state[1]),
	.I5(un1_next_pause_cnt39_12_0_1),
	.O(un1_next_pause_cnt39_12_0)
);
defparam un1_next_pause_cnt39_12_0_cZ.INIT=64'hFFFFFFFFFF46AA33;
// @225:3534
  LUT6 \next_idelay_target_cZ[6]  (
	.I0(find_a_whole_eye),
	.I1(state[1]),
	.I2(current_idelay_cnt_plus_one[6]),
	.I3(reach_end),
	.I4(next_pause_cnt_0_sqmuxa_1),
	.I5(un1_idelay_last_cry_3_O[7]),
	.O(next_idelay_target[6])
);
defparam \next_idelay_target_cZ[6] .INIT=64'hCCC8CCCC00400000;
// @225:3534
  LUT6 \next_idelay_target_cZ[4]  (
	.I0(state[1]),
	.I1(reach_end),
	.I2(current_idelay_cnt_plus_one[4]),
	.I3(find_a_whole_eye),
	.I4(next_pause_cnt_0_sqmuxa_1),
	.I5(un1_idelay_last_cry_3_O[5]),
	.O(next_idelay_target[4])
);
defparam \next_idelay_target_cZ[4] .INIT=64'hAAA8AAAA00200000;
// @225:3534
  LUT6 \next_idelay_target_cZ[3]  (
	.I0(current_idelay_cnt_plus_one[3]),
	.I1(find_a_whole_eye),
	.I2(state[1]),
	.I3(reach_end),
	.I4(next_pause_cnt_0_sqmuxa_1),
	.I5(un1_idelay_last_cry_3_O[4]),
	.O(next_idelay_target[3])
);
defparam \next_idelay_target_cZ[3] .INIT=64'hF0E0F0F000200000;
// @225:3534
  LUT6 \next_idelay_target_cZ[1]  (
	.I0(state[1]),
	.I1(current_idelay_cnt_plus_one[1]),
	.I2(reach_end),
	.I3(find_a_whole_eye),
	.I4(next_pause_cnt_0_sqmuxa_1),
	.I5(un1_idelay_last_cry_3_O[2]),
	.O(next_idelay_target[1])
);
defparam \next_idelay_target_cZ[1] .INIT=64'hAAA8AAAA00080000;
// @225:3534
  LUT6 \next_idelay_target_cZ[2]  (
	.I0(find_a_whole_eye),
	.I1(reach_end),
	.I2(state[1]),
	.I3(current_idelay_cnt_plus_one[2]),
	.I4(next_pause_cnt_0_sqmuxa_1),
	.I5(un1_idelay_last_cry_3_O[3]),
	.O(next_idelay_target[2])
);
defparam \next_idelay_target_cZ[2] .INIT=64'hF0E0F0F010000000;
// @225:3534
  LUT6 \next_idelay_target_cZ[5]  (
	.I0(state[1]),
	.I1(find_a_whole_eye),
	.I2(reach_end),
	.I3(current_idelay_cnt_plus_one[5]),
	.I4(next_pause_cnt_0_sqmuxa_1),
	.I5(un1_idelay_last_cry_3_O[6]),
	.O(next_idelay_target[5])
);
defparam \next_idelay_target_cZ[5] .INIT=64'hAAA8AAAA02000000;
// @225:3534
  LUT6 \next_idelay_target_cZ[7]  (
	.I0(find_a_whole_eye),
	.I1(reach_end),
	.I2(current_idelay_cnt_plus_one[7]),
	.I3(state[1]),
	.I4(next_pause_cnt_0_sqmuxa_1),
	.I5(un1_idelay_last_cry_7),
	.O(next_idelay_target[7])
);
defparam \next_idelay_target_cZ[7] .INIT=64'hFE00FF0010000000;
// @225:3534
  LUT6 \next_idelay_target_cZ[0]  (
	.I0(reach_end),
	.I1(state[1]),
	.I2(current_idelay_cnt_plus_one[0]),
	.I3(find_a_whole_eye),
	.I4(next_pause_cnt_0_sqmuxa_1),
	.I5(un1_idelay_last_cry_3_O[1]),
	.O(next_idelay_target[0])
);
defparam \next_idelay_target_cZ[0] .INIT=64'hFFFBFFFF33733333;
// @225:3888
  LUT5 N_91_i_cZ (
	.I0(find_unstable),
	.I1(channel_rdy),
	.I2(eye_too_small),
	.I3(find_an_eye),
	.I4(next_state102),
	.O(N_91_i)
);
defparam N_91_i_cZ.INIT=32'hA2AA0000;
// @225:3537
  LUT6 next_bitslip_tried_1_sqmuxa_1_cZ (
	.I0(SIMULATION),
	.I1(N_77_4),
	.I2(next_state_0_sqmuxa_1),
	.I3(pause_cnt_scalar),
	.I4(next_state95),
	.I5(next_state102),
	.O(next_bitslip_tried_1_sqmuxa_1)
);
defparam next_bitslip_tried_1_sqmuxa_1_cZ.INIT=64'hFE00FC00FA00F000;
// @225:3537
  LUT2 next_data_loaded_1_sqmuxa_cZ (
	.I0(pause_cnt_scalar),
	.I1(next_pause_cnt_0_sqmuxa),
	.O(next_data_loaded_1_sqmuxa)
);
defparam next_data_loaded_1_sqmuxa_cZ.INIT=4'h8;
// @225:3537
  LUT6 next_train_error_1_sqmuxa_1_cZ (
	.I0(data_equal_to_pattern_ref),
	.I1(next_train_error_1_sqmuxa),
	.I2(N_77_4),
	.I3(next_state102),
	.I4(pause_cnt_scalar),
	.I5(\next_state103.next_state103 ),
	.O(next_train_error_1_sqmuxa_1)
);
defparam next_train_error_1_sqmuxa_1_cZ.INIT=64'hDFDD0000CFCC0000;
// @225:3537
  LUT6 next_searching_stable_7_f0 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(searching_stable),
	.I3(state[2]),
	.I4(state[0]),
	.I5(next_idelay_current_eye_last_0_sqmuxa),
	.O(next_searching_stable_7)
);
defparam next_searching_stable_7_f0.INIT=64'hF4F1B0F0F4F1F0F0;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m15  (
	.I0(SIMULATION),
	.I1(state[1]),
	.I2(all_channels_word),
	.I3(state[0]),
	.I4(state[2]),
	.I5(N_77_4),
	.O(\next_state_cnst_3_0_.N_16 )
);
defparam \next_state_cnst_3_0_.m15 .INIT=64'h11003FCC11003FFF;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m31  (
	.I0(SIMULATION),
	.I1(state[2]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(next_pause_cnt21),
	.I5(next_idelay_current_eye_last_0_sqmuxa),
	.O(\next_state_cnst_3_0_.N_32 )
);
defparam \next_state_cnst_3_0_.m31 .INIT=64'h03EC00EC0FEC0CEC;
// @225:3473
  LUT5 current_idelay_cnt_plus_one_1_axbxc6 (
	.I0(current_idelay_cnt[4]),
	.I1(current_idelay_cnt[6]),
	.I2(current_idelay_cnt[3]),
	.I3(current_idelay_cnt[5]),
	.I4(current_idelay_cnt_plus_one_1_c3),
	.O(current_idelay_cnt_plus_one_1[6])
);
defparam current_idelay_cnt_plus_one_1_axbxc6.INIT=32'h6CCCCCCC;
// @225:3537
  LUT5 next_train_done_1_sqmuxa_cZ (
	.I0(train_error),
	.I1(all_channels_word),
	.I2(all_channels_rdy),
	.I3(next_state105),
	.I4(pause_cnt_scalar),
	.O(next_train_done_1_sqmuxa)
);
defparam next_train_done_1_sqmuxa_cZ.INIT=32'h40000000;
// @225:3485
  LUT6 data_equal_to_data_loaded_2_0_I_18_cZ (
	.I0(data_loaded[4]),
	.I1(data_loaded[3]),
	.I2(data_loaded[5]),
	.I3(data_in_wire_3_i_m2[5]),
	.I4(N_196),
	.I5(N_195),
	.O(data_equal_to_data_loaded_2_0_I_18)
);
defparam data_equal_to_data_loaded_2_0_I_18_cZ.INIT=64'h8008200240041001;
// @225:3485
  LUT6 data_equal_to_data_loaded_2_0_I_10_cZ (
	.I0(data_loaded[2]),
	.I1(data_loaded[0]),
	.I2(data_loaded[1]),
	.I3(data_in_wire_3_i_m2[1]),
	.I4(data_in_wire_3_i_m2[2]),
	.I5(data_in_wire_3_i_m2[0]),
	.O(data_equal_to_data_loaded_2_0_I_10)
);
defparam data_equal_to_data_loaded_2_0_I_10_cZ.INIT=64'h8008400420021001;
// @225:3705
  LUT4 next_bitslip_cnt_1_sqmuxa_1_0_cZ (
	.I0(bitslip_cnt[2]),
	.I1(bitslip_cnt[1]),
	.I2(bitslip_cnt[0]),
	.I3(un2_data_equal_to_pattern_ref),
	.O(next_bitslip_cnt_1_sqmuxa_1_0)
);
defparam next_bitslip_cnt_1_sqmuxa_1_0_cZ.INIT=16'h0080;
// @225:3888
  LUT6 N_66_i_cZ (
	.I0(channel_rdy_local[1]),
	.I1(channel_id[1]),
	.I2(channel_rdy_local[0]),
	.I3(CO0_3),
	.I4(channel_rdy_local[2]),
	.I5(channel_rdy_local[3]),
	.O(N_66_i)
);
defparam N_66_i_cZ.INIT=64'hEEFCEE3022FC2230;
// @225:3469
  LUT4 un2_data_equal_to_pattern_ref_cZ (
	.I0(bitslip_tried[2]),
	.I1(data_equal_to_pattern_ref),
	.I2(bitslip_tried[0]),
	.I3(bitslip_tried[1]),
	.O(un2_data_equal_to_pattern_ref)
);
defparam un2_data_equal_to_pattern_ref_cZ.INIT=16'hECCC;
// @225:3537
  LUT6 next_following_state_1_sqmuxa_2_cZ (
	.I0(data_are_stable),
	.I1(data_equal_to_data_loaded),
	.I2(state[2]),
	.I3(state[3]),
	.I4(state[0]),
	.I5(state[1]),
	.O(next_following_state_1_sqmuxa_2)
);
defparam next_following_state_1_sqmuxa_2_cZ.INIT=64'h0000005000400000;
// @225:3537
  LUT6 un1_next_find_unstable_0_sqmuxa_1_cZ (
	.I0(data_equal_to_data_loaded),
	.I1(data_equal_to_pattern_ref),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(state[1]),
	.O(un1_next_find_unstable_0_sqmuxa_1)
);
defparam un1_next_find_unstable_0_sqmuxa_1_cZ.INIT=64'h00000C000AC00000;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m36  (
	.I0(data_equal_to_pattern_ref),
	.I1(state[1]),
	.I2(all_channels_word),
	.I3(data_are_stable),
	.I4(state[2]),
	.I5(state[0]),
	.O(\next_state_cnst_3_0_.N_37 )
);
defparam \next_state_cnst_3_0_.m36 .INIT=64'h3333F3D133333333;
// @225:3534
  LUT6 un1_pause_cnt_16 (
	.I0(pause_cnt[12]),
	.I1(pause_cnt[11]),
	.I2(pause_cnt[9]),
	.I3(un1_pause_cnt_16_0),
	.I4(pause_cnt[5]),
	.I5(un1_pause_cnt_16_1),
	.O(pause_cnt_scalar)
);
defparam un1_pause_cnt_16.INIT=64'h0000010000000000;
// @225:3486
  LUT3 data_equal_to_pattern_ref_2_2_cZ (
	.I0(N_193),
	.I1(data_in_wire_3_i_m2[0]),
	.I2(N_196),
	.O(data_equal_to_pattern_ref_2_2)
);
defparam data_equal_to_pattern_ref_2_2_cZ.INIT=8'h20;
// @225:3888
  LUT5 N_54_i_cZ (
	.I0(first_channel),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(state[2]),
	.O(N_54_i)
);
defparam N_54_i_cZ.INIT=32'h00000080;
// @225:3476
  LUT5 eye_too_small_2_axb_1_i_cZ (
	.I0(idelay_last[0]),
	.I1(idelay_last[1]),
	.I2(idelay_first[1]),
	.I3(eye_too_small_2_0),
	.I4(idelay_first[0]),
	.O(eye_too_small_2_axb_1_i)
);
defparam eye_too_small_2_axb_1_i_cZ.INIT=32'h3CC39669;
// @225:3482
  LUT5 eye_save_current_2_axb_1_i_cZ (
	.I0(idelay_first[0]),
	.I1(idelay_last[0]),
	.I2(idelay_first[1]),
	.I3(idelay_last[1]),
	.I4(eye_save_current_2_1),
	.O(eye_save_current_2_axb_1_i)
);
defparam eye_save_current_2_axb_1_i_cZ.INIT=32'h4BB4B44B;
// @225:3534
  LUT5 \next_tdata_0_a2[28]  (
	.I0(data_equal_to_pattern_ref),
	.I1(find_unstable),
	.I2(find_an_eye),
	.I3(next_state102),
	.I4(\next_state103.next_state103 ),
	.O(next_tdata[28])
);
defparam \next_tdata_0_a2[28] .INIT=32'hA2AAF3FF;
// @225:3537
  LUT4 un1_state_4_cZ (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.O(un1_state_4)
);
defparam un1_state_4_cZ.INIT=16'h0402;
// @225:3537
  LUT4 un1_state_5_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.O(un1_state_5)
);
defparam un1_state_5_cZ.INIT=16'h0210;
// @225:3534
  LUT5 un1_next_pause_cnt39_12_0_1_cZ (
	.I0(data_equal_to_data_loaded),
	.I1(data_are_stable),
	.I2(data_equal_to_pattern_ref),
	.I3(next_state99),
	.I4(\next_state103.next_state103 ),
	.O(un1_next_pause_cnt39_12_0_1)
);
defparam un1_next_pause_cnt39_12_0_1_cZ.INIT=32'h75305500;
  LUT6 m12_e_2_cZ (
	.I0(state[3]),
	.I1(CO0_3),
	.I2(channel_id[1]),
	.I3(first_channel),
	.I4(state[0]),
	.I5(state[2]),
	.O(m12_e_2)
);
defparam m12_e_2_cZ.INIT=64'h0000000000000080;
// @225:3537
  LUT5 \next_state_cnst_3_0_.m20  (
	.I0(SIMULATION),
	.I1(state[0]),
	.I2(state[2]),
	.I3(data_equal_to_data_loaded),
	.I4(state[1]),
	.O(i6_i)
);
defparam \next_state_cnst_3_0_.m20 .INIT=32'h0000F838;
  LUT5 m3_0_cZ (
	.I0(SIMULATION),
	.I1(state[0]),
	.I2(state[2]),
	.I3(data_equal_to_pattern_ref),
	.I4(state[1]),
	.O(m3_0)
);
defparam m3_0_cZ.INIT=32'hF0C0FBFB;
// @225:3554
  LUT5 \next_train_bit_1_0_a2[1]  (
	.I0(CO0_3),
	.I1(first_channel),
	.I2(channel_id[1]),
	.I3(state[0]),
	.I4(state[2]),
	.O(next_train_bit[1])
);
defparam \next_train_bit_1_0_a2[1] .INIT=32'h00000001;
// @225:3554
  LUT5 \next_train_bit_0_a2[3]  (
	.I0(state[2]),
	.I1(state[0]),
	.I2(first_channel),
	.I3(CO0_3),
	.I4(channel_id[1]),
	.O(next_train_bit[3])
);
defparam \next_train_bit_0_a2[3] .INIT=32'h00010000;
// @225:3554
  LUT5 \next_train_bit_1_0_a2[2]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(first_channel),
	.I3(state[0]),
	.I4(state[2]),
	.O(next_train_bit[2])
);
defparam \next_train_bit_1_0_a2[2] .INIT=32'h00000004;
// @225:3758
  LUT5 next_find_a_whole_eye_0_sqmuxa_1_2 (
	.I0(searching_stable),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.O(next_find_an_eye_0_sqmuxa)
);
defparam next_find_a_whole_eye_0_sqmuxa_1_2.INIT=32'h04000000;
// @225:3856
  LUT6 next_tdatardy_0_sqmuxa_cZ (
	.I0(SIMULATION),
	.I1(tdatardy),
	.I2(req_done_local),
	.I3(state[0]),
	.I4(state[2]),
	.I5(next_state102_1),
	.O(next_tdatardy_0_sqmuxa)
);
defparam next_tdatardy_0_sqmuxa_cZ.INIT=64'hAE00000000000000;
// @225:3534
  LUT4 \next_following_state_0_a2[2]  (
	.I0(SIMULATION),
	.I1(state[2]),
	.I2(state[1]),
	.I3(state[3]),
	.O(next_following_state[2])
);
defparam \next_following_state_0_a2[2] .INIT=16'h00CD;
  LUT6 \data_in_wire_3_i_m2_cZ[0]  (
	.I0(CO0_3),
	.I1(data_in[24]),
	.I2(data_in[0]),
	.I3(channel_id[1]),
	.I4(data_in[8]),
	.I5(data_in[16]),
	.O(data_in_wire_3_i_m2[0])
);
defparam \data_in_wire_3_i_m2_cZ[0] .INIT=64'hDDFADD5088FA8850;
  LUT6 \data_in_wire_3_i_m2_cZ[1]  (
	.I0(data_in[17]),
	.I1(data_in[9]),
	.I2(channel_id[1]),
	.I3(data_in[25]),
	.I4(data_in[1]),
	.I5(CO0_3),
	.O(data_in_wire_3_i_m2[1])
);
defparam \data_in_wire_3_i_m2_cZ[1] .INIT=64'hFC0CFC0CAFAFA0A0;
  LUT6 \data_in_wire_3_i_m2_cZ[2]  (
	.I0(data_in[2]),
	.I1(data_in[18]),
	.I2(data_in[10]),
	.I3(channel_id[1]),
	.I4(data_in[26]),
	.I5(CO0_3),
	.O(data_in_wire_3_i_m2[2])
);
defparam \data_in_wire_3_i_m2_cZ[2] .INIT=64'hFFF000F0CCAACCAA;
  LUT6 \data_in_wire_3_i_m2[3]  (
	.I0(data_in[3]),
	.I1(data_in[11]),
	.I2(channel_id[1]),
	.I3(data_in[19]),
	.I4(CO0_3),
	.I5(data_in[27]),
	.O(N_196)
);
defparam \data_in_wire_3_i_m2[3] .INIT=64'hFCFCFA0A0C0CFA0A;
  LUT6 \data_in_wire_3_i_m2[4]  (
	.I0(data_in[28]),
	.I1(data_in[4]),
	.I2(data_in[20]),
	.I3(data_in[12]),
	.I4(channel_id[1]),
	.I5(CO0_3),
	.O(N_195)
);
defparam \data_in_wire_3_i_m2[4] .INIT=64'hAAAAFF00F0F0CCCC;
  LUT6 \data_in_wire_3_i_m2_cZ[5]  (
	.I0(data_in[13]),
	.I1(data_in[29]),
	.I2(channel_id[1]),
	.I3(data_in[21]),
	.I4(data_in[5]),
	.I5(CO0_3),
	.O(data_in_wire_3_i_m2[5])
);
defparam \data_in_wire_3_i_m2_cZ[5] .INIT=64'hCACACACAFF0FF000;
  LUT6 \data_in_wire_3_i_m2[6]  (
	.I0(data_in[30]),
	.I1(CO0_3),
	.I2(data_in[6]),
	.I3(data_in[14]),
	.I4(data_in[22]),
	.I5(channel_id[1]),
	.O(N_193)
);
defparam \data_in_wire_3_i_m2[6] .INIT=64'hBBBB8888FC30FC30;
  LUT6 \data_in_wire_3_i_m2[7]  (
	.I0(data_in[31]),
	.I1(CO0_3),
	.I2(data_in[23]),
	.I3(channel_id[1]),
	.I4(data_in[7]),
	.I5(data_in[15]),
	.O(N_192)
);
defparam \data_in_wire_3_i_m2[7] .INIT=64'hB8FFB8CCB833B800;
  LUT6 \current_idelay_cnt_2_3_i_m2[0]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[0]),
	.I3(idelay_cnt_in[8]),
	.I4(idelay_cnt_in[16]),
	.I5(idelay_cnt_in[24]),
	.O(N_175)
);
defparam \current_idelay_cnt_2_3_i_m2[0] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_3_i_m2[1]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[1]),
	.I3(idelay_cnt_in[9]),
	.I4(idelay_cnt_in[17]),
	.I5(idelay_cnt_in[25]),
	.O(N_174)
);
defparam \current_idelay_cnt_2_3_i_m2[1] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_3_i_m2[2]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[2]),
	.I3(idelay_cnt_in[10]),
	.I4(idelay_cnt_in[18]),
	.I5(idelay_cnt_in[26]),
	.O(N_173)
);
defparam \current_idelay_cnt_2_3_i_m2[2] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_3_i_m2[3]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[3]),
	.I3(idelay_cnt_in[11]),
	.I4(idelay_cnt_in[19]),
	.I5(idelay_cnt_in[27]),
	.O(N_172)
);
defparam \current_idelay_cnt_2_3_i_m2[3] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_3_i_m2[4]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[4]),
	.I3(idelay_cnt_in[12]),
	.I4(idelay_cnt_in[20]),
	.I5(idelay_cnt_in[28]),
	.O(N_169)
);
defparam \current_idelay_cnt_2_3_i_m2[4] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_3_i_m2[5]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[5]),
	.I3(idelay_cnt_in[13]),
	.I4(idelay_cnt_in[21]),
	.I5(idelay_cnt_in[29]),
	.O(N_168)
);
defparam \current_idelay_cnt_2_3_i_m2[5] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_3_i_m2[6]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[6]),
	.I3(idelay_cnt_in[14]),
	.I4(idelay_cnt_in[22]),
	.I5(idelay_cnt_in[30]),
	.O(N_167)
);
defparam \current_idelay_cnt_2_3_i_m2[6] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_3_i_m2[7]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[7]),
	.I3(idelay_cnt_in[15]),
	.I4(idelay_cnt_in[23]),
	.I5(idelay_cnt_in[31]),
	.O(N_166)
);
defparam \current_idelay_cnt_2_3_i_m2[7] .INIT=64'hFEBADC9876325410;
// @225:3485
  LUT6 idelay_is_target_2_0_I_18_cZ (
	.I0(current_idelay_cnt[5]),
	.I1(idelay_target[3]),
	.I2(idelay_target[5]),
	.I3(current_idelay_cnt[4]),
	.I4(idelay_target[4]),
	.I5(current_idelay_cnt[3]),
	.O(idelay_is_target_2_0_I_18)
);
defparam idelay_is_target_2_0_I_18_cZ.INIT=64'h8400008421000021;
// @225:3485
  LUT6 idelay_is_target_2_0_I_10_cZ (
	.I0(idelay_target[0]),
	.I1(idelay_target[2]),
	.I2(current_idelay_cnt[1]),
	.I3(idelay_target[1]),
	.I4(current_idelay_cnt[2]),
	.I5(current_idelay_cnt[0]),
	.O(idelay_is_target_2_0_I_10)
);
defparam idelay_is_target_2_0_I_10_cZ.INIT=64'h8008200240041001;
// @225:3534
  LUT6 un1_pause_cnt_16_0_cZ (
	.I0(pause_cnt[15]),
	.I1(pause_cnt[13]),
	.I2(pause_cnt[14]),
	.I3(pause_cnt[1]),
	.I4(pause_cnt[4]),
	.I5(pause_cnt[3]),
	.O(un1_pause_cnt_16_0)
);
defparam un1_pause_cnt_16_0_cZ.INIT=64'h0000000000000001;
// @225:3534
  LUT6 un1_pause_cnt_16_1_cZ (
	.I0(pause_cnt[0]),
	.I1(pause_cnt[10]),
	.I2(pause_cnt[2]),
	.I3(pause_cnt[7]),
	.I4(pause_cnt[6]),
	.I5(pause_cnt[8]),
	.O(un1_pause_cnt_16_1)
);
defparam un1_pause_cnt_16_1_cZ.INIT=64'h0000000000000001;
  LUT4 m12_e_0_1_cZ (
	.I0(data_equal_to_data_loaded),
	.I1(data_are_stable),
	.I2(state[3]),
	.I3(state[2]),
	.O(m12_e_0_1)
);
defparam m12_e_0_1_cZ.INIT=16'h0700;
// @225:3888
  LUT2 CO0_2_i_cZ (
	.I0(CO0_3),
	.I1(channel_id[1]),
	.O(CO0_2_i)
);
defparam CO0_2_i_cZ.INIT=4'hB;
// @225:3537
  LUT3 \next_state_cnst_3_0_.m24_1_0_a3  (
	.I0(state[0]),
	.I1(all_channels_word),
	.I2(state[1]),
	.O(N_27)
);
defparam \next_state_cnst_3_0_.m24_1_0_a3 .INIT=8'h20;
// @225:3715
  LUT4 next_state99_cZ (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.O(next_state99)
);
defparam next_state99_cZ.INIT=16'h0008;
// @225:3538
  LUT4 next_state93_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.O(next_state93)
);
defparam next_state93_cZ.INIT=16'h0001;
// @225:3469
  LUT3 next_pause_cnt21_cZ (
	.I0(current_idelay_cnt_plus_one[8]),
	.I1(reach_end),
	.I2(find_a_whole_eye),
	.O(next_pause_cnt21)
);
defparam next_pause_cnt21_cZ.INIT=8'h02;
  LUT3 next_train_bit15_i_0_cZ (
	.I0(channel_id[1]),
	.I1(first_channel),
	.I2(CO0_3),
	.O(next_train_bit15_i_0)
);
defparam next_train_bit15_i_0_cZ.INIT=8'hDF;
// @225:3642
  LUT4 next_state96_cZ (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(state[0]),
	.O(next_state96)
);
defparam next_state96_cZ.INIT=16'h0004;
// @225:3463
  LUT4 un1_idelay_current_eye_last_axbxc1 (
	.I0(idelay_current_eye_first[0]),
	.I1(idelay_current_eye_last[0]),
	.I2(idelay_current_eye_last[1]),
	.I3(idelay_current_eye_first[1]),
	.O(eye_save_current_2_1)
);
defparam un1_idelay_current_eye_last_axbxc1.INIT=16'h4BB4;
// @225:3462
  LUT2 un1_idelay_last_1_axb_6_i_i_cZ (
	.I0(idelay_last[7]),
	.I1(idelay_first[7]),
	.O(un1_idelay_last_1_axb_6_i_i)
);
defparam un1_idelay_last_1_axb_6_i_i_cZ.INIT=4'hD;
// @225:3463
  LUT2 un1_idelay_current_eye_last_axb_6_i_i_cZ (
	.I0(idelay_current_eye_last[7]),
	.I1(idelay_current_eye_first[7]),
	.O(un1_idelay_current_eye_last_axb_6_i_i)
);
defparam un1_idelay_current_eye_last_axb_6_i_i_cZ.INIT=4'hD;
// @225:3473
  LUT3 current_idelay_cnt_plus_one_1_axbxc2 (
	.I0(current_idelay_cnt[0]),
	.I1(current_idelay_cnt[2]),
	.I2(current_idelay_cnt[1]),
	.O(current_idelay_cnt_plus_one_1[2])
);
defparam current_idelay_cnt_plus_one_1_axbxc2.INIT=8'h6C;
// @225:3473
  LUT3 current_idelay_cnt_plus_one_1_ac0_3 (
	.I0(current_idelay_cnt[1]),
	.I1(current_idelay_cnt[2]),
	.I2(current_idelay_cnt[0]),
	.O(current_idelay_cnt_plus_one_1_c3)
);
defparam current_idelay_cnt_plus_one_1_ac0_3.INIT=8'h80;
// @225:3537
  LUT4 \next_state_cnst_3_0_.m11_3  (
	.I0(eye_too_small),
	.I1(find_unstable),
	.I2(find_an_eye),
	.I3(channel_rdy),
	.O(N_77_4)
);
defparam \next_state_cnst_3_0_.m11_3 .INIT=16'h4000;
// @225:3494
  LUT4 all_channels_rdy_2_0_a2 (
	.I0(channel_rdy_local[0]),
	.I1(channel_rdy_local[1]),
	.I2(channel_rdy_local[3]),
	.I3(channel_rdy_local[2]),
	.O(all_channels_rdy_2)
);
defparam all_channels_rdy_2_0_a2.INIT=16'h8000;
// @225:3842
  LUT4 next_state105_cZ (
	.I0(state[3]),
	.I1(state[0]),
	.I2(state[1]),
	.I3(state[2]),
	.O(next_state105)
);
defparam next_state105_cZ.INIT=16'h0200;
// @225:3813
  LUT4 \next_state103.next_state103_cZ  (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.O(\next_state103.next_state103 )
);
defparam \next_state103.next_state103_cZ .INIT=16'h0020;
// @225:3495
  LUT4 all_channels_word_2_cZ (
	.I0(channel_word_in[0]),
	.I1(channel_word_in[1]),
	.I2(channel_word_in[2]),
	.I3(channel_word_in[3]),
	.O(all_channels_word_2)
);
defparam all_channels_word_2_cZ.INIT=16'h8000;
// @225:3317
  LUT2 un1_train_in_cZ (
	.I0(train_in),
	.I1(train_latched),
	.O(un1_train_in)
);
defparam un1_train_in_cZ.INIT=4'hE;
// @225:3776
  LUT2 next_state102_1_cZ (
	.I0(state[3]),
	.I1(state[1]),
	.O(next_state102_1)
);
defparam next_state102_1_cZ.INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[4]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[4]),
	.O(next_idelay_current_eye_last[4])
);
defparam \next_idelay_current_eye_last_cZ[4] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_last_cZ[7]  (
	.I0(idelay_current_eye_last[7]),
	.I1(state[1]),
	.O(next_idelay_last[7])
);
defparam \next_idelay_last_cZ[7] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[6]  (
	.I0(idelay_current_eye_last[6]),
	.I1(state[1]),
	.O(next_idelay_last[6])
);
defparam \next_idelay_last_cZ[6] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[4]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[4]),
	.O(next_idelay_last[4])
);
defparam \next_idelay_last_cZ[4] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[1]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[1]),
	.O(next_idelay_last[1])
);
defparam \next_idelay_last_cZ[1] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[0]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[0]),
	.O(next_idelay_last[0])
);
defparam \next_idelay_last_cZ[0] .INIT=4'h8;
// @225:3497
  LUT2 SUM1_0_x2 (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.O(N_163_i)
);
defparam SUM1_0_x2.INIT=4'h6;
// @225:3534
  LUT2 \next_idelay_first_cZ[1]  (
	.I0(idelay_current_eye_first[1]),
	.I1(state[1]),
	.O(next_idelay_first[1])
);
defparam \next_idelay_first_cZ[1] .INIT=4'h8;
// @225:3469
  LUT2 next_idelay_first_0_sqmuxa_cZ (
	.I0(searching_stable),
	.I1(eye_save_current),
	.O(next_idelay_first_0_sqmuxa)
);
defparam next_idelay_first_0_sqmuxa_cZ.INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_first_cZ[7]  (
	.I0(state[1]),
	.I1(idelay_current_eye_first[7]),
	.O(next_idelay_first[7])
);
defparam \next_idelay_first_cZ[7] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[6]  (
	.I0(idelay_current_eye_first[6]),
	.I1(state[1]),
	.O(next_idelay_first[6])
);
defparam \next_idelay_first_cZ[6] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[5]  (
	.I0(idelay_current_eye_first[5]),
	.I1(state[1]),
	.O(next_idelay_first[5])
);
defparam \next_idelay_first_cZ[5] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[4]  (
	.I0(idelay_current_eye_first[4]),
	.I1(state[1]),
	.O(next_idelay_first[4])
);
defparam \next_idelay_first_cZ[4] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[3]  (
	.I0(idelay_current_eye_first[3]),
	.I1(state[1]),
	.O(next_idelay_first[3])
);
defparam \next_idelay_first_cZ[3] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[2]  (
	.I0(idelay_current_eye_first[2]),
	.I1(state[1]),
	.O(next_idelay_first[2])
);
defparam \next_idelay_first_cZ[2] .INIT=4'h8;
// @225:3534
  LUT2 un1_next_pause_cnt39_5_2 (
	.I0(state[3]),
	.I1(state[2]),
	.O(un1_next_pause_cnt39_5_sn_2)
);
defparam un1_next_pause_cnt39_5_2.INIT=4'hE;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[0]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[0]),
	.O(next_idelay_current_eye_last[0])
);
defparam \next_idelay_current_eye_last_cZ[0] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[7]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[7]),
	.O(next_idelay_current_eye_last[7])
);
defparam \next_idelay_current_eye_last_cZ[7] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[6]  (
	.I0(current_idelay_cnt[6]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[6])
);
defparam \next_idelay_current_eye_last_cZ[6] .INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[5]  (
	.I0(current_idelay_cnt[5]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[5])
);
defparam \next_idelay_current_eye_last_cZ[5] .INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[3]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[3]),
	.O(next_idelay_current_eye_last[3])
);
defparam \next_idelay_current_eye_last_cZ[3] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[2]  (
	.I0(current_idelay_cnt[2]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[2])
);
defparam \next_idelay_current_eye_last_cZ[2] .INIT=4'h2;
// @225:3734
  LUT2 next_idelay_current_eye_first_0_sqmuxa_1_0 (
	.I0(data_equal_to_pattern_ref),
	.I1(data_are_stable),
	.O(next_idelay_current_eye_last_0_sqmuxa)
);
defparam next_idelay_current_eye_first_0_sqmuxa_1_0.INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[1]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[1]),
	.O(next_idelay_current_eye_last[1])
);
defparam \next_idelay_current_eye_last_cZ[1] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_last_cZ[5]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[5]),
	.O(next_idelay_last[5])
);
defparam \next_idelay_last_cZ[5] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[3]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[3]),
	.O(next_idelay_last[3])
);
defparam \next_idelay_last_cZ[3] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[2]  (
	.I0(idelay_current_eye_last[2]),
	.I1(state[1]),
	.O(next_idelay_last[2])
);
defparam \next_idelay_last_cZ[2] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[0]  (
	.I0(idelay_current_eye_first[0]),
	.I1(state[1]),
	.O(next_idelay_first[0])
);
defparam \next_idelay_first_cZ[0] .INIT=4'h8;
// @225:3463
  LUT2 un1_idelay_current_eye_last_axbxc0 (
	.I0(idelay_current_eye_first[0]),
	.I1(idelay_current_eye_last[0]),
	.O(eye_save_current_2_0)
);
defparam un1_idelay_current_eye_last_axbxc0.INIT=4'h9;
// @225:3473
  LUT2 current_idelay_cnt_plus_one_1_axbxc1 (
	.I0(current_idelay_cnt[0]),
	.I1(current_idelay_cnt[1]),
	.O(current_idelay_cnt_plus_one_1[1])
);
defparam current_idelay_cnt_plus_one_1_axbxc1.INIT=4'h6;
// @225:3888
  LUT4 \state_e[1]  (
	.I0(state[1]),
	.I1(m12_e_2),
	.I2(pause_cnt_scalar),
	.I3(m5),
	.O(state_scalar)
);
defparam \state_e[1] .INIT=16'h8AFA;
// @225:3534
  LUT4 \next_following_state_0_a2_i[2]  (
	.I0(SIMULATION),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.O(next_following_state_i[2])
);
defparam \next_following_state_0_a2_i[2] .INIT=16'hF3F2;
// @225:3776
  LUT6 next_following_state_2_sqmuxa_cZ (
	.I0(find_unstable),
	.I1(state[2]),
	.I2(state[0]),
	.I3(channel_rdy),
	.I4(next_state102_1),
	.I5(find_an_eye),
	.O(next_following_state_2_sqmuxa)
);
defparam next_following_state_2_sqmuxa_cZ.INIT=64'h0002000000000000;
// @225:3537
  LUT6 next_tdatardy_5_f0 (
	.I0(SIMULATION),
	.I1(req_done_local),
	.I2(state[2]),
	.I3(state[0]),
	.I4(tdatardy),
	.I5(next_state102_1),
	.O(next_tdatardy_5)
);
defparam next_tdatardy_5_f0.INIT=64'h4FFF4000FFFF0000;
// @225:3473
  LUT6 current_idelay_cnt_plus_one_1_axbxc5 (
	.I0(current_idelay_cnt[0]),
	.I1(current_idelay_cnt[4]),
	.I2(current_idelay_cnt[3]),
	.I3(current_idelay_cnt[2]),
	.I4(current_idelay_cnt[5]),
	.I5(current_idelay_cnt[1]),
	.O(current_idelay_cnt_plus_one_1[5])
);
defparam current_idelay_cnt_plus_one_1_axbxc5.INIT=64'h7FFF8000FFFF0000;
// @225:3473
  LUT5 current_idelay_cnt_plus_one_1_axbxc4 (
	.I0(current_idelay_cnt[4]),
	.I1(current_idelay_cnt[1]),
	.I2(current_idelay_cnt[3]),
	.I3(current_idelay_cnt[2]),
	.I4(current_idelay_cnt[0]),
	.O(current_idelay_cnt_plus_one_1[4])
);
defparam current_idelay_cnt_plus_one_1_axbxc4.INIT=32'h6AAAAAAA;
// @225:3477
  LUT5 eye_current_too_small_2_axb_1_i_cZ (
	.I0(idelay_current_eye_first[0]),
	.I1(idelay_current_eye_last[1]),
	.I2(idelay_current_eye_last[0]),
	.I3(eye_too_small_2_0),
	.I4(idelay_current_eye_first[1]),
	.O(eye_current_too_small_2_axb_1_i)
);
defparam eye_current_too_small_2_axb_1_i_cZ.INIT=32'h639C9C63;
// @225:3844
  LUT6 next_train_error_1_sqmuxa_cZ (
	.I0(all_channels_rdy),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(all_channels_word),
	.I5(state[1]),
	.O(next_train_error_1_sqmuxa)
);
defparam next_train_error_1_sqmuxa_cZ.INIT=64'h00000000004000C0;
// @225:3664
  LUT6 next_pause_cnt_0_sqmuxa_cZ (
	.I0(searching_stable),
	.I1(state[1]),
	.I2(state[3]),
	.I3(idelay_is_target),
	.I4(state[0]),
	.I5(state[2]),
	.O(next_pause_cnt_0_sqmuxa)
);
defparam next_pause_cnt_0_sqmuxa_cZ.INIT=64'h0000000008000000;
// @225:3473
  LUT4 current_idelay_cnt_plus_one_1_axbxc3 (
	.I0(current_idelay_cnt[1]),
	.I1(current_idelay_cnt[2]),
	.I2(current_idelay_cnt[3]),
	.I3(current_idelay_cnt[0]),
	.O(current_idelay_cnt_plus_one_1[3])
);
defparam current_idelay_cnt_plus_one_1_axbxc3.INIT=16'h78F0;
// @225:3571
  LUT4 next_state95_0_a3 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.O(next_state95)
);
defparam next_state95_0_a3.INIT=16'h0004;
// @225:3537
  LUT6 next_idelay_cnt_sn_m3_1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(find_a_whole_eye),
	.I3(reach_end),
	.I4(state[3]),
	.I5(state[1]),
	.O(next_following_state_3_sqmuxa_1_sn_1)
);
defparam next_idelay_cnt_sn_m3_1.INIT=64'h0000111000000000;
// @225:3715
  LUT6 next_state_0_sqmuxa_1_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(data_equal_to_data_loaded),
	.I4(state[2]),
	.I5(data_are_stable),
	.O(next_state_0_sqmuxa_1)
);
defparam next_state_0_sqmuxa_1_cZ.INIT=64'h1000000000000000;
// @225:3776
  LUT4 next_state102_cZ (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.O(next_state102)
);
defparam next_state102_cZ.INIT=16'h0010;
  LUT5 pause_cntlde (
	.I0(next_pause_cnt21),
	.I1(next_state96),
	.I2(pause_cnt_scalar),
	.I3(next_pause_cnt_0_sqmuxa),
	.I4(pause_cntlde_1),
	.O(pause_cnte)
);
defparam pause_cntlde.INIT=32'hFFFFFF4F;
// @225:3643
  LUT5 next_pause_cnt_0_sqmuxa_1_cZ (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(next_pause_cnt21),
	.O(next_pause_cnt_0_sqmuxa_1)
);
defparam next_pause_cnt_0_sqmuxa_1_cZ.INIT=32'h00000100;
// @225:3534
  LUT6 un1_next_pause_cnt39_5 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(next_pause_cnt21),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_5_sn)
);
defparam un1_next_pause_cnt39_5.INIT=64'h0001020200000000;
// @225:3537
  LUT6 un1_next_bitslip_cnt_0_sqmuxa_cZ (
	.I0(state[0]),
	.I1(state[2]),
	.I2(idelay_is_target),
	.I3(state[1]),
	.I4(state[3]),
	.I5(un1_next_bitslip_cnt_0_sqmuxa_0),
	.O(un1_next_bitslip_cnt_0_sqmuxa)
);
defparam un1_next_bitslip_cnt_0_sqmuxa_cZ.INIT=64'hFFFFFFFF00002000;
// @225:3534
  LUT5 \next_following_state_0[0]  (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(N_77_4),
	.O(next_following_state[0])
);
defparam \next_following_state_0[0] .INIT=32'hCC37CC04;
// @225:3888
  LUT5 N_69_i_cZ (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(N_77_4),
	.O(N_69_i)
);
defparam N_69_i_cZ.INIT=32'h44EC54FC;
// @225:3534
  LUT6 \next_tdata_0_a2[31]  (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(next_following_state_2_sqmuxa),
	.I5(next_idelay_current_eye_last_0_sqmuxa),
	.O(next_tdata[31])
);
defparam \next_tdata_0_a2[31] .INIT=64'h0000FDFF0000FFFF;
// @225:3888
  LUT6 un1_next_pause_cnt39_7_i_cZ (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(next_idelay_current_eye_last_0_sqmuxa),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_7_i)
);
defparam un1_next_pause_cnt39_7_i_cZ.INIT=64'h0140010000000000;
// @225:3888
  LUT5 next_data_stable_cnt_1_sqmuxa_i (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(pause_cnt_scalar),
	.O(data_stable_cnt_scalar)
);
defparam next_data_stable_cnt_1_sqmuxa_i.INIT=32'hFBFDFFFF;
// @225:3888
  LUT6 data_stable_cnt_382_m1 (
	.I0(data_stable_cnt[33]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[33])
);
defparam data_stable_cnt_382_m1.INIT=64'hAAA88AAAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_381_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(data_stable_cnt[32]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[32])
);
defparam data_stable_cnt_381_m1.INIT=64'hF0D0F0B0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_413_m1 (
	.I0(data_stable_cnt[64]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[64])
);
defparam data_stable_cnt_413_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_383_m1 (
	.I0(data_stable_cnt[34]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[34])
);
defparam data_stable_cnt_383_m1.INIT=64'hA8AAAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_385_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_stable_cnt[36]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[36])
);
defparam data_stable_cnt_385_m1.INIT=64'hF0B0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_380_m1 (
	.I0(data_stable_cnt[31]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[31])
);
defparam data_stable_cnt_380_m1.INIT=64'hAA8AA8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_384_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(data_stable_cnt[35]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[35])
);
defparam data_stable_cnt_384_m1.INIT=64'hFB00FD00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_379_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[0]),
	.I3(data_stable_cnt[30]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[30])
);
defparam data_stable_cnt_379_m1.INIT=64'hFE00BF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_408_m1 (
	.I0(state[2]),
	.I1(data_stable_cnt[59]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[59])
);
defparam data_stable_cnt_408_m1.INIT=64'hCC8CCCC4CCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_376_m1 (
	.I0(data_stable_cnt[27]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[27])
);
defparam data_stable_cnt_376_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_409_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[60]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[60])
);
defparam data_stable_cnt_409_m1.INIT=64'hCCC8C4CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_407_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(data_stable_cnt[58]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[58])
);
defparam data_stable_cnt_407_m1.INIT=64'hFB00FD00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_378_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(data_stable_cnt[29]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[29])
);
defparam data_stable_cnt_378_m1.INIT=64'hFEDF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_373_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[1]),
	.I3(state[3]),
	.I4(data_stable_cnt[24]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[24])
);
defparam data_stable_cnt_373_m1.INIT=64'hFFDB0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_412_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[63]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[63])
);
defparam data_stable_cnt_412_m1.INIT=64'hF0E0D0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_411_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(data_stable_cnt[62]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[62])
);
defparam data_stable_cnt_411_m1.INIT=64'hFD00FB00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_410_m1 (
	.I0(data_stable_cnt[61]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[61])
);
defparam data_stable_cnt_410_m1.INIT=64'hAAA88AAAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_370_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(data_stable_cnt[21]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[21])
);
defparam data_stable_cnt_370_m1.INIT=64'hFD00FB00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_369_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(data_stable_cnt[20]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[20])
);
defparam data_stable_cnt_369_m1.INIT=64'hE0F0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_368_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[19]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[19])
);
defparam data_stable_cnt_368_m1.INIT=64'hF0E0D0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_367_m1 (
	.I0(data_stable_cnt[18]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[18])
);
defparam data_stable_cnt_367_m1.INIT=64'hAA8AA8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_366_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(data_stable_cnt[17]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[17])
);
defparam data_stable_cnt_366_m1.INIT=64'hFEDF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_388_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(data_stable_cnt[39]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[39])
);
defparam data_stable_cnt_388_m1.INIT=64'hFDFB0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_386_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(data_stable_cnt[37]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[37])
);
defparam data_stable_cnt_386_m1.INIT=64'hE0F0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_372_m1 (
	.I0(state[3]),
	.I1(data_stable_cnt[23]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[23])
);
defparam data_stable_cnt_372_m1.INIT=64'hCCC88CCCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_371_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_stable_cnt[22]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[22])
);
defparam data_stable_cnt_371_m1.INIT=64'hF0B0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_357_m1 (
	.I0(data_stable_cnt[8]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[8])
);
defparam data_stable_cnt_357_m1.INIT=64'hAA8AA8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_355_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(data_stable_cnt[6]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[6])
);
defparam data_stable_cnt_355_m1.INIT=64'hF0E0B0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_354_m1 (
	.I0(data_stable_cnt[5]),
	.I1(state[2]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[5])
);
defparam data_stable_cnt_354_m1.INIT=64'hAA8AAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_353_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(data_stable_cnt[4]),
	.I3(state[1]),
	.I4(state[3]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[4])
);
defparam data_stable_cnt_353_m1.INIT=64'hF0F0D0B0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_377_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(data_stable_cnt[28]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[28])
);
defparam data_stable_cnt_377_m1.INIT=64'hF0E0B0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_375_m1 (
	.I0(state[3]),
	.I1(state[2]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(data_stable_cnt[26]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[26])
);
defparam data_stable_cnt_375_m1.INIT=64'hEFFB0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_374_m1 (
	.I0(data_stable_cnt[25]),
	.I1(state[0]),
	.I2(state[2]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[25])
);
defparam data_stable_cnt_374_m1.INIT=64'hAAA2AA8AAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_359_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(data_stable_cnt[10]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[10])
);
defparam data_stable_cnt_359_m1.INIT=64'hF0B0E0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_352_m1 (
	.I0(state[0]),
	.I1(data_stable_cnt[3]),
	.I2(state[2]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[3])
);
defparam data_stable_cnt_352_m1.INIT=64'hCCC4CC8CCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_364_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(data_stable_cnt[15]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[15])
);
defparam data_stable_cnt_364_m1.INIT=64'hF0D0F0B0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_363_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[14]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[14])
);
defparam data_stable_cnt_363_m1.INIT=64'hF0E0D0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_362_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(data_stable_cnt[13]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[13])
);
defparam data_stable_cnt_362_m1.INIT=64'hFBEF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_361_m1 (
	.I0(data_stable_cnt[12]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[12])
);
defparam data_stable_cnt_361_m1.INIT=64'hAA8AA8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_360_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[0]),
	.I3(data_stable_cnt[11]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[11])
);
defparam data_stable_cnt_360_m1.INIT=64'hFE00BF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_401_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_stable_cnt[52]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[52])
);
defparam data_stable_cnt_401_m1.INIT=64'hF0B0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_358_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(data_stable_cnt[9]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[9])
);
defparam data_stable_cnt_358_m1.INIT=64'hF0B0E0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_399_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(data_stable_cnt[50]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[50])
);
defparam data_stable_cnt_399_m1.INIT=64'hFE00DF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_356_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(data_stable_cnt[7]),
	.I3(state[1]),
	.I4(state[3]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[7])
);
defparam data_stable_cnt_356_m1.INIT=64'hF0F0D0B0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_395_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(data_stable_cnt[46]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[46])
);
defparam data_stable_cnt_395_m1.INIT=64'hFEBF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_351_m1 (
	.I0(data_stable_cnt[2]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[2])
);
defparam data_stable_cnt_351_m1.INIT=64'hAAA8A2AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_350_m1 (
	.I0(data_stable_cnt[1]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[1])
);
defparam data_stable_cnt_350_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_349_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[0]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[0])
);
defparam data_stable_cnt_349_m1.INIT=64'hF0E0D0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_387_m1 (
	.I0(data_stable_cnt[38]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[38])
);
defparam data_stable_cnt_387_m1.INIT=64'hA8AAAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_398_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[49]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[49])
);
defparam data_stable_cnt_398_m1.INIT=64'hF0D0E0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_400_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_stable_cnt[51]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[51])
);
defparam data_stable_cnt_400_m1.INIT=64'hF0B0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_365_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(data_stable_cnt[16]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[16])
);
defparam data_stable_cnt_365_m1.INIT=64'hF0E0B0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_405_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[56]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[56])
);
defparam data_stable_cnt_405_m1.INIT=64'hF0E0D0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_403_m1 (
	.I0(state[0]),
	.I1(data_stable_cnt[54]),
	.I2(state[2]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[54])
);
defparam data_stable_cnt_403_m1.INIT=64'hCCC4CC8CCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_404_m1 (
	.I0(data_stable_cnt[55]),
	.I1(state[2]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[55])
);
defparam data_stable_cnt_404_m1.INIT=64'hAA8AAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_396_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(data_stable_cnt[47]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[47])
);
defparam data_stable_cnt_396_m1.INIT=64'hF0D0F0B0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_402_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(data_stable_cnt[53]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[53])
);
defparam data_stable_cnt_402_m1.INIT=64'hEFFD0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_397_m1 (
	.I0(state[0]),
	.I1(data_stable_cnt[48]),
	.I2(state[2]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[48])
);
defparam data_stable_cnt_397_m1.INIT=64'hCCC4CC8CCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_391_m1 (
	.I0(state[2]),
	.I1(data_stable_cnt[42]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[42])
);
defparam data_stable_cnt_391_m1.INIT=64'hCC8CCCC4CCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_390_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(data_stable_cnt[41]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[41])
);
defparam data_stable_cnt_390_m1.INIT=64'hF0D0F0B0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_392_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(data_stable_cnt[43]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[43])
);
defparam data_stable_cnt_392_m1.INIT=64'hF0B0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_406_m1 (
	.I0(data_stable_cnt[57]),
	.I1(state[0]),
	.I2(state[2]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[57])
);
defparam data_stable_cnt_406_m1.INIT=64'hAAA2AA8AAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_393_m1 (
	.I0(data_stable_cnt[44]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[44])
);
defparam data_stable_cnt_393_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_394_m1 (
	.I0(data_stable_cnt[45]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[45])
);
defparam data_stable_cnt_394_m1.INIT=64'hAAA8A2AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_389_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(data_stable_cnt[40]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[40])
);
defparam data_stable_cnt_389_m1.INIT=64'hF0B0E0F0F0F0F0F0;
// @225:3888
  LUT6 un1_next_pause_cnt39_4_i_cZ (
	.I0(data_equal_to_pattern_ref),
	.I1(data_are_stable),
	.I2(state[0]),
	.I3(searching_stable),
	.I4(un1_state_5),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_4_i)
);
defparam un1_next_pause_cnt39_4_i_cZ.INIT=64'hF8F0000000000000;
// @225:3537
  LUT6 next_following_state_5_sqmuxa_cZ (
	.I0(data_equal_to_pattern_ref),
	.I1(data_are_stable),
	.I2(N_77_4),
	.I3(next_state102),
	.I4(pause_cnt_scalar),
	.I5(\next_state103.next_state103 ),
	.O(next_following_state_5_sqmuxa)
);
defparam next_following_state_5_sqmuxa_cZ.INIT=64'hDFDD00000F000000;
// @225:3888
  LUT6 reach_end_e (
	.I0(reach_end),
	.I1(find_a_whole_eye),
	.I2(current_idelay_cnt_plus_one[8]),
	.I3(next_state96),
	.I4(pause_cnt_scalar),
	.I5(next_state95),
	.O(reach_end_0)
);
defparam reach_end_e.INIT=64'h0000AAAABAAAAAAA;
// @225:3537
  LUT5 next_idelay_cnt_sn_m2 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(pause_cnt_scalar),
	.O(next_bitslip_reset_1_sqmuxa)
);
defparam next_idelay_cnt_sn_m2.INIT=32'h00040000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[0]  (
	.I0(state[2]),
	.I1(state[0]),
	.I2(train_bit[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[0])
);
defparam \next_bitslip_reset_cZ[0] .INIT=64'h0000004000000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[3]  (
	.I0(state[3]),
	.I1(state[1]),
	.I2(train_bit[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[3])
);
defparam \next_bitslip_reset_cZ[3] .INIT=64'h0010000000000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[2]  (
	.I0(train_bit[2]),
	.I1(state[2]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[2])
);
defparam \next_bitslip_reset_cZ[2] .INIT=64'h0000002000000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[1]  (
	.I0(train_bit[1]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[1])
);
defparam \next_bitslip_reset_cZ[1] .INIT=64'h0000020000000000;
// @225:3888
  FDCE \pause_cnt_Z[15]  (
	.Q(pause_cnt[15]),
	.D(pause_cnt_s[15]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[14]  (
	.Q(pause_cnt[14]),
	.D(pause_cnt_s[14]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[13]  (
	.Q(pause_cnt[13]),
	.D(pause_cnt_s[13]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[12]  (
	.Q(pause_cnt[12]),
	.D(pause_cnt_s[12]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[11]  (
	.Q(pause_cnt[11]),
	.D(pause_cnt_s[11]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[10]  (
	.Q(pause_cnt[10]),
	.D(pause_cnt_s[10]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[9]  (
	.Q(pause_cnt[9]),
	.D(pause_cnt_s[9]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[8]  (
	.Q(pause_cnt[8]),
	.D(pause_cnt_s[8]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[7]  (
	.Q(pause_cnt[7]),
	.D(pause_cnt_s[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[6]  (
	.Q(pause_cnt[6]),
	.D(pause_cnt_s[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[5]  (
	.Q(pause_cnt[5]),
	.D(pause_cnt_s[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[4]  (
	.Q(pause_cnt[4]),
	.D(pause_cnt_s[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[3]  (
	.Q(pause_cnt[3]),
	.D(pause_cnt_s[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[2]  (
	.Q(pause_cnt[2]),
	.D(pause_cnt_s[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[1]  (
	.Q(pause_cnt[1]),
	.D(pause_cnt_s[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[0]  (
	.Q(pause_cnt[0]),
	.D(pause_cnt_s[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[64]  (
	.Q(data_stable_cnt[64]),
	.D(data_stable_cnt_s[64]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[63]  (
	.Q(data_stable_cnt[63]),
	.D(data_stable_cnt_s[63]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[62]  (
	.Q(data_stable_cnt[62]),
	.D(data_stable_cnt_s[62]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[61]  (
	.Q(data_stable_cnt[61]),
	.D(data_stable_cnt_s[61]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[60]  (
	.Q(data_stable_cnt[60]),
	.D(data_stable_cnt_s[60]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[59]  (
	.Q(data_stable_cnt[59]),
	.D(data_stable_cnt_s[59]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[58]  (
	.Q(data_stable_cnt[58]),
	.D(data_stable_cnt_s[58]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[57]  (
	.Q(data_stable_cnt[57]),
	.D(data_stable_cnt_s[57]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[56]  (
	.Q(data_stable_cnt[56]),
	.D(data_stable_cnt_s[56]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[55]  (
	.Q(data_stable_cnt[55]),
	.D(data_stable_cnt_s[55]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[54]  (
	.Q(data_stable_cnt[54]),
	.D(data_stable_cnt_s[54]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[53]  (
	.Q(data_stable_cnt[53]),
	.D(data_stable_cnt_s[53]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[52]  (
	.Q(data_stable_cnt[52]),
	.D(data_stable_cnt_s[52]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[51]  (
	.Q(data_stable_cnt[51]),
	.D(data_stable_cnt_s[51]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[50]  (
	.Q(data_stable_cnt[50]),
	.D(data_stable_cnt_s[50]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[49]  (
	.Q(data_stable_cnt[49]),
	.D(data_stable_cnt_s[49]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[48]  (
	.Q(data_stable_cnt[48]),
	.D(data_stable_cnt_s[48]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[47]  (
	.Q(data_stable_cnt[47]),
	.D(data_stable_cnt_s[47]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[46]  (
	.Q(data_stable_cnt[46]),
	.D(data_stable_cnt_s[46]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[45]  (
	.Q(data_stable_cnt[45]),
	.D(data_stable_cnt_s[45]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[44]  (
	.Q(data_stable_cnt[44]),
	.D(data_stable_cnt_s[44]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[43]  (
	.Q(data_stable_cnt[43]),
	.D(data_stable_cnt_s[43]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[42]  (
	.Q(data_stable_cnt[42]),
	.D(data_stable_cnt_s[42]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[41]  (
	.Q(data_stable_cnt[41]),
	.D(data_stable_cnt_s[41]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[40]  (
	.Q(data_stable_cnt[40]),
	.D(data_stable_cnt_s[40]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[39]  (
	.Q(data_stable_cnt[39]),
	.D(data_stable_cnt_s[39]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[38]  (
	.Q(data_stable_cnt[38]),
	.D(data_stable_cnt_s[38]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[37]  (
	.Q(data_stable_cnt[37]),
	.D(data_stable_cnt_s[37]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[36]  (
	.Q(data_stable_cnt[36]),
	.D(data_stable_cnt_s[36]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[35]  (
	.Q(data_stable_cnt[35]),
	.D(data_stable_cnt_s[35]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[34]  (
	.Q(data_stable_cnt[34]),
	.D(data_stable_cnt_s[34]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[33]  (
	.Q(data_stable_cnt[33]),
	.D(data_stable_cnt_s[33]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[32]  (
	.Q(data_stable_cnt[32]),
	.D(data_stable_cnt_s[32]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[31]  (
	.Q(data_stable_cnt[31]),
	.D(data_stable_cnt_s[31]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[30]  (
	.Q(data_stable_cnt[30]),
	.D(data_stable_cnt_s[30]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[29]  (
	.Q(data_stable_cnt[29]),
	.D(data_stable_cnt_s[29]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[28]  (
	.Q(data_stable_cnt[28]),
	.D(data_stable_cnt_s[28]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[27]  (
	.Q(data_stable_cnt[27]),
	.D(data_stable_cnt_s[27]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[26]  (
	.Q(data_stable_cnt[26]),
	.D(data_stable_cnt_s[26]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[25]  (
	.Q(data_stable_cnt[25]),
	.D(data_stable_cnt_s[25]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[24]  (
	.Q(data_stable_cnt[24]),
	.D(data_stable_cnt_s[24]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[23]  (
	.Q(data_stable_cnt[23]),
	.D(data_stable_cnt_s[23]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[22]  (
	.Q(data_stable_cnt[22]),
	.D(data_stable_cnt_s[22]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[21]  (
	.Q(data_stable_cnt[21]),
	.D(data_stable_cnt_s[21]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[20]  (
	.Q(data_stable_cnt[20]),
	.D(data_stable_cnt_s[20]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[19]  (
	.Q(data_stable_cnt[19]),
	.D(data_stable_cnt_s[19]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[18]  (
	.Q(data_stable_cnt[18]),
	.D(data_stable_cnt_s[18]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[17]  (
	.Q(data_stable_cnt[17]),
	.D(data_stable_cnt_s[17]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[16]  (
	.Q(data_stable_cnt[16]),
	.D(data_stable_cnt_s[16]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[15]  (
	.Q(data_stable_cnt[15]),
	.D(data_stable_cnt_s[15]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[14]  (
	.Q(data_stable_cnt[14]),
	.D(data_stable_cnt_s[14]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[13]  (
	.Q(data_stable_cnt[13]),
	.D(data_stable_cnt_s[13]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[12]  (
	.Q(data_stable_cnt[12]),
	.D(data_stable_cnt_s[12]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[11]  (
	.Q(data_stable_cnt[11]),
	.D(data_stable_cnt_s[11]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[10]  (
	.Q(data_stable_cnt[10]),
	.D(data_stable_cnt_s[10]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[9]  (
	.Q(data_stable_cnt[9]),
	.D(data_stable_cnt_s[9]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[8]  (
	.Q(data_stable_cnt[8]),
	.D(data_stable_cnt_s[8]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[7]  (
	.Q(data_stable_cnt[7]),
	.D(data_stable_cnt_s[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[6]  (
	.Q(data_stable_cnt[6]),
	.D(data_stable_cnt_s[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[5]  (
	.Q(data_stable_cnt[5]),
	.D(data_stable_cnt_s[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[4]  (
	.Q(data_stable_cnt[4]),
	.D(data_stable_cnt_s[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[3]  (
	.Q(data_stable_cnt[3]),
	.D(data_stable_cnt_s[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[2]  (
	.Q(data_stable_cnt[2]),
	.D(data_stable_cnt_s[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[1]  (
	.Q(data_stable_cnt[1]),
	.D(data_stable_cnt_s[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[0]  (
	.Q(data_stable_cnt[0]),
	.D(data_stable_cnt_s[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:4002
  FDC tdatardy_out_Z (
	.Q(tdatardy_out),
	.D(tdatardy),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC train_word_Z (
	.Q(train_word_out[0]),
	.D(train_word_start),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3334
  FDC req_done_local_Z (
	.Q(req_done_local),
	.D(req_done_ff2_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3469
  FD idelay_is_target_Z (
	.Q(idelay_is_target),
	.D(idelay_is_target_2),
	.C(rxclkdiv4)
);
// @225:3492
  FD all_channels_word_Z (
	.Q(all_channels_word),
	.D(all_channels_word_2),
	.C(rxclkdiv4)
);
// @225:3492
  FD all_channels_rdy_Z (
	.Q(all_channels_rdy),
	.D(all_channels_rdy_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD data_equal_to_pattern_ref_Z (
	.Q(data_equal_to_pattern_ref),
	.D(data_equal_to_pattern_ref_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD data_equal_to_data_loaded_Z (
	.Q(data_equal_to_data_loaded),
	.D(data_equal_to_data_loaded_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD eye_too_small_Z (
	.Q(eye_too_small),
	.D(eye_too_small_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD eye_save_current_Z (
	.Q(eye_save_current),
	.D(eye_save_current_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD eye_current_too_small_Z (
	.Q(eye_current_too_small),
	.D(eye_current_too_small_2),
	.C(rxclkdiv4)
);
// @225:3385
  FDP \PAUSE_CNT_FIRST_Z[8]  (
	.Q(PAUSE_CNT_FIRST[8]),
	.D(SIMULATION_i),
	.C(rxclkdiv4),
	.PRE(train_latched_i)
);
// @225:3385
  FDC \PAUSE_CNT_FIRST_Z[5]  (
	.Q(PAUSE_CNT_FIRST[5]),
	.D(SIMULATION),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_cnt_Z[1]  (
	.Q(bitslip_cnt[1]),
	.D(next_bitslip_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_cnt_Z[0]  (
	.Q(bitslip_cnt[0]),
	.D(next_bitslip_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE \idelay_target_Z[7]  (
	.Q(idelay_target[7]),
	.D(next_idelay_target[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[6]  (
	.Q(idelay_target[6]),
	.D(next_idelay_target[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[5]  (
	.Q(idelay_target[5]),
	.D(next_idelay_target[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[4]  (
	.Q(idelay_target[4]),
	.D(next_idelay_target[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[3]  (
	.Q(idelay_target[3]),
	.D(next_idelay_target[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[2]  (
	.Q(idelay_target[2]),
	.D(next_idelay_target[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[1]  (
	.Q(idelay_target[1]),
	.D(next_idelay_target[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDCE \idelay_target_Z[0]  (
	.Q(idelay_target[0]),
	.D(next_idelay_target[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_sn)
);
// @225:3888
  FDC \idelay_cnt_Z[6]  (
	.Q(idelay_cnt[6]),
	.D(next_idelay_cnt[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[5]  (
	.Q(idelay_cnt[5]),
	.D(next_idelay_cnt[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[4]  (
	.Q(idelay_cnt[4]),
	.D(next_idelay_cnt[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[3]  (
	.Q(idelay_cnt[3]),
	.D(next_idelay_cnt[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[2]  (
	.Q(idelay_cnt[2]),
	.D(next_idelay_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[1]  (
	.Q(idelay_cnt[1]),
	.D(next_idelay_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[0]  (
	.Q(idelay_cnt[0]),
	.D(next_idelay_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[3]  (
	.Q(bitslip_pulse_out[3]),
	.D(next_bitslip_pulse[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[2]  (
	.Q(bitslip_pulse_out[2]),
	.D(next_bitslip_pulse[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[1]  (
	.Q(bitslip_pulse_out[1]),
	.D(next_bitslip_pulse[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[0]  (
	.Q(bitslip_pulse_out[0]),
	.D(next_bitslip_pulse[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_tried_Z[2]  (
	.Q(bitslip_tried[2]),
	.D(next_bitslip_tried[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_tried_Z[1]  (
	.Q(bitslip_tried[1]),
	.D(next_bitslip_tried[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_tried_Z[0]  (
	.Q(bitslip_tried[0]),
	.D(next_bitslip_tried[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_cnt_Z[2]  (
	.Q(bitslip_cnt[2]),
	.D(next_bitslip_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[0]  (
	.Q(idelay_pulse_out[0]),
	.D(next_idelay_pulse[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[3]  (
	.Q(bitslip_reset_out[3]),
	.D(next_bitslip_reset[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[2]  (
	.Q(bitslip_reset_out[2]),
	.D(next_bitslip_reset[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[1]  (
	.Q(bitslip_reset_out[1]),
	.D(next_bitslip_reset[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[0]  (
	.Q(bitslip_reset_out[0]),
	.D(next_bitslip_reset[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[7]  (
	.Q(idelay_cnt_out[7]),
	.D(next_idelay_cnt[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[6]  (
	.Q(idelay_cnt_out[6]),
	.D(next_idelay_cnt[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[5]  (
	.Q(idelay_cnt_out[5]),
	.D(next_idelay_cnt[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[4]  (
	.Q(idelay_cnt_out[4]),
	.D(next_idelay_cnt[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[3]  (
	.Q(idelay_cnt_out[3]),
	.D(next_idelay_cnt[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[2]  (
	.Q(idelay_cnt_out[2]),
	.D(next_idelay_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[1]  (
	.Q(idelay_cnt_out[1]),
	.D(next_idelay_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[0]  (
	.Q(idelay_cnt_out[0]),
	.D(next_idelay_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[7]  (
	.Q(idelay_cnt[7]),
	.D(next_idelay_cnt[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[7]  (
	.Q(current_idelay_cnt_plus_one[7]),
	.D(current_idelay_cnt_plus_one_1[7]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[6]  (
	.Q(current_idelay_cnt_plus_one[6]),
	.D(current_idelay_cnt_plus_one_1[6]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[5]  (
	.Q(current_idelay_cnt_plus_one[5]),
	.D(current_idelay_cnt_plus_one_1[5]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[4]  (
	.Q(current_idelay_cnt_plus_one[4]),
	.D(current_idelay_cnt_plus_one_1[4]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[3]  (
	.Q(current_idelay_cnt_plus_one[3]),
	.D(current_idelay_cnt_plus_one_1[3]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[2]  (
	.Q(current_idelay_cnt_plus_one[2]),
	.D(current_idelay_cnt_plus_one_1[2]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[1]  (
	.Q(current_idelay_cnt_plus_one[1]),
	.D(current_idelay_cnt_plus_one_1[1]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[0]  (
	.Q(current_idelay_cnt_plus_one[0]),
	.D(current_idelay_cnt_i[0]),
	.C(rxclkdiv4)
);
// @225:3888
  FDC \idelay_reset_Z[3]  (
	.Q(idelay_reset_out[3]),
	.D(next_idelay_reset[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_reset_Z[2]  (
	.Q(idelay_reset_out[2]),
	.D(next_idelay_reset[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_reset_Z[1]  (
	.Q(idelay_reset_out[1]),
	.D(next_idelay_reset[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_reset_Z[0]  (
	.Q(idelay_reset_out[0]),
	.D(next_idelay_reset[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[3]  (
	.Q(idelay_pulse_out[3]),
	.D(next_idelay_pulse[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[2]  (
	.Q(idelay_pulse_out[2]),
	.D(next_idelay_pulse[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[1]  (
	.Q(idelay_pulse_out[1]),
	.D(next_idelay_pulse[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3469
  FD \data_Z[5]  (
	.Q(data[5]),
	.D(data_in_wire_3_i_m2[5]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[4]  (
	.Q(data[4]),
	.D(N_195),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[3]  (
	.Q(data[3]),
	.D(N_196),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[2]  (
	.Q(data[2]),
	.D(data_in_wire_3_i_m2[2]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[1]  (
	.Q(data[1]),
	.D(data_in_wire_3_i_m2[1]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[0]  (
	.Q(data[0]),
	.D(data_in_wire_3_i_m2[0]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[7]  (
	.Q(current_idelay_cnt[7]),
	.D(N_166),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[6]  (
	.Q(current_idelay_cnt[6]),
	.D(N_167),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[5]  (
	.Q(current_idelay_cnt[5]),
	.D(N_168),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[4]  (
	.Q(current_idelay_cnt[4]),
	.D(N_169),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[3]  (
	.Q(current_idelay_cnt[3]),
	.D(N_172),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[2]  (
	.Q(current_idelay_cnt[2]),
	.D(N_173),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[1]  (
	.Q(current_idelay_cnt[1]),
	.D(N_174),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[0]  (
	.Q(current_idelay_cnt[0]),
	.D(N_175),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[8]  (
	.Q(current_idelay_cnt_plus_one[8]),
	.D(current_idelay_cnt_plus_one_1[8]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[3]  (
	.Q(channel_rdy_local[3]),
	.D(channel_rdy_in[3]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[2]  (
	.Q(channel_rdy_local[2]),
	.D(channel_rdy_in[2]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[1]  (
	.Q(channel_rdy_local[1]),
	.D(channel_rdy_in[1]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[0]  (
	.Q(channel_rdy_local[0]),
	.D(channel_rdy_in[0]),
	.C(rxclkdiv4)
);
// @225:3994
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(train_done),
	.C(rxclkdiv4)
);
// @225:3994
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(train_word_out[0]),
	.C(rxclkdiv4)
);
// @225:3994
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_error),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[7]  (
	.Q(data[7]),
	.D(N_192),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[6]  (
	.Q(data[6]),
	.D(N_193),
	.C(rxclkdiv4)
);
// @225:3888
  FDCE channel_rdy_Z (
	.Q(channel_rdy),
	.D(N_66_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \eye_size_minimum_Z[1]  (
	.Q(eye_too_small_2_0),
	.D(VCC),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[7]  (
	.Q(data_loaded[7]),
	.D(data[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[6]  (
	.Q(data_loaded[6]),
	.D(data[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[5]  (
	.Q(data_loaded[5]),
	.D(data[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[4]  (
	.Q(data_loaded[4]),
	.D(data[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[3]  (
	.Q(data_loaded[3]),
	.D(data[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[2]  (
	.Q(data_loaded[2]),
	.D(data[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[1]  (
	.Q(data_loaded[1]),
	.D(data[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[0]  (
	.Q(data_loaded[0]),
	.D(data[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[7]  (
	.Q(idelay_init[7]),
	.D(current_idelay_cnt[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[6]  (
	.Q(idelay_init[6]),
	.D(current_idelay_cnt[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[5]  (
	.Q(idelay_init[5]),
	.D(current_idelay_cnt[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[4]  (
	.Q(idelay_init[4]),
	.D(current_idelay_cnt[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[3]  (
	.Q(idelay_init[3]),
	.D(current_idelay_cnt[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[2]  (
	.Q(idelay_init[2]),
	.D(current_idelay_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[1]  (
	.Q(idelay_init[1]),
	.D(current_idelay_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[0]  (
	.Q(idelay_init[0]),
	.D(current_idelay_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[7]  (
	.Q(idelay_current_eye_first[7]),
	.D(next_idelay_current_eye_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[6]  (
	.Q(idelay_current_eye_first[6]),
	.D(next_idelay_current_eye_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[5]  (
	.Q(idelay_current_eye_first[5]),
	.D(next_idelay_current_eye_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[4]  (
	.Q(idelay_current_eye_first[4]),
	.D(next_idelay_current_eye_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[3]  (
	.Q(idelay_current_eye_first[3]),
	.D(next_idelay_current_eye_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[2]  (
	.Q(idelay_current_eye_first[2]),
	.D(next_idelay_current_eye_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[1]  (
	.Q(idelay_current_eye_first[1]),
	.D(next_idelay_current_eye_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[0]  (
	.Q(idelay_current_eye_first[0]),
	.D(next_idelay_current_eye_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[7]  (
	.Q(idelay_current_eye_last[7]),
	.D(next_idelay_current_eye_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[6]  (
	.Q(idelay_current_eye_last[6]),
	.D(next_idelay_current_eye_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[5]  (
	.Q(idelay_current_eye_last[5]),
	.D(next_idelay_current_eye_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[4]  (
	.Q(idelay_current_eye_last[4]),
	.D(next_idelay_current_eye_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[3]  (
	.Q(idelay_current_eye_last[3]),
	.D(next_idelay_current_eye_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[2]  (
	.Q(idelay_current_eye_last[2]),
	.D(next_idelay_current_eye_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[1]  (
	.Q(idelay_current_eye_last[1]),
	.D(next_idelay_current_eye_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[0]  (
	.Q(idelay_current_eye_last[0]),
	.D(next_idelay_current_eye_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_first_Z[7]  (
	.Q(idelay_first[7]),
	.D(next_idelay_first[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[6]  (
	.Q(idelay_first[6]),
	.D(next_idelay_first[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[5]  (
	.Q(idelay_first[5]),
	.D(next_idelay_first[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[4]  (
	.Q(idelay_first[4]),
	.D(next_idelay_first[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[3]  (
	.Q(idelay_first[3]),
	.D(next_idelay_first[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[2]  (
	.Q(idelay_first[2]),
	.D(next_idelay_first[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[1]  (
	.Q(idelay_first[1]),
	.D(next_idelay_first[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_first_Z[0]  (
	.Q(idelay_first[0]),
	.D(next_idelay_first[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[7]  (
	.Q(idelay_last[7]),
	.D(next_idelay_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[6]  (
	.Q(idelay_last[6]),
	.D(next_idelay_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[5]  (
	.Q(idelay_last[5]),
	.D(next_idelay_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[4]  (
	.Q(idelay_last[4]),
	.D(next_idelay_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[3]  (
	.Q(idelay_last[3]),
	.D(next_idelay_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[2]  (
	.Q(idelay_last[2]),
	.D(next_idelay_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[1]  (
	.Q(idelay_last[1]),
	.D(next_idelay_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDCE \idelay_last_Z[0]  (
	.Q(idelay_last[0]),
	.D(next_idelay_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_i)
);
// @225:3888
  FDC train_word_start_Z (
	.Q(train_word_start),
	.D(train_word_start_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC find_unstable_Z (
	.Q(find_unstable),
	.D(find_unstable_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE \tdata_Z[47]  (
	.Q(tdata_out[47]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[46]  (
	.Q(tdata_out[46]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[45]  (
	.Q(tdata_out[45]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[44]  (
	.Q(tdata_out[44]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[43]  (
	.Q(tdata_out[43]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[42]  (
	.Q(tdata_out[42]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[41]  (
	.Q(tdata_out[41]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[40]  (
	.Q(tdata_out[40]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[39]  (
	.Q(tdata_out[39]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[38]  (
	.Q(tdata_out[38]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[37]  (
	.Q(tdata_out[37]),
	.D(VCC),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[36]  (
	.Q(tdata_out[36]),
	.D(channel_id[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[35]  (
	.Q(tdata_out[35]),
	.D(N_12_i_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[34]  (
	.Q(tdata_out[34]),
	.D(CO0_2_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[33]  (
	.Q(tdata_out[33]),
	.D(N_163_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[32]  (
	.Q(tdata_out[32]),
	.D(CO0_3),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[31]  (
	.Q(tdata_out[31]),
	.D(next_tdata[31]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[30]  (
	.Q(tdata_out[30]),
	.D(next_following_state_2_sqmuxa),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[29]  (
	.Q(tdata_out[29]),
	.D(N_91_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[28]  (
	.Q(tdata_out[28]),
	.D(next_tdata[28]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[27]  (
	.Q(tdata_out[27]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[26]  (
	.Q(tdata_out[26]),
	.D(bitslip_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[25]  (
	.Q(tdata_out[25]),
	.D(bitslip_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[24]  (
	.Q(tdata_out[24]),
	.D(bitslip_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[23]  (
	.Q(tdata_out[23]),
	.D(idelay_first[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[22]  (
	.Q(tdata_out[22]),
	.D(idelay_first[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[21]  (
	.Q(tdata_out[21]),
	.D(idelay_first[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[20]  (
	.Q(tdata_out[20]),
	.D(idelay_first[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[19]  (
	.Q(tdata_out[19]),
	.D(idelay_first[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[18]  (
	.Q(tdata_out[18]),
	.D(idelay_first[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[17]  (
	.Q(tdata_out[17]),
	.D(idelay_first[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[16]  (
	.Q(tdata_out[16]),
	.D(idelay_first[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[15]  (
	.Q(tdata_out[15]),
	.D(idelay_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[14]  (
	.Q(tdata_out[14]),
	.D(idelay_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[13]  (
	.Q(tdata_out[13]),
	.D(idelay_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[12]  (
	.Q(tdata_out[12]),
	.D(idelay_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[11]  (
	.Q(tdata_out[11]),
	.D(idelay_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[10]  (
	.Q(tdata_out[10]),
	.D(idelay_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[9]  (
	.Q(tdata_out[9]),
	.D(idelay_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[8]  (
	.Q(tdata_out[8]),
	.D(idelay_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[7]  (
	.Q(tdata_out[7]),
	.D(idelay_init[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[6]  (
	.Q(tdata_out[6]),
	.D(idelay_init[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[5]  (
	.Q(tdata_out[5]),
	.D(idelay_init[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[4]  (
	.Q(tdata_out[4]),
	.D(idelay_init[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[3]  (
	.Q(tdata_out[3]),
	.D(idelay_init[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[2]  (
	.Q(tdata_out[2]),
	.D(idelay_init[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[1]  (
	.Q(tdata_out[1]),
	.D(idelay_init[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[0]  (
	.Q(tdata_out[0]),
	.D(idelay_init[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDC find_a_whole_eye_Z (
	.Q(find_a_whole_eye),
	.D(find_a_whole_eye_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC find_an_eye_Z (
	.Q(find_an_eye),
	.D(find_an_eye_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC reach_end_Z (
	.Q(reach_end),
	.D(reach_end_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE tdatardy_Z (
	.Q(tdatardy),
	.D(next_tdatardy_5),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDCE \train_bit_Z[3]  (
	.Q(train_bit[3]),
	.D(next_train_bit[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_1_i)
);
// @225:3888
  FDCE \train_bit_Z[2]  (
	.Q(train_bit[2]),
	.D(next_train_bit[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_1_i)
);
// @225:3888
  FDCE \train_bit_Z[1]  (
	.Q(train_bit[1]),
	.D(next_train_bit[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_1_i)
);
// @225:3888
  FDCE \train_bit_Z[0]  (
	.Q(train_bit[0]),
	.D(N_54_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_1_i)
);
// @225:3888
  FDCE searching_stable_Z (
	.Q(searching_stable),
	.D(next_searching_stable_7),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDCE \following_state_Z[3]  (
	.Q(following_state[3]),
	.D(next_following_state_i[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDCE \following_state_Z[2]  (
	.Q(following_state[2]),
	.D(next_following_state[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDCE \following_state_Z[1]  (
	.Q(following_state[1]),
	.D(N_69_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDCE \following_state_Z[0]  (
	.Q(following_state[0]),
	.D(next_following_state[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDC data_are_stable_Z (
	.Q(data_are_stable),
	.D(data_are_stable_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE \state_Z[3]  (
	.Q(state[3]),
	.D(next_state_24[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDCE \state_Z[2]  (
	.Q(state[2]),
	.D(next_state_24[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDC \state_Z[1]  (
	.Q(state[1]),
	.D(state_scalar),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \state_Z[0]  (
	.Q(state[0]),
	.D(state_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3485
  LUT4 data_equal_to_data_loaded_2_0_I_24_cZ (
	.I0(data_loaded[7]),
	.I1(data_loaded[6]),
	.I2(N_193),
	.I3(N_192),
	.O(data_equal_to_data_loaded_2_0_I_24)
);
defparam data_equal_to_data_loaded_2_0_I_24_cZ.INIT=16'h8241;
// @225:3485
  LUT4 idelay_is_target_2_0_I_24_cZ (
	.I0(current_idelay_cnt[6]),
	.I1(idelay_target[6]),
	.I2(idelay_target[7]),
	.I3(current_idelay_cnt[7]),
	.O(idelay_is_target_2_0_I_24)
);
defparam idelay_is_target_2_0_I_24_cZ.INIT=16'h9009;
// @225:3462
  LUT4 un1_idelay_last_1_ac0_1_cZ (
	.I0(idelay_first[0]),
	.I1(idelay_last[0]),
	.I2(idelay_first[1]),
	.I3(idelay_last[1]),
	.O(un1_idelay_last_1_ac0_1)
);
defparam un1_idelay_last_1_ac0_1_cZ.INIT=16'h0440;
// @225:3463
  LUT4 un1_idelay_current_eye_last_ac0_1_cZ (
	.I0(idelay_current_eye_first[0]),
	.I1(idelay_current_eye_last[0]),
	.I2(idelay_current_eye_first[1]),
	.I3(idelay_current_eye_last[1]),
	.O(un1_idelay_current_eye_last_ac0_1)
);
defparam un1_idelay_current_eye_last_ac0_1_cZ.INIT=16'h0440;
  LUT4 \pause_cnt_s_sf_cZ[8]  (
	.I0(PAUSE_CNT_FIRST[8]),
	.I1(pause_cnt[8]),
	.I2(pause_cnt_scalar),
	.I3(next_state93),
	.O(pause_cnt_s_sf[8])
);
defparam \pause_cnt_s_sf_cZ[8] .INIT=16'h53F3;
  LUT4 \pause_cnt_s_sf_cZ[5]  (
	.I0(pause_cnt[5]),
	.I1(PAUSE_CNT_FIRST[5]),
	.I2(pause_cnt_scalar),
	.I3(next_state93),
	.O(pause_cnt_s_sf[5])
);
defparam \pause_cnt_s_sf_cZ[5] .INIT=16'h35F5;
  LUT4 \pause_cnt_s_sf_cZ[4]  (
	.I0(PAUSE_CNT_FIRST[8]),
	.I1(pause_cnt[4]),
	.I2(un1_next_state94_2),
	.I3(pause_cnt_scalar),
	.O(pause_cnt_s_sf[4])
);
defparam \pause_cnt_s_sf_cZ[4] .INIT=16'h5F33;
  LUT3 \pause_cnt_s_sf_cZ[3]  (
	.I0(pause_cnt[3]),
	.I1(un1_next_state94_2),
	.I2(pause_cnt_scalar),
	.O(pause_cnt_s_sf[3])
);
defparam \pause_cnt_s_sf_cZ[3] .INIT=8'h35;
  LUT4 \pause_cnt_s_sf_cZ[2]  (
	.I0(PAUSE_CNT_FIRST[8]),
	.I1(pause_cnt[2]),
	.I2(un1_next_state94_2),
	.I3(pause_cnt_scalar),
	.O(pause_cnt_s_sf[2])
);
defparam \pause_cnt_s_sf_cZ[2] .INIT=16'h5F33;
  LUT4 \pause_cnt_s_sf_cZ[0]  (
	.I0(PAUSE_CNT_FIRST[8]),
	.I1(pause_cnt[0]),
	.I2(pause_cnt_scalar),
	.I3(un1_next_state94_2),
	.O(pause_cnt_s_sf[0])
);
defparam \pause_cnt_s_sf_cZ[0] .INIT=16'h53F3;
// @225:3457
  LUT2 un1_idelay_last_axb_7_cZ (
	.I0(idelay_first[7]),
	.I1(idelay_last[7]),
	.O(un1_idelay_last_axb_7)
);
defparam un1_idelay_last_axb_7_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_6_cZ (
	.I0(idelay_last[6]),
	.I1(idelay_first[6]),
	.O(un1_idelay_last_axb_6)
);
defparam un1_idelay_last_axb_6_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_5_cZ (
	.I0(idelay_first[5]),
	.I1(idelay_last[5]),
	.O(un1_idelay_last_axb_5)
);
defparam un1_idelay_last_axb_5_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_4_cZ (
	.I0(idelay_last[4]),
	.I1(idelay_first[4]),
	.O(un1_idelay_last_axb_4)
);
defparam un1_idelay_last_axb_4_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_3_cZ (
	.I0(idelay_last[3]),
	.I1(idelay_first[3]),
	.O(un1_idelay_last_axb_3)
);
defparam un1_idelay_last_axb_3_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_2_cZ (
	.I0(idelay_first[2]),
	.I1(idelay_last[2]),
	.O(un1_idelay_last_axb_2)
);
defparam un1_idelay_last_axb_2_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_1_cZ (
	.I0(idelay_last[1]),
	.I1(idelay_first[1]),
	.O(un1_idelay_last_axb_1)
);
defparam un1_idelay_last_axb_1_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_0_cZ (
	.I0(idelay_first[0]),
	.I1(idelay_last[0]),
	.O(un1_idelay_last_axb_0)
);
defparam un1_idelay_last_axb_0_cZ.INIT=4'h6;
  LUT4 un1_idelay_current_eye_last_axb_5_cZ (
	.I0(idelay_current_eye_last[7]),
	.I1(idelay_current_eye_first[7]),
	.I2(idelay_current_eye_first[6]),
	.I3(idelay_current_eye_last[6]),
	.O(un1_idelay_current_eye_last_axb_5)
);
defparam un1_idelay_current_eye_last_axb_5_cZ.INIT=16'h9699;
  LUT4 un1_idelay_current_eye_last_axb_4_cZ (
	.I0(idelay_current_eye_first[6]),
	.I1(idelay_current_eye_last[6]),
	.I2(idelay_current_eye_last[5]),
	.I3(idelay_current_eye_first[5]),
	.O(un1_idelay_current_eye_last_axb_4)
);
defparam un1_idelay_current_eye_last_axb_4_cZ.INIT=16'h9969;
  LUT4 un1_idelay_current_eye_last_axb_3_cZ (
	.I0(idelay_current_eye_last[4]),
	.I1(idelay_current_eye_last[5]),
	.I2(idelay_current_eye_first[4]),
	.I3(idelay_current_eye_first[5]),
	.O(un1_idelay_current_eye_last_axb_3)
);
defparam un1_idelay_current_eye_last_axb_3_cZ.INIT=16'hC639;
  LUT4 un1_idelay_current_eye_last_axb_2_cZ (
	.I0(idelay_current_eye_first[3]),
	.I1(idelay_current_eye_first[4]),
	.I2(idelay_current_eye_last[3]),
	.I3(idelay_current_eye_last[4]),
	.O(un1_idelay_current_eye_last_axb_2)
);
defparam un1_idelay_current_eye_last_axb_2_cZ.INIT=16'h9C63;
  LUT4 un1_idelay_current_eye_last_axb_1_cZ (
	.I0(idelay_current_eye_last[3]),
	.I1(idelay_current_eye_first[3]),
	.I2(idelay_current_eye_last[2]),
	.I3(idelay_current_eye_first[2]),
	.O(un1_idelay_current_eye_last_axb_1)
);
defparam un1_idelay_current_eye_last_axb_1_cZ.INIT=16'h9969;
  LUT4 un1_idelay_current_eye_last_axb_0_cZ (
	.I0(idelay_current_eye_last[2]),
	.I1(idelay_current_eye_last[1]),
	.I2(idelay_current_eye_first[1]),
	.I3(idelay_current_eye_first[2]),
	.O(un1_idelay_current_eye_last_axb_0)
);
defparam un1_idelay_current_eye_last_axb_0_cZ.INIT=16'h659A;
  LUT4 un1_idelay_last_1_axb_5_cZ (
	.I0(idelay_last[6]),
	.I1(idelay_first[6]),
	.I2(idelay_first[7]),
	.I3(idelay_last[7]),
	.O(un1_idelay_last_1_axb_5)
);
defparam un1_idelay_last_1_axb_5_cZ.INIT=16'hD22D;
  LUT4 un1_idelay_last_1_axb_4_cZ (
	.I0(idelay_last[6]),
	.I1(idelay_first[5]),
	.I2(idelay_first[6]),
	.I3(idelay_last[5]),
	.O(un1_idelay_last_1_axb_4)
);
defparam un1_idelay_last_1_axb_4_cZ.INIT=16'h96A5;
  LUT4 un1_idelay_last_1_axb_3_cZ (
	.I0(idelay_first[5]),
	.I1(idelay_first[4]),
	.I2(idelay_last[5]),
	.I3(idelay_last[4]),
	.O(un1_idelay_last_1_axb_3)
);
defparam un1_idelay_last_1_axb_3_cZ.INIT=16'h96A5;
  LUT4 un1_idelay_last_1_axb_2_cZ (
	.I0(idelay_first[4]),
	.I1(idelay_first[3]),
	.I2(idelay_last[3]),
	.I3(idelay_last[4]),
	.O(un1_idelay_last_1_axb_2)
);
defparam un1_idelay_last_1_axb_2_cZ.INIT=16'h9A65;
  LUT4 un1_idelay_last_1_axb_1_cZ (
	.I0(idelay_last[3]),
	.I1(idelay_first[2]),
	.I2(idelay_last[2]),
	.I3(idelay_first[3]),
	.O(un1_idelay_last_1_axb_1)
);
defparam un1_idelay_last_1_axb_1_cZ.INIT=16'h9A65;
  LUT4 un1_idelay_last_1_axb_0_cZ (
	.I0(idelay_first[1]),
	.I1(idelay_last[2]),
	.I2(idelay_last[1]),
	.I3(idelay_first[2]),
	.O(un1_idelay_last_1_axb_0)
);
defparam un1_idelay_last_1_axb_0_cZ.INIT=16'h39C6;
// @225:3723
  LUT2 un8_next_data_are_stable_axb_20_i_cZ (
	.I0(data_stable_cnt[20]),
	.I1(PAUSE_CNT_FIRST[8]),
	.O(un8_next_data_are_stable_axb_20_i)
);
defparam un8_next_data_are_stable_axb_20_i_cZ.INIT=4'h9;
// @225:3723
  LUT2 un8_next_data_are_stable_axb_2_i_cZ (
	.I0(data_stable_cnt[2]),
	.I1(PAUSE_CNT_FIRST[5]),
	.O(un8_next_data_are_stable_axb_2_i)
);
defparam un8_next_data_are_stable_axb_2_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_8_i_cZ (
	.I0(eye_too_small_2_axb_8),
	.I1(eye_save_current_2_8),
	.O(eye_save_current_2_axb_8_i)
);
defparam eye_save_current_2_axb_8_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_7_i_cZ (
	.I0(eye_save_current_2_7),
	.I1(eye_too_small_2_axb_7),
	.O(eye_save_current_2_axb_7_i)
);
defparam eye_save_current_2_axb_7_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_6_i_cZ (
	.I0(eye_too_small_2_axb_6),
	.I1(eye_save_current_2_6),
	.O(eye_save_current_2_axb_6_i)
);
defparam eye_save_current_2_axb_6_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_5_i_cZ (
	.I0(eye_too_small_2_axb_5),
	.I1(eye_save_current_2_5),
	.O(eye_save_current_2_axb_5_i)
);
defparam eye_save_current_2_axb_5_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_4_i_cZ (
	.I0(eye_save_current_2_4),
	.I1(un1_idelay_last_1_cry_2_O[3]),
	.O(eye_save_current_2_axb_4_i)
);
defparam eye_save_current_2_axb_4_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_3_i_cZ (
	.I0(eye_too_small_2_axb_3),
	.I1(eye_save_current_2_3),
	.O(eye_save_current_2_axb_3_i)
);
defparam eye_save_current_2_axb_3_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_2_i_cZ (
	.I0(eye_too_small_2_axb_2),
	.I1(eye_save_current_2_2),
	.O(eye_save_current_2_axb_2_i)
);
defparam eye_save_current_2_axb_2_i_cZ.INIT=4'h9;
// @225:3482
  LUT4 eye_save_current_2_axb_0_i_cZ (
	.I0(idelay_current_eye_last[0]),
	.I1(idelay_last[0]),
	.I2(idelay_current_eye_first[0]),
	.I3(idelay_first[0]),
	.O(eye_save_current_2_axb_0_i)
);
defparam eye_save_current_2_axb_0_i_cZ.INIT=16'h9669;
// @225:3477
  LUT2 eye_current_too_small_2_axb_4_i_cZ (
	.I0(eye_too_small_2_0),
	.I1(eye_save_current_2_4),
	.O(eye_current_too_small_2_axb_4_i)
);
defparam eye_current_too_small_2_axb_4_i_cZ.INIT=4'h9;
// @225:3476
  LUT2 eye_too_small_2_axb_4_i_cZ (
	.I0(eye_too_small_2_0),
	.I1(un1_idelay_last_1_cry_2_O[3]),
	.O(eye_too_small_2_axb_4_i)
);
defparam eye_too_small_2_axb_4_i_cZ.INIT=4'h9;
  LUT2 \channel_rst_pulse_inst.fdcr1.IntDceR15_0  (
	.I0(\channel_rst_pulse_inst.IntSigClr ),
	.I1(train_latched),
	.O(\channel_rst_pulse_inst.fdcr1.IntDceR_0 )
);
defparam \channel_rst_pulse_inst.fdcr1.IntDceR15_0 .INIT=4'h4;
// @225:3537
  LUT6 next_first_channel_5_f0_cZ (
	.I0(first_channel),
	.I1(state[0]),
	.I2(state[2]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_first_channel_5_f0)
);
defparam next_first_channel_5_f0_cZ.INIT=64'hA8AAAAABAAAAAAAA;
  LUT2 VCC_0_cZ (
	.I0(train_error),
	.I1(next_train_error_1_sqmuxa_1),
	.O(VCC_0)
);
defparam VCC_0_cZ.INIT=4'hE;
// @225:3534
  LUT4 \next_channel_id[1]  (
	.I0(first_channel),
	.I1(channel_id[1]),
	.I2(CO0_3),
	.I3(un1_next_pause_cnt39_i),
	.O(next_channel_id_0[1])
);
defparam \next_channel_id[1] .INIT=16'h14CC;
// @225:3534
  LUT3 \next_channel_id[0]  (
	.I0(first_channel),
	.I1(CO0_3),
	.I2(un1_next_pause_cnt39_i),
	.O(next_channel_id_0[0])
);
defparam \next_channel_id[0] .INIT=8'h1C;
  LUT2 VCC_1_cZ (
	.I0(train_done),
	.I1(next_train_done_1_sqmuxa),
	.O(VCC_1)
);
defparam VCC_1_cZ.INIT=4'hE;
// @225:3888
  FDC first_channel_Z (
	.Q(first_channel),
	.D(next_first_channel_5_f0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC train_error_Z (
	.Q(train_error),
	.D(VCC_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \channel_id_Z[0]  (
	.Q(CO0_3),
	.D(next_channel_id_0[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \channel_id_Z[1]  (
	.Q(channel_id[1]),
	.D(next_channel_id_0[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC train_done_Z (
	.Q(train_done),
	.D(VCC_1),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
  CARRY8 eye_too_small_2_cry_4_cZ (
	.CO({eye_too_small_2, eye_too_small_2_cry_7, eye_too_small_2_cry_6, eye_too_small_2_cry_5, eye_too_small_2_cry_4, eye_too_small_2_cry_3, eye_too_small_2_cry_2, eye_too_small_2_cry_1}),
	.O(eye_too_small_2_cry_4_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, eye_too_small_2_0, GND, GND, eye_too_small_2_0}),
	.S({eye_too_small_2_axb_8_i, eye_too_small_2_axb_7_i, eye_too_small_2_axb_6_i, eye_too_small_2_axb_5_i, eye_too_small_2_axb_4_i, eye_too_small_2_axb_3_i, eye_too_small_2_axb_2_i, eye_too_small_2_axb_1_i})
);
  CARRY8 eye_current_too_small_2_cry_4_cZ (
	.CO({eye_current_too_small_2, eye_current_too_small_2_cry_7, eye_current_too_small_2_cry_6, eye_current_too_small_2_cry_5, eye_current_too_small_2_cry_4, eye_current_too_small_2_cry_3, eye_current_too_small_2_cry_2, eye_current_too_small_2_cry_1}),
	.O(eye_current_too_small_2_cry_4_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, eye_too_small_2_0, GND, GND, eye_too_small_2_0}),
	.S({eye_current_too_small_2_axb_8_i, eye_current_too_small_2_axb_7_i, eye_current_too_small_2_axb_6_i, eye_current_too_small_2_axb_5_i, eye_current_too_small_2_axb_4_i, eye_current_too_small_2_axb_3_i, eye_current_too_small_2_axb_2_i, eye_current_too_small_2_axb_1_i})
);
  CARRY8 eye_save_current_2_cry_3_cZ (
	.CO({eye_save_current_2_cry_7, eye_save_current_2_cry_6, eye_save_current_2_cry_5, eye_save_current_2_cry_4, eye_save_current_2_cry_3, eye_save_current_2_cry_2, eye_save_current_2_cry_1, eye_save_current_2_cry_0}),
	.O(eye_save_current_2_cry_3_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({eye_save_current_2_7, eye_save_current_2_6, eye_save_current_2_5, eye_save_current_2_4, eye_save_current_2_3, eye_save_current_2_2, eye_save_current_2_1, eye_save_current_2_0}),
	.S({eye_save_current_2_axb_7_i, eye_save_current_2_axb_6_i, eye_save_current_2_axb_5_i, eye_save_current_2_axb_4_i, eye_save_current_2_axb_3_i, eye_save_current_2_axb_2_i, eye_save_current_2_axb_1_i, eye_save_current_2_axb_0_i})
);
  CARRY8 eye_save_current_2_cry_8 (
	.CO({NC39, NC38, NC37, NC36, eye_save_current_2_cry_8_CO[3:1], eye_save_current_2}),
	.O({NC43, NC42, NC41, NC40, eye_save_current_2_cry_8_O[3:0]}),
	.CI(eye_save_current_2_cry_7),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, eye_save_current_2_8}),
	.S({GND, GND, GND, GND, GND, GND, GND, eye_save_current_2_axb_8_i})
);
  CARRY8 un8_next_data_are_stable_cry_5_cZ (
	.CO({un8_next_data_are_stable_cry_9, un8_next_data_are_stable_cry_8, un8_next_data_are_stable_cry_7, un8_next_data_are_stable_cry_6, un8_next_data_are_stable_cry_5, un8_next_data_are_stable_cry_4, un8_next_data_are_stable_cry_3, un8_next_data_are_stable_cry_2}),
	.O(un8_next_data_are_stable_cry_5_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, PAUSE_CNT_FIRST[5]}),
	.S({data_stable_cnt_i[9:3], un8_next_data_are_stable_axb_2_i})
);
  CARRY8 un8_next_data_are_stable_cry_13_cZ (
	.CO({un8_next_data_are_stable_cry_17, un8_next_data_are_stable_cry_16, un8_next_data_are_stable_cry_15, un8_next_data_are_stable_cry_14, un8_next_data_are_stable_cry_13, un8_next_data_are_stable_cry_12, un8_next_data_are_stable_cry_11, un8_next_data_are_stable_cry_10}),
	.O(un8_next_data_are_stable_cry_13_O[7:0]),
	.CI(un8_next_data_are_stable_cry_9),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[17:10])
);
  CARRY8 un8_next_data_are_stable_cry_21_cZ (
	.CO({un8_next_data_are_stable_cry_25, un8_next_data_are_stable_cry_24, un8_next_data_are_stable_cry_23, un8_next_data_are_stable_cry_22, un8_next_data_are_stable_cry_21, un8_next_data_are_stable_cry_20, un8_next_data_are_stable_cry_19, un8_next_data_are_stable_cry_18}),
	.O(un8_next_data_are_stable_cry_21_O[7:0]),
	.CI(un8_next_data_are_stable_cry_17),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, PAUSE_CNT_FIRST[8], GND, GND}),
	.S({data_stable_cnt_i[25:21], un8_next_data_are_stable_axb_20_i, data_stable_cnt_i[19:18]})
);
  CARRY8 un8_next_data_are_stable_cry_29_cZ (
	.CO({un8_next_data_are_stable_cry_33, un8_next_data_are_stable_cry_32, un8_next_data_are_stable_cry_31, un8_next_data_are_stable_cry_30, un8_next_data_are_stable_cry_29, un8_next_data_are_stable_cry_28, un8_next_data_are_stable_cry_27, un8_next_data_are_stable_cry_26}),
	.O(un8_next_data_are_stable_cry_29_O[7:0]),
	.CI(un8_next_data_are_stable_cry_25),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[33:26])
);
  CARRY8 un8_next_data_are_stable_cry_37_cZ (
	.CO({un8_next_data_are_stable_cry_41, un8_next_data_are_stable_cry_40, un8_next_data_are_stable_cry_39, un8_next_data_are_stable_cry_38, un8_next_data_are_stable_cry_37, un8_next_data_are_stable_cry_36, un8_next_data_are_stable_cry_35, un8_next_data_are_stable_cry_34}),
	.O(un8_next_data_are_stable_cry_37_O[7:0]),
	.CI(un8_next_data_are_stable_cry_33),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[41:34])
);
  CARRY8 un8_next_data_are_stable_cry_45_cZ (
	.CO({un8_next_data_are_stable_cry_49, un8_next_data_are_stable_cry_48, un8_next_data_are_stable_cry_47, un8_next_data_are_stable_cry_46, un8_next_data_are_stable_cry_45, un8_next_data_are_stable_cry_44, un8_next_data_are_stable_cry_43, un8_next_data_are_stable_cry_42}),
	.O(un8_next_data_are_stable_cry_45_O[7:0]),
	.CI(un8_next_data_are_stable_cry_41),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[49:42])
);
  CARRY8 un8_next_data_are_stable_cry_53_cZ (
	.CO({un8_next_data_are_stable_cry_57, un8_next_data_are_stable_cry_56, un8_next_data_are_stable_cry_55, un8_next_data_are_stable_cry_54, un8_next_data_are_stable_cry_53, un8_next_data_are_stable_cry_52, un8_next_data_are_stable_cry_51, un8_next_data_are_stable_cry_50}),
	.O(un8_next_data_are_stable_cry_53_O[7:0]),
	.CI(un8_next_data_are_stable_cry_49),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[57:50])
);
  CARRY8 un8_next_data_are_stable_cry_61_cZ (
	.CO({NC34, un8_next_data_are_stable_cry_64, un8_next_data_are_stable_cry_63, un8_next_data_are_stable_cry_62, un8_next_data_are_stable_cry_61, un8_next_data_are_stable_cry_60, un8_next_data_are_stable_cry_59, un8_next_data_are_stable_cry_58}),
	.O({NC35, un8_next_data_are_stable_cry_61_O[6:0]}),
	.CI(un8_next_data_are_stable_cry_57),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, data_stable_cnt_i[64:58]})
);
  CARRY8 un1_idelay_last_1_cry_2_cZ (
	.CO({NC33, un1_idelay_last_1_cry_5, un1_idelay_last_1_cry_4, un1_idelay_last_1_cry_3, un1_idelay_last_1_cry_2, un1_idelay_last_1_cry_1, un1_idelay_last_1_cry_0, un1_idelay_last_1_cry_0_cy}),
	.O({eye_too_small_2_axb_8, eye_too_small_2_axb_7, eye_too_small_2_axb_6, eye_too_small_2_axb_5, un1_idelay_last_1_cry_2_O[3], eye_too_small_2_axb_3, eye_too_small_2_axb_2, un1_idelay_last_1_cry_2_O[0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, un1_idelay_last_1_5_d, un1_idelay_last_1_4_d, un1_idelay_last_1_3_d, un1_idelay_last_1_2_d, un1_idelay_last_1_1_d, un1_idelay_last_1_4, GND}),
	.S({un1_idelay_last_1_axb_6_i_i, un1_idelay_last_1_axb_5, un1_idelay_last_1_axb_4, un1_idelay_last_1_axb_3, un1_idelay_last_1_axb_2, un1_idelay_last_1_axb_1, un1_idelay_last_1_axb_0, un1_idelay_last_1_ac0_1})
);
  CARRY8 un1_idelay_current_eye_last_cry_2_cZ (
	.CO({NC32, un1_idelay_current_eye_last_cry_5, un1_idelay_current_eye_last_cry_4, un1_idelay_current_eye_last_cry_3, un1_idelay_current_eye_last_cry_2, un1_idelay_current_eye_last_cry_1, un1_idelay_current_eye_last_cry_0, un1_idelay_current_eye_last_cry_0_cy}),
	.O({eye_save_current_2_8, eye_save_current_2_7, eye_save_current_2_6, eye_save_current_2_5, eye_save_current_2_4, eye_save_current_2_3, eye_save_current_2_2, un1_idelay_current_eye_last_cry_2_O[0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, un1_idelay_current_eye_last_5_d, un1_idelay_current_eye_last_4_d, un1_idelay_current_eye_last_3_d, un1_idelay_current_eye_last_2_d, un1_idelay_current_eye_last_1_d, un1_idelay_current_eye_last_4, GND}),
	.S({un1_idelay_current_eye_last_axb_6_i_i, un1_idelay_current_eye_last_axb_5, un1_idelay_current_eye_last_axb_4, un1_idelay_current_eye_last_axb_3, un1_idelay_current_eye_last_axb_2, un1_idelay_current_eye_last_axb_1, un1_idelay_current_eye_last_axb_0, un1_idelay_current_eye_last_ac0_1})
);
  CARRY8 \data_stable_cnt_cry_cZ[2]  (
	.CO({data_stable_cnt_cry[6:0], data_stable_cnt_cry_cy}),
	.O({data_stable_cnt_s[6:0], data_stable_cnt_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({data_stable_cnt_qxu[6:0], data_stable_cnt_scalar})
);
  CARRY8 \data_stable_cnt_cry_cZ[10]  (
	.CO(data_stable_cnt_cry[14:7]),
	.O(data_stable_cnt_s[14:7]),
	.CI(data_stable_cnt_cry[6]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[14:7])
);
  CARRY8 \data_stable_cnt_cry_cZ[18]  (
	.CO(data_stable_cnt_cry[22:15]),
	.O(data_stable_cnt_s[22:15]),
	.CI(data_stable_cnt_cry[14]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[22:15])
);
  CARRY8 \data_stable_cnt_cry_cZ[26]  (
	.CO(data_stable_cnt_cry[30:23]),
	.O(data_stable_cnt_s[30:23]),
	.CI(data_stable_cnt_cry[22]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[30:23])
);
  CARRY8 \data_stable_cnt_cry_cZ[34]  (
	.CO(data_stable_cnt_cry[38:31]),
	.O(data_stable_cnt_s[38:31]),
	.CI(data_stable_cnt_cry[30]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[38:31])
);
  CARRY8 \data_stable_cnt_cry_cZ[42]  (
	.CO(data_stable_cnt_cry[46:39]),
	.O(data_stable_cnt_s[46:39]),
	.CI(data_stable_cnt_cry[38]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[46:39])
);
  CARRY8 \data_stable_cnt_cry_cZ[50]  (
	.CO(data_stable_cnt_cry[54:47]),
	.O(data_stable_cnt_s[54:47]),
	.CI(data_stable_cnt_cry[46]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[54:47])
);
  CARRY8 \data_stable_cnt_cry_cZ[58]  (
	.CO(data_stable_cnt_cry[62:55]),
	.O(data_stable_cnt_s[62:55]),
	.CI(data_stable_cnt_cry[54]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[62:55])
);
  CARRY8 \data_stable_cnt_s_cZ[64]  (
	.CO({NC27, NC26, NC25, NC24, data_stable_cnt_s_CO[64], data_stable_cnt_s_CO_0[64], data_stable_cnt_s_CO_1[64], data_stable_cnt_cry[63]}),
	.O({NC31, NC30, NC29, NC28, data_stable_cnt_s_O[64], data_stable_cnt_s_O_0[64], data_stable_cnt_s[64:63]}),
	.CI(data_stable_cnt_cry[62]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, GND, data_stable_cnt_qxu[64:63]})
);
  CARRY8 \pause_cnt_cry_cZ[2]  (
	.CO({pause_cnt_cry[6:0], pause_cnt_cry_cy}),
	.O({pause_cnt_s[6:0], pause_cnt_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, GND}),
	.S({pause_cnt_qxu[6], pause_cnt_s_sf[5:0], pause_cnt_scalar})
);
  CARRY8 \pause_cnt_cry_cZ[10]  (
	.CO(pause_cnt_cry[14:7]),
	.O(pause_cnt_s[14:7]),
	.CI(pause_cnt_cry[6]),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.S({pause_cnt_qxu[14:9], pause_cnt_s_sf[8], pause_cnt_qxu[7]})
);
  CARRY8 idelay_is_target_2_0_I_19 (
	.CO({NC19, NC18, NC17, NC16, idelay_is_target_2_0_I_19_CO[3], idelay_is_target_2, idelay_is_target_2_0_data_tmp[1:0]}),
	.O({NC23, NC22, NC21, NC20, idelay_is_target_2_0_I_19_O[3:0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, idelay_is_target_2_0_I_24, idelay_is_target_2_0_I_18, idelay_is_target_2_0_I_10})
);
  CARRY8 data_equal_to_data_loaded_2_0_I_19 (
	.CO({NC11, NC10, NC9, NC8, data_equal_to_data_loaded_2_0_I_19_CO[3], data_equal_to_data_loaded_2, data_equal_to_data_loaded_2_0_data_tmp[1:0]}),
	.O({NC15, NC14, NC13, NC12, data_equal_to_data_loaded_2_0_I_19_O[3:0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, data_equal_to_data_loaded_2_0_I_24, data_equal_to_data_loaded_2_0_I_18, data_equal_to_data_loaded_2_0_I_10})
);
  CARRY8 un1_idelay_last_cry_3_cZ (
	.CO({un1_idelay_last_cry_7_0, un1_idelay_last_cry_6, un1_idelay_last_cry_5, un1_idelay_last_cry_4, un1_idelay_last_cry_3, un1_idelay_last_cry_2, un1_idelay_last_cry_1, un1_idelay_last_cry_0}),
	.O(un1_idelay_last_cry_3_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI(idelay_last[7:0]),
	.S({un1_idelay_last_axb_7, un1_idelay_last_axb_6, un1_idelay_last_axb_5, un1_idelay_last_axb_4, un1_idelay_last_axb_3, un1_idelay_last_axb_2, un1_idelay_last_axb_1, un1_idelay_last_axb_0})
);
  CARRY8 un1_idelay_last_cry_7_outext (
	.CO({NC3, NC2, NC1, NC0, un1_idelay_last_cry_7_outext_CO[3:1], un1_idelay_last_cry_7}),
	.O({NC7, NC6, NC5, NC4, un1_idelay_last_cry_7_outext_O[3:0]}),
	.CI(un1_idelay_last_cry_7_0),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, GND, GND, VCC})
);
// @225:3888
  LUT2 \pause_cnt_s_cZ[15]  (
	.I0(pause_cnt[15]),
	.I1(pause_cnt_cry[14]),
	.O(pause_cnt_s[15])
);
defparam \pause_cnt_s_cZ[15] .INIT=4'h9;
assign train_bit_out[0] = GND;
assign train_bit_out[1] = GND;
assign train_bit_out[2] = GND;
assign train_bit_out[3] = GND;
assign train_word_out[1] = train_word_out[0];
assign train_word_out[2] = train_word_out[0];
assign train_word_out[3] = train_word_out[0];
endmodule /* hstdm_rx_trainer_Z1_0_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_training_monitor_Z1_0_FB1_uD (
  infopipe_empty_in,
  infopipe_data_out,
  infopipe_empty_out,
  infopipe_data_in,
  reset_in,
  rxclkdiv4,
  infopipe_clk,
  training_ctrl_rx_in,
  training_ctrl_tx_in,
  training_done_in,
  train_out,
  disable_output,
  tdata_in,
  tdatardy_in,
  req_done_out,
  bsc_rdy_in,
  flags_channels_in,
  flags_trainer_in,
  flags_in,
  flags_out
)
;
input infopipe_empty_in ;
output [3:0] infopipe_data_out ;
output infopipe_empty_out ;
input [3:0] infopipe_data_in ;
input reset_in ;
input rxclkdiv4 ;
input infopipe_clk ;
input training_ctrl_rx_in ;
input [1:0] training_ctrl_tx_in ;
input training_done_in ;
output train_out ;
output disable_output ;
input [47:0] tdata_in ;
input tdatardy_in ;
output req_done_out ;
input bsc_rdy_in ;
input [15:0] flags_channels_in ;
input [2:0] flags_trainer_in ;
input [7:0] flags_in ;
output [7:0] flags_out ;
wire infopipe_empty_in ;
wire infopipe_empty_out ;
wire reset_in ;
wire rxclkdiv4 ;
wire infopipe_clk ;
wire training_ctrl_rx_in ;
wire training_done_in ;
wire train_out ;
wire disable_output ;
wire tdatardy_in ;
wire req_done_out ;
wire bsc_rdy_in ;
wire [1:0] infopipe_send_ack_set;
wire [15:0] operand;
wire [15:0] command;
wire [15:0] address;
wire [47:0] infopipe_data_trainer;
wire [37:0] infopipe_data_flags;
wire [47:0] infopipe_data_arbiter;
wire [1:0] state_sending_flags;
wire [1:1] channel_flags_id;
wire [1:0] \infopipe_snd_inst.state ;
wire [3:1] \infopipe_snd_inst.sndcnt ;
wire [1:0] \infopipe_arbiter_inst.current_set ;
wire [3:0] \infopipe_rcv_inst.empty_bit ;
wire [3:0] \infopipe_rcv_inst.ready_bit ;
wire [1:0] \infopipe_rcv_inst.BIT[3].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[3].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[2].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[2].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[1].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[1].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[0].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[0].RCV.rcvcnt ;
wire [4:1] \ssc_detector.clkin_cnt ;
wire [31:0] \infopipe_arbiter_inst.data_out_4 ;
wire [5:0] \ssc_detector.clkin_pulse_interval_qxu ;
wire [4:0] \ssc_detector.clkin_pulse_interval_cry ;
wire [5:0] \ssc_detector.clkin_pulse_interval_s ;
wire [36:24] infopipe_data_flags_5_0;
wire [1:1] \infopipe_rcv_inst.BIT[0].RCV.state_e_0_e ;
wire [1:1] \infopipe_rcv_inst.BIT[1].RCV.state_e_0_e ;
wire [1:1] \infopipe_rcv_inst.BIT[3].RCV.state_e_0_e ;
wire [1:1] \infopipe_rcv_inst.BIT[2].RCV.state_e_0_e ;
wire [4:0] \ssc_detector.clkin_cnt_4_0_e ;
wire [2:2] clkin_pulse_interval_cry_O;
wire [2:0] \infopipe_arbiter_inst.data_sent_out_5_e_0 ;
wire infopipe_reset ;
wire un1_training_ctrl_rx_in ;
wire infopipe_ready_flags ;
wire infopipe_send_ack_arbiter ;
wire infopipe_ready_arbiter ;
wire infopipe_send_ack_flags ;
wire cmd_send_flags ;
wire infopipe_ready_remote_p ;
wire CO0_1 ;
wire tdatardy_local_2 ;
wire tdatardy_local ;
wire flag_ssc_start ;
wire tdatardy_ff1 ;
wire flag_ssc ;
wire tdatardy_ff2 ;
wire hold_done_flag7 ;
wire hold_done_flag ;
wire flag_tr_word ;
wire infopipe_ready_flags_4 ;
wire flag_tr_done ;
wire cmd_send_flags_5 ;
wire \infopipe_snd_inst.infopipe_empty_local  ;
wire \infopipe_snd_inst.infopipe_empty_pulse  ;
wire CO0_3 ;
wire \infopipe_snd_inst.infopipe_data_out_0_sqmuxa  ;
wire un1_sndcnt_c4 ;
wire \infopipe_snd_inst.accept_pulse_gen.IntSigClr  ;
wire \infopipe_latch_trainer.data_ready_out6  ;
wire \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_2 ;
wire CO0_5 ;
wire \infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_1 ;
wire CO0_6 ;
wire \infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_0 ;
wire CO0_7 ;
wire \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4 ;
wire CO0_8 ;
wire \ar_ssc_start.R0  ;
wire \ssc_detector.clkin_div_sync  ;
wire \ssc_detector.clkin_pulse  ;
wire \ssc_detector.clkin_div  ;
wire \ssc_detector.clkin_started  ;
wire \ssc_detector.clkin_div_sync1  ;
wire \ssc_detector.clkin_div_sync2  ;
wire \ssc_detector.clkin_period_error  ;
wire CO0_9 ;
wire \ssc_detector.un7_axb0  ;
wire \ssc_detector.un7_c2  ;
wire \ssc_detector.un7_ac0_4  ;
wire \ssc_detector.un7_ac0_6  ;
wire \ssc_detector.un7_ac0_8  ;
wire \ssc_detector.un7_axb5  ;
wire \ssc_detector.un7_ac0_9  ;
wire \ssc_detector.clkin_pulse_gen.IntSigClr  ;
wire GND ;
wire \ar_infop_reset.R0  ;
wire N_38 ;
wire \ssc_detector.clkin_pulse_intervale  ;
wire \infopipe_rcv_inst.infopipe_empty_out_2  ;
wire infopipe_ready_remote ;
wire flags_stb_error_pmux ;
wire flags_stw_error_pmux ;
wire flags_word_done_pmux ;
wire flags_erd_error_pmux ;
wire \infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux  ;
wire N_251 ;
wire N_250 ;
wire N_249 ;
wire N_248 ;
wire N_240 ;
wire N_239 ;
wire N_238 ;
wire N_237 ;
wire N_405 ;
wire N_401 ;
wire N_404 ;
wire N_400 ;
wire N_403 ;
wire N_399 ;
wire N_402 ;
wire N_398 ;
wire \ssc_detector.clkin_pulse_interval  ;
wire N_425 ;
wire N_173_mux ;
wire N_65 ;
wire \ssc_detector.un1_clkin_pulse_interval_c5  ;
wire N_4_i ;
wire CO0_6_i ;
wire \infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i  ;
wire N_10_mux_i ;
wire N_4_mux_i ;
wire N_155_mux_i ;
wire N_156_mux_i ;
wire N_157_mux_i ;
wire N_158_mux_i ;
wire N_159_mux_i ;
wire N_160_mux_i ;
wire N_161_mux_i ;
wire N_162_mux_i ;
wire N_163_mux_i ;
wire N_164_mux_i ;
wire N_165_mux_i ;
wire N_166_mux_i ;
wire N_167_mux_i ;
wire N_168_mux_i ;
wire N_169_mux_i ;
wire N_170_mux_i ;
wire N_5_i ;
wire N_7_i ;
wire N_9_i ;
wire N_416_i ;
wire N_417_i ;
wire N_15_i ;
wire N_17_i ;
wire N_418_i ;
wire N_419_i ;
wire N_420_i ;
wire N_25_i ;
wire N_421_i ;
wire N_422_i ;
wire N_423_i ;
wire N_374_i ;
wire \infopipe_arbiter_inst.current_set_4_sqmuxa_i  ;
wire N_371_i ;
wire ssc_start_latched ;
wire \ssc_detector.clkin_div_1_sqmuxa_i  ;
wire infopipe_data_out_0_sqmuxa_set ;
wire infopipe_data_out_0_sqmuxa_set_0 ;
wire infopipe_data_out_0_sqmuxa_set_1 ;
wire infopipe_data_out_0_sqmuxa_set_2 ;
wire \infopipe_arbiter_inst.data_ready_outc  ;
wire \infopipe_snd_inst.data_sent_outc  ;
wire \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc  ;
wire state_sending_flagsc_i ;
wire \ssc_detector.cmd_send_flags_5_0_o3_0  ;
wire \ssc_detector.cmd_send_flags_5_0_o3_1  ;
wire \ssc_detector.cmd_send_flags_5_0_o3_2  ;
wire \ssc_detector.cmd_send_flags_5_0_a3_0  ;
wire \ssc_detector.cmd_send_flags_5_0_a3_1  ;
wire \ssc_detector.cmd_send_flags_5_0_a3_2  ;
wire \ssc_detector.cmd_send_flags_5_0_a3_3  ;
wire \ssc_detector.cmd_send_flags_5_0_a3_4  ;
wire \ssc_detector.training_disabled_5_f0_i_o3_0_0  ;
wire \ssc_detector.training_disabled_5_f0_i_o3_0_1  ;
wire \ssc_detector.training_disabled_5_f0_i_o3_0_2  ;
wire \ssc_detector.training_disabled_5_f0_i_o3_0_3  ;
wire \ssc_detector.training_disabled_5_f0_i_o3_0_4  ;
wire \infopipe_latch_trainer.data_ready_out  ;
wire training_disabled_0 ;
wire \ssc_detector.clkin_pulse_interval_cry_cy  ;
wire \infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0  ;
wire infopipe_data_flags_5_sn_N_5_mux_0 ;
wire \infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0  ;
wire infopipe_ready_flags_3_sqmuxa_0 ;
wire \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0  ;
wire \ssc_detector.clkin_pulse_gen.fdcr1.IntDceR_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.SUM1_5  ;
wire \infopipe_rcv_inst.BIT[2].RCV.SUM3_1  ;
wire \infopipe_rcv_inst.BIT[2].RCV.SUM2_4  ;
wire state_sending_flagsc_0_i_0 ;
wire m1_e ;
wire \infopipe_snd_inst.N_137_i_0_e  ;
wire \infopipe_rcv_inst.BIT[3].RCV.m28_0_e  ;
wire \infopipe_rcv_inst.BIT[3].RCV.N_145_i_0_e  ;
wire \infopipe_rcv_inst.BIT[1].RCV.N_165_i_0_e  ;
wire \infopipe_rcv_inst.BIT[2].RCV.N_155_i_0_e  ;
wire \infopipe_rcv_inst.BIT[0].RCV.N_175_i_0_e  ;
wire \ssc_detector.clkin_div_r_0_e  ;
wire \ssc_detector.N_184_i_0_e  ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire VCC ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0  ;
wire channel_flags_idc_0_e_0 ;
wire channel_flags_idc_e_0 ;
wire \infopipe_snd_inst.sndcntc_2_e_0  ;
wire \infopipe_snd_inst.sndcntc_1_e_0  ;
wire \infopipe_snd_inst.sndcntc_0_e_0  ;
wire \infopipe_snd_inst.sndcntc_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT2 m1_e_cZ (
	.I0(disable_output),
	.I1(ssc_start_latched),
	.O(m1_e)
);
defparam m1_e_cZ.INIT=4'h4;
  LUT4 state_sending_flagsc_0_i (
	.I0(CO0_1),
	.I1(channel_flags_id[1]),
	.I2(state_sending_flags[0]),
	.I3(state_sending_flags[1]),
	.O(state_sending_flagsc_0_i_0)
);
defparam state_sending_flagsc_0_i.INIT=16'h0F80;
// @225:2541
  LUT2 \infopipe_rcv_inst.BIT[2].RCV.SUM2_4_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.SUM2_4 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.SUM2_4_cZ .INIT=4'h6;
// @225:2541
  LUT3 \infopipe_rcv_inst.BIT[2].RCV.SUM3_1_cZ  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.SUM3_1 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.SUM3_1_cZ .INIT=8'h78;
// @225:2541
  LUT1 \infopipe_rcv_inst.BIT[2].RCV.SUM1_5_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.SUM1_5 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.SUM1_5_cZ .INIT=2'h1;
// @225:2455
  FDRE \ssc_detector.clkin_started_Z  (
	.Q(\ssc_detector.clkin_started ),
	.D(VCC),
	.C(infopipe_clk),
	.R(reset_in),
	.CE(\ssc_detector.clkin_pulse )
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.SUM1_5 ),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i ),
	.CE(CO0_6)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.SUM3_1 ),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i ),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.SUM2_4 ),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i ),
	.CE(CO0_6)
);
// @225:3030
  FDRE \state_sending_flags_Z[1]  (
	.Q(state_sending_flags[1]),
	.D(state_sending_flagsc_0_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(infopipe_send_ack_flags)
);
  FDE hold_done_flag_Z (
	.Q(hold_done_flag),
	.D(hold_done_flag7),
	.C(infopipe_clk),
	.CE(N_4_mux_i)
);
defparam hold_done_flag_Z.INIT=1'b0;
  FDE flag_ssc_Z (
	.Q(flag_ssc),
	.D(m1_e),
	.C(infopipe_clk),
	.CE(N_10_mux_i)
);
defparam flag_ssc_Z.INIT=1'b0;
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[0]  (
	.Q(CO0_5),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.sndcnt_Z[0]  (
	.Q(CO0_3),
	.D(\infopipe_snd_inst.sndcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.sndcnt_Z[1]  (
	.Q(\infopipe_snd_inst.sndcnt [1]),
	.D(\infopipe_snd_inst.sndcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.sndcnt_Z[2]  (
	.Q(\infopipe_snd_inst.sndcnt [2]),
	.D(\infopipe_snd_inst.sndcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.sndcnt_Z[3]  (
	.Q(\infopipe_snd_inst.sndcnt [3]),
	.D(\infopipe_snd_inst.sndcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \channel_flags_id_Z[0]  (
	.Q(CO0_1),
	.D(channel_flags_idc_e_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \channel_flags_id_Z[1]  (
	.Q(channel_flags_id[1]),
	.D(channel_flags_idc_0_e_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[0]  (
	.Q(CO0_8),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[0]  (
	.Q(CO0_7),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[2]  (
	.Q(infopipe_send_ack_flags),
	.D(\infopipe_arbiter_inst.data_sent_out_5_e_0 [2]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[1]  (
	.Q(infopipe_send_ack_set[1]),
	.D(\infopipe_arbiter_inst.data_sent_out_5_e_0 [1]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[0]  (
	.Q(infopipe_send_ack_set[0]),
	.D(\infopipe_arbiter_inst.data_sent_out_5_e_0 [0]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_5),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_5),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_5),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_5),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 \infopipe_snd_inst.sndcntc_e_0_cZ  (
	.I0(CO0_3),
	.I1(\infopipe_snd_inst.sndcnt [2]),
	.I2(\infopipe_snd_inst.sndcnt [3]),
	.I3(\infopipe_snd_inst.state [0]),
	.O(\infopipe_snd_inst.sndcntc_e_0 )
);
defparam \infopipe_snd_inst.sndcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_snd_inst.sndcntc_0_e_0_cZ  (
	.I0(CO0_3),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.I3(\infopipe_snd_inst.sndcnt [3]),
	.I4(\infopipe_snd_inst.state [0]),
	.O(\infopipe_snd_inst.sndcntc_0_e_0 )
);
defparam \infopipe_snd_inst.sndcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_snd_inst.sndcntc_1_e_0_cZ  (
	.I0(CO0_3),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.I3(\infopipe_snd_inst.sndcnt [3]),
	.I4(\infopipe_snd_inst.state [0]),
	.O(\infopipe_snd_inst.sndcntc_1_e_0 )
);
defparam \infopipe_snd_inst.sndcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_snd_inst.sndcntc_2_e_0_cZ  (
	.I0(CO0_3),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.I3(\infopipe_snd_inst.sndcnt [3]),
	.I4(\infopipe_snd_inst.state [0]),
	.O(\infopipe_snd_inst.sndcntc_2_e_0 )
);
defparam \infopipe_snd_inst.sndcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 channel_flags_idc_e_0_cZ (
	.I0(CO0_1),
	.I1(infopipe_send_ack_flags),
	.I2(state_sending_flags[0]),
	.I3(state_sending_flags[1]),
	.O(channel_flags_idc_e_0)
);
defparam channel_flags_idc_e_0_cZ.INIT=16'hAA60;
  LUT5 channel_flags_idc_0_e_0_cZ (
	.I0(CO0_1),
	.I1(channel_flags_id[1]),
	.I2(infopipe_send_ack_flags),
	.I3(state_sending_flags[0]),
	.I4(state_sending_flags[1]),
	.O(channel_flags_idc_0_e_0)
);
defparam channel_flags_idc_0_e_0_cZ.INIT=32'hCCCC6C00;
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_8),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_8),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_8),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_8),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT3 \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[2]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_arbiter_inst.data_sent_out_5_e_0 [2])
);
defparam \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[2] .INIT=8'h40;
  LUT3 \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[1]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_arbiter_inst.data_sent_out_5_e_0 [1])
);
defparam \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[1] .INIT=8'h20;
  LUT3 \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[0]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_arbiter_inst.data_sent_out_5_e_0 [0])
);
defparam \infopipe_arbiter_inst.data_sent_out_5_e_0_cZ[0] .INIT=8'h10;
  FD \ssc_detector.clkin_pulse_gen.fdcr2.IntQ_Z  (
	.Q(\ssc_detector.clkin_pulse_gen.IntSigClr ),
	.D(\ssc_detector.clkin_div_sync ),
	.C(infopipe_clk)
);
defparam \ssc_detector.clkin_pulse_gen.fdcr2.IntQ_Z .INIT=1'b0;
  FD \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ_Z  (
	.Q(\infopipe_snd_inst.infopipe_empty_pulse ),
	.D(\infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0 ),
	.C(infopipe_clk)
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ_Z .INIT=1'b0;
  FD \infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ_Z  (
	.Q(\infopipe_snd_inst.accept_pulse_gen.IntSigClr ),
	.D(\infopipe_snd_inst.infopipe_empty_local ),
	.C(infopipe_clk)
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ_Z .INIT=1'b0;
  FD flag_ssc_start_Z (
	.Q(flag_ssc_start),
	.D(ssc_start_latched),
	.C(infopipe_clk)
);
defparam flag_ssc_start_Z.INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[4]  (
	.Q(\ssc_detector.clkin_cnt [4]),
	.D(\ssc_detector.clkin_cnt_4_0_e [4]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[4] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[3]  (
	.Q(\ssc_detector.clkin_cnt [3]),
	.D(\ssc_detector.clkin_cnt_4_0_e [3]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[3] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[2]  (
	.Q(\ssc_detector.clkin_cnt [2]),
	.D(\ssc_detector.clkin_cnt_4_0_e [2]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[2] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[1]  (
	.Q(\ssc_detector.clkin_cnt [1]),
	.D(\ssc_detector.clkin_cnt_4_0_e [1]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[1] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[0]  (
	.Q(CO0_9),
	.D(\ssc_detector.clkin_cnt_4_0_e [0]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[0] .INIT=1'b0;
  FD \ssc_detector.clkin_div_Z  (
	.Q(\ssc_detector.clkin_div ),
	.D(\ssc_detector.clkin_div_r_0_e ),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_div_Z .INIT=1'b0;
  FD training_disabled_Z (
	.Q(disable_output),
	.D(training_disabled_0),
	.C(infopipe_clk)
);
defparam training_disabled_Z.INIT=1'b0;
  FD \ssc_detector.clkin_pulse_gen.fdcr1.IntQ_Z  (
	.Q(\ssc_detector.clkin_pulse ),
	.D(\ssc_detector.clkin_pulse_gen.fdcr1.IntDceR_0 ),
	.C(infopipe_clk)
);
defparam \ssc_detector.clkin_pulse_gen.fdcr1.IntQ_Z .INIT=1'b0;
// @225:2536
  INV \infopipe_rcv_inst.BIT[2].RCV.CO0_6_i.O  (
	.I(CO0_6),
	.O(CO0_6_i)
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_ssc_start.R1_Z  (
	.Q(ssc_start_latched),
	.D(\ar_ssc_start.R0 ),
	.C(infopipe_clk),
	.CLR(reset_in)
);
defparam \ar_ssc_start.R1_Z .INIT=1'b0;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_infop_reset.R0_Z  (
	.Q(\ar_infop_reset.R0 ),
	.D(GND),
	.C(infopipe_clk),
	.PRE(reset_in)
);
defparam \ar_infop_reset.R0_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_infop_reset.R1_Z  (
	.Q(infopipe_reset),
	.D(\ar_infop_reset.R0 ),
	.C(infopipe_clk),
	.PRE(reset_in)
);
defparam \ar_infop_reset.R1_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_ssc_start.R0_Z  (
	.Q(\ar_ssc_start.R0 ),
	.D(un1_training_ctrl_rx_in),
	.C(infopipe_clk),
	.CLR(reset_in)
);
defparam \ar_ssc_start.R0_Z .INIT=1'b0;
// @225:2961
  FDR cmd_send_flags_Z (
	.Q(cmd_send_flags),
	.D(cmd_send_flags_5),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR infopipe_ready_flags_Z (
	.Q(infopipe_ready_flags),
	.D(infopipe_ready_flags_4),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
  FDR tdatardy_local_2_Z (
	.Q(tdatardy_local_2),
	.D(tdatardy_local),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
  FDR tdatardy_local_Z (
	.Q(tdatardy_local),
	.D(tdatardy_ff2),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
(* ASYNC_REG="TRUE" *)  FDR tdatardy_ff2_Z (
	.Q(tdatardy_ff2),
	.D(tdatardy_ff1),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
(* ASYNC_REG="TRUE" *)  FDR tdatardy_ff1_Z (
	.Q(tdatardy_ff1),
	.D(tdatardy_in),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2961
  FDR infopipe_ready_remote_p_Z (
	.Q(infopipe_ready_remote_p),
	.D(infopipe_ready_remote),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2611
  FDR \infopipe_snd_inst.infopipe_empty_local_Z  (
	.Q(\infopipe_snd_inst.infopipe_empty_local ),
	.D(infopipe_empty_in),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[0]  (
	.Q(infopipe_data_arbiter[0]),
	.D(\infopipe_arbiter_inst.data_out_4 [0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[1]  (
	.Q(infopipe_data_arbiter[1]),
	.D(\infopipe_arbiter_inst.data_out_4 [1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[2]  (
	.Q(infopipe_data_arbiter[2]),
	.D(N_423_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[3]  (
	.Q(infopipe_data_arbiter[3]),
	.D(N_422_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[4]  (
	.Q(infopipe_data_arbiter[4]),
	.D(N_421_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[5]  (
	.Q(infopipe_data_arbiter[5]),
	.D(N_25_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[6]  (
	.Q(infopipe_data_arbiter[6]),
	.D(N_420_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[7]  (
	.Q(infopipe_data_arbiter[7]),
	.D(N_419_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[8]  (
	.Q(infopipe_data_arbiter[8]),
	.D(N_418_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[9]  (
	.Q(infopipe_data_arbiter[9]),
	.D(N_17_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[10]  (
	.Q(infopipe_data_arbiter[10]),
	.D(N_15_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[11]  (
	.Q(infopipe_data_arbiter[11]),
	.D(N_417_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[12]  (
	.Q(infopipe_data_arbiter[12]),
	.D(N_416_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[13]  (
	.Q(infopipe_data_arbiter[13]),
	.D(N_9_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[14]  (
	.Q(infopipe_data_arbiter[14]),
	.D(N_7_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[15]  (
	.Q(infopipe_data_arbiter[15]),
	.D(N_5_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[16]  (
	.Q(infopipe_data_arbiter[16]),
	.D(\infopipe_arbiter_inst.data_out_4 [16]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[17]  (
	.Q(infopipe_data_arbiter[17]),
	.D(\infopipe_arbiter_inst.data_out_4 [17]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[18]  (
	.Q(infopipe_data_arbiter[18]),
	.D(\infopipe_arbiter_inst.data_out_4 [18]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[19]  (
	.Q(infopipe_data_arbiter[19]),
	.D(\infopipe_arbiter_inst.data_out_4 [19]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[20]  (
	.Q(infopipe_data_arbiter[20]),
	.D(\infopipe_arbiter_inst.data_out_4 [20]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[21]  (
	.Q(infopipe_data_arbiter[21]),
	.D(\infopipe_arbiter_inst.data_out_4 [21]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[22]  (
	.Q(infopipe_data_arbiter[22]),
	.D(\infopipe_arbiter_inst.data_out_4 [22]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[23]  (
	.Q(infopipe_data_arbiter[23]),
	.D(\infopipe_arbiter_inst.data_out_4 [23]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[24]  (
	.Q(infopipe_data_arbiter[24]),
	.D(\infopipe_arbiter_inst.data_out_4 [24]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[25]  (
	.Q(infopipe_data_arbiter[25]),
	.D(\infopipe_arbiter_inst.data_out_4 [25]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[26]  (
	.Q(infopipe_data_arbiter[26]),
	.D(\infopipe_arbiter_inst.data_out_4 [26]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[27]  (
	.Q(infopipe_data_arbiter[27]),
	.D(\infopipe_arbiter_inst.data_out_4 [27]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[28]  (
	.Q(infopipe_data_arbiter[28]),
	.D(\infopipe_arbiter_inst.data_out_4 [28]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[29]  (
	.Q(infopipe_data_arbiter[29]),
	.D(\infopipe_arbiter_inst.data_out_4 [29]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[30]  (
	.Q(infopipe_data_arbiter[30]),
	.D(\infopipe_arbiter_inst.data_out_4 [30]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[31]  (
	.Q(infopipe_data_arbiter[31]),
	.D(\infopipe_arbiter_inst.data_out_4 [31]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[32]  (
	.Q(infopipe_data_arbiter[32]),
	.D(N_170_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[33]  (
	.Q(infopipe_data_arbiter[33]),
	.D(N_169_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[34]  (
	.Q(infopipe_data_arbiter[34]),
	.D(N_168_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[35]  (
	.Q(infopipe_data_arbiter[35]),
	.D(N_167_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[36]  (
	.Q(infopipe_data_arbiter[36]),
	.D(N_166_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[37]  (
	.Q(infopipe_data_arbiter[37]),
	.D(N_165_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[38]  (
	.Q(infopipe_data_arbiter[38]),
	.D(N_164_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[39]  (
	.Q(infopipe_data_arbiter[39]),
	.D(N_163_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[40]  (
	.Q(infopipe_data_arbiter[40]),
	.D(N_162_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[41]  (
	.Q(infopipe_data_arbiter[41]),
	.D(N_161_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[42]  (
	.Q(infopipe_data_arbiter[42]),
	.D(N_160_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[43]  (
	.Q(infopipe_data_arbiter[43]),
	.D(N_159_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[44]  (
	.Q(infopipe_data_arbiter[44]),
	.D(N_158_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[45]  (
	.Q(infopipe_data_arbiter[45]),
	.D(N_157_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[46]  (
	.Q(infopipe_data_arbiter[46]),
	.D(N_156_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[47]  (
	.Q(infopipe_data_arbiter[47]),
	.D(N_155_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_4_i)
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[0]  (
	.Q(infopipe_data_trainer[0]),
	.D(tdata_in[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[1]  (
	.Q(infopipe_data_trainer[1]),
	.D(tdata_in[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[2]  (
	.Q(infopipe_data_trainer[2]),
	.D(tdata_in[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[3]  (
	.Q(infopipe_data_trainer[3]),
	.D(tdata_in[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[4]  (
	.Q(infopipe_data_trainer[4]),
	.D(tdata_in[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[5]  (
	.Q(infopipe_data_trainer[5]),
	.D(tdata_in[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[6]  (
	.Q(infopipe_data_trainer[6]),
	.D(tdata_in[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[7]  (
	.Q(infopipe_data_trainer[7]),
	.D(tdata_in[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[8]  (
	.Q(infopipe_data_trainer[8]),
	.D(tdata_in[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[9]  (
	.Q(infopipe_data_trainer[9]),
	.D(tdata_in[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[10]  (
	.Q(infopipe_data_trainer[10]),
	.D(tdata_in[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[11]  (
	.Q(infopipe_data_trainer[11]),
	.D(tdata_in[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[12]  (
	.Q(infopipe_data_trainer[12]),
	.D(tdata_in[12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[13]  (
	.Q(infopipe_data_trainer[13]),
	.D(tdata_in[13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[14]  (
	.Q(infopipe_data_trainer[14]),
	.D(tdata_in[14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[15]  (
	.Q(infopipe_data_trainer[15]),
	.D(tdata_in[15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[16]  (
	.Q(infopipe_data_trainer[16]),
	.D(tdata_in[16]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[17]  (
	.Q(infopipe_data_trainer[17]),
	.D(tdata_in[17]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[18]  (
	.Q(infopipe_data_trainer[18]),
	.D(tdata_in[18]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[19]  (
	.Q(infopipe_data_trainer[19]),
	.D(tdata_in[19]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[20]  (
	.Q(infopipe_data_trainer[20]),
	.D(tdata_in[20]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[21]  (
	.Q(infopipe_data_trainer[21]),
	.D(tdata_in[21]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[22]  (
	.Q(infopipe_data_trainer[22]),
	.D(tdata_in[22]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[23]  (
	.Q(infopipe_data_trainer[23]),
	.D(tdata_in[23]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[24]  (
	.Q(infopipe_data_trainer[24]),
	.D(tdata_in[24]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[25]  (
	.Q(infopipe_data_trainer[25]),
	.D(tdata_in[25]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[26]  (
	.Q(infopipe_data_trainer[26]),
	.D(tdata_in[26]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[27]  (
	.Q(infopipe_data_trainer[27]),
	.D(tdata_in[27]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[28]  (
	.Q(infopipe_data_trainer[28]),
	.D(tdata_in[28]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[29]  (
	.Q(infopipe_data_trainer[29]),
	.D(tdata_in[29]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[30]  (
	.Q(infopipe_data_trainer[30]),
	.D(tdata_in[30]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[31]  (
	.Q(infopipe_data_trainer[31]),
	.D(tdata_in[31]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[32]  (
	.Q(infopipe_data_trainer[32]),
	.D(tdata_in[32]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[33]  (
	.Q(infopipe_data_trainer[33]),
	.D(tdata_in[33]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[34]  (
	.Q(infopipe_data_trainer[34]),
	.D(tdata_in[34]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[35]  (
	.Q(infopipe_data_trainer[35]),
	.D(tdata_in[35]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[36]  (
	.Q(infopipe_data_trainer[36]),
	.D(tdata_in[36]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[37]  (
	.Q(infopipe_data_trainer[37]),
	.D(tdata_in[37]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[38]  (
	.Q(infopipe_data_trainer[38]),
	.D(tdata_in[38]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[39]  (
	.Q(infopipe_data_trainer[39]),
	.D(tdata_in[39]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[40]  (
	.Q(infopipe_data_trainer[40]),
	.D(tdata_in[40]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[41]  (
	.Q(infopipe_data_trainer[41]),
	.D(tdata_in[41]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[42]  (
	.Q(infopipe_data_trainer[42]),
	.D(tdata_in[42]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[43]  (
	.Q(infopipe_data_trainer[43]),
	.D(tdata_in[43]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[44]  (
	.Q(infopipe_data_trainer[44]),
	.D(tdata_in[44]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[45]  (
	.Q(infopipe_data_trainer[45]),
	.D(tdata_in[45]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[46]  (
	.Q(infopipe_data_trainer[46]),
	.D(tdata_in[46]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[47]  (
	.Q(infopipe_data_trainer[47]),
	.D(tdata_in[47]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2590
  FDR \infopipe_rcv_inst.infopipe_empty_out_Z  (
	.Q(infopipe_empty_out),
	.D(\infopipe_rcv_inst.infopipe_empty_out_2 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[0]  (
	.Q(operand[3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[1]  (
	.Q(operand[7]),
	.D(operand[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[2]  (
	.Q(operand[11]),
	.D(operand[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[3]  (
	.Q(operand[15]),
	.D(operand[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[4]  (
	.Q(command[3]),
	.D(operand[15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[5]  (
	.Q(command[7]),
	.D(command[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[6]  (
	.Q(command[11]),
	.D(command[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[7]  (
	.Q(command[15]),
	.D(command[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[8]  (
	.Q(address[3]),
	.D(command[15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[9]  (
	.Q(address[7]),
	.D(address[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[10]  (
	.Q(address[11]),
	.D(address[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[11]  (
	.Q(address[15]),
	.D(address[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.D(infopipe_data_in[3]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[0]  (
	.Q(operand[2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[1]  (
	.Q(operand[6]),
	.D(operand[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[2]  (
	.Q(operand[10]),
	.D(operand[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[3]  (
	.Q(operand[14]),
	.D(operand[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[4]  (
	.Q(command[2]),
	.D(operand[14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[5]  (
	.Q(command[6]),
	.D(command[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[6]  (
	.Q(command[10]),
	.D(command[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[7]  (
	.Q(command[14]),
	.D(command[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[8]  (
	.Q(address[2]),
	.D(command[14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[9]  (
	.Q(address[6]),
	.D(address[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[10]  (
	.Q(address[10]),
	.D(address[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[11]  (
	.Q(address[14]),
	.D(address[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.D(infopipe_data_in[2]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[0]  (
	.Q(operand[1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[1]  (
	.Q(operand[5]),
	.D(operand[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[2]  (
	.Q(operand[9]),
	.D(operand[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[3]  (
	.Q(operand[13]),
	.D(operand[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[4]  (
	.Q(command[1]),
	.D(operand[13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[5]  (
	.Q(command[5]),
	.D(command[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[6]  (
	.Q(command[9]),
	.D(command[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[7]  (
	.Q(command[13]),
	.D(command[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[8]  (
	.Q(address[1]),
	.D(command[13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[9]  (
	.Q(address[5]),
	.D(address[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[10]  (
	.Q(address[9]),
	.D(address[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[11]  (
	.Q(address[13]),
	.D(address[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.D(infopipe_data_in[1]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[0]  (
	.Q(operand[0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[1]  (
	.Q(operand[4]),
	.D(operand[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[2]  (
	.Q(operand[8]),
	.D(operand[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[3]  (
	.Q(operand[12]),
	.D(operand[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[4]  (
	.Q(command[0]),
	.D(operand[12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[5]  (
	.Q(command[4]),
	.D(command[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[6]  (
	.Q(command[8]),
	.D(command[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[7]  (
	.Q(command[12]),
	.D(command[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[8]  (
	.Q(address[0]),
	.D(command[12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[9]  (
	.Q(address[4]),
	.D(address[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[10]  (
	.Q(address[8]),
	.D(address[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[11]  (
	.Q(address[12]),
	.D(address[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.D(infopipe_data_in[0]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2431
(* ASYNC_REG="TRUE" *)  FDR \ssc_detector.clkin_div_sync2_Z  (
	.Q(\ssc_detector.clkin_div_sync2 ),
	.D(\ssc_detector.clkin_div ),
	.C(infopipe_clk),
	.R(reset_in)
);
// @225:2431
(* ASYNC_REG="TRUE" *)  FDR \ssc_detector.clkin_div_sync_Z  (
	.Q(\ssc_detector.clkin_div_sync ),
	.D(\ssc_detector.clkin_div_sync1 ),
	.C(infopipe_clk),
	.R(reset_in)
);
// @225:2431
(* ASYNC_REG="TRUE" *)  FDR \ssc_detector.clkin_div_sync1_Z  (
	.Q(\ssc_detector.clkin_div_sync1 ),
	.D(\ssc_detector.clkin_div_sync2 ),
	.C(infopipe_clk),
	.R(reset_in)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[3]  (
	.Q(infopipe_data_out[3]),
	.D(infopipe_data_out_0_sqmuxa_set),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[2]  (
	.Q(infopipe_data_out[2]),
	.D(infopipe_data_out_0_sqmuxa_set_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[1]  (
	.Q(infopipe_data_out[1]),
	.D(infopipe_data_out_0_sqmuxa_set_1),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[0]  (
	.Q(infopipe_data_out[0]),
	.D(infopipe_data_out_0_sqmuxa_set_2),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \state_sending_flags_Z[0]  (
	.Q(state_sending_flags[0]),
	.D(state_sending_flagsc_i),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_ready_out_Z  (
	.Q(infopipe_ready_arbiter),
	.D(\infopipe_arbiter_inst.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.data_sent_out_Z  (
	.Q(infopipe_send_ack_arbiter),
	.D(\infopipe_snd_inst.data_sent_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2961
  LUT5 training_disabled_e (
	.I0(disable_output),
	.I1(command[0]),
	.I2(command[1]),
	.I3(N_65),
	.I4(infopipe_reset),
	.O(training_disabled_0)
);
defparam training_disabled_e.INIT=32'hAAAAAA8E;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I2(N_405),
	.I3(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I4(N_401),
	.I5(N_251),
	.O(infopipe_data_out_0_sqmuxa_set)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set .INIT=64'hFFFBFF73FFC8FF40;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_0  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(N_400),
	.I2(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I3(N_404),
	.I4(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I5(N_250),
	.O(infopipe_data_out_0_sqmuxa_set_0)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_0 .INIT=64'hFFFFDF8FFFFFD080;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_1  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(N_399),
	.I2(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I3(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I4(N_249),
	.I5(N_403),
	.O(infopipe_data_out_0_sqmuxa_set_1)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_1 .INIT=64'hFFDFFFD0FF8FFF80;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_2  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(N_398),
	.I2(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I3(N_402),
	.I4(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I5(N_248),
	.O(infopipe_data_out_0_sqmuxa_set_2)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_2 .INIT=64'hFFFFDF8FFFFFD080;
  LUT6 \ssc_detector.clkin_div_1_sqmuxa_i_cZ  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_9),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_div_1_sqmuxa_i )
);
defparam \ssc_detector.clkin_div_1_sqmuxa_i_cZ .INIT=64'hFFFFEAAAAAAAAAAA;
  LUT5 \infopipe_snd_inst.infopipe_data_out_5_10[0]  (
	.I0(infopipe_data_arbiter[8]),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(CO0_3),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(N_237),
	.O(N_248)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[0] .INIT=32'hFFBF0080;
  LUT5 \infopipe_snd_inst.infopipe_data_out_5_10[1]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(CO0_3),
	.I2(infopipe_data_arbiter[9]),
	.I3(\infopipe_snd_inst.state [0]),
	.I4(N_238),
	.O(N_249)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[1] .INIT=32'hFBFF4000;
  LUT5 \infopipe_snd_inst.infopipe_data_out_5_10[2]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(CO0_3),
	.I2(\infopipe_snd_inst.state [0]),
	.I3(infopipe_data_arbiter[10]),
	.I4(N_239),
	.O(N_250)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[2] .INIT=32'hFFBF4000;
  LUT5 \infopipe_snd_inst.infopipe_data_out_5_10[3]  (
	.I0(infopipe_data_arbiter[11]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.state [0]),
	.I3(CO0_3),
	.I4(N_240),
	.O(N_251)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[3] .INIT=32'hEFFF2000;
// @225:2704
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.N_371_i  (
	.I0(infopipe_ready_flags),
	.I1(req_done_out),
	.I2(infopipe_ready_remote),
	.I3(N_173_mux),
	.O(N_371_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_371_i .INIT=16'h0DFF;
// @225:2468
  LUT5 \ssc_detector.un7_ac0_9_cZ  (
	.I0(\ssc_detector.un7_axb5 ),
	.I1(\ssc_detector.un7_ac0_8 ),
	.I2(\ssc_detector.un7_ac0_6 ),
	.I3(\ssc_detector.un7_c2 ),
	.I4(\ssc_detector.un7_ac0_4 ),
	.O(\ssc_detector.un7_ac0_9 )
);
defparam \ssc_detector.un7_ac0_9_cZ .INIT=32'hAAAAAAA8;
// @225:2467
  LUT5 \ssc_detector.un1_clkin_pulse_interval_c5_cZ  (
	.I0(\ssc_detector.un7_ac0_6 ),
	.I1(\ssc_detector.un7_c2 ),
	.I2(\ssc_detector.un7_axb0 ),
	.I3(\ssc_detector.un7_ac0_8 ),
	.I4(\ssc_detector.un7_ac0_4 ),
	.O(\ssc_detector.un1_clkin_pulse_interval_c5 )
);
defparam \ssc_detector.un1_clkin_pulse_interval_c5_cZ .INIT=32'h57FFFFFF;
// @225:2969
  LUT6 \ssc_detector.training_disabled_5_f0_i_o3_0  (
	.I0(\ssc_detector.training_disabled_5_f0_i_o3_0_4 ),
	.I1(\ssc_detector.training_disabled_5_f0_i_o3_0_0 ),
	.I2(\ssc_detector.training_disabled_5_f0_i_o3_0_1 ),
	.I3(\ssc_detector.training_disabled_5_f0_i_o3_0_3 ),
	.I4(\ssc_detector.training_disabled_5_f0_i_o3_0_2 ),
	.I5(N_425),
	.O(N_65)
);
defparam \ssc_detector.training_disabled_5_f0_i_o3_0 .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2962
  LUT6 \ssc_detector.cmd_send_flags_5_0_a3  (
	.I0(\ssc_detector.cmd_send_flags_5_0_a3_3 ),
	.I1(\ssc_detector.cmd_send_flags_5_0_a3_1 ),
	.I2(\ssc_detector.cmd_send_flags_5_0_a3_0 ),
	.I3(\ssc_detector.cmd_send_flags_5_0_a3_2 ),
	.I4(\ssc_detector.cmd_send_flags_5_0_a3_4 ),
	.I5(N_425),
	.O(cmd_send_flags_5)
);
defparam \ssc_detector.cmd_send_flags_5_0_a3 .INIT=64'h0000000080000000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[0]  (
	.I0(infopipe_data_arbiter[12]),
	.I1(infopipe_data_arbiter[4]),
	.I2(\infopipe_snd_inst.sndcnt [1]),
	.I3(infopipe_data_arbiter[0]),
	.I4(\infopipe_snd_inst.state [0]),
	.I5(un1_sndcnt_c4),
	.O(N_237)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[0] .INIT=64'hCACA0000FF000000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[1]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(infopipe_data_arbiter[13]),
	.I2(\infopipe_snd_inst.state [0]),
	.I3(infopipe_data_arbiter[5]),
	.I4(infopipe_data_arbiter[1]),
	.I5(un1_sndcnt_c4),
	.O(N_238)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[1] .INIT=64'hE040E040F0F00000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[2]  (
	.I0(infopipe_data_arbiter[2]),
	.I1(infopipe_data_arbiter[14]),
	.I2(infopipe_data_arbiter[6]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(\infopipe_snd_inst.state [0]),
	.I5(un1_sndcnt_c4),
	.O(N_239)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[2] .INIT=64'hF0CC0000AAAA0000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[3]  (
	.I0(infopipe_data_arbiter[15]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(infopipe_data_arbiter[7]),
	.I3(infopipe_data_arbiter[3]),
	.I4(un1_sndcnt_c4),
	.I5(\infopipe_snd_inst.state [0]),
	.O(N_240)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[3] .INIT=64'hE2E2FF0000000000;
  LUT4 \infopipe_latch_trainer.data_ready_out_e  (
	.I0(tdatardy_local),
	.I1(tdatardy_local_2),
	.I2(infopipe_send_ack_set[1]),
	.I3(req_done_out),
	.O(\infopipe_latch_trainer.data_ready_out )
);
defparam \infopipe_latch_trainer.data_ready_out_e .INIT=16'hEF22;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_423_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(operand[2]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_trainer[2]),
	.I4(infopipe_data_flags[0]),
	.O(N_423_i)
);
defparam \infopipe_arbiter_inst.N_423_i .INIT=32'hFE54AE04;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_422_i  (
	.I0(infopipe_data_flags[0]),
	.I1(operand[3]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_trainer[3]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_422_i)
);
defparam \infopipe_arbiter_inst.N_422_i .INIT=32'hFF00ACAC;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_421_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_trainer[4]),
	.I2(operand[4]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_flags[0]),
	.O(N_421_i)
);
defparam \infopipe_arbiter_inst.N_421_i .INIT=32'hDDD888D8;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_25_i  (
	.I0(infopipe_data_flags[0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(operand[5]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[5]),
	.O(N_25_i)
);
defparam \infopipe_arbiter_inst.N_25_i .INIT=32'hFFB800B8;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_420_i  (
	.I0(infopipe_data_flags[0]),
	.I1(infopipe_data_trainer[6]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(operand[6]),
	.O(N_420_i)
);
defparam \infopipe_arbiter_inst.N_420_i .INIT=32'hCCAFCCA0;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_419_i  (
	.I0(operand[7]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_trainer[7]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_flags[0]),
	.O(N_419_i)
);
defparam \infopipe_arbiter_inst.N_419_i .INIT=32'hF0EEF022;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_418_i  (
	.I0(infopipe_data_flags[0]),
	.I1(operand[8]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[8]),
	.O(N_418_i)
);
defparam \infopipe_arbiter_inst.N_418_i .INIT=32'hFFAC00AC;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_17_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_trainer[9]),
	.I3(operand[9]),
	.I4(infopipe_data_flags[0]),
	.O(N_17_i)
);
defparam \infopipe_arbiter_inst.N_17_i .INIT=32'hF5E4B1A0;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_15_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_trainer[10]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_flags[0]),
	.I4(operand[10]),
	.O(N_15_i)
);
defparam \infopipe_arbiter_inst.N_15_i .INIT=32'hDD8DD888;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_417_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_flags[0]),
	.I2(infopipe_data_trainer[11]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(operand[11]),
	.O(N_417_i)
);
defparam \infopipe_arbiter_inst.N_417_i .INIT=32'hF0DDF088;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_416_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(operand[12]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_trainer[12]),
	.I4(infopipe_data_flags[0]),
	.O(N_416_i)
);
defparam \infopipe_arbiter_inst.N_416_i .INIT=32'hFE54AE04;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_9_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(operand[13]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_trainer[13]),
	.I4(infopipe_data_flags[0]),
	.O(N_9_i)
);
defparam \infopipe_arbiter_inst.N_9_i .INIT=32'hFE54AE04;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_7_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(operand[14]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[0]),
	.I4(infopipe_data_trainer[14]),
	.O(N_7_i)
);
defparam \infopipe_arbiter_inst.N_7_i .INIT=32'hFEF40E04;
// @225:2704
  LUT5 \infopipe_arbiter_inst.N_5_i  (
	.I0(infopipe_data_flags[0]),
	.I1(infopipe_data_trainer[15]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(operand[15]),
	.O(N_5_i)
);
defparam \infopipe_arbiter_inst.N_5_i .INIT=32'hCCAFCCA0;
  LUT6 state_sending_flagsc_i_cZ (
	.I0(state_sending_flags[0]),
	.I1(channel_flags_id[1]),
	.I2(cmd_send_flags),
	.I3(CO0_1),
	.I4(infopipe_send_ack_flags),
	.I5(state_sending_flags[1]),
	.O(state_sending_flagsc_i)
);
defparam state_sending_flagsc_i_cZ.INIT=64'h5555AAAA72FAFAFA;
  LUT6 \ssc_detector.clkin_pulse_intervallde  (
	.I0(\ssc_detector.un7_ac0_6 ),
	.I1(\ssc_detector.un7_c2 ),
	.I2(\ssc_detector.un7_axb5 ),
	.I3(\ssc_detector.un7_ac0_8 ),
	.I4(\ssc_detector.un7_ac0_4 ),
	.I5(\ssc_detector.clkin_pulse_interval ),
	.O(\ssc_detector.clkin_pulse_intervale )
);
defparam \ssc_detector.clkin_pulse_intervallde .INIT=64'h0F0F0F1FFFFFFFFF;
// @225:2962
  LUT6 \ssc_detector.cmd_send_flags_5_0_o3  (
	.I0(address[10]),
	.I1(\ssc_detector.cmd_send_flags_5_0_o3_2 ),
	.I2(operand[3]),
	.I3(infopipe_ready_remote),
	.I4(\ssc_detector.cmd_send_flags_5_0_o3_0 ),
	.I5(\ssc_detector.cmd_send_flags_5_0_o3_1 ),
	.O(N_425)
);
defparam \ssc_detector.cmd_send_flags_5_0_o3 .INIT=64'hFFFFFFFFFFFFDFFF;
// @225:2923
  LUT6 \flags_out_2[0]  (
	.I0(disable_output),
	.I1(flags_channels_in[4]),
	.I2(flags_channels_in[5]),
	.I3(flags_channels_in[6]),
	.I4(flags_channels_in[7]),
	.I5(flags_in[0]),
	.O(flags_out[0])
);
defparam \flags_out_2[0] .INIT=64'hFFFFFFFF55555554;
// @225:2924
  LUT6 \flags_out_3[1]  (
	.I0(disable_output),
	.I1(flags_channels_in[8]),
	.I2(flags_channels_in[9]),
	.I3(flags_channels_in[10]),
	.I4(flags_channels_in[11]),
	.I5(flags_in[1]),
	.O(flags_out[1])
);
defparam \flags_out_3[1] .INIT=64'hFFFFFFFF55555554;
// @225:2925
  LUT6 \flags_out_4[2]  (
	.I0(disable_output),
	.I1(flags_channels_in[12]),
	.I2(flags_channels_in[13]),
	.I3(flags_channels_in[14]),
	.I4(flags_channels_in[15]),
	.I5(flags_in[2]),
	.O(flags_out[2])
);
defparam \flags_out_4[2] .INIT=64'hFFFFFFFF55555554;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_170_mux_i  (
	.I0(address[0]),
	.I1(infopipe_data_flags[32]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[32]),
	.O(N_170_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_170_mux_i .INIT=32'hFFCA00CA;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_169_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(address[1]),
	.I2(infopipe_data_flags[33]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[33]),
	.O(N_169_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_169_mux_i .INIT=32'hFFE400E4;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_168_mux_i  (
	.I0(infopipe_data_flags[34]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(address[2]),
	.I4(infopipe_data_trainer[34]),
	.O(N_168_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_168_mux_i .INIT=32'hEFEC2320;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_167_mux_i  (
	.I0(address[3]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(infopipe_data_flags[35]),
	.I3(infopipe_data_trainer[35]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_167_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_167_mux_i .INIT=32'hFC30EE22;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_166_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_trainer[36]),
	.I3(infopipe_data_flags[36]),
	.I4(address[4]),
	.O(N_166_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_166_mux_i .INIT=32'hF5B1E4A0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_165_mux_i  (
	.I0(infopipe_data_trainer[37]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_flags[37]),
	.I3(address[5]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_165_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_165_mux_i .INIT=32'hAAAAF3C0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_164_mux_i  (
	.I0(infopipe_data_trainer[38]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(address[6]),
	.I4(infopipe_data_flags[0]),
	.O(N_164_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_164_mux_i .INIT=32'hBBB88B88;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_163_mux_i  (
	.I0(infopipe_data_trainer[39]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(address[7]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_flags[0]),
	.O(N_163_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_163_mux_i .INIT=32'hBBB888B8;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_162_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(address[8]),
	.I2(infopipe_data_trainer[40]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_flags[0]),
	.O(N_162_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_162_mux_i .INIT=32'hF5E4A0E4;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_161_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(address[9]),
	.I3(infopipe_data_trainer[41]),
	.I4(infopipe_data_flags[0]),
	.O(N_161_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_161_mux_i .INIT=32'hFE54BA10;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_160_mux_i  (
	.I0(infopipe_data_flags[0]),
	.I1(address[10]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[42]),
	.O(N_160_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_160_mux_i .INIT=32'hFFAC00AC;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_159_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(address[11]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_flags[0]),
	.I4(infopipe_data_trainer[43]),
	.O(N_159_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_159_mux_i .INIT=32'hFEAE5404;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_158_mux_i  (
	.I0(infopipe_data_trainer[44]),
	.I1(address[12]),
	.I2(infopipe_data_flags[0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_158_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_158_mux_i .INIT=32'hAAAAF0CC;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_157_mux_i  (
	.I0(address[13]),
	.I1(infopipe_data_flags[0]),
	.I2(infopipe_data_trainer[45]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_157_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_157_mux_i .INIT=32'hF0F0CCAA;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_156_mux_i  (
	.I0(infopipe_data_flags[0]),
	.I1(address[14]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_trainer[46]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_156_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_156_mux_i .INIT=32'hFF00ACAC;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_155_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_trainer[47]),
	.I3(infopipe_data_flags[0]),
	.I4(address[15]),
	.O(N_155_mux_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_155_mux_i .INIT=32'hF5B1E4A0;
// @225:2883
  LUT4 N_10_mux_i_cZ (
	.I0(disable_output),
	.I1(\ssc_detector.clkin_period_error ),
	.I2(\ssc_detector.clkin_started ),
	.I3(ssc_start_latched),
	.O(N_10_mux_i)
);
defparam N_10_mux_i_cZ.INIT=16'hEFFF;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[2].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I2(CO0_6),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.O(un1_rcvcnt_c4_1)
);
defparam \infopipe_rcv_inst.BIT[2].RCV.un1_rcvcnt_c4 .INIT=16'h5777;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[1].RCV.un1_rcvcnt_c4  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.O(un1_rcvcnt_c4_0)
);
defparam \infopipe_rcv_inst.BIT[1].RCV.un1_rcvcnt_c4 .INIT=16'h13FF;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I1(CO0_8),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.O(un1_rcvcnt_c4)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.un1_rcvcnt_c4 .INIT=16'h07FF;
// @225:2645
  LUT4 \infopipe_snd_inst.un1_sndcnt_c4  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(\infopipe_snd_inst.sndcnt [3]),
	.I2(CO0_3),
	.I3(\infopipe_snd_inst.sndcnt [2]),
	.O(un1_sndcnt_c4)
);
defparam \infopipe_snd_inst.un1_sndcnt_c4 .INIT=16'h337F;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I1(CO0_5),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.O(un1_rcvcnt_c4_2)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.un1_rcvcnt_c4 .INIT=16'h15FF;
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.m16  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_send_ack_set[1]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_send_ack_set[0]),
	.I4(infopipe_send_ack_flags),
	.I5(infopipe_reset),
	.O(N_173_mux)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.m16 .INIT=64'h0000000000000020;
// @225:2704
  LUT4 \infopipe_arbiter_inst.current_set_4_sqmuxa_i_cZ  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.I3(infopipe_reset),
	.O(\infopipe_arbiter_inst.current_set_4_sqmuxa_i )
);
defparam \infopipe_arbiter_inst.current_set_4_sqmuxa_i_cZ .INIT=16'hFFF8;
// @225:3011
  LUT6 \ssc_detector.flags_word_done_pmux_3  (
	.I0(flags_channels_in[0]),
	.I1(flags_channels_in[1]),
	.I2(flags_channels_in[2]),
	.I3(flags_channels_in[3]),
	.I4(channel_flags_id[1]),
	.I5(CO0_1),
	.O(flags_word_done_pmux)
);
defparam \ssc_detector.flags_word_done_pmux_3 .INIT=64'hFF00CCCCF0F0AAAA;
// @225:3013
  LUT6 \ssc_detector.flags_stb_error_pmux_3  (
	.I0(flags_channels_in[8]),
	.I1(flags_channels_in[9]),
	.I2(flags_channels_in[10]),
	.I3(flags_channels_in[11]),
	.I4(channel_flags_id[1]),
	.I5(CO0_1),
	.O(flags_stb_error_pmux)
);
defparam \ssc_detector.flags_stb_error_pmux_3 .INIT=64'hFF00CCCCF0F0AAAA;
// @225:3014
  LUT6 \ssc_detector.flags_stw_error_pmux_3  (
	.I0(flags_channels_in[12]),
	.I1(flags_channels_in[13]),
	.I2(flags_channels_in[14]),
	.I3(flags_channels_in[15]),
	.I4(channel_flags_id[1]),
	.I5(CO0_1),
	.O(flags_stw_error_pmux)
);
defparam \ssc_detector.flags_stw_error_pmux_3 .INIT=64'hFF00CCCCF0F0AAAA;
// @225:3012
  LUT6 \ssc_detector.flags_erd_error_pmux_3  (
	.I0(flags_channels_in[4]),
	.I1(flags_channels_in[5]),
	.I2(flags_channels_in[6]),
	.I3(flags_channels_in[7]),
	.I4(channel_flags_id[1]),
	.I5(CO0_1),
	.O(flags_erd_error_pmux)
);
defparam \ssc_detector.flags_erd_error_pmux_3 .INIT=64'hFF00CCCCF0F0AAAA;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[0]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_flags[0]),
	.I3(operand[0]),
	.I4(infopipe_data_trainer[0]),
	.O(\infopipe_arbiter_inst.data_out_4 [0])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[0] .INIT=32'hFBEA5140;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[1]  (
	.I0(infopipe_data_trainer[1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(operand[1]),
	.I4(infopipe_data_flags[0]),
	.O(\infopipe_arbiter_inst.data_out_4 [1])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[1] .INIT=32'hBBB88B88;
  LUT5 \infopipe_arbiter_inst.data_out_4[2]  (
	.I0(infopipe_data_flags[0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_trainer[17]),
	.I3(command[1]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [17])
);
defparam \infopipe_arbiter_inst.data_out_4[2] .INIT=32'hF0F0BB88;
  LUT5 \infopipe_arbiter_inst.data_out_4[3]  (
	.I0(command[2]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[0]),
	.I4(infopipe_data_trainer[18]),
	.O(\infopipe_arbiter_inst.data_out_4 [18])
);
defparam \infopipe_arbiter_inst.data_out_4[3] .INIT=32'hFEF20E02;
  LUT5 \infopipe_arbiter_inst.data_out_4[4]  (
	.I0(command[3]),
	.I1(infopipe_data_flags[0]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[19]),
	.O(\infopipe_arbiter_inst.data_out_4 [19])
);
defparam \infopipe_arbiter_inst.data_out_4[4] .INIT=32'hFFCA00CA;
  LUT5 \infopipe_arbiter_inst.data_out_4[5]  (
	.I0(command[4]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[0]),
	.I4(infopipe_data_trainer[20]),
	.O(\infopipe_arbiter_inst.data_out_4 [20])
);
defparam \infopipe_arbiter_inst.data_out_4[5] .INIT=32'hFEF20E02;
  LUT5 \infopipe_arbiter_inst.data_out_4[6]  (
	.I0(infopipe_data_trainer[21]),
	.I1(infopipe_data_flags[0]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(command[5]),
	.O(\infopipe_arbiter_inst.data_out_4 [21])
);
defparam \infopipe_arbiter_inst.data_out_4[6] .INIT=32'hAACFAAC0;
  LUT5 \infopipe_arbiter_inst.data_out_4[7]  (
	.I0(infopipe_data_trainer[22]),
	.I1(infopipe_data_flags[0]),
	.I2(command[6]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [22])
);
defparam \infopipe_arbiter_inst.data_out_4[7] .INIT=32'hAAAACCF0;
  LUT5 \infopipe_arbiter_inst.data_out_4[8]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[23]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(command[7]),
	.I4(infopipe_data_flags[0]),
	.O(\infopipe_arbiter_inst.data_out_4 [23])
);
defparam \infopipe_arbiter_inst.data_out_4[8] .INIT=32'hCFCAC5C0;
  LUT5 \infopipe_arbiter_inst.data_out_4[9]  (
	.I0(infopipe_data_flags[24]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(command[8]),
	.I4(infopipe_data_trainer[24]),
	.O(\infopipe_arbiter_inst.data_out_4 [24])
);
defparam \infopipe_arbiter_inst.data_out_4[9] .INIT=32'hFBF80B08;
  LUT5 \infopipe_arbiter_inst.data_out_4[10]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[25]),
	.I2(command[9]),
	.I3(infopipe_data_flags[25]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [25])
);
defparam \infopipe_arbiter_inst.data_out_4[10] .INIT=32'hCCCCFA50;
  LUT5 \infopipe_arbiter_inst.data_out_4[11]  (
	.I0(infopipe_data_trainer[26]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_flags[26]),
	.I3(command[10]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [26])
);
defparam \infopipe_arbiter_inst.data_out_4[11] .INIT=32'hAAAAF3C0;
  LUT5 \infopipe_arbiter_inst.data_out_4[12]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(command[11]),
	.I2(infopipe_data_trainer[27]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_flags[27]),
	.O(\infopipe_arbiter_inst.data_out_4 [27])
);
defparam \infopipe_arbiter_inst.data_out_4[12] .INIT=32'hF5E4A0E4;
  LUT5 \infopipe_arbiter_inst.data_out_4[13]  (
	.I0(infopipe_data_trainer[28]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_flags[28]),
	.I3(command[12]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [28])
);
defparam \infopipe_arbiter_inst.data_out_4[13] .INIT=32'hAAAAF3C0;
  LUT5 \infopipe_arbiter_inst.data_out_4[14]  (
	.I0(command[13]),
	.I1(infopipe_data_trainer[29]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_flags[29]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [29])
);
defparam \infopipe_arbiter_inst.data_out_4[14] .INIT=32'hCCCCFA0A;
  LUT5 \infopipe_arbiter_inst.data_out_4[15]  (
	.I0(infopipe_data_flags[30]),
	.I1(infopipe_data_trainer[30]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(command[14]),
	.O(\infopipe_arbiter_inst.data_out_4 [30])
);
defparam \infopipe_arbiter_inst.data_out_4[15] .INIT=32'hCCAFCCA0;
  LUT5 \infopipe_arbiter_inst.data_out_4_0[16]  (
	.I0(infopipe_data_trainer[31]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(command[15]),
	.I4(infopipe_data_flags[31]),
	.O(\infopipe_arbiter_inst.data_out_4 [31])
);
defparam \infopipe_arbiter_inst.data_out_4_0[16] .INIT=32'hBBB88B88;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[0]  (
	.I0(infopipe_data_arbiter[28]),
	.I1(infopipe_data_arbiter[16]),
	.I2(infopipe_data_arbiter[24]),
	.I3(CO0_3),
	.I4(\infopipe_snd_inst.sndcnt [1]),
	.I5(infopipe_data_arbiter[20]),
	.O(N_398)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[0] .INIT=64'hCCFFF0AACC00F0AA;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[1]  (
	.I0(infopipe_data_arbiter[17]),
	.I1(infopipe_data_arbiter[21]),
	.I2(infopipe_data_arbiter[25]),
	.I3(infopipe_data_arbiter[29]),
	.I4(CO0_3),
	.I5(\infopipe_snd_inst.sndcnt [1]),
	.O(N_399)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[1] .INIT=64'hAAAACCCCF0F0FF00;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[2]  (
	.I0(infopipe_data_arbiter[22]),
	.I1(infopipe_data_arbiter[18]),
	.I2(\infopipe_snd_inst.sndcnt [1]),
	.I3(CO0_3),
	.I4(infopipe_data_arbiter[26]),
	.I5(infopipe_data_arbiter[30]),
	.O(N_400)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[2] .INIT=64'hCFAFC0AFCFA0C0A0;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[3]  (
	.I0(infopipe_data_arbiter[31]),
	.I1(CO0_3),
	.I2(infopipe_data_arbiter[23]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(infopipe_data_arbiter[27]),
	.I5(infopipe_data_arbiter[19]),
	.O(N_401)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[3] .INIT=64'hFCEEFC2230EE3022;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[0]  (
	.I0(CO0_3),
	.I1(infopipe_data_arbiter[36]),
	.I2(infopipe_data_arbiter[44]),
	.I3(infopipe_data_arbiter[40]),
	.I4(infopipe_data_arbiter[32]),
	.I5(\infopipe_snd_inst.sndcnt [1]),
	.O(N_402)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[0] .INIT=64'hEEEE4444FA50FA50;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[1]  (
	.I0(infopipe_data_arbiter[41]),
	.I1(CO0_3),
	.I2(infopipe_data_arbiter[33]),
	.I3(infopipe_data_arbiter[37]),
	.I4(\infopipe_snd_inst.sndcnt [1]),
	.I5(infopipe_data_arbiter[45]),
	.O(N_403)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[1] .INIT=64'hF3C0BBBBF3C08888;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[2]  (
	.I0(infopipe_data_arbiter[46]),
	.I1(infopipe_data_arbiter[42]),
	.I2(CO0_3),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(infopipe_data_arbiter[38]),
	.I5(infopipe_data_arbiter[34]),
	.O(N_404)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[2] .INIT=64'hFFCAF0CA0FCA00CA;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[3]  (
	.I0(infopipe_data_arbiter[47]),
	.I1(CO0_3),
	.I2(infopipe_data_arbiter[35]),
	.I3(infopipe_data_arbiter[43]),
	.I4(\infopipe_snd_inst.sndcnt [1]),
	.I5(infopipe_data_arbiter[39]),
	.O(N_405)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[3] .INIT=64'hF3F3EE22C0C0EE22;
// @225:2632
  LUT4 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_cZ  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(infopipe_ready_arbiter),
	.I2(\infopipe_snd_inst.state [1]),
	.I3(\infopipe_snd_inst.infopipe_empty_local ),
	.O(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa )
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_cZ .INIT=16'h0400;
// @225:2962
  LUT6 \ssc_detector.cmd_send_flags_5_0_o3_0_cZ  (
	.I0(address[13]),
	.I1(address[12]),
	.I2(operand[0]),
	.I3(infopipe_ready_remote_p),
	.I4(address[15]),
	.I5(address[14]),
	.O(\ssc_detector.cmd_send_flags_5_0_o3_0 )
);
defparam \ssc_detector.cmd_send_flags_5_0_o3_0_cZ .INIT=64'hFF7FFFFFFFFFFFFF;
// @225:2962
  LUT6 \ssc_detector.cmd_send_flags_5_0_o3_1_cZ  (
	.I0(address[0]),
	.I1(address[3]),
	.I2(address[4]),
	.I3(address[2]),
	.I4(address[1]),
	.I5(address[5]),
	.O(\ssc_detector.cmd_send_flags_5_0_o3_1 )
);
defparam \ssc_detector.cmd_send_flags_5_0_o3_1_cZ .INIT=64'h7FFFFFFFFFFFFFFF;
// @225:2962
  LUT5 \ssc_detector.cmd_send_flags_5_0_o3_2_cZ  (
	.I0(address[7]),
	.I1(address[9]),
	.I2(address[8]),
	.I3(address[6]),
	.I4(address[11]),
	.O(\ssc_detector.cmd_send_flags_5_0_o3_2 )
);
defparam \ssc_detector.cmd_send_flags_5_0_o3_2_cZ .INIT=32'h7FFFFFFF;
// @225:2962
  LUT6 \ssc_detector.cmd_send_flags_5_0_a3_0_cZ  (
	.I0(command[8]),
	.I1(command[0]),
	.I2(command[10]),
	.I3(command[9]),
	.I4(command[1]),
	.I5(command[11]),
	.O(\ssc_detector.cmd_send_flags_5_0_a3_0 )
);
defparam \ssc_detector.cmd_send_flags_5_0_a3_0_cZ .INIT=64'h8000000000000000;
// @225:2962
  LUT6 \ssc_detector.cmd_send_flags_5_0_a3_1_cZ  (
	.I0(command[2]),
	.I1(command[15]),
	.I2(operand[1]),
	.I3(command[14]),
	.I4(command[3]),
	.I5(command[5]),
	.O(\ssc_detector.cmd_send_flags_5_0_a3_1 )
);
defparam \ssc_detector.cmd_send_flags_5_0_a3_1_cZ .INIT=64'h8000000000000000;
// @225:2962
  LUT6 \ssc_detector.cmd_send_flags_5_0_a3_2_cZ  (
	.I0(operand[10]),
	.I1(operand[14]),
	.I2(operand[13]),
	.I3(command[12]),
	.I4(operand[12]),
	.I5(command[13]),
	.O(\ssc_detector.cmd_send_flags_5_0_a3_2 )
);
defparam \ssc_detector.cmd_send_flags_5_0_a3_2_cZ .INIT=64'h8000000000000000;
// @225:2962
  LUT6 \ssc_detector.cmd_send_flags_5_0_a3_3_cZ  (
	.I0(operand[4]),
	.I1(operand[7]),
	.I2(operand[8]),
	.I3(operand[9]),
	.I4(operand[11]),
	.I5(operand[6]),
	.O(\ssc_detector.cmd_send_flags_5_0_a3_3 )
);
defparam \ssc_detector.cmd_send_flags_5_0_a3_3_cZ .INIT=64'h8000000000000000;
// @225:2962
  LUT6 \ssc_detector.cmd_send_flags_5_0_a3_4_cZ  (
	.I0(operand[5]),
	.I1(command[7]),
	.I2(command[4]),
	.I3(operand[2]),
	.I4(operand[15]),
	.I5(command[6]),
	.O(\ssc_detector.cmd_send_flags_5_0_a3_4 )
);
defparam \ssc_detector.cmd_send_flags_5_0_a3_4_cZ .INIT=64'h8000000000000000;
// @225:2969
  LUT6 \ssc_detector.training_disabled_5_f0_i_o3_0_0_cZ  (
	.I0(operand[10]),
	.I1(operand[6]),
	.I2(operand[9]),
	.I3(operand[14]),
	.I4(operand[13]),
	.I5(operand[12]),
	.O(\ssc_detector.training_disabled_5_f0_i_o3_0_0 )
);
defparam \ssc_detector.training_disabled_5_f0_i_o3_0_0_cZ .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2969
  LUT6 \ssc_detector.training_disabled_5_f0_i_o3_0_1_cZ  (
	.I0(operand[2]),
	.I1(operand[5]),
	.I2(operand[11]),
	.I3(operand[7]),
	.I4(operand[4]),
	.I5(operand[8]),
	.O(\ssc_detector.training_disabled_5_f0_i_o3_0_1 )
);
defparam \ssc_detector.training_disabled_5_f0_i_o3_0_1_cZ .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2969
  LUT6 \ssc_detector.training_disabled_5_f0_i_o3_0_2_cZ  (
	.I0(command[15]),
	.I1(command[14]),
	.I2(command[12]),
	.I3(command[9]),
	.I4(command[8]),
	.I5(command[13]),
	.O(\ssc_detector.training_disabled_5_f0_i_o3_0_2 )
);
defparam \ssc_detector.training_disabled_5_f0_i_o3_0_2_cZ .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2969
  LUT6 \ssc_detector.training_disabled_5_f0_i_o3_0_3_cZ  (
	.I0(command[4]),
	.I1(operand[15]),
	.I2(command[10]),
	.I3(command[11]),
	.I4(command[7]),
	.I5(command[6]),
	.O(\ssc_detector.training_disabled_5_f0_i_o3_0_3 )
);
defparam \ssc_detector.training_disabled_5_f0_i_o3_0_3_cZ .INIT=64'hFFFFFFFFFFFFFFFE;
// @225:2705
  LUT4 \infopipe_arbiter_inst.data_out_4_cZ[16]  (
	.I0(command[0]),
	.I1(infopipe_data_trainer[16]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [16])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[16] .INIT=16'hCC0A;
// @225:2919
  LUT4 \ssc_detector.flag_tr_word  (
	.I0(disable_output),
	.I1(flags_trainer_in[1]),
	.I2(training_ctrl_rx_in),
	.I3(training_ctrl_tx_in[0]),
	.O(flag_tr_word)
);
defparam \ssc_detector.flag_tr_word .INIT=16'hE444;
// @225:2926
  LUT3 \flags_out_5[3]  (
	.I0(disable_output),
	.I1(flags_in[3]),
	.I2(flags_trainer_in[0]),
	.O(flags_out[3])
);
defparam \flags_out_5[3] .INIT=8'hDC;
// @225:2905
  LUT2 N_4_mux_i_cZ (
	.I0(hold_done_flag7),
	.I1(training_done_in),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
// @225:2643
  LUT3 \infopipe_snd_inst.infopipe_data_out_5_sn_m10  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.sndcnt [3]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.O(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux )
);
defparam \infopipe_snd_inst.infopipe_data_out_5_sn_m10 .INIT=8'hA2;
// @225:3031
  LUT3 \ssc_detector.infopipe_ready_flags_4  (
	.I0(state_sending_flags[1]),
	.I1(infopipe_send_ack_flags),
	.I2(state_sending_flags[0]),
	.O(infopipe_ready_flags_4)
);
defparam \ssc_detector.infopipe_ready_flags_4 .INIT=8'h32;
// @225:2711
  LUT2 \infopipe_rcv_inst.BIT[3].RCV.N_4_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.O(N_4_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_4_i .INIT=4'h7;
// @225:2704
  LUT3 \infopipe_arbiter_inst.data_ready_outc_cZ  (
	.I0(infopipe_send_ack_arbiter),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_ready_outc )
);
defparam \infopipe_arbiter_inst.data_ready_outc_cZ .INIT=8'h15;
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.m24  (
	.I0(tdatardy_local),
	.I1(req_done_out),
	.I2(tdatardy_local_2),
	.O(\infopipe_latch_trainer.data_ready_out6 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.m24 .INIT=8'h02;
// @225:2597
  LUT4 \infopipe_rcv_inst.data_ready_out  (
	.I0(\infopipe_rcv_inst.ready_bit [1]),
	.I1(\infopipe_rcv_inst.ready_bit [3]),
	.I2(\infopipe_rcv_inst.ready_bit [0]),
	.I3(\infopipe_rcv_inst.ready_bit [2]),
	.O(infopipe_ready_remote)
);
defparam \infopipe_rcv_inst.data_ready_out .INIT=16'h8000;
// @225:2594
  LUT4 \infopipe_rcv_inst.infopipe_empty_out_2_cZ  (
	.I0(\infopipe_rcv_inst.empty_bit [3]),
	.I1(\infopipe_rcv_inst.empty_bit [2]),
	.I2(\infopipe_rcv_inst.empty_bit [0]),
	.I3(\infopipe_rcv_inst.empty_bit [1]),
	.O(\infopipe_rcv_inst.infopipe_empty_out_2 )
);
defparam \infopipe_rcv_inst.infopipe_empty_out_2_cZ .INIT=16'h8000;
// @225:2969
  LUT4 \ssc_detector.training_disabled_5_f0_i_o3_0_4_cZ  (
	.I0(command[3]),
	.I1(command[2]),
	.I2(command[5]),
	.I3(operand[1]),
	.O(\ssc_detector.training_disabled_5_f0_i_o3_0_4 )
);
defparam \ssc_detector.training_disabled_5_f0_i_o3_0_4_cZ .INIT=16'hFFFE;
// @225:2879
  LUT2 un1_training_ctrl_rx_in_cZ (
	.I0(training_ctrl_rx_in),
	.I1(ssc_start_latched),
	.O(un1_training_ctrl_rx_in)
);
defparam un1_training_ctrl_rx_in_cZ.INIT=4'hE;
// @225:2906
  LUT2 \ssc_detector.hold_done_flag7  (
	.I0(training_ctrl_tx_in[0]),
	.I1(training_ctrl_tx_in[1]),
	.O(hold_done_flag7)
);
defparam \ssc_detector.hold_done_flag7 .INIT=4'h4;
// @225:3152
  LUT2 \ssc_detector.un4_train_out[0]  (
	.I0(disable_output),
	.I1(training_ctrl_rx_in),
	.O(train_out)
);
defparam \ssc_detector.un4_train_out[0] .INIT=4'h4;
// @225:2929
  LUT2 \ssc_detector.flags_out_8[6]  (
	.I0(flag_ssc),
	.I1(flags_in[6]),
	.O(flags_out[6])
);
defparam \ssc_detector.flags_out_8[6] .INIT=4'hE;
// @225:2454
  LUT2 \ssc_detector.clkin_period_error_2_sqmuxa  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval )
);
defparam \ssc_detector.clkin_period_error_2_sqmuxa .INIT=4'h1;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I1(infopipe_send_ack_set[0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc_cZ .INIT=4'h2;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc_cZ  (
	.I0(infopipe_send_ack_set[0]),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc_cZ .INIT=4'h4;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc_cZ  (
	.I0(infopipe_send_ack_set[0]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc_cZ .INIT=4'h4;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc_cZ  (
	.I0(infopipe_send_ack_set[0]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc_cZ .INIT=4'h4;
// @225:2928
  LUT6 \flags_out_7[5]  (
	.I0(disable_output),
	.I1(flags_in[5]),
	.I2(flags_trainer_in[2]),
	.I3(hold_done_flag),
	.I4(hold_done_flag7),
	.I5(training_done_in),
	.O(flags_out[5])
);
defparam \flags_out_7[5] .INIT=64'hC8C8C8C8C8C8C840;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_204_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_axb5 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [5])
);
defparam \ssc_detector.clkin_pulse_interval_204_m1 .INIT=8'h04;
// @225:2927
  LUT5 \flags_out_6[4]  (
	.I0(disable_output),
	.I1(flags_in[4]),
	.I2(flags_trainer_in[1]),
	.I3(training_ctrl_rx_in),
	.I4(training_ctrl_tx_in[0]),
	.O(flags_out[4])
);
defparam \flags_out_6[4] .INIT=32'hC8404040;
// @225:2625
  LUT5 \infopipe_snd_inst.data_sent_outc_cZ  (
	.I0(\infopipe_snd_inst.sndcnt [3]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(CO0_3),
	.I3(\infopipe_snd_inst.state [0]),
	.I4(\infopipe_snd_inst.sndcnt [2]),
	.O(\infopipe_snd_inst.data_sent_outc )
);
defparam \infopipe_snd_inst.data_sent_outc_cZ .INIT=32'hAA008000;
// @225:2514
  LUT6 \infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I2(CO0_6),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I4(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I5(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i_cZ .INIT=64'hFFFFFFFFA888FFFF;
// @225:2920
  LUT6 \ssc_detector.flag_tr_done  (
	.I0(disable_output),
	.I1(flags_trainer_in[2]),
	.I2(hold_done_flag),
	.I3(training_ctrl_tx_in[0]),
	.I4(training_ctrl_tx_in[1]),
	.I5(training_done_in),
	.O(flag_tr_done)
);
defparam \ssc_detector.flag_tr_done .INIT=64'hEEEEEEEEE4EEE4E4;
// @225:2704
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.N_374_i  (
	.I0(\infopipe_rcv_inst.ready_bit [1]),
	.I1(req_done_out),
	.I2(\infopipe_rcv_inst.ready_bit [2]),
	.I3(\infopipe_rcv_inst.ready_bit [3]),
	.I4(\infopipe_rcv_inst.ready_bit [0]),
	.I5(N_173_mux),
	.O(N_374_i)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_374_i .INIT=64'h13333333FFFFFFFF;
  FDR \infopipe_latch_trainer.data_ready_out_Z  (
	.Q(req_done_out),
	.D(\infopipe_latch_trainer.data_ready_out ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[5]  (
	.Q(\ssc_detector.un7_axb5 ),
	.D(\ssc_detector.clkin_pulse_interval_s [5]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[4]  (
	.Q(\ssc_detector.un7_ac0_8 ),
	.D(\ssc_detector.clkin_pulse_interval_s [4]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[3]  (
	.Q(\ssc_detector.un7_ac0_6 ),
	.D(\ssc_detector.clkin_pulse_interval_s [3]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[2]  (
	.Q(\ssc_detector.un7_ac0_4 ),
	.D(\ssc_detector.clkin_pulse_interval_s [2]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[1]  (
	.Q(\ssc_detector.un7_c2 ),
	.D(\ssc_detector.clkin_pulse_interval_s [1]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[0]  (
	.Q(\ssc_detector.un7_axb0 ),
	.D(\ssc_detector.clkin_pulse_interval_s [0]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[0]  (
	.Q(CO0_6),
	.D(CO0_6_i),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt_1_sqmuxa_i )
);
// @225:2704
  FDE \infopipe_arbiter_inst.current_set_Z[1]  (
	.Q(\infopipe_arbiter_inst.current_set [1]),
	.D(N_374_i),
	.C(infopipe_clk),
	.CE(\infopipe_arbiter_inst.current_set_4_sqmuxa_i )
);
// @225:2704
  FDE \infopipe_arbiter_inst.current_set_Z[0]  (
	.Q(\infopipe_arbiter_inst.current_set [0]),
	.D(N_371_i),
	.C(infopipe_clk),
	.CE(\infopipe_arbiter_inst.current_set_4_sqmuxa_i )
);
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_203_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_ac0_8 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [4])
);
defparam \ssc_detector.clkin_pulse_interval_203_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_202_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_ac0_6 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [3])
);
defparam \ssc_detector.clkin_pulse_interval_202_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_201_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_ac0_4 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [2])
);
defparam \ssc_detector.clkin_pulse_interval_201_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_200_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_c2 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [1])
);
defparam \ssc_detector.clkin_pulse_interval_200_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_199_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_axb0 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [0])
);
defparam \ssc_detector.clkin_pulse_interval_199_m1 .INIT=8'h04;
  LUT4 \infopipe_data_flags_5_0[1]  (
	.I0(flag_tr_done),
	.I1(state_sending_flags[1]),
	.I2(state_sending_flags[0]),
	.I3(flags_stb_error_pmux),
	.O(infopipe_data_flags_5_0[28])
);
defparam \infopipe_data_flags_5_0[1] .INIT=16'hF8C8;
  LUT4 \infopipe_data_flags_5_0[0]  (
	.I0(flag_tr_word),
	.I1(state_sending_flags[1]),
	.I2(state_sending_flags[0]),
	.I3(flags_stw_error_pmux),
	.O(infopipe_data_flags_5_0[27])
);
defparam \infopipe_data_flags_5_0[0] .INIT=16'hF8C8;
  LUT4 \infopipe_data_flags_5_0[2]  (
	.I0(disable_output),
	.I1(state_sending_flags[1]),
	.I2(state_sending_flags[0]),
	.I3(flags_word_done_pmux),
	.O(infopipe_data_flags_5_0[30])
);
defparam \infopipe_data_flags_5_0[2] .INIT=16'hF8C8;
  LUT3 \ssc_detector.infopipe_data_flags_5_0[29]  (
	.I0(state_sending_flags[0]),
	.I1(state_sending_flags[1]),
	.I2(flags_erd_error_pmux),
	.O(infopipe_data_flags_5_0[29])
);
defparam \ssc_detector.infopipe_data_flags_5_0[29] .INIT=8'hEC;
  LUT4 \ssc_detector.infopipe_data_flags_5_0[26]  (
	.I0(disable_output),
	.I1(flags_trainer_in[0]),
	.I2(state_sending_flags[0]),
	.I3(state_sending_flags[1]),
	.O(infopipe_data_flags_5_0[26])
);
defparam \ssc_detector.infopipe_data_flags_5_0[26] .INIT=16'hF400;
  LUT4 \ssc_detector.infopipe_data_flags_5_0[35]  (
	.I0(state_sending_flags[0]),
	.I1(channel_flags_id[1]),
	.I2(CO0_1),
	.I3(state_sending_flags[1]),
	.O(infopipe_data_flags_5_0[35])
);
defparam \ssc_detector.infopipe_data_flags_5_0[35] .INIT=16'hFF02;
  LUT4 \ssc_detector.infopipe_data_flags_5_0[36]  (
	.I0(state_sending_flags[1]),
	.I1(CO0_1),
	.I2(state_sending_flags[0]),
	.I3(channel_flags_id[1]),
	.O(infopipe_data_flags_5_0[36])
);
defparam \ssc_detector.infopipe_data_flags_5_0[36] .INIT=16'hFAEA;
  LUT3 \infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.O(\infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT3 \infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT2 \ssc_detector.o0_a2_2_0  (
	.I0(state_sending_flags[1]),
	.I1(state_sending_flags[0]),
	.O(infopipe_data_flags_5_sn_N_5_mux_0)
);
defparam \ssc_detector.o0_a2_2_0 .INIT=4'hE;
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT2 \ssc_detector.infopipe_ready_flags_3_sqmuxa_0  (
	.I0(state_sending_flags[1]),
	.I1(state_sending_flags[0]),
	.O(infopipe_ready_flags_3_sqmuxa_0)
);
defparam \ssc_detector.infopipe_ready_flags_3_sqmuxa_0 .INIT=4'h8;
  LUT2 \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR15_0  (
	.I0(\infopipe_snd_inst.accept_pulse_gen.IntSigClr ),
	.I1(\infopipe_snd_inst.infopipe_empty_local ),
	.O(\infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0 )
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR15_0 .INIT=4'h4;
  LUT2 \ssc_detector.clkin_pulse_gen.fdcr1.IntDceR15_0  (
	.I0(\ssc_detector.clkin_div_sync ),
	.I1(\ssc_detector.clkin_pulse_gen.IntSigClr ),
	.O(\ssc_detector.clkin_pulse_gen.fdcr1.IntDceR_0 )
);
defparam \ssc_detector.clkin_pulse_gen.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \ssc_detector.o0_a2_1_0  (
	.I0(state_sending_flags[1]),
	.I1(CO0_1),
	.I2(state_sending_flags[0]),
	.O(infopipe_data_flags_5_0[32])
);
defparam \ssc_detector.o0_a2_1_0 .INIT=8'hB0;
  LUT3 \ssc_detector.infopipe_data_flags_5_0[25]  (
	.I0(flag_ssc_start),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.O(infopipe_data_flags_5_0[25])
);
defparam \ssc_detector.infopipe_data_flags_5_0[25] .INIT=8'hE0;
  LUT3 \ssc_detector.o0_a2_0_0  (
	.I0(channel_flags_id[1]),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.O(infopipe_data_flags_5_0[33])
);
defparam \ssc_detector.o0_a2_0_0 .INIT=8'hC8;
  LUT4 \ssc_detector.o0_a2_3  (
	.I0(state_sending_flags[0]),
	.I1(channel_flags_id[1]),
	.I2(CO0_1),
	.I3(state_sending_flags[1]),
	.O(infopipe_data_flags_5_0[34])
);
defparam \ssc_detector.o0_a2_3 .INIT=16'hAA82;
  LUT3 \ssc_detector.infopipe_data_flags_5_0[24]  (
	.I0(flag_ssc),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.O(infopipe_data_flags_5_0[24])
);
defparam \ssc_detector.infopipe_data_flags_5_0[24] .INIT=8'hE0;
// @225:3030
  FDR \infopipe_data_flags_Z[28]  (
	.Q(infopipe_data_flags[28]),
	.D(infopipe_data_flags_5_0[28]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[27]  (
	.Q(infopipe_data_flags[27]),
	.D(infopipe_data_flags_5_0[27]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[30]  (
	.Q(infopipe_data_flags[30]),
	.D(infopipe_data_flags_5_0[30]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[29]  (
	.Q(infopipe_data_flags[29]),
	.D(infopipe_data_flags_5_0[29]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[26]  (
	.Q(infopipe_data_flags[26]),
	.D(infopipe_data_flags_5_0[26]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[35]  (
	.Q(infopipe_data_flags[35]),
	.D(infopipe_data_flags_5_0[35]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[36]  (
	.Q(infopipe_data_flags[36]),
	.D(infopipe_data_flags_5_0[36]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[37]  (
	.Q(infopipe_data_flags[37]),
	.D(state_sending_flags[0]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[31]  (
	.Q(infopipe_data_flags[31]),
	.D(infopipe_data_flags_5_sn_N_5_mux_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[0]  (
	.Q(infopipe_data_flags[0]),
	.D(infopipe_ready_flags_3_sqmuxa_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[32]  (
	.Q(infopipe_data_flags[32]),
	.D(infopipe_data_flags_5_0[32]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[25]  (
	.Q(infopipe_data_flags[25]),
	.D(infopipe_data_flags_5_0[25]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[33]  (
	.Q(infopipe_data_flags[33]),
	.D(infopipe_data_flags_5_0[33]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[34]  (
	.Q(infopipe_data_flags[34]),
	.D(infopipe_data_flags_5_0[34]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[24]  (
	.Q(infopipe_data_flags[24]),
	.D(infopipe_data_flags_5_0[24]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT5 \infopipe_snd_inst.N_137_i_0_e_cZ  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.infopipe_empty_pulse ),
	.I2(\infopipe_snd_inst.state [1]),
	.I3(un1_sndcnt_c4),
	.I4(infopipe_reset),
	.O(\infopipe_snd_inst.N_137_i_0_e )
);
defparam \infopipe_snd_inst.N_137_i_0_e_cZ .INIT=32'h0000B0BA;
  LUT6 \infopipe_rcv_inst.BIT[3].RCV.m28_0_e_cZ  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(infopipe_ready_arbiter),
	.I2(\infopipe_snd_inst.state [1]),
	.I3(un1_sndcnt_c4),
	.I4(\infopipe_snd_inst.infopipe_empty_local ),
	.I5(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[3].RCV.m28_0_e )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.m28_0_e_cZ .INIT=64'h000000000E040A00;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.state_e_0_e_cZ[1]  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I1(infopipe_send_ack_set[0]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I3(un1_rcvcnt_c4),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[0].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.state_e_0_e_cZ[1] .INIT=32'h0000B0BA;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.state_e_0_e_cZ[1]  (
	.I0(infopipe_send_ack_set[0]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I3(un1_rcvcnt_c4_0),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[1].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[1].RCV.state_e_0_e_cZ[1] .INIT=32'h0000D0DC;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.state_e_0_e_cZ[1]  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I2(infopipe_send_ack_set[0]),
	.I3(un1_rcvcnt_c4_2),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[3].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.state_e_0_e_cZ[1] .INIT=32'h00008ACE;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_145_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.I3(un1_rcvcnt_c4_2),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[3].RCV.N_145_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_145_i_0_e_cZ .INIT=32'h00003210;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.N_165_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.I3(un1_rcvcnt_c4_0),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[1].RCV.N_165_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.N_165_i_0_e_cZ .INIT=32'h00003210;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.N_155_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I3(un1_rcvcnt_c4_1),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[2].RCV.N_155_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.N_155_i_0_e_cZ .INIT=32'h00005404;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_175_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I3(un1_rcvcnt_c4),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[0].RCV.N_175_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_175_i_0_e_cZ .INIT=32'h00005404;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.state_e_0_e_cZ[1]  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I1(infopipe_send_ack_set[0]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I3(un1_rcvcnt_c4_1),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[2].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[2].RCV.state_e_0_e_cZ[1] .INIT=32'h0000A2F2;
  LUT4 \ssc_detector.clkin_cnt_4_0_e_cZ[0]  (
	.I0(reset_in),
	.I1(CO0_9),
	.I2(\ssc_detector.clkin_cnt [3]),
	.I3(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [0])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[0] .INIT=16'h0111;
  LUT5 \ssc_detector.clkin_cnt_4_0_e_cZ[1]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(CO0_9),
	.I3(\ssc_detector.clkin_cnt [3]),
	.I4(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [1])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[1] .INIT=32'h00141414;
  LUT6 \ssc_detector.clkin_cnt_4_0_e_cZ[2]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_9),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [2])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[2] .INIT=64'h0000145014501450;
  LUT6 \ssc_detector.clkin_cnt_4_0_e_cZ[3]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_9),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [3])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[3] .INIT=64'h0000000015554000;
  LUT6 \ssc_detector.clkin_cnt_4_0_e_cZ[4]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_9),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [4])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[4] .INIT=64'h0000155540000000;
  LUT3 \ssc_detector.clkin_div_r_0_e_cZ  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_div ),
	.I2(\ssc_detector.clkin_div_1_sqmuxa_i ),
	.O(\ssc_detector.clkin_div_r_0_e )
);
defparam \ssc_detector.clkin_div_r_0_e_cZ .INIT=8'h14;
  LUT6 \ssc_detector.N_184_i_0_e_cZ  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_axb5 ),
	.I2(\ssc_detector.clkin_started ),
	.I3(\ssc_detector.un7_ac0_9 ),
	.I4(\ssc_detector.un1_clkin_pulse_interval_c5 ),
	.I5(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.N_184_i_0_e )
);
defparam \ssc_detector.N_184_i_0_e_cZ .INIT=64'h5010500055005500;
// @225:2625
  FD \infopipe_snd_inst.state_Z[1]  (
	.Q(\infopipe_snd_inst.state [1]),
	.D(\infopipe_snd_inst.N_137_i_0_e ),
	.C(infopipe_clk)
);
// @225:2625
  FD \infopipe_snd_inst.state_Z[0]  (
	.Q(\infopipe_snd_inst.state [0]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.m28_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[0].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[1].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[3].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[3].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.N_145_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[1].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.N_165_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[2].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.N_155_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[0].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.N_175_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[2].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2455
  FD \ssc_detector.clkin_period_error_Z  (
	.Q(\ssc_detector.clkin_period_error ),
	.D(\ssc_detector.N_184_i_0_e ),
	.C(infopipe_clk)
);
  CARRY8 \ssc_detector.clkin_pulse_interval_cry_cZ[2]  (
	.CO({NC1, NC0, \ssc_detector.clkin_pulse_interval_cry [4:0], \ssc_detector.clkin_pulse_interval_cry_cy }),
	.O({NC2, \ssc_detector.clkin_pulse_interval_s [5:0], clkin_pulse_interval_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, \ssc_detector.clkin_pulse_interval_qxu [5:0], \ssc_detector.clkin_pulse_interval })
);
assign flags_out[7] = VCC;
endmodule /* hstdm_training_monitor_Z1_0_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_3_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'hC6CC;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.found8 ),
	.I1(\training_word_inst.found8_axb1 ),
	.I2(wordsel_reset),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'h9C;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(wordsel_reset),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hC6CCCCCC;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [2])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(wordsel_reset),
	.I1(\training_word_inst.found8_axb1 ),
	.I2(\training_word_inst.check_cnt [0]),
	.I3(\training_word_inst.check_cnt [2]),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [4]),
	.I3(\training_word_inst.check_cnt [3]),
	.I4(\training_word_inst.check_cnt [0]),
	.I5(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFAFAFAF8FAF8FAF8;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(data_to_decoder[2]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(data_to_decoder[1]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.I2(data_to_decoder[0]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [0]),
	.I2(data_to_decoder[0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[1]),
	.I2(\training_bit_pattern_decoder.descrambler_out [1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [2]),
	.I2(data_to_decoder[2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[3]),
	.I2(\training_bit_pattern_decoder.descrambler_out [3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hD8;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_reset_in),
	.I1(idelay_pulse_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(N_16_0),
	.I1(self_test_bit_result),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(pattern_raw[1]),
	.I1(N_16_0),
	.I2(pattern_raw[3]),
	.I3(pattern_raw[0]),
	.I4(pattern_raw[2]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hCC4CCCCC;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(N_16_0),
	.I1(\reset_st_bit.IntSigClr ),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h32;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found ),
	.I2(train_word_local),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hA000C0C0;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_3_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_4_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [2]),
	.I1(\training_word_inst.found8 ),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(wordsel_reset),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'h9AAA;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.found8 ),
	.I1(\training_word_inst.found8_axb1 ),
	.I2(wordsel_reset),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'h9C;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(wordsel_reset),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hC6CCCCCC;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [2])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(\training_word_inst.check_cnt [2]),
	.I1(\training_word_inst.check_cnt [0]),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(wordsel_reset),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.check_cnt [2]),
	.I3(\training_word_inst.check_cnt [4]),
	.I4(\training_word_inst.check_cnt [0]),
	.I5(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFFAAFFA8FFA8FFA8;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(data_to_decoder[2]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I1(data_to_decoder[1]),
	.I2(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.I2(data_to_decoder[0]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [0]),
	.I2(data_to_decoder[0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [1]),
	.I2(data_to_decoder[1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [2]),
	.I2(data_to_decoder[2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [3]),
	.I2(data_to_decoder[3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hE4;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_pulse_in),
	.I1(idelay_reset_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(self_test_bit_result),
	.I1(N_16_0),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(N_16_0),
	.I1(pattern_raw[3]),
	.I2(pattern_raw[0]),
	.I3(pattern_raw[1]),
	.I4(pattern_raw[2]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hA2AAAAAA;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(\reset_st_bit.IntSigClr ),
	.I1(N_16_0),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h54;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found ),
	.I2(\training_word_inst.found8 ),
	.I3(train_word_local),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hA000CC00;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_4_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_5_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'hC6CC;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.I2(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'hD2;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [3]),
	.I3(\training_word_inst.found8 ),
	.I4(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hF078F0F0;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(wordsel_reset),
	.I1(\training_word_inst.check_cnt [0]),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(\training_word_inst.check_cnt [2]),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [4]),
	.I2(\training_word_inst.check_cnt [0]),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(\training_word_inst.check_cnt [3]),
	.I5(\training_word_inst.check_cnt [2]),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hEEEEEEEEEEEEECCC;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(data_to_decoder[2]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(data_to_decoder[1]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.I2(data_to_decoder[0]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [0]),
	.I2(data_to_decoder[0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [1]),
	.I2(data_to_decoder[1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[2]),
	.I2(\training_bit_pattern_decoder.descrambler_out [2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [3]),
	.I2(data_to_decoder[3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hE4;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_pulse_in),
	.I1(idelay_reset_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(N_16_0),
	.I1(self_test_bit_result),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(N_16_0),
	.I1(pattern_raw[0]),
	.I2(pattern_raw[1]),
	.I3(pattern_raw[2]),
	.I4(pattern_raw[3]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'h8AAAAAAA;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(N_16_0),
	.I1(\reset_st_bit.IntSigClr ),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h32;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.found ),
	.I1(\training_word_inst.match ),
	.I2(train_word_local),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hC000A0A0;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_5_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_6_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8 ),
	.I3(wordsel_reset),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'hC6CC;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.found8 ),
	.I1(\training_word_inst.found8_axb1 ),
	.I2(wordsel_reset),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'h9C;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [3]),
	.I3(\training_word_inst.found8 ),
	.I4(wordsel_reset),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hF078F0F0;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.found8_axb1 )
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.found8_axb1 )
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(wordsel_reset),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.check_cnt [2]),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(\training_word_inst.check_cnt [0]),
	.I5(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFFFFFFFFAAA8A8A8;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(data_to_decoder[2]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I1(data_to_decoder[1]),
	.I2(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.I2(data_to_decoder[0]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[0]),
	.I2(\training_bit_pattern_decoder.descrambler_out [0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [1]),
	.I2(data_to_decoder[1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[2]),
	.I2(\training_bit_pattern_decoder.descrambler_out [2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[3]),
	.I2(\training_bit_pattern_decoder.descrambler_out [3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hD8;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_reset_in),
	.I1(idelay_pulse_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(N_16_0),
	.I1(self_test_bit_result),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(N_16_0),
	.I1(pattern_raw[3]),
	.I2(pattern_raw[0]),
	.I3(pattern_raw[1]),
	.I4(pattern_raw[2]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hA2AAAAAA;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(N_16_0),
	.I1(\reset_st_bit.IntSigClr ),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h32;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.found ),
	.I1(\training_word_inst.match ),
	.I2(train_word_local),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hC000A0A0;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_6_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_trainer_Z1_1_FB1_uD (
  rxclkdiv4,
  reset_in,
  train_in,
  data_in,
  idelay_cnt_in,
  channel_rdy_in,
  channel_word_in,
  train_pulse_out,
  train_bit_out,
  idelay_reset_out,
  idelay_pulse_out,
  bitslip_reset_out,
  bitslip_pulse_out,
  train_word_out,
  idelay_cnt_out,
  flags_out,
  tdata_out,
  tdatardy_out,
  req_done_in,
  SIMULATION
)
;
input rxclkdiv4 ;
input reset_in ;
input train_in ;
input [39:0] data_in ;
input [39:0] idelay_cnt_in ;
input [4:0] channel_rdy_in ;
input [4:0] channel_word_in ;
output train_pulse_out ;
output [4:0] train_bit_out ;
output [4:0] idelay_reset_out ;
output [4:0] idelay_pulse_out ;
output [4:0] bitslip_reset_out ;
output [4:0] bitslip_pulse_out ;
output [4:0] train_word_out ;
output [7:0] idelay_cnt_out ;
output [2:0] flags_out ;
output [47:0] tdata_out ;
output tdatardy_out ;
input req_done_in ;
input SIMULATION ;
wire rxclkdiv4 ;
wire reset_in ;
wire train_in ;
wire train_pulse_out ;
wire tdatardy_out ;
wire req_done_in ;
wire SIMULATION ;
wire [4:0] train_bit;
wire [7:0] idelay_first;
wire [7:0] idelay_current_eye_first;
wire [15:0] pause_cnt;
wire [3:0] state;
wire [4:0] channel_rdy_local;
wire [2:1] channel_id;
wire [8:5] PAUSE_CNT_FIRST;
wire [8:0] current_idelay_cnt_plus_one;
wire [7:0] current_idelay_cnt;
wire [7:0] next_idelay_current_eye_last;
wire [7:0] next_idelay_first;
wire [7:0] next_idelay_last;
wire [7:0] idelay_current_eye_last;
wire [7:0] idelay_target;
wire [2:0] bitslip_tried;
wire [2:0] bitslip_cnt;
wire [7:0] data;
wire [7:0] un1_idelay_last_cry_3_O;
wire [7:0] idelay_last;
wire [64:0] data_stable_cnt;
wire [7:0] data_loaded;
wire [7:0] idelay_init;
wire [4:0] next_bitslip_reset;
wire [4:0] next_idelay_pulse;
wire [4:0] next_idelay_reset;
wire [4:0] next_bitslip_pulse;
wire [7:0] idelay_cnt;
wire [3:0] following_state;
wire [2:0] next_bitslip_cnt;
wire [2:0] next_bitslip_tried;
wire [7:0] next_idelay_cnt;
wire [1:0] idelay_is_target_2_0_data_tmp;
wire [1:0] data_equal_to_data_loaded_2_0_data_tmp;
wire [7:0] current_idelay_cnt_2;
wire [7:0] data_in_wire;
wire [7:0] next_idelay_target;
wire [3:3] next_train_bit_3;
wire [4:0] next_train_bit;
wire [31:28] next_tdata;
wire [2:0] next_following_state;
wire [3:2] next_state_24;
wire [3:0] un1_idelay_last_1_cry_2_O;
wire [8:1] current_idelay_cnt_plus_one_1;
wire [0:0] current_idelay_cnt_i;
wire [64:0] data_stable_cnt_qxu;
wire [63:0] data_stable_cnt_cry;
wire [64:0] data_stable_cnt_s;
wire [64:3] data_stable_cnt_i;
wire [14:0] pause_cnt_cry;
wire [15:0] pause_cnt_s;
wire [14:6] pause_cnt_qxu;
wire [8:0] pause_cnt_s_sf;
wire [2:2] next_following_state_i;
wire [2:0] next_channel_id_0;
wire [3:0] un1_idelay_last_cry_7_outext_O;
wire [3:0] data_equal_to_data_loaded_2_0_I_19_O;
wire [3:0] idelay_is_target_2_0_I_19_O;
wire [2:2] pause_cnt_cry_O;
wire [2:2] data_stable_cnt_cry_O;
wire [0:0] un1_idelay_current_eye_last_cry_2_O;
wire [7:0] un8_next_data_are_stable_cry_5_O;
wire [7:0] un8_next_data_are_stable_cry_13_O;
wire [7:0] un8_next_data_are_stable_cry_21_O;
wire [7:0] un8_next_data_are_stable_cry_29_O;
wire [7:0] un8_next_data_are_stable_cry_37_O;
wire [7:0] un8_next_data_are_stable_cry_45_O;
wire [7:0] un8_next_data_are_stable_cry_53_O;
wire [6:0] un8_next_data_are_stable_cry_61_O;
wire [7:0] eye_too_small_2_cry_4_O;
wire [7:0] eye_save_current_2_cry_3_O;
wire [3:0] eye_save_current_2_cry_8_O;
wire [7:0] eye_current_too_small_2_cry_4_O;
wire [3:1] eye_save_current_2_cry_8_CO;
wire [64:64] data_stable_cnt_s_CO_1;
wire [64:64] data_stable_cnt_s_O_0;
wire [64:64] data_stable_cnt_s_CO_0;
wire [64:64] data_stable_cnt_s_O;
wire [64:64] data_stable_cnt_s_CO;
wire [3:3] idelay_is_target_2_0_I_19_CO;
wire [3:3] data_equal_to_data_loaded_2_0_I_19_CO;
wire [3:1] un1_idelay_last_cry_7_outext_CO;
wire un1_train_in ;
wire train_latched ;
wire req_done_ff2 ;
wire first_channel ;
wire searching_stable ;
wire find_unstable ;
wire data_are_stable ;
wire data_equal_to_data_loaded ;
wire data_equal_to_pattern_ref ;
wire idelay_is_target ;
wire all_channels_word ;
wire eye_current_too_small ;
wire find_an_eye ;
wire channel_rdy ;
wire train_error ;
wire tdatardy ;
wire req_done_local ;
wire req_done_ff1 ;
wire train_word_start ;
wire CO0_3 ;
wire find_a_whole_eye ;
wire reach_end ;
wire all_channels_rdy ;
wire train_done ;
wire eye_save_current ;
wire all_channels_rdy_2 ;
wire idelay_is_target_2 ;
wire eye_too_small ;
wire next_data_loaded_1_sqmuxa ;
wire un1_idelay_last_cry_7 ;
wire un8_next_data_are_stable_cry_64 ;
wire next_train_done_1_sqmuxa ;
wire eye_too_small_2_0 ;
wire un1_next_pause_cnt39_6_sn ;
wire data_equal_to_data_loaded_2 ;
wire data_equal_to_pattern_ref_2 ;
wire next_following_state_5_sqmuxa ;
wire next_train_error_1_sqmuxa_1 ;
wire eye_too_small_2 ;
wire eye_current_too_small_2 ;
wire eye_save_current_2 ;
wire \channel_rst_pulse_inst.IntSigClr  ;
wire VCC ;
wire \ar_train_latched.R0  ;
wire data_stable_cnte ;
wire pause_cnte ;
wire next_bitslip_reset_1_sqmuxa ;
wire eye_current_too_small_2_cry_1 ;
wire eye_current_too_small_2_cry_2 ;
wire eye_current_too_small_2_cry_3 ;
wire eye_current_too_small_2_cry_4 ;
wire eye_current_too_small_2_cry_5 ;
wire eye_current_too_small_2_cry_6 ;
wire eye_current_too_small_2_cry_7 ;
wire eye_save_current_2_cry_0 ;
wire eye_save_current_2_cry_1 ;
wire eye_save_current_2_cry_2 ;
wire eye_save_current_2_cry_3 ;
wire eye_save_current_2_cry_4 ;
wire eye_save_current_2_cry_5 ;
wire eye_save_current_2_cry_6 ;
wire eye_save_current_2_cry_7 ;
wire eye_too_small_2_cry_1 ;
wire eye_too_small_2_cry_2 ;
wire eye_too_small_2_cry_3 ;
wire eye_too_small_2_cry_4 ;
wire eye_too_small_2_cry_5 ;
wire eye_too_small_2_cry_6 ;
wire eye_too_small_2_cry_7 ;
wire un8_next_data_are_stable_cry_2 ;
wire un8_next_data_are_stable_cry_3 ;
wire un8_next_data_are_stable_cry_4 ;
wire un8_next_data_are_stable_cry_5 ;
wire un8_next_data_are_stable_cry_6 ;
wire un8_next_data_are_stable_cry_7 ;
wire un8_next_data_are_stable_cry_8 ;
wire un8_next_data_are_stable_cry_9 ;
wire un8_next_data_are_stable_cry_10 ;
wire un8_next_data_are_stable_cry_11 ;
wire un8_next_data_are_stable_cry_12 ;
wire un8_next_data_are_stable_cry_13 ;
wire un8_next_data_are_stable_cry_14 ;
wire un8_next_data_are_stable_cry_15 ;
wire un8_next_data_are_stable_cry_16 ;
wire un8_next_data_are_stable_cry_17 ;
wire un8_next_data_are_stable_cry_18 ;
wire un8_next_data_are_stable_cry_19 ;
wire un8_next_data_are_stable_cry_20 ;
wire un8_next_data_are_stable_cry_21 ;
wire un8_next_data_are_stable_cry_22 ;
wire un8_next_data_are_stable_cry_23 ;
wire un8_next_data_are_stable_cry_24 ;
wire un8_next_data_are_stable_cry_25 ;
wire un8_next_data_are_stable_cry_26 ;
wire un8_next_data_are_stable_cry_27 ;
wire un8_next_data_are_stable_cry_28 ;
wire un8_next_data_are_stable_cry_29 ;
wire un8_next_data_are_stable_cry_30 ;
wire un8_next_data_are_stable_cry_31 ;
wire un8_next_data_are_stable_cry_32 ;
wire un8_next_data_are_stable_cry_33 ;
wire un8_next_data_are_stable_cry_34 ;
wire un8_next_data_are_stable_cry_35 ;
wire un8_next_data_are_stable_cry_36 ;
wire un8_next_data_are_stable_cry_37 ;
wire un8_next_data_are_stable_cry_38 ;
wire un8_next_data_are_stable_cry_39 ;
wire un8_next_data_are_stable_cry_40 ;
wire un8_next_data_are_stable_cry_41 ;
wire un8_next_data_are_stable_cry_42 ;
wire un8_next_data_are_stable_cry_43 ;
wire un8_next_data_are_stable_cry_44 ;
wire un8_next_data_are_stable_cry_45 ;
wire un8_next_data_are_stable_cry_46 ;
wire un8_next_data_are_stable_cry_47 ;
wire un8_next_data_are_stable_cry_48 ;
wire un8_next_data_are_stable_cry_49 ;
wire un8_next_data_are_stable_cry_50 ;
wire un8_next_data_are_stable_cry_51 ;
wire un8_next_data_are_stable_cry_52 ;
wire un8_next_data_are_stable_cry_53 ;
wire un8_next_data_are_stable_cry_54 ;
wire un8_next_data_are_stable_cry_55 ;
wire un8_next_data_are_stable_cry_56 ;
wire un8_next_data_are_stable_cry_57 ;
wire un8_next_data_are_stable_cry_58 ;
wire un8_next_data_are_stable_cry_59 ;
wire un8_next_data_are_stable_cry_60 ;
wire un8_next_data_are_stable_cry_61 ;
wire un8_next_data_are_stable_cry_62 ;
wire un8_next_data_are_stable_cry_63 ;
wire idelay_is_target_2_0_I_24 ;
wire idelay_is_target_2_0_I_18 ;
wire idelay_is_target_2_0_I_10 ;
wire data_equal_to_data_loaded_2_0_I_24 ;
wire data_equal_to_data_loaded_2_0_I_18 ;
wire data_equal_to_data_loaded_2_0_I_10 ;
wire pause_cnt_scalar ;
wire all_channels_word_2 ;
wire un1_state_6 ;
wire next_tdatardy_0_sqmuxa ;
wire next_state95 ;
wire next_pause_cnt21 ;
wire next_idelay_first_0_sqmuxa ;
wire un1_next_pause_cnt39_6_sn_2 ;
wire N_119_4 ;
wire next_idelay_current_eye_first_0_sqmuxa ;
wire next_state102 ;
wire \next_state95.next_state95_2  ;
wire next_state96 ;
wire next_state99 ;
wire next_state100 ;
wire next_state97_1 ;
wire next_state93 ;
wire un1_next_bitslip_cnt_0_sqmuxa ;
wire next_state98 ;
wire next_bitslip_pulse_1_sqmuxa_1 ;
wire un1_next_state95_4 ;
wire next_find_an_eye_0_sqmuxa ;
wire N_413 ;
wire N_414 ;
wire N_415 ;
wire N_416 ;
wire N_417 ;
wire N_418 ;
wire N_419 ;
wire N_420 ;
wire N_445 ;
wire N_446 ;
wire N_447 ;
wire N_448 ;
wire N_449 ;
wire N_450 ;
wire N_451 ;
wire N_452 ;
wire N_46 ;
wire CO1_2_i_0 ;
wire N_40 ;
wire un1_next_bitslip_tried_0_sqmuxa ;
wire next_following_state_4_sqmuxa ;
wire next_following_state_2_sqmuxa ;
wire next_tdatardy_5 ;
wire un2_data_equal_to_pattern_ref ;
wire next_searching_stable_7 ;
wire \next_state103.next_state103  ;
wire un1_next_find_unstable_0_sqmuxa_1 ;
wire next_state102_1 ;
wire N_120_3 ;
wire next_idelay_current_eye_last_0_sqmuxa ;
wire next_pause_cnt20 ;
wire next_channel_rdy_3 ;
wire N_244 ;
wire un1_next_state94_2 ;
wire un1_next_pause_cnt_0_sqmuxa ;
wire next_following_state_3_sqmuxa_1_sn_1 ;
wire \next_state_cnst_3_0_.N_32  ;
wire \next_state_cnst_3_0_.N_37  ;
wire \next_state_cnst_3_0_.N_43  ;
wire \next_state_cnst_3_0_.N_16  ;
wire next_state105 ;
wire next_train_error_1_sqmuxa ;
wire N_9_mux ;
wire m3_0 ;
wire m7 ;
wire N_1211 ;
wire un1_idelay_current_eye_last_4 ;
wire un1_idelay_last_1_4 ;
wire un1_idelay_last_1_ac0_1 ;
wire eye_save_current_2_0 ;
wire eye_save_current_2_1 ;
wire un1_idelay_current_eye_last_ac0_1 ;
wire eye_too_small_2_axb_2 ;
wire eye_too_small_2_axb_3 ;
wire eye_too_small_2_axb_5 ;
wire eye_too_small_2_axb_6 ;
wire eye_too_small_2_axb_7 ;
wire eye_too_small_2_axb_8 ;
wire un1_idelay_last_1_axb_0 ;
wire un1_idelay_last_1_cry_0 ;
wire un1_idelay_last_1_1_d ;
wire un1_idelay_last_1_axb_1 ;
wire un1_idelay_last_1_cry_1 ;
wire un1_idelay_last_1_2_d ;
wire un1_idelay_last_1_axb_2 ;
wire un1_idelay_last_1_cry_2 ;
wire un1_idelay_last_1_3_d ;
wire un1_idelay_last_1_axb_3 ;
wire un1_idelay_last_1_cry_3 ;
wire un1_idelay_last_1_4_d ;
wire un1_idelay_last_1_axb_4 ;
wire un1_idelay_last_1_cry_4 ;
wire un1_idelay_last_1_5_d ;
wire un1_idelay_last_1_axb_5 ;
wire un1_idelay_last_1_cry_5 ;
wire eye_save_current_2_2 ;
wire eye_save_current_2_3 ;
wire eye_save_current_2_4 ;
wire eye_save_current_2_5 ;
wire eye_save_current_2_6 ;
wire eye_save_current_2_7 ;
wire eye_save_current_2_8 ;
wire un1_idelay_current_eye_last_axb_0 ;
wire un1_idelay_current_eye_last_cry_0 ;
wire un1_idelay_current_eye_last_1_d ;
wire un1_idelay_current_eye_last_axb_1 ;
wire un1_idelay_current_eye_last_cry_1 ;
wire un1_idelay_current_eye_last_2_d ;
wire un1_idelay_current_eye_last_axb_2 ;
wire un1_idelay_current_eye_last_cry_2 ;
wire un1_idelay_current_eye_last_3_d ;
wire un1_idelay_current_eye_last_axb_3 ;
wire un1_idelay_current_eye_last_cry_3 ;
wire un1_idelay_current_eye_last_4_d ;
wire un1_idelay_current_eye_last_axb_4 ;
wire un1_idelay_current_eye_last_cry_4 ;
wire un1_idelay_current_eye_last_5_d ;
wire un1_idelay_current_eye_last_axb_5 ;
wire un1_idelay_current_eye_last_cry_5 ;
wire un1_idelay_last_axb_0 ;
wire un1_idelay_last_cry_0 ;
wire un1_idelay_last_axb_1 ;
wire un1_idelay_last_cry_1 ;
wire un1_idelay_last_axb_2 ;
wire un1_idelay_last_cry_2 ;
wire un1_idelay_last_axb_3 ;
wire un1_idelay_last_cry_3 ;
wire un1_idelay_last_axb_4 ;
wire un1_idelay_last_cry_4 ;
wire un1_idelay_last_axb_5 ;
wire un1_idelay_last_cry_5 ;
wire un1_idelay_last_axb_6 ;
wire un1_idelay_last_cry_6 ;
wire un1_idelay_last_axb_7 ;
wire current_idelay_cnt_plus_one_1_c3 ;
wire SIMULATION_i ;
wire un1_idelay_current_eye_last_axb_6_i_i ;
wire un1_idelay_last_1_axb_6_i_i ;
wire train_latched_i ;
wire req_done_ff2_i ;
wire un8_next_data_are_stable_axb_20_i ;
wire un8_next_data_are_stable_axb_2_i ;
wire eye_too_small_2_axb_8_i ;
wire eye_too_small_2_axb_7_i ;
wire eye_too_small_2_axb_6_i ;
wire eye_too_small_2_axb_5_i ;
wire eye_too_small_2_axb_4_i ;
wire eye_too_small_2_axb_3_i ;
wire eye_too_small_2_axb_2_i ;
wire eye_too_small_2_axb_1_i ;
wire eye_save_current_2_axb_8_i ;
wire eye_save_current_2_axb_7_i ;
wire eye_save_current_2_axb_6_i ;
wire eye_save_current_2_axb_5_i ;
wire eye_save_current_2_axb_4_i ;
wire eye_save_current_2_axb_3_i ;
wire eye_save_current_2_axb_2_i ;
wire eye_save_current_2_axb_1_i ;
wire eye_save_current_2_axb_0_i ;
wire eye_current_too_small_2_axb_8_i ;
wire eye_current_too_small_2_axb_7_i ;
wire eye_current_too_small_2_axb_6_i ;
wire eye_current_too_small_2_axb_5_i ;
wire eye_current_too_small_2_axb_4_i ;
wire eye_current_too_small_2_axb_3_i ;
wire eye_current_too_small_2_axb_2_i ;
wire eye_current_too_small_2_axb_1_i ;
wire un1_next_pause_cnt39_1_i ;
wire un1_next_pause_cnt39_7_i ;
wire un1_next_pause_cnt39_5_i ;
wire un1_next_pause_cnt39_4_i ;
wire CO0_2_i ;
wire N_133_i ;
wire un1_next_pause_cnt39_i ;
wire un1_next_pause_cnt39_12_i ;
wire N_111_i ;
wire data_stable_cnt_scalar ;
wire un1_pause_cnt_16_0 ;
wire un1_pause_cnt_16_1 ;
wire un1_next_pause_cnt39_12_0 ;
wire un1_next_pause_cnt39_12_0_1 ;
wire m7_e_0 ;
wire data_equal_to_pattern_ref_2_2 ;
wire pause_cntlde_1 ;
wire m12_e_1 ;
wire train_word_start_0 ;
wire find_unstable_0 ;
wire find_a_whole_eye_0 ;
wire find_an_eye_0 ;
wire reach_end_0 ;
wire data_are_stable_0 ;
wire state_scalar ;
wire state_0 ;
wire CO1_2_i_0_i ;
wire pause_cnt_cry_cy ;
wire data_stable_cnt_cry_cy ;
wire un1_idelay_current_eye_last_cry_0_cy ;
wire un1_idelay_last_1_cry_0_cy ;
wire un1_idelay_last_cry_7_0 ;
wire \channel_rst_pulse_inst.fdcr1.IntDceR_0  ;
wire \next_state_cnst_3_0_.next_first_channel_5_f0  ;
wire VCC_0 ;
wire VCC_1 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire GND ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  FD \channel_rst_pulse_inst.fdcr1.IntQ_Z  (
	.Q(train_pulse_out),
	.D(\channel_rst_pulse_inst.fdcr1.IntDceR_0 ),
	.C(rxclkdiv4)
);
defparam \channel_rst_pulse_inst.fdcr1.IntQ_Z .INIT=1'b0;
  FD \channel_rst_pulse_inst.fdcr2.IntQ_Z  (
	.Q(\channel_rst_pulse_inst.IntSigClr ),
	.D(train_latched),
	.C(rxclkdiv4)
);
defparam \channel_rst_pulse_inst.fdcr2.IntQ_Z .INIT=1'b0;
// @225:3477
  INV eye_current_too_small_2_axb_2_i_cZ (
	.I(eye_save_current_2_2),
	.O(eye_current_too_small_2_axb_2_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_3_i_cZ (
	.I(eye_save_current_2_3),
	.O(eye_current_too_small_2_axb_3_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_5_i_cZ (
	.I(eye_save_current_2_5),
	.O(eye_current_too_small_2_axb_5_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_6_i_cZ (
	.I(eye_save_current_2_6),
	.O(eye_current_too_small_2_axb_6_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_7_i_cZ (
	.I(eye_save_current_2_7),
	.O(eye_current_too_small_2_axb_7_i)
);
// @225:3477
  INV eye_current_too_small_2_axb_8_i_cZ (
	.I(eye_save_current_2_8),
	.O(eye_current_too_small_2_axb_8_i)
);
// @225:3476
  INV eye_too_small_2_axb_2_i_cZ (
	.I(eye_too_small_2_axb_2),
	.O(eye_too_small_2_axb_2_i)
);
// @225:3476
  INV eye_too_small_2_axb_3_i_cZ (
	.I(eye_too_small_2_axb_3),
	.O(eye_too_small_2_axb_3_i)
);
// @225:3476
  INV eye_too_small_2_axb_5_i_cZ (
	.I(eye_too_small_2_axb_5),
	.O(eye_too_small_2_axb_5_i)
);
// @225:3476
  INV eye_too_small_2_axb_6_i_cZ (
	.I(eye_too_small_2_axb_6),
	.O(eye_too_small_2_axb_6_i)
);
// @225:3476
  INV eye_too_small_2_axb_7_i_cZ (
	.I(eye_too_small_2_axb_7),
	.O(eye_too_small_2_axb_7_i)
);
// @225:3476
  INV eye_too_small_2_axb_8_i_cZ (
	.I(eye_too_small_2_axb_8),
	.O(eye_too_small_2_axb_8_i)
);
// @225:3888
  INV data_stable_cnt_360_data_stable_cnt_1 (
	.I(data_stable_cnt[3]),
	.O(data_stable_cnt_i[3])
);
// @225:3888
  INV data_stable_cnt_361_data_stable_cnt_1 (
	.I(data_stable_cnt[4]),
	.O(data_stable_cnt_i[4])
);
// @225:3888
  INV data_stable_cnt_362_data_stable_cnt_1 (
	.I(data_stable_cnt[5]),
	.O(data_stable_cnt_i[5])
);
// @225:3888
  INV data_stable_cnt_363_data_stable_cnt_1 (
	.I(data_stable_cnt[6]),
	.O(data_stable_cnt_i[6])
);
// @225:3888
  INV data_stable_cnt_364_data_stable_cnt_1 (
	.I(data_stable_cnt[7]),
	.O(data_stable_cnt_i[7])
);
// @225:3888
  INV data_stable_cnt_365_data_stable_cnt_1 (
	.I(data_stable_cnt[8]),
	.O(data_stable_cnt_i[8])
);
// @225:3888
  INV data_stable_cnt_366_data_stable_cnt_1 (
	.I(data_stable_cnt[9]),
	.O(data_stable_cnt_i[9])
);
// @225:3888
  INV data_stable_cnt_367_data_stable_cnt_1 (
	.I(data_stable_cnt[10]),
	.O(data_stable_cnt_i[10])
);
// @225:3888
  INV data_stable_cnt_368_data_stable_cnt_1 (
	.I(data_stable_cnt[11]),
	.O(data_stable_cnt_i[11])
);
// @225:3888
  INV data_stable_cnt_369_data_stable_cnt_1 (
	.I(data_stable_cnt[12]),
	.O(data_stable_cnt_i[12])
);
// @225:3888
  INV data_stable_cnt_370_data_stable_cnt_1 (
	.I(data_stable_cnt[13]),
	.O(data_stable_cnt_i[13])
);
// @225:3888
  INV data_stable_cnt_371_data_stable_cnt_1 (
	.I(data_stable_cnt[14]),
	.O(data_stable_cnt_i[14])
);
// @225:3888
  INV data_stable_cnt_372_data_stable_cnt_1 (
	.I(data_stable_cnt[15]),
	.O(data_stable_cnt_i[15])
);
// @225:3888
  INV data_stable_cnt_373_data_stable_cnt_1 (
	.I(data_stable_cnt[16]),
	.O(data_stable_cnt_i[16])
);
// @225:3888
  INV data_stable_cnt_374_data_stable_cnt_1 (
	.I(data_stable_cnt[17]),
	.O(data_stable_cnt_i[17])
);
// @225:3888
  INV data_stable_cnt_375_data_stable_cnt_1 (
	.I(data_stable_cnt[18]),
	.O(data_stable_cnt_i[18])
);
// @225:3888
  INV data_stable_cnt_376_data_stable_cnt_1 (
	.I(data_stable_cnt[19]),
	.O(data_stable_cnt_i[19])
);
// @225:3888
  INV data_stable_cnt_378_data_stable_cnt_1 (
	.I(data_stable_cnt[21]),
	.O(data_stable_cnt_i[21])
);
// @225:3888
  INV data_stable_cnt_379_data_stable_cnt_1 (
	.I(data_stable_cnt[22]),
	.O(data_stable_cnt_i[22])
);
// @225:3888
  INV data_stable_cnt_380_data_stable_cnt_1 (
	.I(data_stable_cnt[23]),
	.O(data_stable_cnt_i[23])
);
// @225:3888
  INV data_stable_cnt_381_data_stable_cnt_1 (
	.I(data_stable_cnt[24]),
	.O(data_stable_cnt_i[24])
);
// @225:3888
  INV data_stable_cnt_382_data_stable_cnt_1 (
	.I(data_stable_cnt[25]),
	.O(data_stable_cnt_i[25])
);
// @225:3888
  INV data_stable_cnt_383_data_stable_cnt_1 (
	.I(data_stable_cnt[26]),
	.O(data_stable_cnt_i[26])
);
// @225:3888
  INV data_stable_cnt_384_data_stable_cnt_1 (
	.I(data_stable_cnt[27]),
	.O(data_stable_cnt_i[27])
);
// @225:3888
  INV data_stable_cnt_385_data_stable_cnt_1 (
	.I(data_stable_cnt[28]),
	.O(data_stable_cnt_i[28])
);
// @225:3888
  INV data_stable_cnt_386_data_stable_cnt_1 (
	.I(data_stable_cnt[29]),
	.O(data_stable_cnt_i[29])
);
// @225:3888
  INV data_stable_cnt_387_data_stable_cnt_1 (
	.I(data_stable_cnt[30]),
	.O(data_stable_cnt_i[30])
);
// @225:3888
  INV data_stable_cnt_388_data_stable_cnt_1 (
	.I(data_stable_cnt[31]),
	.O(data_stable_cnt_i[31])
);
// @225:3888
  INV data_stable_cnt_389_data_stable_cnt_1 (
	.I(data_stable_cnt[32]),
	.O(data_stable_cnt_i[32])
);
// @225:3888
  INV data_stable_cnt_390_data_stable_cnt_1 (
	.I(data_stable_cnt[33]),
	.O(data_stable_cnt_i[33])
);
// @225:3888
  INV data_stable_cnt_391_data_stable_cnt_1 (
	.I(data_stable_cnt[34]),
	.O(data_stable_cnt_i[34])
);
// @225:3888
  INV data_stable_cnt_392_data_stable_cnt_1 (
	.I(data_stable_cnt[35]),
	.O(data_stable_cnt_i[35])
);
// @225:3888
  INV data_stable_cnt_393_data_stable_cnt_1 (
	.I(data_stable_cnt[36]),
	.O(data_stable_cnt_i[36])
);
// @225:3888
  INV data_stable_cnt_394_data_stable_cnt_1 (
	.I(data_stable_cnt[37]),
	.O(data_stable_cnt_i[37])
);
// @225:3888
  INV data_stable_cnt_395_data_stable_cnt_1 (
	.I(data_stable_cnt[38]),
	.O(data_stable_cnt_i[38])
);
// @225:3888
  INV data_stable_cnt_396_data_stable_cnt_1 (
	.I(data_stable_cnt[39]),
	.O(data_stable_cnt_i[39])
);
// @225:3888
  INV data_stable_cnt_397_data_stable_cnt_1 (
	.I(data_stable_cnt[40]),
	.O(data_stable_cnt_i[40])
);
// @225:3888
  INV data_stable_cnt_398_data_stable_cnt_1 (
	.I(data_stable_cnt[41]),
	.O(data_stable_cnt_i[41])
);
// @225:3888
  INV data_stable_cnt_399_data_stable_cnt_1 (
	.I(data_stable_cnt[42]),
	.O(data_stable_cnt_i[42])
);
// @225:3888
  INV data_stable_cnt_400_data_stable_cnt_1 (
	.I(data_stable_cnt[43]),
	.O(data_stable_cnt_i[43])
);
// @225:3888
  INV data_stable_cnt_401_data_stable_cnt_1 (
	.I(data_stable_cnt[44]),
	.O(data_stable_cnt_i[44])
);
// @225:3888
  INV data_stable_cnt_402_data_stable_cnt_1 (
	.I(data_stable_cnt[45]),
	.O(data_stable_cnt_i[45])
);
// @225:3888
  INV data_stable_cnt_403_data_stable_cnt_1 (
	.I(data_stable_cnt[46]),
	.O(data_stable_cnt_i[46])
);
// @225:3888
  INV data_stable_cnt_404_data_stable_cnt_1 (
	.I(data_stable_cnt[47]),
	.O(data_stable_cnt_i[47])
);
// @225:3888
  INV data_stable_cnt_405_data_stable_cnt_1 (
	.I(data_stable_cnt[48]),
	.O(data_stable_cnt_i[48])
);
// @225:3888
  INV data_stable_cnt_406_data_stable_cnt_1 (
	.I(data_stable_cnt[49]),
	.O(data_stable_cnt_i[49])
);
// @225:3888
  INV data_stable_cnt_407_data_stable_cnt_1 (
	.I(data_stable_cnt[50]),
	.O(data_stable_cnt_i[50])
);
// @225:3888
  INV data_stable_cnt_408_data_stable_cnt_1 (
	.I(data_stable_cnt[51]),
	.O(data_stable_cnt_i[51])
);
// @225:3888
  INV data_stable_cnt_409_data_stable_cnt_1 (
	.I(data_stable_cnt[52]),
	.O(data_stable_cnt_i[52])
);
// @225:3888
  INV data_stable_cnt_410_data_stable_cnt_1 (
	.I(data_stable_cnt[53]),
	.O(data_stable_cnt_i[53])
);
// @225:3888
  INV data_stable_cnt_411_data_stable_cnt_1 (
	.I(data_stable_cnt[54]),
	.O(data_stable_cnt_i[54])
);
// @225:3888
  INV data_stable_cnt_412_data_stable_cnt_1 (
	.I(data_stable_cnt[55]),
	.O(data_stable_cnt_i[55])
);
// @225:3888
  INV data_stable_cnt_413_data_stable_cnt_1 (
	.I(data_stable_cnt[56]),
	.O(data_stable_cnt_i[56])
);
// @225:3888
  INV data_stable_cnt_414_data_stable_cnt_1 (
	.I(data_stable_cnt[57]),
	.O(data_stable_cnt_i[57])
);
// @225:3888
  INV data_stable_cnt_415_data_stable_cnt_1 (
	.I(data_stable_cnt[58]),
	.O(data_stable_cnt_i[58])
);
// @225:3888
  INV data_stable_cnt_416_data_stable_cnt_1 (
	.I(data_stable_cnt[59]),
	.O(data_stable_cnt_i[59])
);
// @225:3888
  INV data_stable_cnt_417_data_stable_cnt_1 (
	.I(data_stable_cnt[60]),
	.O(data_stable_cnt_i[60])
);
// @225:3888
  INV data_stable_cnt_418_data_stable_cnt_1 (
	.I(data_stable_cnt[61]),
	.O(data_stable_cnt_i[61])
);
// @225:3888
  INV data_stable_cnt_419_data_stable_cnt_1 (
	.I(data_stable_cnt[62]),
	.O(data_stable_cnt_i[62])
);
// @225:3888
  INV data_stable_cnt_420_data_stable_cnt_1 (
	.I(data_stable_cnt[63]),
	.O(data_stable_cnt_i[63])
);
// @225:3888
  INV data_stable_cnt_421_data_stable_cnt_1 (
	.I(data_stable_cnt[64]),
	.O(data_stable_cnt_i[64])
);
// @225:3888
  INV pause_cnt_428_N_5_i (
	.I(pause_cnt[6]),
	.O(pause_cnt_qxu[6])
);
// @225:3888
  INV pause_cnt_429_N_5_i (
	.I(pause_cnt[7]),
	.O(pause_cnt_qxu[7])
);
// @225:3888
  INV pause_cnt_431_N_5_i (
	.I(pause_cnt[9]),
	.O(pause_cnt_qxu[9])
);
// @225:3888
  INV pause_cnt_432_N_5_i (
	.I(pause_cnt[10]),
	.O(pause_cnt_qxu[10])
);
// @225:3888
  INV pause_cnt_433_N_5_i (
	.I(pause_cnt[11]),
	.O(pause_cnt_qxu[11])
);
// @225:3888
  INV pause_cnt_434_N_5_i (
	.I(pause_cnt[12]),
	.O(pause_cnt_qxu[12])
);
// @225:3888
  INV pause_cnt_435_N_5_i (
	.I(pause_cnt[13]),
	.O(pause_cnt_qxu[13])
);
// @225:3888
  INV pause_cnt_436_N_5_i (
	.I(pause_cnt[14]),
	.O(pause_cnt_qxu[14])
);
// @225:3537
  INV \SIMULATION_i.O  (
	.I(SIMULATION),
	.O(SIMULATION_i)
);
// @225:4002
  INV \ar_train_latched.train_latched_i.O  (
	.I(train_latched),
	.O(train_latched_i)
);
// @225:3334
  INV \req_done_ff2_i.O  (
	.I(req_done_ff2),
	.O(req_done_ff2_i)
);
// @225:3469
  INV \current_idelay_cnt_i_0_.O  (
	.I(current_idelay_cnt[0]),
	.O(current_idelay_cnt_i[0])
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_train_latched.R0_Z  (
	.Q(\ar_train_latched.R0 ),
	.D(un1_train_in),
	.C(rxclkdiv4),
	.CLR(reset_in)
);
defparam \ar_train_latched.R0_Z .INIT=1'b0;
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_train_latched.R1_Z  (
	.Q(train_latched),
	.D(\ar_train_latched.R0 ),
	.C(rxclkdiv4),
	.CLR(reset_in)
);
defparam \ar_train_latched.R1_Z .INIT=1'b0;
// @225:3325
(* ASYNC_REG="TRUE" *)  FDR req_done_ff2_Z (
	.Q(req_done_ff2),
	.D(req_done_ff1),
	.C(rxclkdiv4),
	.R(reset_in)
);
// @225:3325
(* ASYNC_REG="TRUE" *)  FDR req_done_ff1_Z (
	.Q(req_done_ff1),
	.D(req_done_in),
	.C(rxclkdiv4),
	.R(reset_in)
);
  LUT2 un1_idelay_current_eye_last_5_d_cZ (
	.I0(idelay_current_eye_last[6]),
	.I1(idelay_current_eye_first[6]),
	.O(un1_idelay_current_eye_last_5_d)
);
defparam un1_idelay_current_eye_last_5_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_current_eye_last_4_d_cZ (
	.I0(idelay_current_eye_first[5]),
	.I1(idelay_current_eye_last[5]),
	.O(un1_idelay_current_eye_last_4_d)
);
defparam un1_idelay_current_eye_last_4_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_current_eye_last_3_d_cZ (
	.I0(idelay_current_eye_first[4]),
	.I1(idelay_current_eye_last[4]),
	.O(un1_idelay_current_eye_last_3_d)
);
defparam un1_idelay_current_eye_last_3_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_current_eye_last_2_d_cZ (
	.I0(idelay_current_eye_last[3]),
	.I1(idelay_current_eye_first[3]),
	.O(un1_idelay_current_eye_last_2_d)
);
defparam un1_idelay_current_eye_last_2_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_current_eye_last_1_d_cZ (
	.I0(idelay_current_eye_last[2]),
	.I1(idelay_current_eye_first[2]),
	.O(un1_idelay_current_eye_last_1_d)
);
defparam un1_idelay_current_eye_last_1_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_current_eye_last_4_cZ (
	.I0(idelay_current_eye_last[2]),
	.I1(idelay_current_eye_first[2]),
	.O(un1_idelay_current_eye_last_4)
);
defparam un1_idelay_current_eye_last_4_cZ.INIT=4'h9;
  LUT2 un1_idelay_last_1_5_d_cZ (
	.I0(idelay_first[6]),
	.I1(idelay_last[6]),
	.O(un1_idelay_last_1_5_d)
);
defparam un1_idelay_last_1_5_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_last_1_4_d_cZ (
	.I0(idelay_last[5]),
	.I1(idelay_first[5]),
	.O(un1_idelay_last_1_4_d)
);
defparam un1_idelay_last_1_4_d_cZ.INIT=4'h2;
  LUT2 un1_idelay_last_1_3_d_cZ (
	.I0(idelay_first[4]),
	.I1(idelay_last[4]),
	.O(un1_idelay_last_1_3_d)
);
defparam un1_idelay_last_1_3_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_last_1_2_d_cZ (
	.I0(idelay_first[3]),
	.I1(idelay_last[3]),
	.O(un1_idelay_last_1_2_d)
);
defparam un1_idelay_last_1_2_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_last_1_1_d_cZ (
	.I0(idelay_first[2]),
	.I1(idelay_last[2]),
	.O(un1_idelay_last_1_1_d)
);
defparam un1_idelay_last_1_1_d_cZ.INIT=4'h4;
  LUT2 un1_idelay_last_1_4_cZ (
	.I0(idelay_first[2]),
	.I1(idelay_last[2]),
	.O(un1_idelay_last_1_4)
);
defparam un1_idelay_last_1_4_cZ.INIT=4'h9;
// @225:3888
  LUT6 \state_e[1]  (
	.I0(following_state[1]),
	.I1(state[1]),
	.I2(m7_e_0),
	.I3(N_9_mux),
	.I4(pause_cnt_scalar),
	.I5(un1_next_bitslip_cnt_0_sqmuxa),
	.O(state_scalar)
);
defparam \state_e[1] .INIT=64'hAAAACCCCCFC0CCCC;
// @225:3534
  LUT6 \next_bitslip_cnt_cZ[2]  (
	.I0(bitslip_cnt[0]),
	.I1(bitslip_cnt[2]),
	.I2(bitslip_cnt[1]),
	.I3(pause_cnt_scalar),
	.I4(next_bitslip_pulse_1_sqmuxa_1),
	.I5(un1_next_state95_4),
	.O(next_bitslip_cnt[2])
);
defparam \next_bitslip_cnt_cZ[2] .INIT=64'h006C00CC6C6CCCCC;
// @225:3534
  LUT6 \next_bitslip_tried_cZ[2]  (
	.I0(bitslip_tried[0]),
	.I1(bitslip_tried[1]),
	.I2(bitslip_tried[2]),
	.I3(pause_cnt_scalar),
	.I4(next_bitslip_pulse_1_sqmuxa_1),
	.I5(un1_next_bitslip_tried_0_sqmuxa),
	.O(next_bitslip_tried[2])
);
defparam \next_bitslip_tried_cZ[2] .INIT=64'h007800F07878F0F0;
// @225:3888
  LUT5 data_are_stable_e (
	.I0(data_are_stable),
	.I1(un1_next_find_unstable_0_sqmuxa_1),
	.I2(pause_cnt_scalar),
	.I3(un1_state_6),
	.I4(un8_next_data_are_stable_cry_64),
	.O(data_are_stable_0)
);
defparam data_are_stable_e.INIT=32'h0AAA0AEA;
  LUT5 \pause_cnt_s_sf_cZ[1]  (
	.I0(pause_cnt[1]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(next_state93),
	.I3(pause_cnt_scalar),
	.I4(un1_next_pause_cnt_0_sqmuxa),
	.O(pause_cnt_s_sf[1])
);
defparam \pause_cnt_s_sf_cZ[1] .INIT=32'hF055F355;
// @225:3888
  LUT6 un1_next_pause_cnt39_12_i_cZ (
	.I0(data_are_stable),
	.I1(data_equal_to_pattern_ref),
	.I2(next_state100),
	.I3(next_state99),
	.I4(pause_cnt_scalar),
	.I5(un1_next_pause_cnt39_12_0),
	.O(un1_next_pause_cnt39_12_i)
);
defparam un1_next_pause_cnt39_12_i_cZ.INIT=64'h000000008A8F0000;
  LUT3 pause_cntlde (
	.I0(pause_cnt_scalar),
	.I1(pause_cntlde_1),
	.I2(un1_next_pause_cnt_0_sqmuxa),
	.O(pause_cnte)
);
defparam pause_cntlde.INIT=8'hFD;
  LUT5 m7_cZ (
	.I0(state[3]),
	.I1(following_state[0]),
	.I2(m3_0),
	.I3(\next_state_cnst_3_0_.N_16 ),
	.I4(un1_next_bitslip_cnt_0_sqmuxa),
	.O(m7)
);
defparam m7_cZ.INIT=32'h333350FA;
  LUT5 \next_state_cnst_3_0_.next_state_24[0]  (
	.I0(state[3]),
	.I1(following_state[2]),
	.I2(\next_state_cnst_3_0_.N_37 ),
	.I3(\next_state_cnst_3_0_.N_32 ),
	.I4(un1_next_bitslip_cnt_0_sqmuxa),
	.O(next_state_24[2])
);
defparam \next_state_cnst_3_0_.next_state_24[0] .INIT=32'hCCCCF5A0;
  LUT6 \next_state_cnst_3_0_.next_state_24[1]  (
	.I0(state[3]),
	.I1(following_state[3]),
	.I2(state[0]),
	.I3(\next_state95.next_state95_2 ),
	.I4(un1_next_bitslip_cnt_0_sqmuxa),
	.I5(\next_state_cnst_3_0_.N_43 ),
	.O(next_state_24[3])
);
defparam \next_state_cnst_3_0_.next_state_24[1] .INIT=64'hCCCCAFAACCCC0500;
  LUT6 \next_idelay_cnt_cZ[0]  (
	.I0(idelay_cnt[0]),
	.I1(current_idelay_cnt_plus_one[0]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(un1_idelay_last_cry_3_O[1]),
	.I4(next_bitslip_reset_1_sqmuxa),
	.I5(un1_next_pause_cnt39_6_sn),
	.O(next_idelay_cnt[0])
);
defparam \next_idelay_cnt_cZ[0] .INIT=64'hAFAFFC0CAAAAAAAA;
  LUT6 \next_idelay_cnt_cZ[1]  (
	.I0(current_idelay_cnt_plus_one[1]),
	.I1(idelay_cnt[1]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(un1_idelay_last_cry_3_O[2]),
	.I4(next_bitslip_reset_1_sqmuxa),
	.I5(un1_next_pause_cnt39_6_sn),
	.O(next_idelay_cnt[1])
);
defparam \next_idelay_cnt_cZ[1] .INIT=64'hC0C0FA0ACCCCCCCC;
  LUT6 \next_idelay_cnt_cZ[2]  (
	.I0(idelay_cnt[2]),
	.I1(current_idelay_cnt_plus_one[2]),
	.I2(un1_idelay_last_cry_3_O[3]),
	.I3(next_following_state_3_sqmuxa_1_sn_1),
	.I4(next_bitslip_reset_1_sqmuxa),
	.I5(un1_next_pause_cnt39_6_sn),
	.O(next_idelay_cnt[2])
);
defparam \next_idelay_cnt_cZ[2] .INIT=64'hAA00F0CCAAAAAAAA;
  LUT6 \next_idelay_cnt_cZ[3]  (
	.I0(idelay_cnt[3]),
	.I1(current_idelay_cnt_plus_one[3]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(un1_idelay_last_cry_3_O[4]),
	.I4(next_bitslip_reset_1_sqmuxa),
	.I5(un1_next_pause_cnt39_6_sn),
	.O(next_idelay_cnt[3])
);
defparam \next_idelay_cnt_cZ[3] .INIT=64'hA0A0FC0CAAAAAAAA;
  LUT6 \next_idelay_cnt_cZ[4]  (
	.I0(current_idelay_cnt_plus_one[4]),
	.I1(idelay_cnt[4]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(next_bitslip_reset_1_sqmuxa),
	.I4(un1_next_pause_cnt39_6_sn),
	.I5(un1_idelay_last_cry_3_O[5]),
	.O(next_idelay_cnt[4])
);
defparam \next_idelay_cnt_cZ[4] .INIT=64'hC0FACCCCC00ACCCC;
  LUT6 \next_idelay_cnt_cZ[5]  (
	.I0(idelay_cnt[5]),
	.I1(current_idelay_cnt_plus_one[5]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(next_bitslip_reset_1_sqmuxa),
	.I4(un1_next_pause_cnt39_6_sn),
	.I5(un1_idelay_last_cry_3_O[6]),
	.O(next_idelay_cnt[5])
);
defparam \next_idelay_cnt_cZ[5] .INIT=64'hA0FCAAAAA00CAAAA;
  LUT6 \next_idelay_cnt_cZ[6]  (
	.I0(idelay_cnt[6]),
	.I1(current_idelay_cnt_plus_one[6]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(next_bitslip_reset_1_sqmuxa),
	.I4(un1_next_pause_cnt39_6_sn),
	.I5(un1_idelay_last_cry_3_O[7]),
	.O(next_idelay_cnt[6])
);
defparam \next_idelay_cnt_cZ[6] .INIT=64'hA0FCAAAAA00CAAAA;
  LUT6 \next_idelay_cnt_cZ[7]  (
	.I0(current_idelay_cnt_plus_one[7]),
	.I1(idelay_cnt[7]),
	.I2(next_following_state_3_sqmuxa_1_sn_1),
	.I3(next_bitslip_reset_1_sqmuxa),
	.I4(un1_next_pause_cnt39_6_sn),
	.I5(un1_idelay_last_cry_7),
	.O(next_idelay_cnt[7])
);
defparam \next_idelay_cnt_cZ[7] .INIT=64'hC0FACCCCC00ACCCC;
// @225:3534
  LUT6 un1_next_state94_2_cZ (
	.I0(state[1]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(idelay_is_target),
	.I5(un2_data_equal_to_pattern_ref),
	.O(un1_next_state94_2)
);
defparam un1_next_state94_2_cZ.INIT=64'h0024002C0124012C;
  LUT6 pause_cntlde_1_cZ (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(idelay_is_target),
	.I4(un2_data_equal_to_pattern_ref),
	.I5(state[1]),
	.O(pause_cntlde_1)
);
defparam pause_cntlde_1_cZ.INIT=64'h0414041411111313;
// @225:3486
  LUT6 data_equal_to_pattern_ref_2_cZ (
	.I0(data_in_wire[1]),
	.I1(data_in_wire[6]),
	.I2(data_in_wire[3]),
	.I3(data_in_wire[2]),
	.I4(data_in_wire[7]),
	.I5(data_equal_to_pattern_ref_2_2),
	.O(data_equal_to_pattern_ref_2)
);
defparam data_equal_to_pattern_ref_2_cZ.INIT=64'h8000000000000000;
// @225:3888
  LUT6 find_a_whole_eye_e (
	.I0(find_unstable),
	.I1(eye_current_too_small),
	.I2(find_a_whole_eye),
	.I3(next_state95),
	.I4(next_find_an_eye_0_sqmuxa),
	.I5(pause_cnt_scalar),
	.O(find_a_whole_eye_0)
);
defparam find_a_whole_eye_e.INIT=64'h00F200F0F0F0F0F0;
// @225:3888
  LUT6 un1_next_pause_cnt39_5_i_cZ (
	.I0(state[1]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(next_idelay_current_eye_last_0_sqmuxa),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_5_i)
);
defparam un1_next_pause_cnt39_5_i_cZ.INIT=64'h0204000400000000;
// @225:3888
  LUT6 un1_next_pause_cnt39_7_i_cZ (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(next_idelay_current_eye_first_0_sqmuxa),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_7_i)
);
defparam un1_next_pause_cnt39_7_i_cZ.INIT=64'h0210001000000000;
// @225:3537
  LUT6 un1_next_state95_4_cZ (
	.I0(bitslip_cnt[2]),
	.I1(bitslip_cnt[0]),
	.I2(bitslip_cnt[1]),
	.I3(un2_data_equal_to_pattern_ref),
	.I4(next_state95),
	.I5(next_state98),
	.O(un1_next_state95_4)
);
defparam un1_next_state95_4_cZ.INIT=64'hFFFF0080FFFF0000;
  LUT4 data_stable_cntlde (
	.I0(data_are_stable),
	.I1(un1_next_find_unstable_0_sqmuxa_1),
	.I2(pause_cnt_scalar),
	.I3(un1_state_6),
	.O(data_stable_cnte)
);
defparam data_stable_cntlde.INIT=16'hF040;
// @225:3537
  LUT6 un1_next_bitslip_cnt_0_sqmuxa_cZ (
	.I0(idelay_is_target),
	.I1(next_state97_1),
	.I2(un2_data_equal_to_pattern_ref),
	.I3(next_tdatardy_0_sqmuxa),
	.I4(next_state98),
	.I5(un1_next_pause_cnt39_6_sn_2),
	.O(un1_next_bitslip_cnt_0_sqmuxa)
);
defparam un1_next_bitslip_cnt_0_sqmuxa_cZ.INIT=64'hFFF0FF00FFF8FF88;
// @225:3485
  LUT6 data_equal_to_data_loaded_2_0_I_18_cZ (
	.I0(data_loaded[4]),
	.I1(data_loaded[5]),
	.I2(data_loaded[3]),
	.I3(data_in_wire[4]),
	.I4(data_in_wire[3]),
	.I5(data_in_wire[5]),
	.O(data_equal_to_data_loaded_2_0_I_18)
);
defparam data_equal_to_data_loaded_2_0_I_18_cZ.INIT=64'h8040080420100201;
// @225:3485
  LUT6 data_equal_to_data_loaded_2_0_I_10_cZ (
	.I0(data_loaded[2]),
	.I1(data_loaded[1]),
	.I2(data_loaded[0]),
	.I3(data_in_wire[1]),
	.I4(data_in_wire[0]),
	.I5(data_in_wire[2]),
	.O(data_equal_to_data_loaded_2_0_I_10)
);
defparam data_equal_to_data_loaded_2_0_I_10_cZ.INIT=64'h8020080240100401;
// @225:3888
  LUT6 train_word_start_e (
	.I0(state[2]),
	.I1(train_word_start),
	.I2(state[3]),
	.I3(next_state97_1),
	.I4(pause_cnt_scalar),
	.I5(next_state105),
	.O(train_word_start_0)
);
defparam train_word_start_e.INIT=64'h0000CCCCDCCCCCCC;
// @225:3888
  LUT5 find_unstable_e (
	.I0(find_unstable),
	.I1(data_equal_to_data_loaded),
	.I2(next_state95),
	.I3(next_state99),
	.I4(pause_cnt_scalar),
	.O(find_unstable_0)
);
defparam find_unstable_e.INIT=32'h0B0AAAAA;
// @225:3888
  LUT4 find_an_eye_e (
	.I0(find_an_eye),
	.I1(next_state95),
	.I2(next_find_an_eye_0_sqmuxa),
	.I3(pause_cnt_scalar),
	.O(find_an_eye_0)
);
defparam find_an_eye_e.INIT=16'h32AA;
// @225:3888
  LUT4 un1_next_pause_cnt39_i_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_i)
);
defparam un1_next_pause_cnt39_i_cZ.INIT=16'h0800;
// @225:3888
  LUT6 un1_next_pause_cnt39_4_i_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(next_idelay_first_0_sqmuxa),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_4_i)
);
defparam un1_next_pause_cnt39_4_i_cZ.INIT=64'h2100010000000000;
// @225:3534
  LUT4 \next_idelay_reset_cZ[0]  (
	.I0(SIMULATION),
	.I1(train_bit[0]),
	.I2(next_state95),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[0])
);
defparam \next_idelay_reset_cZ[0] .INIT=16'h4000;
// @225:3534
  LUT4 \next_idelay_reset_cZ[1]  (
	.I0(SIMULATION),
	.I1(train_bit[1]),
	.I2(next_state95),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[1])
);
defparam \next_idelay_reset_cZ[1] .INIT=16'h4000;
// @225:3534
  LUT4 \next_idelay_reset_cZ[2]  (
	.I0(SIMULATION),
	.I1(train_bit[2]),
	.I2(next_state95),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[2])
);
defparam \next_idelay_reset_cZ[2] .INIT=16'h4000;
// @225:3534
  LUT4 \next_idelay_reset_cZ[3]  (
	.I0(SIMULATION),
	.I1(train_bit[3]),
	.I2(next_state95),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[3])
);
defparam \next_idelay_reset_cZ[3] .INIT=16'h4000;
// @225:3534
  LUT4 \next_idelay_reset_cZ[4]  (
	.I0(SIMULATION),
	.I1(train_bit[4]),
	.I2(next_state95),
	.I3(pause_cnt_scalar),
	.O(next_idelay_reset[4])
);
defparam \next_idelay_reset_cZ[4] .INIT=16'h4000;
// @225:3473
  LUT6 current_idelay_cnt_plus_one_1_axbxc7 (
	.I0(current_idelay_cnt[3]),
	.I1(current_idelay_cnt[4]),
	.I2(current_idelay_cnt[5]),
	.I3(current_idelay_cnt[7]),
	.I4(current_idelay_cnt[6]),
	.I5(current_idelay_cnt_plus_one_1_c3),
	.O(current_idelay_cnt_plus_one_1[7])
);
defparam current_idelay_cnt_plus_one_1_axbxc7.INIT=64'h7F80FF00FF00FF00;
// @225:3473
  LUT6 current_idelay_cnt_plus_one_1_ac0_13 (
	.I0(current_idelay_cnt[7]),
	.I1(current_idelay_cnt[4]),
	.I2(current_idelay_cnt[3]),
	.I3(current_idelay_cnt[5]),
	.I4(current_idelay_cnt[6]),
	.I5(current_idelay_cnt_plus_one_1_c3),
	.O(current_idelay_cnt_plus_one_1[8])
);
defparam current_idelay_cnt_plus_one_1_ac0_13.INIT=64'h8000000000000000;
// @225:3534
  LUT6 un1_next_pause_cnt39_12_0_cZ (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(next_pause_cnt20),
	.I5(un1_next_pause_cnt39_12_0_1),
	.O(un1_next_pause_cnt39_12_0)
);
defparam un1_next_pause_cnt39_12_0_cZ.INIT=64'hFFFFFFFFD8CBD8DB;
// @225:3888
  LUT5 \next_state_cnst_3_0_.N_133_i  (
	.I0(eye_too_small),
	.I1(find_an_eye),
	.I2(find_unstable),
	.I3(next_state102),
	.I4(next_following_state_2_sqmuxa),
	.O(N_133_i)
);
defparam \next_state_cnst_3_0_.N_133_i .INIT=32'hFFFFB000;
// @225:3537
  LUT6 \next_state_cnst_3_0_.next_train_error_1_sqmuxa_1  (
	.I0(data_equal_to_pattern_ref),
	.I1(next_state102),
	.I2(N_119_4),
	.I3(pause_cnt_scalar),
	.I4(next_train_error_1_sqmuxa),
	.I5(\next_state103.next_state103 ),
	.O(next_train_error_1_sqmuxa_1)
);
defparam \next_state_cnst_3_0_.next_train_error_1_sqmuxa_1 .INIT=64'hFF005D00FF000C00;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m31  (
	.I0(SIMULATION),
	.I1(state[1]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(next_pause_cnt21),
	.I5(next_idelay_current_eye_last_0_sqmuxa),
	.O(\next_state_cnst_3_0_.N_32 )
);
defparam \next_state_cnst_3_0_.m31 .INIT=64'h323C323032FC32F0;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m42  (
	.I0(first_channel),
	.I1(state[2]),
	.I2(channel_id[2]),
	.I3(state[1]),
	.I4(state[0]),
	.I5(N_119_4),
	.O(\next_state_cnst_3_0_.N_43 )
);
defparam \next_state_cnst_3_0_.m42 .INIT=64'h33FF10CC33FF10FF;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m15  (
	.I0(SIMULATION),
	.I1(state[2]),
	.I2(all_channels_word),
	.I3(state[0]),
	.I4(state[1]),
	.I5(N_119_4),
	.O(\next_state_cnst_3_0_.N_16 )
);
defparam \next_state_cnst_3_0_.m15 .INIT=64'h0333770003337733;
// @225:3473
  LUT5 current_idelay_cnt_plus_one_1_axbxc6 (
	.I0(current_idelay_cnt[3]),
	.I1(current_idelay_cnt[5]),
	.I2(current_idelay_cnt[4]),
	.I3(current_idelay_cnt[6]),
	.I4(current_idelay_cnt_plus_one_1_c3),
	.O(current_idelay_cnt_plus_one_1[6])
);
defparam current_idelay_cnt_plus_one_1_axbxc6.INIT=32'h7F80FF00;
// @225:3537
  LUT5 \next_state_cnst_3_0_.next_train_done_1_sqmuxa  (
	.I0(all_channels_rdy),
	.I1(train_error),
	.I2(all_channels_word),
	.I3(pause_cnt_scalar),
	.I4(next_state105),
	.O(next_train_done_1_sqmuxa)
);
defparam \next_state_cnst_3_0_.next_train_done_1_sqmuxa .INIT=32'h20000000;
// @225:3534
  LUT6 \next_idelay_target_cZ[5]  (
	.I0(current_idelay_cnt_plus_one[8]),
	.I1(state[1]),
	.I2(current_idelay_cnt_plus_one[5]),
	.I3(next_state96),
	.I4(next_pause_cnt20),
	.I5(un1_idelay_last_cry_3_O[6]),
	.O(next_idelay_target[5])
);
defparam \next_idelay_target_cZ[5] .INIT=64'hCCCCC8CC00004000;
// @225:3534
  LUT6 \next_idelay_target_cZ[4]  (
	.I0(current_idelay_cnt_plus_one[8]),
	.I1(state[1]),
	.I2(current_idelay_cnt_plus_one[4]),
	.I3(next_state96),
	.I4(next_pause_cnt20),
	.I5(un1_idelay_last_cry_3_O[5]),
	.O(next_idelay_target[4])
);
defparam \next_idelay_target_cZ[4] .INIT=64'hCCCCC8CC00004000;
// @225:3888
  LUT3 \next_state_cnst_3_0_.CO0_2_i  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(channel_id[2]),
	.O(CO0_2_i)
);
defparam \next_state_cnst_3_0_.CO0_2_i .INIT=8'hA7;
// @225:3469
  LUT4 un2_data_equal_to_pattern_ref_cZ (
	.I0(bitslip_tried[0]),
	.I1(bitslip_tried[2]),
	.I2(data_equal_to_pattern_ref),
	.I3(bitslip_tried[1]),
	.O(un2_data_equal_to_pattern_ref)
);
defparam un2_data_equal_to_pattern_ref_cZ.INIT=16'hF8F0;
// @225:3537
  LUT6 un1_next_pause_cnt_0_sqmuxa_cZ (
	.I0(searching_stable),
	.I1(idelay_is_target),
	.I2(next_state97_1),
	.I3(next_pause_cnt21),
	.I4(un1_next_pause_cnt39_6_sn_2),
	.I5(next_state96),
	.O(un1_next_pause_cnt_0_sqmuxa)
);
defparam un1_next_pause_cnt_0_sqmuxa_cZ.INIT=64'h00FF80FF00008080;
// @225:3537
  LUT6 \next_state_cnst_3_0_.m36  (
	.I0(state[2]),
	.I1(data_equal_to_pattern_ref),
	.I2(all_channels_word),
	.I3(data_are_stable),
	.I4(state[0]),
	.I5(state[1]),
	.O(\next_state_cnst_3_0_.N_37 )
);
defparam \next_state_cnst_3_0_.m36 .INIT=64'h50500000FFBBFFFF;
// @225:3537
  LUT6 \next_state_cnst_3_0_.un1_next_bitslip_tried_0_sqmuxa  (
	.I0(SIMULATION),
	.I1(data_are_stable),
	.I2(data_equal_to_data_loaded),
	.I3(next_state95),
	.I4(next_state99),
	.I5(next_following_state_4_sqmuxa),
	.O(un1_next_bitslip_tried_0_sqmuxa)
);
defparam \next_state_cnst_3_0_.un1_next_bitslip_tried_0_sqmuxa .INIT=64'hFFFFFFFFEAC0AA00;
// @225:3534
  LUT6 un1_pause_cnt_16 (
	.I0(pause_cnt[12]),
	.I1(pause_cnt[9]),
	.I2(pause_cnt[11]),
	.I3(pause_cnt[5]),
	.I4(un1_pause_cnt_16_1),
	.I5(un1_pause_cnt_16_0),
	.O(pause_cnt_scalar)
);
defparam un1_pause_cnt_16.INIT=64'h0001000000000000;
  LUT6 m1_e_0 (
	.I0(SIMULATION),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(data_equal_to_data_loaded),
	.O(N_9_mux)
);
defparam m1_e_0.INIT=64'h3031303333313033;
// @225:3628
  LUT3 next_channel_rdy_3_u (
	.I0(channel_rdy_local[4]),
	.I1(channel_id[2]),
	.I2(N_244),
	.O(next_channel_rdy_3)
);
defparam next_channel_rdy_3_u.INIT=8'hB8;
  LUT3 \current_idelay_cnt_2_cZ[0]  (
	.I0(channel_id[2]),
	.I1(idelay_cnt_in[32]),
	.I2(N_445),
	.O(current_idelay_cnt_2[0])
);
defparam \current_idelay_cnt_2_cZ[0] .INIT=8'hD8;
  LUT3 \current_idelay_cnt_2_cZ[1]  (
	.I0(channel_id[2]),
	.I1(idelay_cnt_in[33]),
	.I2(N_446),
	.O(current_idelay_cnt_2[1])
);
defparam \current_idelay_cnt_2_cZ[1] .INIT=8'hD8;
  LUT3 \current_idelay_cnt_2_cZ[2]  (
	.I0(channel_id[2]),
	.I1(idelay_cnt_in[34]),
	.I2(N_447),
	.O(current_idelay_cnt_2[2])
);
defparam \current_idelay_cnt_2_cZ[2] .INIT=8'hD8;
  LUT3 \current_idelay_cnt_2_cZ[3]  (
	.I0(channel_id[2]),
	.I1(idelay_cnt_in[35]),
	.I2(N_448),
	.O(current_idelay_cnt_2[3])
);
defparam \current_idelay_cnt_2_cZ[3] .INIT=8'hD8;
  LUT3 \current_idelay_cnt_2_cZ[4]  (
	.I0(channel_id[2]),
	.I1(idelay_cnt_in[36]),
	.I2(N_449),
	.O(current_idelay_cnt_2[4])
);
defparam \current_idelay_cnt_2_cZ[4] .INIT=8'hD8;
  LUT3 \current_idelay_cnt_2_cZ[5]  (
	.I0(channel_id[2]),
	.I1(idelay_cnt_in[37]),
	.I2(N_450),
	.O(current_idelay_cnt_2[5])
);
defparam \current_idelay_cnt_2_cZ[5] .INIT=8'hD8;
  LUT3 \current_idelay_cnt_2_cZ[6]  (
	.I0(channel_id[2]),
	.I1(idelay_cnt_in[38]),
	.I2(N_451),
	.O(current_idelay_cnt_2[6])
);
defparam \current_idelay_cnt_2_cZ[6] .INIT=8'hD8;
  LUT3 \current_idelay_cnt_2_cZ[7]  (
	.I0(channel_id[2]),
	.I1(idelay_cnt_in[39]),
	.I2(N_452),
	.O(current_idelay_cnt_2[7])
);
defparam \current_idelay_cnt_2_cZ[7] .INIT=8'hD8;
  LUT3 \data_in_wire_cZ[0]  (
	.I0(channel_id[2]),
	.I1(data_in[32]),
	.I2(N_413),
	.O(data_in_wire[0])
);
defparam \data_in_wire_cZ[0] .INIT=8'hD8;
  LUT3 \data_in_wire_cZ[1]  (
	.I0(data_in[33]),
	.I1(channel_id[2]),
	.I2(N_414),
	.O(data_in_wire[1])
);
defparam \data_in_wire_cZ[1] .INIT=8'hB8;
  LUT3 \data_in_wire_cZ[2]  (
	.I0(data_in[34]),
	.I1(channel_id[2]),
	.I2(N_415),
	.O(data_in_wire[2])
);
defparam \data_in_wire_cZ[2] .INIT=8'hB8;
  LUT3 \data_in_wire_cZ[3]  (
	.I0(channel_id[2]),
	.I1(data_in[35]),
	.I2(N_416),
	.O(data_in_wire[3])
);
defparam \data_in_wire_cZ[3] .INIT=8'hD8;
  LUT3 \data_in_wire_cZ[4]  (
	.I0(data_in[36]),
	.I1(channel_id[2]),
	.I2(N_417),
	.O(data_in_wire[4])
);
defparam \data_in_wire_cZ[4] .INIT=8'hB8;
  LUT3 \data_in_wire_cZ[5]  (
	.I0(channel_id[2]),
	.I1(data_in[37]),
	.I2(N_418),
	.O(data_in_wire[5])
);
defparam \data_in_wire_cZ[5] .INIT=8'hD8;
  LUT3 \data_in_wire_cZ[6]  (
	.I0(data_in[38]),
	.I1(channel_id[2]),
	.I2(N_419),
	.O(data_in_wire[6])
);
defparam \data_in_wire_cZ[6] .INIT=8'hB8;
  LUT3 \data_in_wire_cZ[7]  (
	.I0(data_in[39]),
	.I1(channel_id[2]),
	.I2(N_420),
	.O(data_in_wire[7])
);
defparam \data_in_wire_cZ[7] .INIT=8'hB8;
// @225:3482
  LUT5 eye_save_current_2_axb_1_i_cZ (
	.I0(idelay_last[1]),
	.I1(idelay_first[1]),
	.I2(idelay_last[0]),
	.I3(idelay_first[0]),
	.I4(eye_save_current_2_1),
	.O(eye_save_current_2_axb_1_i)
);
defparam eye_save_current_2_axb_1_i_cZ.INIT=32'h66969969;
// @225:3476
  LUT5 eye_too_small_2_axb_1_i_cZ (
	.I0(idelay_last[1]),
	.I1(idelay_first[1]),
	.I2(eye_too_small_2_0),
	.I3(idelay_last[0]),
	.I4(idelay_first[0]),
	.O(eye_too_small_2_axb_1_i)
);
defparam eye_too_small_2_axb_1_i_cZ.INIT=32'h69699669;
// @225:3534
  LUT5 \next_state_cnst_3_0_.next_tdata_0_a2[28]  (
	.I0(find_unstable),
	.I1(find_an_eye),
	.I2(data_equal_to_pattern_ref),
	.I3(next_state102),
	.I4(\next_state103.next_state103 ),
	.O(next_tdata[28])
);
defparam \next_state_cnst_3_0_.next_tdata_0_a2[28] .INIT=32'hD0F0DDFF;
// @225:3534
  LUT5 un1_next_pause_cnt39_12_0_1_cZ (
	.I0(data_are_stable),
	.I1(data_equal_to_pattern_ref),
	.I2(data_equal_to_data_loaded),
	.I3(next_state99),
	.I4(\next_state103.next_state103 ),
	.O(un1_next_pause_cnt39_12_0_1)
);
defparam un1_next_pause_cnt39_12_0_1_cZ.INIT=32'h4F440F00;
  LUT5 m3_0_cZ (
	.I0(SIMULATION),
	.I1(data_equal_to_pattern_ref),
	.I2(state[2]),
	.I3(state[0]),
	.I4(state[1]),
	.O(m3_0)
);
defparam m3_0_cZ.INIT=32'hF0C0FAFF;
  LUT6 m7_e_0_0 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(channel_id[2]),
	.I3(first_channel),
	.I4(state[0]),
	.I5(all_channels_word),
	.O(m7_e_0)
);
defparam m7_e_0_0.INIT=64'h0000004044440040;
// @225:3856
  LUT6 next_tdatardy_0_sqmuxa_cZ (
	.I0(SIMULATION),
	.I1(state[2]),
	.I2(tdatardy),
	.I3(state[0]),
	.I4(next_state102_1),
	.I5(req_done_local),
	.O(next_tdatardy_0_sqmuxa)
);
defparam next_tdatardy_0_sqmuxa_cZ.INIT=64'h88000000C8000000;
  LUT3 SUM0 (
	.I0(channel_id[2]),
	.I1(CO0_3),
	.I2(channel_id[1]),
	.O(N_46)
);
defparam SUM0.INIT=8'h9A;
// @225:3534
  LUT4 \next_following_state_0_a2[2]  (
	.I0(SIMULATION),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[1]),
	.O(next_following_state[2])
);
defparam \next_following_state_0_a2[2] .INIT=16'h3031;
// @225:3628
  LUT6 next_channel_rdy_3_2 (
	.I0(channel_rdy_local[0]),
	.I1(channel_rdy_local[1]),
	.I2(channel_id[1]),
	.I3(channel_rdy_local[3]),
	.I4(channel_rdy_local[2]),
	.I5(CO0_3),
	.O(N_244)
);
defparam next_channel_rdy_3_2.INIT=64'hFC0CFC0CFAFA0A0A;
  LUT6 \current_idelay_cnt_2_2[0]  (
	.I0(CO0_3),
	.I1(channel_id[1]),
	.I2(idelay_cnt_in[0]),
	.I3(idelay_cnt_in[8]),
	.I4(idelay_cnt_in[16]),
	.I5(idelay_cnt_in[24]),
	.O(N_445)
);
defparam \current_idelay_cnt_2_2[0] .INIT=64'hFEDCBA9876543210;
  LUT6 \current_idelay_cnt_2_2[1]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[1]),
	.I3(idelay_cnt_in[9]),
	.I4(idelay_cnt_in[17]),
	.I5(idelay_cnt_in[25]),
	.O(N_446)
);
defparam \current_idelay_cnt_2_2[1] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_2[2]  (
	.I0(CO0_3),
	.I1(channel_id[1]),
	.I2(idelay_cnt_in[18]),
	.I3(idelay_cnt_in[26]),
	.I4(idelay_cnt_in[2]),
	.I5(idelay_cnt_in[10]),
	.O(N_447)
);
defparam \current_idelay_cnt_2_2[2] .INIT=64'hFB73EA62D951C840;
  LUT6 \current_idelay_cnt_2_2[3]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[3]),
	.I3(idelay_cnt_in[11]),
	.I4(idelay_cnt_in[19]),
	.I5(idelay_cnt_in[27]),
	.O(N_448)
);
defparam \current_idelay_cnt_2_2[3] .INIT=64'hFEBADC9876325410;
  LUT6 \current_idelay_cnt_2_2[4]  (
	.I0(CO0_3),
	.I1(channel_id[1]),
	.I2(idelay_cnt_in[20]),
	.I3(idelay_cnt_in[28]),
	.I4(idelay_cnt_in[4]),
	.I5(idelay_cnt_in[12]),
	.O(N_449)
);
defparam \current_idelay_cnt_2_2[4] .INIT=64'hFB73EA62D951C840;
  LUT6 \current_idelay_cnt_2_2[5]  (
	.I0(channel_id[1]),
	.I1(CO0_3),
	.I2(idelay_cnt_in[21]),
	.I3(idelay_cnt_in[29]),
	.I4(idelay_cnt_in[5]),
	.I5(idelay_cnt_in[13]),
	.O(N_450)
);
defparam \current_idelay_cnt_2_2[5] .INIT=64'hFD75EC64B931A820;
  LUT6 \current_idelay_cnt_2_2[6]  (
	.I0(CO0_3),
	.I1(channel_id[1]),
	.I2(idelay_cnt_in[6]),
	.I3(idelay_cnt_in[14]),
	.I4(idelay_cnt_in[22]),
	.I5(idelay_cnt_in[30]),
	.O(N_451)
);
defparam \current_idelay_cnt_2_2[6] .INIT=64'hFEDCBA9876543210;
  LUT6 \current_idelay_cnt_2_2[7]  (
	.I0(CO0_3),
	.I1(channel_id[1]),
	.I2(idelay_cnt_in[23]),
	.I3(idelay_cnt_in[31]),
	.I4(idelay_cnt_in[7]),
	.I5(idelay_cnt_in[15]),
	.O(N_452)
);
defparam \current_idelay_cnt_2_2[7] .INIT=64'hFB73EA62D951C840;
  LUT6 \data_in_wire_2[0]  (
	.I0(channel_id[1]),
	.I1(data_in[16]),
	.I2(data_in[24]),
	.I3(data_in[0]),
	.I4(data_in[8]),
	.I5(CO0_3),
	.O(N_413)
);
defparam \data_in_wire_2[0] .INIT=64'hF5F5A0A0DD88DD88;
  LUT6 \data_in_wire_2[1]  (
	.I0(channel_id[1]),
	.I1(data_in[25]),
	.I2(data_in[9]),
	.I3(CO0_3),
	.I4(data_in[17]),
	.I5(data_in[1]),
	.O(N_414)
);
defparam \data_in_wire_2[1] .INIT=64'hD8FFD855D8AAD800;
  LUT6 \data_in_wire_2[2]  (
	.I0(channel_id[1]),
	.I1(data_in[26]),
	.I2(data_in[2]),
	.I3(CO0_3),
	.I4(data_in[18]),
	.I5(data_in[10]),
	.O(N_415)
);
defparam \data_in_wire_2[2] .INIT=64'hDDFADD5088FA8850;
  LUT6 \data_in_wire_2[3]  (
	.I0(channel_id[1]),
	.I1(data_in[27]),
	.I2(data_in[3]),
	.I3(data_in[19]),
	.I4(data_in[11]),
	.I5(CO0_3),
	.O(N_416)
);
defparam \data_in_wire_2[3] .INIT=64'hDDDD8888FA50FA50;
  LUT6 \data_in_wire_2[4]  (
	.I0(data_in[4]),
	.I1(channel_id[1]),
	.I2(data_in[12]),
	.I3(CO0_3),
	.I4(data_in[28]),
	.I5(data_in[20]),
	.O(N_417)
);
defparam \data_in_wire_2[4] .INIT=64'hFCEE30EEFC223022;
  LUT6 \data_in_wire_2[5]  (
	.I0(data_in[13]),
	.I1(data_in[5]),
	.I2(data_in[29]),
	.I3(data_in[21]),
	.I4(CO0_3),
	.I5(channel_id[1]),
	.O(N_418)
);
defparam \data_in_wire_2[5] .INIT=64'hF0F0FF00AAAACCCC;
  LUT6 \data_in_wire_2[6]  (
	.I0(data_in[30]),
	.I1(channel_id[1]),
	.I2(data_in[14]),
	.I3(data_in[22]),
	.I4(data_in[6]),
	.I5(CO0_3),
	.O(N_419)
);
defparam \data_in_wire_2[6] .INIT=64'hB8B8B8B8FF33CC00;
  LUT6 \data_in_wire_2[7]  (
	.I0(data_in[15]),
	.I1(data_in[31]),
	.I2(channel_id[1]),
	.I3(data_in[7]),
	.I4(data_in[23]),
	.I5(CO0_3),
	.O(N_420)
);
defparam \data_in_wire_2[7] .INIT=64'hCACACACAFFF00F00;
// @225:3485
  LUT6 idelay_is_target_2_0_I_10_cZ (
	.I0(current_idelay_cnt[2]),
	.I1(idelay_target[0]),
	.I2(idelay_target[1]),
	.I3(current_idelay_cnt[0]),
	.I4(idelay_target[2]),
	.I5(current_idelay_cnt[1]),
	.O(idelay_is_target_2_0_I_10)
);
defparam idelay_is_target_2_0_I_10_cZ.INIT=64'h8020401008020401;
// @225:3485
  LUT6 idelay_is_target_2_0_I_18_cZ (
	.I0(current_idelay_cnt[3]),
	.I1(idelay_target[3]),
	.I2(current_idelay_cnt[4]),
	.I3(current_idelay_cnt[5]),
	.I4(idelay_target[4]),
	.I5(idelay_target[5]),
	.O(idelay_is_target_2_0_I_18)
);
defparam idelay_is_target_2_0_I_18_cZ.INIT=64'h9000090000900009;
// @225:3494
  LUT5 all_channels_rdy_2_cZ (
	.I0(channel_rdy_local[0]),
	.I1(channel_rdy_local[4]),
	.I2(channel_rdy_local[1]),
	.I3(channel_rdy_local[3]),
	.I4(channel_rdy_local[2]),
	.O(all_channels_rdy_2)
);
defparam all_channels_rdy_2_cZ.INIT=32'h80000000;
// @225:3495
  LUT5 all_channels_word_2_cZ (
	.I0(channel_word_in[0]),
	.I1(channel_word_in[1]),
	.I2(channel_word_in[2]),
	.I3(channel_word_in[3]),
	.I4(channel_word_in[4]),
	.O(all_channels_word_2)
);
defparam all_channels_word_2_cZ.INIT=32'h80000000;
// @225:3534
  LUT6 un1_pause_cnt_16_0_cZ (
	.I0(pause_cnt[4]),
	.I1(pause_cnt[1]),
	.I2(pause_cnt[14]),
	.I3(pause_cnt[13]),
	.I4(pause_cnt[15]),
	.I5(pause_cnt[3]),
	.O(un1_pause_cnt_16_0)
);
defparam un1_pause_cnt_16_0_cZ.INIT=64'h0000000000000001;
// @225:3534
  LUT6 un1_pause_cnt_16_1_cZ (
	.I0(pause_cnt[6]),
	.I1(pause_cnt[8]),
	.I2(pause_cnt[0]),
	.I3(pause_cnt[10]),
	.I4(pause_cnt[7]),
	.I5(pause_cnt[2]),
	.O(un1_pause_cnt_16_1)
);
defparam un1_pause_cnt_16_1_cZ.INIT=64'h0000000000000001;
  LUT4 m12_e_1_cZ (
	.I0(data_equal_to_data_loaded),
	.I1(state[3]),
	.I2(data_are_stable),
	.I3(state[2]),
	.O(m12_e_1)
);
defparam m12_e_1_cZ.INIT=16'h1300;
// @225:3732
  LUT4 next_state100_cZ (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[1]),
	.O(next_state100)
);
defparam next_state100_cZ.INIT=16'h0200;
// @225:3715
  LUT4 next_state99_cZ (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[1]),
	.O(next_state99)
);
defparam next_state99_cZ.INIT=16'h0020;
  LUT3 next_train_bit_3_m_59 (
	.I0(CO0_3),
	.I1(channel_id[2]),
	.I2(channel_id[1]),
	.O(CO1_2_i_0)
);
defparam next_train_bit_3_m_59.INIT=8'h13;
// @225:3463
  LUT4 un1_idelay_current_eye_last_axbxc1 (
	.I0(idelay_current_eye_first[1]),
	.I1(idelay_current_eye_last[1]),
	.I2(idelay_current_eye_first[0]),
	.I3(idelay_current_eye_last[0]),
	.O(eye_save_current_2_1)
);
defparam un1_idelay_current_eye_last_axbxc1.INIT=16'h6966;
// @225:3462
  LUT2 un1_idelay_last_1_axb_6_i_i_cZ (
	.I0(idelay_first[7]),
	.I1(idelay_last[7]),
	.O(un1_idelay_last_1_axb_6_i_i)
);
defparam un1_idelay_last_1_axb_6_i_i_cZ.INIT=4'hB;
// @225:3463
  LUT2 un1_idelay_current_eye_last_axb_6_i_i_cZ (
	.I0(idelay_current_eye_last[7]),
	.I1(idelay_current_eye_first[7]),
	.O(un1_idelay_current_eye_last_axb_6_i_i)
);
defparam un1_idelay_current_eye_last_axb_6_i_i_cZ.INIT=4'hD;
// @225:3473
  LUT3 current_idelay_cnt_plus_one_1_axbxc2 (
	.I0(current_idelay_cnt[0]),
	.I1(current_idelay_cnt[1]),
	.I2(current_idelay_cnt[2]),
	.O(current_idelay_cnt_plus_one_1[2])
);
defparam current_idelay_cnt_plus_one_1_axbxc2.INIT=8'h78;
// @225:3473
  LUT3 current_idelay_cnt_plus_one_1_ac0_3 (
	.I0(current_idelay_cnt[1]),
	.I1(current_idelay_cnt[2]),
	.I2(current_idelay_cnt[0]),
	.O(current_idelay_cnt_plus_one_1_c3)
);
defparam current_idelay_cnt_plus_one_1_ac0_3.INIT=8'h80;
// @225:3842
  LUT4 \next_state_cnst_3_0_.next_state105  (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.O(next_state105)
);
defparam \next_state_cnst_3_0_.next_state105 .INIT=16'h0400;
// @225:3692
  LUT4 next_state98_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.O(next_state98)
);
defparam next_state98_cZ.INIT=16'h0100;
// @225:3537
  LUT4 \next_state_cnst_3_0_.m11_3  (
	.I0(find_unstable),
	.I1(find_an_eye),
	.I2(eye_too_small),
	.I3(channel_rdy),
	.O(N_119_4)
);
defparam \next_state_cnst_3_0_.m11_3 .INIT=16'h0800;
// @225:3317
  LUT2 un1_train_in_cZ (
	.I0(train_in),
	.I1(train_latched),
	.O(un1_train_in)
);
defparam un1_train_in_cZ.INIT=4'hE;
// @225:3534
  LUT2 \next_idelay_first_cZ[0]  (
	.I0(idelay_current_eye_first[0]),
	.I1(state[1]),
	.O(next_idelay_first[0])
);
defparam \next_idelay_first_cZ[0] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[1]  (
	.I0(idelay_current_eye_first[1]),
	.I1(state[1]),
	.O(next_idelay_first[1])
);
defparam \next_idelay_first_cZ[1] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[5]  (
	.I0(idelay_current_eye_first[5]),
	.I1(state[1]),
	.O(next_idelay_first[5])
);
defparam \next_idelay_first_cZ[5] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[6]  (
	.I0(state[1]),
	.I1(idelay_current_eye_first[6]),
	.O(next_idelay_first[6])
);
defparam \next_idelay_first_cZ[6] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[0]  (
	.I0(idelay_current_eye_last[0]),
	.I1(state[1]),
	.O(next_idelay_last[0])
);
defparam \next_idelay_last_cZ[0] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[1]  (
	.I0(idelay_current_eye_last[1]),
	.I1(state[1]),
	.O(next_idelay_last[1])
);
defparam \next_idelay_last_cZ[1] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[2]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[2]),
	.O(next_idelay_last[2])
);
defparam \next_idelay_last_cZ[2] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[3]  (
	.I0(idelay_current_eye_last[3]),
	.I1(state[1]),
	.O(next_idelay_last[3])
);
defparam \next_idelay_last_cZ[3] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[4]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[4]),
	.O(next_idelay_last[4])
);
defparam \next_idelay_last_cZ[4] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[5]  (
	.I0(idelay_current_eye_last[5]),
	.I1(state[1]),
	.O(next_idelay_last[5])
);
defparam \next_idelay_last_cZ[5] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[6]  (
	.I0(idelay_current_eye_last[6]),
	.I1(state[1]),
	.O(next_idelay_last[6])
);
defparam \next_idelay_last_cZ[6] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_last_cZ[7]  (
	.I0(state[1]),
	.I1(idelay_current_eye_last[7]),
	.O(next_idelay_last[7])
);
defparam \next_idelay_last_cZ[7] .INIT=4'h8;
// @225:3813
  LUT2 \next_state103.next_state103_2  (
	.I0(state[1]),
	.I1(state[2]),
	.O(\next_state95.next_state95_2 )
);
defparam \next_state103.next_state103_2 .INIT=4'h1;
// @225:3469
  LUT2 next_idelay_first_0_sqmuxa_cZ (
	.I0(eye_save_current),
	.I1(searching_stable),
	.O(next_idelay_first_0_sqmuxa)
);
defparam next_idelay_first_0_sqmuxa_cZ.INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[0]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[0]),
	.O(next_idelay_current_eye_last[0])
);
defparam \next_idelay_current_eye_last_cZ[0] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[1]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[1]),
	.O(next_idelay_current_eye_last[1])
);
defparam \next_idelay_current_eye_last_cZ[1] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[2]  (
	.I0(current_idelay_cnt[2]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[2])
);
defparam \next_idelay_current_eye_last_cZ[2] .INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[3]  (
	.I0(current_idelay_cnt[3]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[3])
);
defparam \next_idelay_current_eye_last_cZ[3] .INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[4]  (
	.I0(current_idelay_cnt[4]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[4])
);
defparam \next_idelay_current_eye_last_cZ[4] .INIT=4'h2;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[5]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[5]),
	.O(next_idelay_current_eye_last[5])
);
defparam \next_idelay_current_eye_last_cZ[5] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[6]  (
	.I0(state[0]),
	.I1(current_idelay_cnt[6]),
	.O(next_idelay_current_eye_last[6])
);
defparam \next_idelay_current_eye_last_cZ[6] .INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_current_eye_last_cZ[7]  (
	.I0(current_idelay_cnt[7]),
	.I1(state[0]),
	.O(next_idelay_current_eye_last[7])
);
defparam \next_idelay_current_eye_last_cZ[7] .INIT=4'h2;
// @225:3734
  LUT2 next_idelay_current_eye_first_0_sqmuxa_1_0 (
	.I0(data_are_stable),
	.I1(data_equal_to_pattern_ref),
	.O(next_idelay_current_eye_last_0_sqmuxa)
);
defparam next_idelay_current_eye_first_0_sqmuxa_1_0.INIT=4'h8;
// @225:3776
  LUT2 next_state102_1_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.O(next_state102_1)
);
defparam next_state102_1_cZ.INIT=4'h4;
// @225:3534
  LUT2 \next_idelay_first_cZ[7]  (
	.I0(idelay_current_eye_first[7]),
	.I1(state[1]),
	.O(next_idelay_first[7])
);
defparam \next_idelay_first_cZ[7] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[4]  (
	.I0(idelay_current_eye_first[4]),
	.I1(state[1]),
	.O(next_idelay_first[4])
);
defparam \next_idelay_first_cZ[4] .INIT=4'h8;
// @225:3534
  LUT2 \next_idelay_first_cZ[3]  (
	.I0(idelay_current_eye_first[3]),
	.I1(state[1]),
	.O(next_idelay_first[3])
);
defparam \next_idelay_first_cZ[3] .INIT=4'h8;
  LUT2 N_17_2 (
	.I0(CO0_3),
	.I1(channel_id[1]),
	.O(N_40)
);
defparam N_17_2.INIT=4'h6;
// @225:3534
  LUT2 \next_idelay_first_cZ[2]  (
	.I0(state[1]),
	.I1(idelay_current_eye_first[2]),
	.O(next_idelay_first[2])
);
defparam \next_idelay_first_cZ[2] .INIT=4'h8;
// @225:3643
  LUT2 next_pause_cnt20_cZ (
	.I0(find_a_whole_eye),
	.I1(reach_end),
	.O(next_pause_cnt20)
);
defparam next_pause_cnt20_cZ.INIT=4'hE;
// @225:3776
  LUT2 next_state102_2 (
	.I0(state[2]),
	.I1(state[0]),
	.O(N_120_3)
);
defparam next_state102_2.INIT=4'h1;
// @225:3755
  LUT2 next_state101_1 (
	.I0(state[0]),
	.I1(state[1]),
	.O(next_state97_1)
);
defparam next_state101_1.INIT=4'h8;
// @225:3534
  LUT2 un1_next_pause_cnt39_6_2 (
	.I0(state[2]),
	.I1(state[3]),
	.O(un1_next_pause_cnt39_6_sn_2)
);
defparam un1_next_pause_cnt39_6_2.INIT=4'hE;
// @225:3463
  LUT2 un1_idelay_current_eye_last_axbxc0 (
	.I0(idelay_current_eye_first[0]),
	.I1(idelay_current_eye_last[0]),
	.O(eye_save_current_2_0)
);
defparam un1_idelay_current_eye_last_axbxc0.INIT=4'h9;
// @225:3473
  LUT2 current_idelay_cnt_plus_one_1_axbxc1 (
	.I0(current_idelay_cnt[0]),
	.I1(current_idelay_cnt[1]),
	.O(current_idelay_cnt_plus_one_1[1])
);
defparam current_idelay_cnt_plus_one_1_axbxc1.INIT=4'h6;
// @225:3888
  LUT5 \state_e[0]  (
	.I0(state[0]),
	.I1(state[1]),
	.I2(pause_cnt_scalar),
	.I3(m12_e_1),
	.I4(m7),
	.O(state_0)
);
defparam \state_e[0] .INIT=32'h2A0AFAFA;
  LUT3 next_train_bit_3_m_59_i (
	.I0(CO0_3),
	.I1(channel_id[2]),
	.I2(channel_id[1]),
	.O(CO1_2_i_0_i)
);
defparam next_train_bit_3_m_59_i.INIT=8'hEC;
// @225:3534
  LUT4 \next_following_state_0_a2_i[2]  (
	.I0(SIMULATION),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.O(next_following_state_i[2])
);
defparam \next_following_state_0_a2_i[2] .INIT=16'hF0FE;
// @225:3534
  LUT4 \next_bitslip_pulse_cZ[2]  (
	.I0(train_bit[2]),
	.I1(un2_data_equal_to_pattern_ref),
	.I2(next_state98),
	.I3(pause_cnt_scalar),
	.O(next_bitslip_pulse[2])
);
defparam \next_bitslip_pulse_cZ[2] .INIT=16'h2000;
// @225:3534
  LUT4 \next_bitslip_pulse_cZ[4]  (
	.I0(train_bit[4]),
	.I1(un2_data_equal_to_pattern_ref),
	.I2(pause_cnt_scalar),
	.I3(next_state98),
	.O(next_bitslip_pulse[4])
);
defparam \next_bitslip_pulse_cZ[4] .INIT=16'h2000;
// @225:3534
  LUT4 \next_bitslip_pulse_cZ[0]  (
	.I0(train_bit[0]),
	.I1(un2_data_equal_to_pattern_ref),
	.I2(pause_cnt_scalar),
	.I3(next_state98),
	.O(next_bitslip_pulse[0])
);
defparam \next_bitslip_pulse_cZ[0] .INIT=16'h2000;
// @225:3534
  LUT4 \next_bitslip_pulse_cZ[1]  (
	.I0(train_bit[1]),
	.I1(un2_data_equal_to_pattern_ref),
	.I2(pause_cnt_scalar),
	.I3(next_state98),
	.O(next_bitslip_pulse[1])
);
defparam \next_bitslip_pulse_cZ[1] .INIT=16'h2000;
// @225:3534
  LUT4 \next_bitslip_pulse_cZ[3]  (
	.I0(train_bit[3]),
	.I1(un2_data_equal_to_pattern_ref),
	.I2(pause_cnt_scalar),
	.I3(next_state98),
	.O(next_bitslip_pulse[3])
);
defparam \next_bitslip_pulse_cZ[3] .INIT=16'h2000;
// @225:3534
  LUT6 \next_state_cnst_3_0_.next_bitslip_cnt[1]  (
	.I0(bitslip_cnt[0]),
	.I1(bitslip_cnt[1]),
	.I2(un2_data_equal_to_pattern_ref),
	.I3(pause_cnt_scalar),
	.I4(next_state98),
	.I5(un1_next_state95_4),
	.O(next_bitslip_cnt[1])
);
defparam \next_state_cnst_3_0_.next_bitslip_cnt[1] .INIT=64'h00CC00CCC6CCCCCC;
// @225:3534
  LUT5 \next_bitslip_cnt_cZ[0]  (
	.I0(bitslip_cnt[0]),
	.I1(un2_data_equal_to_pattern_ref),
	.I2(pause_cnt_scalar),
	.I3(next_state98),
	.I4(un1_next_state95_4),
	.O(next_bitslip_cnt[0])
);
defparam \next_bitslip_cnt_cZ[0] .INIT=32'h0A0A9AAA;
// @225:3534
  LUT5 \next_bitslip_tried_cZ[0]  (
	.I0(bitslip_tried[0]),
	.I1(un2_data_equal_to_pattern_ref),
	.I2(pause_cnt_scalar),
	.I3(next_state98),
	.I4(un1_next_bitslip_tried_0_sqmuxa),
	.O(next_bitslip_tried[0])
);
defparam \next_bitslip_tried_cZ[0] .INIT=32'h0A0A9AAA;
// @225:3534
  LUT6 \next_bitslip_tried_cZ[1]  (
	.I0(bitslip_tried[0]),
	.I1(bitslip_tried[1]),
	.I2(un2_data_equal_to_pattern_ref),
	.I3(pause_cnt_scalar),
	.I4(next_state98),
	.I5(un1_next_bitslip_tried_0_sqmuxa),
	.O(next_bitslip_tried[1])
);
defparam \next_bitslip_tried_cZ[1] .INIT=64'h00CC00CCC6CCCCCC;
// @225:3776
  LUT6 \next_state_cnst_3_0_.next_following_state_4_sqmuxa  (
	.I0(find_an_eye),
	.I1(eye_too_small),
	.I2(find_unstable),
	.I3(channel_rdy),
	.I4(next_state102_1),
	.I5(N_120_3),
	.O(next_following_state_4_sqmuxa)
);
defparam \next_state_cnst_3_0_.next_following_state_4_sqmuxa .INIT=64'h2000000000000000;
// @225:3469
  LUT3 next_pause_cnt21_cZ (
	.I0(reach_end),
	.I1(current_idelay_cnt_plus_one[8]),
	.I2(find_a_whole_eye),
	.O(next_pause_cnt21)
);
defparam next_pause_cnt21_cZ.INIT=8'h04;
// @225:3813
  LUT4 \next_state103.next_state103_cZ  (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[0]),
	.O(\next_state103.next_state103 )
);
defparam \next_state103.next_state103_cZ .INIT=16'h0400;
// @225:3776
  LUT4 next_state102_cZ (
	.I0(state[0]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[1]),
	.O(next_state102)
);
defparam next_state102_cZ.INIT=16'h0004;
// @225:3554
  LUT6 \next_train_bit_3[1]  (
	.I0(channel_id[1]),
	.I1(state[2]),
	.I2(first_channel),
	.I3(state[0]),
	.I4(channel_id[2]),
	.I5(CO0_3),
	.O(next_train_bit[1])
);
defparam \next_train_bit_3[1] .INIT=64'h0000000000000001;
// @225:3571
  LUT4 next_state95_cZ (
	.I0(state[3]),
	.I1(state[2]),
	.I2(state[1]),
	.I3(state[0]),
	.O(next_state95)
);
defparam next_state95_cZ.INIT=16'h0100;
// @225:3734
  LUT3 next_idelay_current_eye_first_0_sqmuxa_cZ (
	.I0(searching_stable),
	.I1(data_are_stable),
	.I2(data_equal_to_pattern_ref),
	.O(next_idelay_current_eye_first_0_sqmuxa)
);
defparam next_idelay_current_eye_first_0_sqmuxa_cZ.INIT=8'h80;
// @225:3554
  LUT6 \next_train_bit_3[2]  (
	.I0(state[0]),
	.I1(channel_id[2]),
	.I2(channel_id[1]),
	.I3(CO0_3),
	.I4(state[2]),
	.I5(first_channel),
	.O(next_train_bit[2])
);
defparam \next_train_bit_3[2] .INIT=64'h0000000000000100;
// @225:3473
  LUT4 current_idelay_cnt_plus_one_1_axbxc3 (
	.I0(current_idelay_cnt[1]),
	.I1(current_idelay_cnt[3]),
	.I2(current_idelay_cnt[2]),
	.I3(current_idelay_cnt[0]),
	.O(current_idelay_cnt_plus_one_1[3])
);
defparam current_idelay_cnt_plus_one_1_axbxc3.INIT=16'h6CCC;
// @225:3477
  LUT5 eye_current_too_small_2_axb_1_i_cZ (
	.I0(idelay_current_eye_last[1]),
	.I1(idelay_current_eye_last[0]),
	.I2(idelay_current_eye_first[0]),
	.I3(eye_too_small_2_0),
	.I4(idelay_current_eye_first[1]),
	.O(eye_current_too_small_2_axb_1_i)
);
defparam eye_current_too_small_2_axb_1_i_cZ.INIT=32'h59A6A659;
// @225:3485
  LUT6 data_equal_to_data_loaded_2_0_I_24_cZ (
	.I0(data_loaded[6]),
	.I1(data_in[38]),
	.I2(data_loaded[7]),
	.I3(channel_id[2]),
	.I4(N_419),
	.I5(data_in_wire[7]),
	.O(data_equal_to_data_loaded_2_0_I_24)
);
defparam data_equal_to_data_loaded_2_0_I_24_cZ.INIT=64'h90A09050090A0905;
// @225:3534
  LUT5 \next_idelay_target_cZ[7]  (
	.I0(current_idelay_cnt_plus_one[7]),
	.I1(state[1]),
	.I2(reach_end),
	.I3(find_a_whole_eye),
	.I4(un1_idelay_last_cry_7),
	.O(next_idelay_target[7])
);
defparam \next_idelay_target_cZ[7] .INIT=32'hCCC80008;
// @225:3534
  LUT5 \next_idelay_target_cZ[3]  (
	.I0(find_a_whole_eye),
	.I1(current_idelay_cnt_plus_one[3]),
	.I2(reach_end),
	.I3(state[1]),
	.I4(un1_idelay_last_cry_3_O[4]),
	.O(next_idelay_target[3])
);
defparam \next_idelay_target_cZ[3] .INIT=32'hFE000400;
// @225:3642
  LUT4 next_state96_cZ (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[0]),
	.O(next_state96)
);
defparam next_state96_cZ.INIT=16'h0010;
// @225:3538
  LUT4 next_state93_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.O(next_state93)
);
defparam next_state93_cZ.INIT=16'h0001;
// @225:3537
  LUT6 next_tdatardy_5_f0 (
	.I0(SIMULATION),
	.I1(state[2]),
	.I2(req_done_local),
	.I3(state[0]),
	.I4(tdatardy),
	.I5(next_state102_1),
	.O(next_tdatardy_5)
);
defparam next_tdatardy_5_f0.INIT=64'h73FF4000FFFF0000;
// @225:3844
  LUT6 \next_state_cnst_3_0_.next_train_error_1_sqmuxa  (
	.I0(all_channels_word),
	.I1(all_channels_rdy),
	.I2(state[2]),
	.I3(state[0]),
	.I4(state[3]),
	.I5(state[1]),
	.O(next_train_error_1_sqmuxa)
);
defparam \next_state_cnst_3_0_.next_train_error_1_sqmuxa .INIT=64'h0000000000700000;
// @225:3534
  LUT5 \next_idelay_target_cZ[1]  (
	.I0(reach_end),
	.I1(state[1]),
	.I2(current_idelay_cnt_plus_one[1]),
	.I3(find_a_whole_eye),
	.I4(un1_idelay_last_cry_3_O[2]),
	.O(next_idelay_target[1])
);
defparam \next_idelay_target_cZ[1] .INIT=32'hCCC80040;
// @225:3473
  LUT6 current_idelay_cnt_plus_one_1_axbxc5 (
	.I0(current_idelay_cnt[0]),
	.I1(current_idelay_cnt[2]),
	.I2(current_idelay_cnt[5]),
	.I3(current_idelay_cnt[3]),
	.I4(current_idelay_cnt[4]),
	.I5(current_idelay_cnt[1]),
	.O(current_idelay_cnt_plus_one_1[5])
);
defparam current_idelay_cnt_plus_one_1_axbxc5.INIT=64'h78F0F0F0F0F0F0F0;
// @225:3758
  LUT5 next_find_a_whole_eye_0_sqmuxa_1_2 (
	.I0(searching_stable),
	.I1(state[0]),
	.I2(state[2]),
	.I3(state[3]),
	.I4(state[1]),
	.O(next_find_an_eye_0_sqmuxa)
);
defparam next_find_a_whole_eye_0_sqmuxa_1_2.INIT=32'h00400000;
// @225:3537
  LUT4 un1_state_6_cZ (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.O(un1_state_6)
);
defparam un1_state_6_cZ.INIT=16'h0402;
// @225:3486
  LUT6 data_equal_to_pattern_ref_2_2_cZ (
	.I0(data_in[36]),
	.I1(channel_id[2]),
	.I2(data_in[32]),
	.I3(N_413),
	.I4(N_417),
	.I5(data_in_wire[5]),
	.O(data_equal_to_pattern_ref_2_2)
);
defparam data_equal_to_pattern_ref_2_2_cZ.INIT=64'h083B080800000000;
// @225:3554
  LUT6 \next_train_bit_3_cZ[3]  (
	.I0(CO0_3),
	.I1(channel_id[2]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(channel_id[1]),
	.I5(first_channel),
	.O(next_train_bit_3[3])
);
defparam \next_train_bit_3_cZ[3] .INIT=64'h0000000000010000;
// @225:3534
  LUT5 \next_idelay_target_cZ[2]  (
	.I0(find_a_whole_eye),
	.I1(current_idelay_cnt_plus_one[2]),
	.I2(reach_end),
	.I3(state[1]),
	.I4(un1_idelay_last_cry_3_O[3]),
	.O(next_idelay_target[2])
);
defparam \next_idelay_target_cZ[2] .INIT=32'hFE000400;
// @225:3554
  LUT5 \next_state_cnst_3_0_.next_train_bit_0_sqmuxa  (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(first_channel),
	.I4(state[2]),
	.O(next_train_bit[0])
);
defparam \next_state_cnst_3_0_.next_train_bit_0_sqmuxa .INIT=32'h00000800;
// @225:3554
  LUT6 \next_train_bit_cZ[4]  (
	.I0(state[0]),
	.I1(channel_id[1]),
	.I2(channel_id[2]),
	.I3(state[2]),
	.I4(CO0_3),
	.I5(first_channel),
	.O(next_train_bit[4])
);
defparam \next_train_bit_cZ[4] .INIT=64'h0000000000040000;
// @225:3473
  LUT5 current_idelay_cnt_plus_one_1_axbxc4 (
	.I0(current_idelay_cnt[1]),
	.I1(current_idelay_cnt[4]),
	.I2(current_idelay_cnt[3]),
	.I3(current_idelay_cnt[0]),
	.I4(current_idelay_cnt[2]),
	.O(current_idelay_cnt_plus_one_1[4])
);
defparam current_idelay_cnt_plus_one_1_axbxc4.INIT=32'h6CCCCCCC;
// @225:3534
  LUT5 \next_following_state_0[0]  (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(N_119_4),
	.O(next_following_state[0])
);
defparam \next_following_state_0[0] .INIT=32'hF01FF010;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[3]  (
	.I0(state[2]),
	.I1(state[3]),
	.I2(train_bit[3]),
	.I3(idelay_is_target),
	.I4(next_state97_1),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[3])
);
defparam \next_idelay_pulse_cZ[3] .INIT=64'h0010000000000000;
// @225:3534
  LUT6 un1_next_pause_cnt39_6 (
	.I0(state[0]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[1]),
	.I4(next_pause_cnt21),
	.I5(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_6_sn)
);
defparam un1_next_pause_cnt39_6.INIT=64'h0002010200000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[0]  (
	.I0(state[2]),
	.I1(train_bit[0]),
	.I2(idelay_is_target),
	.I3(state[3]),
	.I4(next_state97_1),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[0])
);
defparam \next_idelay_pulse_cZ[0] .INIT=64'h0004000000000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[2]  (
	.I0(state[2]),
	.I1(state[3]),
	.I2(train_bit[2]),
	.I3(idelay_is_target),
	.I4(next_state97_1),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[2])
);
defparam \next_idelay_pulse_cZ[2] .INIT=64'h0010000000000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[1]  (
	.I0(idelay_is_target),
	.I1(train_bit[1]),
	.I2(state[3]),
	.I3(next_state97_1),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[1])
);
defparam \next_idelay_pulse_cZ[1] .INIT=64'h0000040000000000;
// @225:3537
  LUT6 next_data_loaded_1_sqmuxa_cZ (
	.I0(state[2]),
	.I1(state[3]),
	.I2(searching_stable),
	.I3(idelay_is_target),
	.I4(next_state97_1),
	.I5(pause_cnt_scalar),
	.O(next_data_loaded_1_sqmuxa)
);
defparam next_data_loaded_1_sqmuxa_cZ.INIT=64'h1000000000000000;
// @225:3534
  LUT6 \next_idelay_pulse_cZ[4]  (
	.I0(state[2]),
	.I1(state[3]),
	.I2(train_bit[4]),
	.I3(idelay_is_target),
	.I4(next_state97_1),
	.I5(pause_cnt_scalar),
	.O(next_idelay_pulse[4])
);
defparam \next_idelay_pulse_cZ[4] .INIT=64'h0010000000000000;
// @225:3537
  LUT6 next_bitslip_pulse_1_sqmuxa_1_cZ (
	.I0(state[1]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(un2_data_equal_to_pattern_ref),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_pulse_1_sqmuxa_1)
);
defparam next_bitslip_pulse_1_sqmuxa_1_cZ.INIT=64'h0000010000000000;
// @225:3776
  LUT6 \next_state_cnst_3_0_.next_following_state_2_sqmuxa  (
	.I0(find_an_eye),
	.I1(state[3]),
	.I2(state[1]),
	.I3(channel_rdy),
	.I4(find_unstable),
	.I5(N_120_3),
	.O(next_following_state_2_sqmuxa)
);
defparam \next_state_cnst_3_0_.next_following_state_2_sqmuxa .INIT=64'h0008000000000000;
// @225:3534
  LUT4 \next_state_cnst_3_0_.next_tdata_0_a2[31]  (
	.I0(data_equal_to_pattern_ref),
	.I1(data_are_stable),
	.I2(\next_state103.next_state103 ),
	.I3(next_following_state_2_sqmuxa),
	.O(next_tdata[31])
);
defparam \next_state_cnst_3_0_.next_tdata_0_a2[31] .INIT=16'h007F;
// @225:3537
  LUT6 \next_state_cnst_3_0_.next_following_state_5_sqmuxa  (
	.I0(data_equal_to_pattern_ref),
	.I1(data_are_stable),
	.I2(next_state102),
	.I3(N_119_4),
	.I4(pause_cnt_scalar),
	.I5(\next_state103.next_state103 ),
	.O(next_following_state_5_sqmuxa)
);
defparam \next_state_cnst_3_0_.next_following_state_5_sqmuxa .INIT=64'hDDFD000000F00000;
// @225:3888
  LUT5 un1_next_pause_cnt39_1_i_cZ (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(pause_cnt_scalar),
	.O(un1_next_pause_cnt39_1_i)
);
defparam un1_next_pause_cnt39_1_i_cZ.INIT=32'h00080000;
// @225:3537
  LUT6 next_idelay_cnt_sn_m3_1 (
	.I0(state[1]),
	.I1(reach_end),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(find_a_whole_eye),
	.O(next_following_state_3_sqmuxa_1_sn_1)
);
defparam next_idelay_cnt_sn_m3_1.INIT=64'h0000000A00000008;
// @225:3888
  LUT5 N_111_i_cZ (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(N_119_4),
	.O(N_111_i)
);
defparam N_111_i_cZ.INIT=32'h0AEA0EEE;
// @225:3534
  LUT6 \next_idelay_target_cZ[0]  (
	.I0(reach_end),
	.I1(current_idelay_cnt_plus_one[0]),
	.I2(state[1]),
	.I3(find_a_whole_eye),
	.I4(next_state96),
	.I5(un1_idelay_last_cry_3_O[1]),
	.O(next_idelay_target[0])
);
defparam \next_idelay_target_cZ[0] .INIT=64'hFFEFFFFF0F4F0F0F;
// @225:3534
  LUT6 \next_idelay_target_cZ[6]  (
	.I0(find_a_whole_eye),
	.I1(current_idelay_cnt_plus_one[6]),
	.I2(reach_end),
	.I3(state[1]),
	.I4(next_state96),
	.I5(un1_idelay_last_cry_3_O[7]),
	.O(next_idelay_target[6])
);
defparam \next_idelay_target_cZ[6] .INIT=64'hFE00FF0004000000;
// @225:3537
  LUT6 un1_next_find_unstable_0_sqmuxa_1_cZ (
	.I0(state[2]),
	.I1(state[3]),
	.I2(data_equal_to_pattern_ref),
	.I3(state[0]),
	.I4(data_equal_to_data_loaded),
	.I5(state[1]),
	.O(un1_next_find_unstable_0_sqmuxa_1)
);
defparam un1_next_find_unstable_0_sqmuxa_1_cZ.INIT=64'h0020002062004000;
// @225:3888
  LUT6 data_stable_cnt_408_m1 (
	.I0(state[0]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[1]),
	.I4(data_stable_cnt[51]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[51])
);
defparam data_stable_cnt_408_m1.INIT=64'hFDEF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_410_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(data_stable_cnt[53]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[53])
);
defparam data_stable_cnt_410_m1.INIT=64'hEFFD0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_409_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(data_stable_cnt[52]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[52])
);
defparam data_stable_cnt_409_m1.INIT=64'hFB00EF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_358_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[1])
);
defparam data_stable_cnt_358_m1.INIT=64'hCCC8C4CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_357_m1 (
	.I0(state[0]),
	.I1(data_stable_cnt[0]),
	.I2(state[1]),
	.I3(state[3]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[0])
);
defparam data_stable_cnt_357_m1.INIT=64'hCCC8CC4CCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_382_m1 (
	.I0(data_stable_cnt[25]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[25])
);
defparam data_stable_cnt_382_m1.INIT=64'hA8AAAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_420_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(data_stable_cnt[63]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[63])
);
defparam data_stable_cnt_420_m1.INIT=64'hFE00DF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_419_m1 (
	.I0(state[0]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(data_stable_cnt[62]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[62])
);
defparam data_stable_cnt_419_m1.INIT=64'hFE00F700FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_417_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[60]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[60])
);
defparam data_stable_cnt_417_m1.INIT=64'hCCC8C4CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_416_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(data_stable_cnt[59]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[59])
);
defparam data_stable_cnt_416_m1.INIT=64'hFBEF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_415_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[0]),
	.I3(data_stable_cnt[58]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[58])
);
defparam data_stable_cnt_415_m1.INIT=64'hFE00BF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_414_m1 (
	.I0(state[2]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(data_stable_cnt[57]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[57])
);
defparam data_stable_cnt_414_m1.INIT=64'hFBFD0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_413_m1 (
	.I0(state[0]),
	.I1(data_stable_cnt[56]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[56])
);
defparam data_stable_cnt_413_m1.INIT=64'hCCC4C8CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_412_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[55]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[55])
);
defparam data_stable_cnt_412_m1.INIT=64'hCCC8CC4CCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_411_m1 (
	.I0(data_stable_cnt[54]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[54])
);
defparam data_stable_cnt_411_m1.INIT=64'hA8AAAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_421_m1 (
	.I0(data_stable_cnt[64]),
	.I1(state[0]),
	.I2(state[1]),
	.I3(state[3]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[64])
);
defparam data_stable_cnt_421_m1.INIT=64'hAAA8AA2AAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_407_m1 (
	.I0(state[2]),
	.I1(data_stable_cnt[50]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[50])
);
defparam data_stable_cnt_407_m1.INIT=64'hC8CCCCC4CCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_406_m1 (
	.I0(state[2]),
	.I1(data_stable_cnt[49]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[49])
);
defparam data_stable_cnt_406_m1.INIT=64'hC8CCCCC4CCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_418_m1 (
	.I0(data_stable_cnt[61]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[61])
);
defparam data_stable_cnt_418_m1.INIT=64'hAA8AA8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_404_m1 (
	.I0(state[1]),
	.I1(state[0]),
	.I2(data_stable_cnt[47]),
	.I3(state[3]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[47])
);
defparam data_stable_cnt_404_m1.INIT=64'hF0E0F070F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_403_m1 (
	.I0(state[0]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(data_stable_cnt[46]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[46])
);
defparam data_stable_cnt_403_m1.INIT=64'hFD00EF00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_402_m1 (
	.I0(data_stable_cnt[45]),
	.I1(state[1]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[45])
);
defparam data_stable_cnt_402_m1.INIT=64'hAAA8AA2AAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_360_m1 (
	.I0(data_stable_cnt[3]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[3])
);
defparam data_stable_cnt_360_m1.INIT=64'hA8AAAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_359_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(data_stable_cnt[2]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[2])
);
defparam data_stable_cnt_359_m1.INIT=64'hE0F0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_399_m1 (
	.I0(state[1]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(data_stable_cnt[42]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[42])
);
defparam data_stable_cnt_399_m1.INIT=64'hFE00F700FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_405_m1 (
	.I0(state[2]),
	.I1(data_stable_cnt[48]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[48])
);
defparam data_stable_cnt_405_m1.INIT=64'hC8CCCCC4CCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_384_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(data_stable_cnt[27]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[27])
);
defparam data_stable_cnt_384_m1.INIT=64'hEF00FD00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_383_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(data_stable_cnt[26]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[26])
);
defparam data_stable_cnt_383_m1.INIT=64'hFDEF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_381_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(data_stable_cnt[24]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[24])
);
defparam data_stable_cnt_381_m1.INIT=64'hE0F0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_380_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(data_stable_cnt[23]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[23])
);
defparam data_stable_cnt_380_m1.INIT=64'hE0F0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_379_m1 (
	.I0(data_stable_cnt[22]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[22])
);
defparam data_stable_cnt_379_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_378_m1 (
	.I0(data_stable_cnt[21]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[21])
);
defparam data_stable_cnt_378_m1.INIT=64'hA8AAAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_377_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(data_stable_cnt[20]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[20])
);
defparam data_stable_cnt_377_m1.INIT=64'hEFFD0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_376_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(data_stable_cnt[19]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[19])
);
defparam data_stable_cnt_376_m1.INIT=64'hE0F0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_375_m1 (
	.I0(data_stable_cnt[18]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[18])
);
defparam data_stable_cnt_375_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_374_m1 (
	.I0(state[2]),
	.I1(data_stable_cnt[17]),
	.I2(state[0]),
	.I3(state[3]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[17])
);
defparam data_stable_cnt_374_m1.INIT=64'hCC8CCCC4CCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_373_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(data_stable_cnt[16]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[16])
);
defparam data_stable_cnt_373_m1.INIT=64'hFEDF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_372_m1 (
	.I0(state[0]),
	.I1(data_stable_cnt[15]),
	.I2(state[1]),
	.I3(state[3]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[15])
);
defparam data_stable_cnt_372_m1.INIT=64'hCCC8CC4CCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_371_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(data_stable_cnt[14]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[14])
);
defparam data_stable_cnt_371_m1.INIT=64'hF0D0E0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_370_m1 (
	.I0(state[0]),
	.I1(data_stable_cnt[13]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[13])
);
defparam data_stable_cnt_370_m1.INIT=64'hCCC4C8CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_369_m1 (
	.I0(data_stable_cnt[12]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[12])
);
defparam data_stable_cnt_369_m1.INIT=64'hAAA8A2AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_368_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(data_stable_cnt[11]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[11])
);
defparam data_stable_cnt_368_m1.INIT=64'hFD00FB00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_367_m1 (
	.I0(state[3]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(state[0]),
	.I4(data_stable_cnt[10]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[10])
);
defparam data_stable_cnt_367_m1.INIT=64'hFBEF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_366_m1 (
	.I0(state[0]),
	.I1(state[3]),
	.I2(data_stable_cnt[9]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[9])
);
defparam data_stable_cnt_366_m1.INIT=64'hF0D0E0F0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_365_m1 (
	.I0(state[0]),
	.I1(state[1]),
	.I2(state[3]),
	.I3(data_stable_cnt[8]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[8])
);
defparam data_stable_cnt_365_m1.INIT=64'hFE00F700FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_364_m1 (
	.I0(state[0]),
	.I1(state[3]),
	.I2(state[2]),
	.I3(state[1]),
	.I4(data_stable_cnt[7]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[7])
);
defparam data_stable_cnt_364_m1.INIT=64'hFDEF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_363_m1 (
	.I0(state[1]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(data_stable_cnt[6]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[6])
);
defparam data_stable_cnt_363_m1.INIT=64'hFEDF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_362_m1 (
	.I0(state[1]),
	.I1(data_stable_cnt[5]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[5])
);
defparam data_stable_cnt_362_m1.INIT=64'hCCC4C8CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_361_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(data_stable_cnt[4]),
	.I3(state[1]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[4])
);
defparam data_stable_cnt_361_m1.INIT=64'hE0F0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_400_m1 (
	.I0(state[3]),
	.I1(data_stable_cnt[43]),
	.I2(state[0]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[43])
);
defparam data_stable_cnt_400_m1.INIT=64'hCC8CC8CCCCCCCCCC;
// @225:3888
  LUT6 data_stable_cnt_386_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[1]),
	.I3(state[0]),
	.I4(data_stable_cnt[29]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[29])
);
defparam data_stable_cnt_386_m1.INIT=64'hEFFD0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_398_m1 (
	.I0(state[0]),
	.I1(state[1]),
	.I2(state[2]),
	.I3(state[3]),
	.I4(data_stable_cnt[41]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[41])
);
defparam data_stable_cnt_398_m1.INIT=64'hFFE70000FFFF0000;
// @225:3888
  LUT5 next_data_stable_cnt_1_sqmuxa_i (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(pause_cnt_scalar),
	.O(data_stable_cnt_scalar)
);
defparam next_data_stable_cnt_1_sqmuxa_i.INIT=32'hEFFDFFFF;
// @225:3888
  LUT6 data_stable_cnt_395_m1 (
	.I0(data_stable_cnt[38]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[38])
);
defparam data_stable_cnt_395_m1.INIT=64'hA8AAAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_392_m1 (
	.I0(data_stable_cnt[35]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(state[0]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[35])
);
defparam data_stable_cnt_392_m1.INIT=64'hA8AAAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_391_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(data_stable_cnt[34]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[34])
);
defparam data_stable_cnt_391_m1.INIT=64'hE0F0F0D0F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_390_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(data_stable_cnt[33]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[33])
);
defparam data_stable_cnt_390_m1.INIT=64'hFD00FB00FF00FF00;
// @225:3888
  LUT6 data_stable_cnt_389_m1 (
	.I0(state[3]),
	.I1(state[0]),
	.I2(state[2]),
	.I3(state[1]),
	.I4(data_stable_cnt[32]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[32])
);
defparam data_stable_cnt_389_m1.INIT=64'hFBEF0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_387_m1 (
	.I0(data_stable_cnt[30]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[30])
);
defparam data_stable_cnt_387_m1.INIT=64'hAAA2A8AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_396_m1 (
	.I0(state[0]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(data_stable_cnt[39]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[39])
);
defparam data_stable_cnt_396_m1.INIT=64'hFDFB0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_388_m1 (
	.I0(state[0]),
	.I1(state[1]),
	.I2(data_stable_cnt[31]),
	.I3(state[3]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[31])
);
defparam data_stable_cnt_388_m1.INIT=64'hF0E0F070F0F0F0F0;
// @225:3888
  LUT6 data_stable_cnt_393_m1 (
	.I0(data_stable_cnt[36]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[36])
);
defparam data_stable_cnt_393_m1.INIT=64'hA8AAAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_401_m1 (
	.I0(state[2]),
	.I1(state[3]),
	.I2(state[0]),
	.I3(state[1]),
	.I4(data_stable_cnt[44]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[44])
);
defparam data_stable_cnt_401_m1.INIT=64'hEFFD0000FFFF0000;
// @225:3888
  LUT6 data_stable_cnt_397_m1 (
	.I0(data_stable_cnt[40]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[1]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[40])
);
defparam data_stable_cnt_397_m1.INIT=64'hAAA8A2AAAAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_394_m1 (
	.I0(data_stable_cnt[37]),
	.I1(state[2]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[37])
);
defparam data_stable_cnt_394_m1.INIT=64'hA8AAAAA2AAAAAAAA;
// @225:3888
  LUT6 data_stable_cnt_385_m1 (
	.I0(state[0]),
	.I1(state[3]),
	.I2(data_stable_cnt[28]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(data_stable_cnt_qxu[28])
);
defparam data_stable_cnt_385_m1.INIT=64'hF0D0E0F0F0F0F0F0;
// @225:3537
  LUT6 next_searching_stable_7_f0 (
	.I0(searching_stable),
	.I1(data_are_stable),
	.I2(data_equal_to_pattern_ref),
	.I3(next_state95),
	.I4(next_find_an_eye_0_sqmuxa),
	.I5(next_state100),
	.O(next_searching_stable_7)
);
defparam next_searching_stable_7_f0.INIT=64'h7F7F7F2AFFFFFFAA;
// @225:3537
  LUT5 next_idelay_cnt_sn_m2 (
	.I0(state[3]),
	.I1(state[0]),
	.I2(state[2]),
	.I3(state[1]),
	.I4(pause_cnt_scalar),
	.O(next_bitslip_reset_1_sqmuxa)
);
defparam next_idelay_cnt_sn_m2.INIT=32'h00040000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[4]  (
	.I0(state[2]),
	.I1(state[3]),
	.I2(train_bit[4]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[4])
);
defparam \next_bitslip_reset_cZ[4] .INIT=64'h0000100000000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[3]  (
	.I0(train_bit[3]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(state[2]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[3])
);
defparam \next_bitslip_reset_cZ[3] .INIT=64'h0000000800000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[2]  (
	.I0(state[2]),
	.I1(state[3]),
	.I2(train_bit[2]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[2])
);
defparam \next_bitslip_reset_cZ[2] .INIT=64'h0000100000000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[0]  (
	.I0(state[1]),
	.I1(train_bit[0]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[0])
);
defparam \next_bitslip_reset_cZ[0] .INIT=64'h0000040000000000;
// @225:3534
  LUT6 \next_bitslip_reset_cZ[1]  (
	.I0(state[2]),
	.I1(train_bit[1]),
	.I2(state[3]),
	.I3(state[0]),
	.I4(state[1]),
	.I5(pause_cnt_scalar),
	.O(next_bitslip_reset[1])
);
defparam \next_bitslip_reset_cZ[1] .INIT=64'h0000040000000000;
// @225:3888
  LUT6 reach_end_e (
	.I0(current_idelay_cnt_plus_one[8]),
	.I1(reach_end),
	.I2(find_a_whole_eye),
	.I3(next_state95),
	.I4(pause_cnt_scalar),
	.I5(next_state96),
	.O(reach_end_0)
);
defparam reach_end_e.INIT=64'h00CECCCC00CCCCCC;
// @225:3888
  FDCE \pause_cnt_Z[15]  (
	.Q(pause_cnt[15]),
	.D(pause_cnt_s[15]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[14]  (
	.Q(pause_cnt[14]),
	.D(pause_cnt_s[14]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[13]  (
	.Q(pause_cnt[13]),
	.D(pause_cnt_s[13]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[12]  (
	.Q(pause_cnt[12]),
	.D(pause_cnt_s[12]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[11]  (
	.Q(pause_cnt[11]),
	.D(pause_cnt_s[11]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[10]  (
	.Q(pause_cnt[10]),
	.D(pause_cnt_s[10]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[9]  (
	.Q(pause_cnt[9]),
	.D(pause_cnt_s[9]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[8]  (
	.Q(pause_cnt[8]),
	.D(pause_cnt_s[8]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[7]  (
	.Q(pause_cnt[7]),
	.D(pause_cnt_s[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[6]  (
	.Q(pause_cnt[6]),
	.D(pause_cnt_s[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[5]  (
	.Q(pause_cnt[5]),
	.D(pause_cnt_s[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[4]  (
	.Q(pause_cnt[4]),
	.D(pause_cnt_s[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[3]  (
	.Q(pause_cnt[3]),
	.D(pause_cnt_s[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[2]  (
	.Q(pause_cnt[2]),
	.D(pause_cnt_s[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[1]  (
	.Q(pause_cnt[1]),
	.D(pause_cnt_s[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \pause_cnt_Z[0]  (
	.Q(pause_cnt[0]),
	.D(pause_cnt_s[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[64]  (
	.Q(data_stable_cnt[64]),
	.D(data_stable_cnt_s[64]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[63]  (
	.Q(data_stable_cnt[63]),
	.D(data_stable_cnt_s[63]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[62]  (
	.Q(data_stable_cnt[62]),
	.D(data_stable_cnt_s[62]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[61]  (
	.Q(data_stable_cnt[61]),
	.D(data_stable_cnt_s[61]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[60]  (
	.Q(data_stable_cnt[60]),
	.D(data_stable_cnt_s[60]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[59]  (
	.Q(data_stable_cnt[59]),
	.D(data_stable_cnt_s[59]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[58]  (
	.Q(data_stable_cnt[58]),
	.D(data_stable_cnt_s[58]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[57]  (
	.Q(data_stable_cnt[57]),
	.D(data_stable_cnt_s[57]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[56]  (
	.Q(data_stable_cnt[56]),
	.D(data_stable_cnt_s[56]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[55]  (
	.Q(data_stable_cnt[55]),
	.D(data_stable_cnt_s[55]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[54]  (
	.Q(data_stable_cnt[54]),
	.D(data_stable_cnt_s[54]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[53]  (
	.Q(data_stable_cnt[53]),
	.D(data_stable_cnt_s[53]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[52]  (
	.Q(data_stable_cnt[52]),
	.D(data_stable_cnt_s[52]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[51]  (
	.Q(data_stable_cnt[51]),
	.D(data_stable_cnt_s[51]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[50]  (
	.Q(data_stable_cnt[50]),
	.D(data_stable_cnt_s[50]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[49]  (
	.Q(data_stable_cnt[49]),
	.D(data_stable_cnt_s[49]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[48]  (
	.Q(data_stable_cnt[48]),
	.D(data_stable_cnt_s[48]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[47]  (
	.Q(data_stable_cnt[47]),
	.D(data_stable_cnt_s[47]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[46]  (
	.Q(data_stable_cnt[46]),
	.D(data_stable_cnt_s[46]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[45]  (
	.Q(data_stable_cnt[45]),
	.D(data_stable_cnt_s[45]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[44]  (
	.Q(data_stable_cnt[44]),
	.D(data_stable_cnt_s[44]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[43]  (
	.Q(data_stable_cnt[43]),
	.D(data_stable_cnt_s[43]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[42]  (
	.Q(data_stable_cnt[42]),
	.D(data_stable_cnt_s[42]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[41]  (
	.Q(data_stable_cnt[41]),
	.D(data_stable_cnt_s[41]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[40]  (
	.Q(data_stable_cnt[40]),
	.D(data_stable_cnt_s[40]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[39]  (
	.Q(data_stable_cnt[39]),
	.D(data_stable_cnt_s[39]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[38]  (
	.Q(data_stable_cnt[38]),
	.D(data_stable_cnt_s[38]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[37]  (
	.Q(data_stable_cnt[37]),
	.D(data_stable_cnt_s[37]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[36]  (
	.Q(data_stable_cnt[36]),
	.D(data_stable_cnt_s[36]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[35]  (
	.Q(data_stable_cnt[35]),
	.D(data_stable_cnt_s[35]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[34]  (
	.Q(data_stable_cnt[34]),
	.D(data_stable_cnt_s[34]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[33]  (
	.Q(data_stable_cnt[33]),
	.D(data_stable_cnt_s[33]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[32]  (
	.Q(data_stable_cnt[32]),
	.D(data_stable_cnt_s[32]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[31]  (
	.Q(data_stable_cnt[31]),
	.D(data_stable_cnt_s[31]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[30]  (
	.Q(data_stable_cnt[30]),
	.D(data_stable_cnt_s[30]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[29]  (
	.Q(data_stable_cnt[29]),
	.D(data_stable_cnt_s[29]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[28]  (
	.Q(data_stable_cnt[28]),
	.D(data_stable_cnt_s[28]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[27]  (
	.Q(data_stable_cnt[27]),
	.D(data_stable_cnt_s[27]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[26]  (
	.Q(data_stable_cnt[26]),
	.D(data_stable_cnt_s[26]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[25]  (
	.Q(data_stable_cnt[25]),
	.D(data_stable_cnt_s[25]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[24]  (
	.Q(data_stable_cnt[24]),
	.D(data_stable_cnt_s[24]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[23]  (
	.Q(data_stable_cnt[23]),
	.D(data_stable_cnt_s[23]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[22]  (
	.Q(data_stable_cnt[22]),
	.D(data_stable_cnt_s[22]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[21]  (
	.Q(data_stable_cnt[21]),
	.D(data_stable_cnt_s[21]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[20]  (
	.Q(data_stable_cnt[20]),
	.D(data_stable_cnt_s[20]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[19]  (
	.Q(data_stable_cnt[19]),
	.D(data_stable_cnt_s[19]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[18]  (
	.Q(data_stable_cnt[18]),
	.D(data_stable_cnt_s[18]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[17]  (
	.Q(data_stable_cnt[17]),
	.D(data_stable_cnt_s[17]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[16]  (
	.Q(data_stable_cnt[16]),
	.D(data_stable_cnt_s[16]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[15]  (
	.Q(data_stable_cnt[15]),
	.D(data_stable_cnt_s[15]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[14]  (
	.Q(data_stable_cnt[14]),
	.D(data_stable_cnt_s[14]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[13]  (
	.Q(data_stable_cnt[13]),
	.D(data_stable_cnt_s[13]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[12]  (
	.Q(data_stable_cnt[12]),
	.D(data_stable_cnt_s[12]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[11]  (
	.Q(data_stable_cnt[11]),
	.D(data_stable_cnt_s[11]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[10]  (
	.Q(data_stable_cnt[10]),
	.D(data_stable_cnt_s[10]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[9]  (
	.Q(data_stable_cnt[9]),
	.D(data_stable_cnt_s[9]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[8]  (
	.Q(data_stable_cnt[8]),
	.D(data_stable_cnt_s[8]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[7]  (
	.Q(data_stable_cnt[7]),
	.D(data_stable_cnt_s[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[6]  (
	.Q(data_stable_cnt[6]),
	.D(data_stable_cnt_s[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[5]  (
	.Q(data_stable_cnt[5]),
	.D(data_stable_cnt_s[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[4]  (
	.Q(data_stable_cnt[4]),
	.D(data_stable_cnt_s[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[3]  (
	.Q(data_stable_cnt[3]),
	.D(data_stable_cnt_s[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[2]  (
	.Q(data_stable_cnt[2]),
	.D(data_stable_cnt_s[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[1]  (
	.Q(data_stable_cnt[1]),
	.D(data_stable_cnt_s[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:3888
  FDCE \data_stable_cnt_Z[0]  (
	.Q(data_stable_cnt[0]),
	.D(data_stable_cnt_s[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(data_stable_cnte)
);
// @225:4002
  FDC tdatardy_out_Z (
	.Q(tdatardy_out),
	.D(tdatardy),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC train_word_Z (
	.Q(train_word_out[0]),
	.D(train_word_start),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3334
  FDC req_done_local_Z (
	.Q(req_done_local),
	.D(req_done_ff2_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3469
  FD idelay_is_target_Z (
	.Q(idelay_is_target),
	.D(idelay_is_target_2),
	.C(rxclkdiv4)
);
// @225:3492
  FD all_channels_word_Z (
	.Q(all_channels_word),
	.D(all_channels_word_2),
	.C(rxclkdiv4)
);
// @225:3492
  FD all_channels_rdy_Z (
	.Q(all_channels_rdy),
	.D(all_channels_rdy_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD data_equal_to_pattern_ref_Z (
	.Q(data_equal_to_pattern_ref),
	.D(data_equal_to_pattern_ref_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD data_equal_to_data_loaded_Z (
	.Q(data_equal_to_data_loaded),
	.D(data_equal_to_data_loaded_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD eye_too_small_Z (
	.Q(eye_too_small),
	.D(eye_too_small_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD eye_save_current_Z (
	.Q(eye_save_current),
	.D(eye_save_current_2),
	.C(rxclkdiv4)
);
// @225:3469
  FD eye_current_too_small_Z (
	.Q(eye_current_too_small),
	.D(eye_current_too_small_2),
	.C(rxclkdiv4)
);
// @225:3385
  FDP \PAUSE_CNT_FIRST_Z[8]  (
	.Q(PAUSE_CNT_FIRST[8]),
	.D(SIMULATION_i),
	.C(rxclkdiv4),
	.PRE(train_latched_i)
);
// @225:3385
  FDC \PAUSE_CNT_FIRST_Z[5]  (
	.Q(PAUSE_CNT_FIRST[5]),
	.D(SIMULATION),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE \idelay_target_Z[0]  (
	.Q(idelay_target[0]),
	.D(next_idelay_target[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_sn)
);
// @225:3888
  FDC \bitslip_pulse_Z[1]  (
	.Q(bitslip_pulse_out[1]),
	.D(next_bitslip_pulse[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[0]  (
	.Q(bitslip_pulse_out[0]),
	.D(next_bitslip_pulse[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_tried_Z[2]  (
	.Q(bitslip_tried[2]),
	.D(next_bitslip_tried[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_tried_Z[1]  (
	.Q(bitslip_tried[1]),
	.D(next_bitslip_tried[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_tried_Z[0]  (
	.Q(bitslip_tried[0]),
	.D(next_bitslip_tried[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_cnt_Z[2]  (
	.Q(bitslip_cnt[2]),
	.D(next_bitslip_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_cnt_Z[1]  (
	.Q(bitslip_cnt[1]),
	.D(next_bitslip_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_cnt_Z[0]  (
	.Q(bitslip_cnt[0]),
	.D(next_bitslip_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE \idelay_target_Z[7]  (
	.Q(idelay_target[7]),
	.D(next_idelay_target[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_sn)
);
// @225:3888
  FDCE \idelay_target_Z[6]  (
	.Q(idelay_target[6]),
	.D(next_idelay_target[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_sn)
);
// @225:3888
  FDCE \idelay_target_Z[5]  (
	.Q(idelay_target[5]),
	.D(next_idelay_target[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_sn)
);
// @225:3888
  FDCE \idelay_target_Z[4]  (
	.Q(idelay_target[4]),
	.D(next_idelay_target[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_sn)
);
// @225:3888
  FDCE \idelay_target_Z[3]  (
	.Q(idelay_target[3]),
	.D(next_idelay_target[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_sn)
);
// @225:3888
  FDCE \idelay_target_Z[2]  (
	.Q(idelay_target[2]),
	.D(next_idelay_target[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_sn)
);
// @225:3888
  FDCE \idelay_target_Z[1]  (
	.Q(idelay_target[1]),
	.D(next_idelay_target[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_6_sn)
);
// @225:3971
  FDC \idelay_cnt_out_Z[2]  (
	.Q(idelay_cnt_out[2]),
	.D(next_idelay_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[1]  (
	.Q(idelay_cnt_out[1]),
	.D(next_idelay_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[0]  (
	.Q(idelay_cnt_out[0]),
	.D(next_idelay_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[7]  (
	.Q(idelay_cnt[7]),
	.D(next_idelay_cnt[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[6]  (
	.Q(idelay_cnt[6]),
	.D(next_idelay_cnt[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[5]  (
	.Q(idelay_cnt[5]),
	.D(next_idelay_cnt[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[4]  (
	.Q(idelay_cnt[4]),
	.D(next_idelay_cnt[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[3]  (
	.Q(idelay_cnt[3]),
	.D(next_idelay_cnt[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[2]  (
	.Q(idelay_cnt[2]),
	.D(next_idelay_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[1]  (
	.Q(idelay_cnt[1]),
	.D(next_idelay_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_cnt_Z[0]  (
	.Q(idelay_cnt[0]),
	.D(next_idelay_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[4]  (
	.Q(bitslip_pulse_out[4]),
	.D(next_bitslip_pulse[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[3]  (
	.Q(bitslip_pulse_out[3]),
	.D(next_bitslip_pulse[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_pulse_Z[2]  (
	.Q(bitslip_pulse_out[2]),
	.D(next_bitslip_pulse[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[4]  (
	.Q(idelay_pulse_out[4]),
	.D(next_idelay_pulse[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[3]  (
	.Q(idelay_pulse_out[3]),
	.D(next_idelay_pulse[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[2]  (
	.Q(idelay_pulse_out[2]),
	.D(next_idelay_pulse[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[1]  (
	.Q(idelay_pulse_out[1]),
	.D(next_idelay_pulse[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_pulse_Z[0]  (
	.Q(idelay_pulse_out[0]),
	.D(next_idelay_pulse[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[4]  (
	.Q(bitslip_reset_out[4]),
	.D(next_bitslip_reset[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[3]  (
	.Q(bitslip_reset_out[3]),
	.D(next_bitslip_reset[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[2]  (
	.Q(bitslip_reset_out[2]),
	.D(next_bitslip_reset[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[1]  (
	.Q(bitslip_reset_out[1]),
	.D(next_bitslip_reset[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \bitslip_reset_Z[0]  (
	.Q(bitslip_reset_out[0]),
	.D(next_bitslip_reset[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[7]  (
	.Q(idelay_cnt_out[7]),
	.D(next_idelay_cnt[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[6]  (
	.Q(idelay_cnt_out[6]),
	.D(next_idelay_cnt[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[5]  (
	.Q(idelay_cnt_out[5]),
	.D(next_idelay_cnt[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[4]  (
	.Q(idelay_cnt_out[4]),
	.D(next_idelay_cnt[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3971
  FDC \idelay_cnt_out_Z[3]  (
	.Q(idelay_cnt_out[3]),
	.D(next_idelay_cnt[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3469
  FD \current_idelay_cnt_Z[0]  (
	.Q(current_idelay_cnt[0]),
	.D(current_idelay_cnt_2[0]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[8]  (
	.Q(current_idelay_cnt_plus_one[8]),
	.D(current_idelay_cnt_plus_one_1[8]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[7]  (
	.Q(current_idelay_cnt_plus_one[7]),
	.D(current_idelay_cnt_plus_one_1[7]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[6]  (
	.Q(current_idelay_cnt_plus_one[6]),
	.D(current_idelay_cnt_plus_one_1[6]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[5]  (
	.Q(current_idelay_cnt_plus_one[5]),
	.D(current_idelay_cnt_plus_one_1[5]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[4]  (
	.Q(current_idelay_cnt_plus_one[4]),
	.D(current_idelay_cnt_plus_one_1[4]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[3]  (
	.Q(current_idelay_cnt_plus_one[3]),
	.D(current_idelay_cnt_plus_one_1[3]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[2]  (
	.Q(current_idelay_cnt_plus_one[2]),
	.D(current_idelay_cnt_plus_one_1[2]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[1]  (
	.Q(current_idelay_cnt_plus_one[1]),
	.D(current_idelay_cnt_plus_one_1[1]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_plus_one_Z[0]  (
	.Q(current_idelay_cnt_plus_one[0]),
	.D(current_idelay_cnt_i[0]),
	.C(rxclkdiv4)
);
// @225:3888
  FDC \idelay_reset_Z[4]  (
	.Q(idelay_reset_out[4]),
	.D(next_idelay_reset[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_reset_Z[3]  (
	.Q(idelay_reset_out[3]),
	.D(next_idelay_reset[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_reset_Z[2]  (
	.Q(idelay_reset_out[2]),
	.D(next_idelay_reset[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_reset_Z[1]  (
	.Q(idelay_reset_out[1]),
	.D(next_idelay_reset[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \idelay_reset_Z[0]  (
	.Q(idelay_reset_out[0]),
	.D(next_idelay_reset[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3469
  FD \data_Z[7]  (
	.Q(data[7]),
	.D(data_in_wire[7]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[6]  (
	.Q(data[6]),
	.D(data_in_wire[6]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[5]  (
	.Q(data[5]),
	.D(data_in_wire[5]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[4]  (
	.Q(data[4]),
	.D(data_in_wire[4]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[3]  (
	.Q(data[3]),
	.D(data_in_wire[3]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[2]  (
	.Q(data[2]),
	.D(data_in_wire[2]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[1]  (
	.Q(data[1]),
	.D(data_in_wire[1]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \data_Z[0]  (
	.Q(data[0]),
	.D(data_in_wire[0]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[7]  (
	.Q(current_idelay_cnt[7]),
	.D(current_idelay_cnt_2[7]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[6]  (
	.Q(current_idelay_cnt[6]),
	.D(current_idelay_cnt_2[6]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[5]  (
	.Q(current_idelay_cnt[5]),
	.D(current_idelay_cnt_2[5]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[4]  (
	.Q(current_idelay_cnt[4]),
	.D(current_idelay_cnt_2[4]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[3]  (
	.Q(current_idelay_cnt[3]),
	.D(current_idelay_cnt_2[3]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[2]  (
	.Q(current_idelay_cnt[2]),
	.D(current_idelay_cnt_2[2]),
	.C(rxclkdiv4)
);
// @225:3469
  FD \current_idelay_cnt_Z[1]  (
	.Q(current_idelay_cnt[1]),
	.D(current_idelay_cnt_2[1]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[4]  (
	.Q(channel_rdy_local[4]),
	.D(channel_rdy_in[4]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[3]  (
	.Q(channel_rdy_local[3]),
	.D(channel_rdy_in[3]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[2]  (
	.Q(channel_rdy_local[2]),
	.D(channel_rdy_in[2]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[1]  (
	.Q(channel_rdy_local[1]),
	.D(channel_rdy_in[1]),
	.C(rxclkdiv4)
);
// @225:3492
  FD \channel_rdy_local_Z[0]  (
	.Q(channel_rdy_local[0]),
	.D(channel_rdy_in[0]),
	.C(rxclkdiv4)
);
// @225:3994
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(train_done),
	.C(rxclkdiv4)
);
// @225:3994
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(train_word_out[0]),
	.C(rxclkdiv4)
);
// @225:3994
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_error),
	.C(rxclkdiv4)
);
// @225:3888
  FDCE channel_rdy_Z (
	.Q(channel_rdy),
	.D(next_channel_rdy_3),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \eye_size_minimum_Z[1]  (
	.Q(eye_too_small_2_0),
	.D(VCC),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[7]  (
	.Q(data_loaded[7]),
	.D(data[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[6]  (
	.Q(data_loaded[6]),
	.D(data[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[5]  (
	.Q(data_loaded[5]),
	.D(data[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[4]  (
	.Q(data_loaded[4]),
	.D(data[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[3]  (
	.Q(data_loaded[3]),
	.D(data[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[2]  (
	.Q(data_loaded[2]),
	.D(data[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[1]  (
	.Q(data_loaded[1]),
	.D(data[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \data_loaded_Z[0]  (
	.Q(data_loaded[0]),
	.D(data[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_data_loaded_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[7]  (
	.Q(idelay_init[7]),
	.D(current_idelay_cnt[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[6]  (
	.Q(idelay_init[6]),
	.D(current_idelay_cnt[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[5]  (
	.Q(idelay_init[5]),
	.D(current_idelay_cnt[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[4]  (
	.Q(idelay_init[4]),
	.D(current_idelay_cnt[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[3]  (
	.Q(idelay_init[3]),
	.D(current_idelay_cnt[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[2]  (
	.Q(idelay_init[2]),
	.D(current_idelay_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[1]  (
	.Q(idelay_init[1]),
	.D(current_idelay_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_init_Z[0]  (
	.Q(idelay_init[0]),
	.D(current_idelay_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_bitslip_reset_1_sqmuxa)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[7]  (
	.Q(idelay_current_eye_first[7]),
	.D(next_idelay_current_eye_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[6]  (
	.Q(idelay_current_eye_first[6]),
	.D(next_idelay_current_eye_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[5]  (
	.Q(idelay_current_eye_first[5]),
	.D(next_idelay_current_eye_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[4]  (
	.Q(idelay_current_eye_first[4]),
	.D(next_idelay_current_eye_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[3]  (
	.Q(idelay_current_eye_first[3]),
	.D(next_idelay_current_eye_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[2]  (
	.Q(idelay_current_eye_first[2]),
	.D(next_idelay_current_eye_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[1]  (
	.Q(idelay_current_eye_first[1]),
	.D(next_idelay_current_eye_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_first_Z[0]  (
	.Q(idelay_current_eye_first[0]),
	.D(next_idelay_current_eye_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_7_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[7]  (
	.Q(idelay_current_eye_last[7]),
	.D(next_idelay_current_eye_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[6]  (
	.Q(idelay_current_eye_last[6]),
	.D(next_idelay_current_eye_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[5]  (
	.Q(idelay_current_eye_last[5]),
	.D(next_idelay_current_eye_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[4]  (
	.Q(idelay_current_eye_last[4]),
	.D(next_idelay_current_eye_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[3]  (
	.Q(idelay_current_eye_last[3]),
	.D(next_idelay_current_eye_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[2]  (
	.Q(idelay_current_eye_last[2]),
	.D(next_idelay_current_eye_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[1]  (
	.Q(idelay_current_eye_last[1]),
	.D(next_idelay_current_eye_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_i)
);
// @225:3888
  FDCE \idelay_current_eye_last_Z[0]  (
	.Q(idelay_current_eye_last[0]),
	.D(next_idelay_current_eye_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_5_i)
);
// @225:3888
  FDCE \idelay_first_Z[7]  (
	.Q(idelay_first[7]),
	.D(next_idelay_first[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_first_Z[6]  (
	.Q(idelay_first[6]),
	.D(next_idelay_first[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_first_Z[5]  (
	.Q(idelay_first[5]),
	.D(next_idelay_first[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_first_Z[4]  (
	.Q(idelay_first[4]),
	.D(next_idelay_first[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_first_Z[3]  (
	.Q(idelay_first[3]),
	.D(next_idelay_first[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_first_Z[2]  (
	.Q(idelay_first[2]),
	.D(next_idelay_first[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_first_Z[1]  (
	.Q(idelay_first[1]),
	.D(next_idelay_first[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_first_Z[0]  (
	.Q(idelay_first[0]),
	.D(next_idelay_first[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_last_Z[7]  (
	.Q(idelay_last[7]),
	.D(next_idelay_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_last_Z[6]  (
	.Q(idelay_last[6]),
	.D(next_idelay_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_last_Z[5]  (
	.Q(idelay_last[5]),
	.D(next_idelay_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_last_Z[4]  (
	.Q(idelay_last[4]),
	.D(next_idelay_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_last_Z[3]  (
	.Q(idelay_last[3]),
	.D(next_idelay_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_last_Z[2]  (
	.Q(idelay_last[2]),
	.D(next_idelay_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_last_Z[1]  (
	.Q(idelay_last[1]),
	.D(next_idelay_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDCE \idelay_last_Z[0]  (
	.Q(idelay_last[0]),
	.D(next_idelay_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_4_i)
);
// @225:3888
  FDC train_word_start_Z (
	.Q(train_word_start),
	.D(train_word_start_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC find_unstable_Z (
	.Q(find_unstable),
	.D(find_unstable_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE \tdata_Z[47]  (
	.Q(tdata_out[47]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[46]  (
	.Q(tdata_out[46]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[45]  (
	.Q(tdata_out[45]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[44]  (
	.Q(tdata_out[44]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[43]  (
	.Q(tdata_out[43]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[42]  (
	.Q(tdata_out[42]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[41]  (
	.Q(tdata_out[41]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[40]  (
	.Q(tdata_out[40]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[39]  (
	.Q(tdata_out[39]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[38]  (
	.Q(tdata_out[38]),
	.D(CO1_2_i_0_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[37]  (
	.Q(tdata_out[37]),
	.D(CO1_2_i_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[36]  (
	.Q(tdata_out[36]),
	.D(CO1_2_i_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[35]  (
	.Q(tdata_out[35]),
	.D(CO0_2_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[34]  (
	.Q(tdata_out[34]),
	.D(N_46),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[33]  (
	.Q(tdata_out[33]),
	.D(N_40),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[32]  (
	.Q(tdata_out[32]),
	.D(CO0_3),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[31]  (
	.Q(tdata_out[31]),
	.D(next_tdata[31]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[30]  (
	.Q(tdata_out[30]),
	.D(next_following_state_2_sqmuxa),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[29]  (
	.Q(tdata_out[29]),
	.D(N_133_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[28]  (
	.Q(tdata_out[28]),
	.D(next_tdata[28]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[27]  (
	.Q(tdata_out[27]),
	.D(GND),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[26]  (
	.Q(tdata_out[26]),
	.D(bitslip_cnt[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[25]  (
	.Q(tdata_out[25]),
	.D(bitslip_cnt[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[24]  (
	.Q(tdata_out[24]),
	.D(bitslip_cnt[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[23]  (
	.Q(tdata_out[23]),
	.D(idelay_first[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[22]  (
	.Q(tdata_out[22]),
	.D(idelay_first[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[21]  (
	.Q(tdata_out[21]),
	.D(idelay_first[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[20]  (
	.Q(tdata_out[20]),
	.D(idelay_first[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[19]  (
	.Q(tdata_out[19]),
	.D(idelay_first[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[18]  (
	.Q(tdata_out[18]),
	.D(idelay_first[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[17]  (
	.Q(tdata_out[17]),
	.D(idelay_first[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[16]  (
	.Q(tdata_out[16]),
	.D(idelay_first[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[15]  (
	.Q(tdata_out[15]),
	.D(idelay_last[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[14]  (
	.Q(tdata_out[14]),
	.D(idelay_last[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[13]  (
	.Q(tdata_out[13]),
	.D(idelay_last[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[12]  (
	.Q(tdata_out[12]),
	.D(idelay_last[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[11]  (
	.Q(tdata_out[11]),
	.D(idelay_last[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[10]  (
	.Q(tdata_out[10]),
	.D(idelay_last[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[9]  (
	.Q(tdata_out[9]),
	.D(idelay_last[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[8]  (
	.Q(tdata_out[8]),
	.D(idelay_last[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[7]  (
	.Q(tdata_out[7]),
	.D(idelay_init[7]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[6]  (
	.Q(tdata_out[6]),
	.D(idelay_init[6]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[5]  (
	.Q(tdata_out[5]),
	.D(idelay_init[5]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[4]  (
	.Q(tdata_out[4]),
	.D(idelay_init[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[3]  (
	.Q(tdata_out[3]),
	.D(idelay_init[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[2]  (
	.Q(tdata_out[2]),
	.D(idelay_init[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[1]  (
	.Q(tdata_out[1]),
	.D(idelay_init[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDCE \tdata_Z[0]  (
	.Q(tdata_out[0]),
	.D(idelay_init[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(next_following_state_5_sqmuxa)
);
// @225:3888
  FDC find_a_whole_eye_Z (
	.Q(find_a_whole_eye),
	.D(find_a_whole_eye_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC find_an_eye_Z (
	.Q(find_an_eye),
	.D(find_an_eye_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC reach_end_Z (
	.Q(reach_end),
	.D(reach_end_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE tdatardy_Z (
	.Q(tdatardy),
	.D(next_tdatardy_5),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDCE \train_bit_Z[4]  (
	.Q(train_bit[4]),
	.D(next_train_bit[4]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_i)
);
// @225:3888
  FDCE \train_bit_Z[3]  (
	.Q(train_bit[3]),
	.D(next_train_bit_3[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_i)
);
// @225:3888
  FDCE \train_bit_Z[2]  (
	.Q(train_bit[2]),
	.D(next_train_bit[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_i)
);
// @225:3888
  FDCE \train_bit_Z[1]  (
	.Q(train_bit[1]),
	.D(next_train_bit[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_i)
);
// @225:3888
  FDCE \train_bit_Z[0]  (
	.Q(train_bit[0]),
	.D(next_train_bit[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_i)
);
// @225:3888
  FDCE searching_stable_Z (
	.Q(searching_stable),
	.D(next_searching_stable_7),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDCE \following_state_Z[3]  (
	.Q(following_state[3]),
	.D(next_following_state_i[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDCE \following_state_Z[2]  (
	.Q(following_state[2]),
	.D(next_following_state[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDCE \following_state_Z[1]  (
	.Q(following_state[1]),
	.D(N_111_i),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDCE \following_state_Z[0]  (
	.Q(following_state[0]),
	.D(next_following_state[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(un1_next_pause_cnt39_12_i)
);
// @225:3888
  FDC data_are_stable_Z (
	.Q(data_are_stable),
	.D(data_are_stable_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDCE \state_Z[3]  (
	.Q(state[3]),
	.D(next_state_24[3]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDCE \state_Z[2]  (
	.Q(state[2]),
	.D(next_state_24[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i),
	.CE(pause_cnt_scalar)
);
// @225:3888
  FDC \state_Z[1]  (
	.Q(state[1]),
	.D(state_scalar),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \state_Z[0]  (
	.Q(state[0]),
	.D(state_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3485
  LUT4 idelay_is_target_2_0_I_24_cZ (
	.I0(current_idelay_cnt[6]),
	.I1(idelay_target[6]),
	.I2(current_idelay_cnt[7]),
	.I3(idelay_target[7]),
	.O(idelay_is_target_2_0_I_24)
);
defparam idelay_is_target_2_0_I_24_cZ.INIT=16'h9009;
// @225:3462
  LUT4 un1_idelay_last_1_ac0_1_cZ (
	.I0(idelay_last[1]),
	.I1(idelay_first[1]),
	.I2(idelay_first[0]),
	.I3(idelay_last[0]),
	.O(un1_idelay_last_1_ac0_1)
);
defparam un1_idelay_last_1_ac0_1_cZ.INIT=16'h0600;
// @225:3463
  LUT4 un1_idelay_current_eye_last_ac0_1_cZ (
	.I0(idelay_current_eye_first[0]),
	.I1(idelay_current_eye_last[1]),
	.I2(idelay_current_eye_last[0]),
	.I3(idelay_current_eye_first[1]),
	.O(un1_idelay_current_eye_last_ac0_1)
);
defparam un1_idelay_current_eye_last_ac0_1_cZ.INIT=16'h1040;
  LUT4 \pause_cnt_s_sf_cZ[8]  (
	.I0(pause_cnt[8]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(next_state93),
	.I3(pause_cnt_scalar),
	.O(pause_cnt_s_sf[8])
);
defparam \pause_cnt_s_sf_cZ[8] .INIT=16'h3F55;
  LUT4 \pause_cnt_s_sf_cZ[5]  (
	.I0(PAUSE_CNT_FIRST[5]),
	.I1(pause_cnt[5]),
	.I2(next_state93),
	.I3(pause_cnt_scalar),
	.O(pause_cnt_s_sf[5])
);
defparam \pause_cnt_s_sf_cZ[5] .INIT=16'h5F33;
  LUT4 \pause_cnt_s_sf_cZ[4]  (
	.I0(pause_cnt[4]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(pause_cnt_scalar),
	.I3(un1_next_state94_2),
	.O(pause_cnt_s_sf[4])
);
defparam \pause_cnt_s_sf_cZ[4] .INIT=16'h35F5;
  LUT3 \pause_cnt_s_sf_cZ[3]  (
	.I0(pause_cnt[3]),
	.I1(pause_cnt_scalar),
	.I2(un1_next_state94_2),
	.O(pause_cnt_s_sf[3])
);
defparam \pause_cnt_s_sf_cZ[3] .INIT=8'h1D;
  LUT4 \pause_cnt_s_sf_cZ[2]  (
	.I0(pause_cnt[2]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(un1_next_state94_2),
	.I3(pause_cnt_scalar),
	.O(pause_cnt_s_sf[2])
);
defparam \pause_cnt_s_sf_cZ[2] .INIT=16'h3F55;
  LUT4 \pause_cnt_s_sf_cZ[0]  (
	.I0(pause_cnt[0]),
	.I1(PAUSE_CNT_FIRST[8]),
	.I2(pause_cnt_scalar),
	.I3(un1_next_state94_2),
	.O(pause_cnt_s_sf[0])
);
defparam \pause_cnt_s_sf_cZ[0] .INIT=16'h35F5;
// @225:3457
  LUT2 un1_idelay_last_axb_7_cZ (
	.I0(idelay_first[7]),
	.I1(idelay_last[7]),
	.O(un1_idelay_last_axb_7)
);
defparam un1_idelay_last_axb_7_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_6_cZ (
	.I0(idelay_first[6]),
	.I1(idelay_last[6]),
	.O(un1_idelay_last_axb_6)
);
defparam un1_idelay_last_axb_6_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_5_cZ (
	.I0(idelay_last[5]),
	.I1(idelay_first[5]),
	.O(un1_idelay_last_axb_5)
);
defparam un1_idelay_last_axb_5_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_4_cZ (
	.I0(idelay_first[4]),
	.I1(idelay_last[4]),
	.O(un1_idelay_last_axb_4)
);
defparam un1_idelay_last_axb_4_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_3_cZ (
	.I0(idelay_first[3]),
	.I1(idelay_last[3]),
	.O(un1_idelay_last_axb_3)
);
defparam un1_idelay_last_axb_3_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_2_cZ (
	.I0(idelay_first[2]),
	.I1(idelay_last[2]),
	.O(un1_idelay_last_axb_2)
);
defparam un1_idelay_last_axb_2_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_1_cZ (
	.I0(idelay_last[1]),
	.I1(idelay_first[1]),
	.O(un1_idelay_last_axb_1)
);
defparam un1_idelay_last_axb_1_cZ.INIT=4'h6;
// @225:3457
  LUT2 un1_idelay_last_axb_0_cZ (
	.I0(idelay_first[0]),
	.I1(idelay_last[0]),
	.O(un1_idelay_last_axb_0)
);
defparam un1_idelay_last_axb_0_cZ.INIT=4'h6;
  LUT4 un1_idelay_current_eye_last_axb_5_cZ (
	.I0(idelay_current_eye_first[6]),
	.I1(idelay_current_eye_last[7]),
	.I2(idelay_current_eye_last[6]),
	.I3(idelay_current_eye_first[7]),
	.O(un1_idelay_current_eye_last_axb_5)
);
defparam un1_idelay_current_eye_last_axb_5_cZ.INIT=16'h9C63;
  LUT4 un1_idelay_current_eye_last_axb_4_cZ (
	.I0(idelay_current_eye_last[6]),
	.I1(idelay_current_eye_last[5]),
	.I2(idelay_current_eye_first[6]),
	.I3(idelay_current_eye_first[5]),
	.O(un1_idelay_current_eye_last_axb_4)
);
defparam un1_idelay_current_eye_last_axb_4_cZ.INIT=16'hA569;
  LUT4 un1_idelay_current_eye_last_axb_3_cZ (
	.I0(idelay_current_eye_first[5]),
	.I1(idelay_current_eye_first[4]),
	.I2(idelay_current_eye_last[4]),
	.I3(idelay_current_eye_last[5]),
	.O(un1_idelay_current_eye_last_axb_3)
);
defparam un1_idelay_current_eye_last_axb_3_cZ.INIT=16'h9A65;
  LUT4 un1_idelay_current_eye_last_axb_2_cZ (
	.I0(idelay_current_eye_first[4]),
	.I1(idelay_current_eye_last[4]),
	.I2(idelay_current_eye_first[3]),
	.I3(idelay_current_eye_last[3]),
	.O(un1_idelay_current_eye_last_axb_2)
);
defparam un1_idelay_current_eye_last_axb_2_cZ.INIT=16'h9699;
  LUT4 un1_idelay_current_eye_last_axb_1_cZ (
	.I0(idelay_current_eye_first[3]),
	.I1(idelay_current_eye_first[2]),
	.I2(idelay_current_eye_last[3]),
	.I3(idelay_current_eye_last[2]),
	.O(un1_idelay_current_eye_last_axb_1)
);
defparam un1_idelay_current_eye_last_axb_1_cZ.INIT=16'h96A5;
  LUT4 un1_idelay_current_eye_last_axb_0_cZ (
	.I0(idelay_current_eye_last[2]),
	.I1(idelay_current_eye_first[2]),
	.I2(idelay_current_eye_last[1]),
	.I3(idelay_current_eye_first[1]),
	.O(un1_idelay_current_eye_last_axb_0)
);
defparam un1_idelay_current_eye_last_axb_0_cZ.INIT=16'h6966;
  LUT4 un1_idelay_last_1_axb_5_cZ (
	.I0(idelay_first[6]),
	.I1(idelay_last[7]),
	.I2(idelay_first[7]),
	.I3(idelay_last[6]),
	.O(un1_idelay_last_1_axb_5)
);
defparam un1_idelay_last_1_axb_5_cZ.INIT=16'h96C3;
  LUT4 un1_idelay_last_1_axb_4_cZ (
	.I0(idelay_first[6]),
	.I1(idelay_last[5]),
	.I2(idelay_last[6]),
	.I3(idelay_first[5]),
	.O(un1_idelay_last_1_axb_4)
);
defparam un1_idelay_last_1_axb_4_cZ.INIT=16'hA569;
  LUT4 un1_idelay_last_1_axb_3_cZ (
	.I0(idelay_last[4]),
	.I1(idelay_first[4]),
	.I2(idelay_last[5]),
	.I3(idelay_first[5]),
	.O(un1_idelay_last_1_axb_3)
);
defparam un1_idelay_last_1_axb_3_cZ.INIT=16'hD22D;
  LUT4 un1_idelay_last_1_axb_2_cZ (
	.I0(idelay_first[4]),
	.I1(idelay_first[3]),
	.I2(idelay_last[4]),
	.I3(idelay_last[3]),
	.O(un1_idelay_last_1_axb_2)
);
defparam un1_idelay_last_1_axb_2_cZ.INIT=16'h96A5;
  LUT4 un1_idelay_last_1_axb_1_cZ (
	.I0(idelay_last[2]),
	.I1(idelay_first[3]),
	.I2(idelay_first[2]),
	.I3(idelay_last[3]),
	.O(un1_idelay_last_1_axb_1)
);
defparam un1_idelay_last_1_axb_1_cZ.INIT=16'hC639;
  LUT4 un1_idelay_last_1_axb_0_cZ (
	.I0(idelay_first[1]),
	.I1(idelay_last[1]),
	.I2(idelay_last[2]),
	.I3(idelay_first[2]),
	.O(un1_idelay_last_1_axb_0)
);
defparam un1_idelay_last_1_axb_0_cZ.INIT=16'h2DD2;
// @225:3723
  LUT2 un8_next_data_are_stable_axb_20_i_cZ (
	.I0(PAUSE_CNT_FIRST[8]),
	.I1(data_stable_cnt[20]),
	.O(un8_next_data_are_stable_axb_20_i)
);
defparam un8_next_data_are_stable_axb_20_i_cZ.INIT=4'h9;
// @225:3723
  LUT2 un8_next_data_are_stable_axb_2_i_cZ (
	.I0(PAUSE_CNT_FIRST[5]),
	.I1(data_stable_cnt[2]),
	.O(un8_next_data_are_stable_axb_2_i)
);
defparam un8_next_data_are_stable_axb_2_i_cZ.INIT=4'h9;
// @225:3476
  LUT2 eye_too_small_2_axb_4_i_cZ (
	.I0(eye_too_small_2_0),
	.I1(un1_idelay_last_1_cry_2_O[3]),
	.O(eye_too_small_2_axb_4_i)
);
defparam eye_too_small_2_axb_4_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_8_i_cZ (
	.I0(eye_save_current_2_8),
	.I1(eye_too_small_2_axb_8),
	.O(eye_save_current_2_axb_8_i)
);
defparam eye_save_current_2_axb_8_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_7_i_cZ (
	.I0(eye_save_current_2_7),
	.I1(eye_too_small_2_axb_7),
	.O(eye_save_current_2_axb_7_i)
);
defparam eye_save_current_2_axb_7_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_6_i_cZ (
	.I0(eye_save_current_2_6),
	.I1(eye_too_small_2_axb_6),
	.O(eye_save_current_2_axb_6_i)
);
defparam eye_save_current_2_axb_6_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_5_i_cZ (
	.I0(eye_too_small_2_axb_5),
	.I1(eye_save_current_2_5),
	.O(eye_save_current_2_axb_5_i)
);
defparam eye_save_current_2_axb_5_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_4_i_cZ (
	.I0(un1_idelay_last_1_cry_2_O[3]),
	.I1(eye_save_current_2_4),
	.O(eye_save_current_2_axb_4_i)
);
defparam eye_save_current_2_axb_4_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_3_i_cZ (
	.I0(eye_too_small_2_axb_3),
	.I1(eye_save_current_2_3),
	.O(eye_save_current_2_axb_3_i)
);
defparam eye_save_current_2_axb_3_i_cZ.INIT=4'h9;
// @225:3482
  LUT2 eye_save_current_2_axb_2_i_cZ (
	.I0(eye_save_current_2_2),
	.I1(eye_too_small_2_axb_2),
	.O(eye_save_current_2_axb_2_i)
);
defparam eye_save_current_2_axb_2_i_cZ.INIT=4'h9;
// @225:3482
  LUT4 eye_save_current_2_axb_0_i_cZ (
	.I0(idelay_current_eye_first[0]),
	.I1(idelay_current_eye_last[0]),
	.I2(idelay_first[0]),
	.I3(idelay_last[0]),
	.O(eye_save_current_2_axb_0_i)
);
defparam eye_save_current_2_axb_0_i_cZ.INIT=16'h9669;
// @225:3477
  LUT2 eye_current_too_small_2_axb_4_i_cZ (
	.I0(eye_too_small_2_0),
	.I1(eye_save_current_2_4),
	.O(eye_current_too_small_2_axb_4_i)
);
defparam eye_current_too_small_2_axb_4_i_cZ.INIT=4'h9;
  LUT2 \channel_rst_pulse_inst.fdcr1.IntDceR15_0  (
	.I0(\channel_rst_pulse_inst.IntSigClr ),
	.I1(train_latched),
	.O(\channel_rst_pulse_inst.fdcr1.IntDceR_0 )
);
defparam \channel_rst_pulse_inst.fdcr1.IntDceR15_0 .INIT=4'h4;
// @225:3537
  LUT6 \next_state_cnst_3_0_.next_first_channel_5_f0_cZ  (
	.I0(state[1]),
	.I1(state[0]),
	.I2(state[3]),
	.I3(first_channel),
	.I4(state[2]),
	.I5(pause_cnt_scalar),
	.O(\next_state_cnst_3_0_.next_first_channel_5_f0 )
);
defparam \next_state_cnst_3_0_.next_first_channel_5_f0_cZ .INIT=64'hFF00DF01FF00FF00;
  LUT2 VCC_0_cZ (
	.I0(train_error),
	.I1(next_train_error_1_sqmuxa_1),
	.O(VCC_0)
);
defparam VCC_0_cZ.INIT=4'hE;
// @225:3534
  LUT5 \next_channel_id[2]  (
	.I0(CO0_3),
	.I1(channel_id[2]),
	.I2(first_channel),
	.I3(channel_id[1]),
	.I4(un1_next_pause_cnt39_1_i),
	.O(next_channel_id_0[2])
);
defparam \next_channel_id[2] .INIT=32'h0200CCCC;
// @225:3534
  LUT5 \next_channel_id[1]  (
	.I0(CO0_3),
	.I1(channel_id[2]),
	.I2(first_channel),
	.I3(channel_id[1]),
	.I4(un1_next_pause_cnt39_1_i),
	.O(next_channel_id_0[1])
);
defparam \next_channel_id[1] .INIT=32'h0102FF00;
// @225:3534
  LUT4 \next_channel_id[0]  (
	.I0(CO0_3),
	.I1(channel_id[2]),
	.I2(first_channel),
	.I3(un1_next_pause_cnt39_1_i),
	.O(next_channel_id_0[0])
);
defparam \next_channel_id[0] .INIT=16'h01AA;
  LUT2 VCC_1_cZ (
	.I0(train_done),
	.I1(next_train_done_1_sqmuxa),
	.O(VCC_1)
);
defparam VCC_1_cZ.INIT=4'hE;
// @225:3888
  FDC first_channel_Z (
	.Q(first_channel),
	.D(\next_state_cnst_3_0_.next_first_channel_5_f0 ),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC train_error_Z (
	.Q(train_error),
	.D(VCC_0),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \channel_id_Z[0]  (
	.Q(CO0_3),
	.D(next_channel_id_0[0]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \channel_id_Z[1]  (
	.Q(channel_id[1]),
	.D(next_channel_id_0[1]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC \channel_id_Z[2]  (
	.Q(channel_id[2]),
	.D(next_channel_id_0[2]),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
// @225:3888
  FDC train_done_Z (
	.Q(train_done),
	.D(VCC_1),
	.C(rxclkdiv4),
	.CLR(train_latched_i)
);
  CARRY8 eye_current_too_small_2_cry_4_cZ (
	.CO({eye_current_too_small_2, eye_current_too_small_2_cry_7, eye_current_too_small_2_cry_6, eye_current_too_small_2_cry_5, eye_current_too_small_2_cry_4, eye_current_too_small_2_cry_3, eye_current_too_small_2_cry_2, eye_current_too_small_2_cry_1}),
	.O(eye_current_too_small_2_cry_4_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, eye_too_small_2_0, GND, GND, eye_too_small_2_0}),
	.S({eye_current_too_small_2_axb_8_i, eye_current_too_small_2_axb_7_i, eye_current_too_small_2_axb_6_i, eye_current_too_small_2_axb_5_i, eye_current_too_small_2_axb_4_i, eye_current_too_small_2_axb_3_i, eye_current_too_small_2_axb_2_i, eye_current_too_small_2_axb_1_i})
);
  CARRY8 eye_save_current_2_cry_3_cZ (
	.CO({eye_save_current_2_cry_7, eye_save_current_2_cry_6, eye_save_current_2_cry_5, eye_save_current_2_cry_4, eye_save_current_2_cry_3, eye_save_current_2_cry_2, eye_save_current_2_cry_1, eye_save_current_2_cry_0}),
	.O(eye_save_current_2_cry_3_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({eye_save_current_2_7, eye_save_current_2_6, eye_save_current_2_5, eye_save_current_2_4, eye_save_current_2_3, eye_save_current_2_2, eye_save_current_2_1, eye_save_current_2_0}),
	.S({eye_save_current_2_axb_7_i, eye_save_current_2_axb_6_i, eye_save_current_2_axb_5_i, eye_save_current_2_axb_4_i, eye_save_current_2_axb_3_i, eye_save_current_2_axb_2_i, eye_save_current_2_axb_1_i, eye_save_current_2_axb_0_i})
);
  CARRY8 eye_save_current_2_cry_8 (
	.CO({NC39, NC38, NC37, NC36, eye_save_current_2_cry_8_CO[3:1], eye_save_current_2}),
	.O({NC43, NC42, NC41, NC40, eye_save_current_2_cry_8_O[3:0]}),
	.CI(eye_save_current_2_cry_7),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, eye_save_current_2_8}),
	.S({GND, GND, GND, GND, GND, GND, GND, eye_save_current_2_axb_8_i})
);
  CARRY8 eye_too_small_2_cry_4_cZ (
	.CO({eye_too_small_2, eye_too_small_2_cry_7, eye_too_small_2_cry_6, eye_too_small_2_cry_5, eye_too_small_2_cry_4, eye_too_small_2_cry_3, eye_too_small_2_cry_2, eye_too_small_2_cry_1}),
	.O(eye_too_small_2_cry_4_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, eye_too_small_2_0, GND, GND, eye_too_small_2_0}),
	.S({eye_too_small_2_axb_8_i, eye_too_small_2_axb_7_i, eye_too_small_2_axb_6_i, eye_too_small_2_axb_5_i, eye_too_small_2_axb_4_i, eye_too_small_2_axb_3_i, eye_too_small_2_axb_2_i, eye_too_small_2_axb_1_i})
);
  CARRY8 un8_next_data_are_stable_cry_5_cZ (
	.CO({un8_next_data_are_stable_cry_9, un8_next_data_are_stable_cry_8, un8_next_data_are_stable_cry_7, un8_next_data_are_stable_cry_6, un8_next_data_are_stable_cry_5, un8_next_data_are_stable_cry_4, un8_next_data_are_stable_cry_3, un8_next_data_are_stable_cry_2}),
	.O(un8_next_data_are_stable_cry_5_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, PAUSE_CNT_FIRST[5]}),
	.S({data_stable_cnt_i[9:3], un8_next_data_are_stable_axb_2_i})
);
  CARRY8 un8_next_data_are_stable_cry_13_cZ (
	.CO({un8_next_data_are_stable_cry_17, un8_next_data_are_stable_cry_16, un8_next_data_are_stable_cry_15, un8_next_data_are_stable_cry_14, un8_next_data_are_stable_cry_13, un8_next_data_are_stable_cry_12, un8_next_data_are_stable_cry_11, un8_next_data_are_stable_cry_10}),
	.O(un8_next_data_are_stable_cry_13_O[7:0]),
	.CI(un8_next_data_are_stable_cry_9),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[17:10])
);
  CARRY8 un8_next_data_are_stable_cry_21_cZ (
	.CO({un8_next_data_are_stable_cry_25, un8_next_data_are_stable_cry_24, un8_next_data_are_stable_cry_23, un8_next_data_are_stable_cry_22, un8_next_data_are_stable_cry_21, un8_next_data_are_stable_cry_20, un8_next_data_are_stable_cry_19, un8_next_data_are_stable_cry_18}),
	.O(un8_next_data_are_stable_cry_21_O[7:0]),
	.CI(un8_next_data_are_stable_cry_17),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, PAUSE_CNT_FIRST[8], GND, GND}),
	.S({data_stable_cnt_i[25:21], un8_next_data_are_stable_axb_20_i, data_stable_cnt_i[19:18]})
);
  CARRY8 un8_next_data_are_stable_cry_29_cZ (
	.CO({un8_next_data_are_stable_cry_33, un8_next_data_are_stable_cry_32, un8_next_data_are_stable_cry_31, un8_next_data_are_stable_cry_30, un8_next_data_are_stable_cry_29, un8_next_data_are_stable_cry_28, un8_next_data_are_stable_cry_27, un8_next_data_are_stable_cry_26}),
	.O(un8_next_data_are_stable_cry_29_O[7:0]),
	.CI(un8_next_data_are_stable_cry_25),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[33:26])
);
  CARRY8 un8_next_data_are_stable_cry_37_cZ (
	.CO({un8_next_data_are_stable_cry_41, un8_next_data_are_stable_cry_40, un8_next_data_are_stable_cry_39, un8_next_data_are_stable_cry_38, un8_next_data_are_stable_cry_37, un8_next_data_are_stable_cry_36, un8_next_data_are_stable_cry_35, un8_next_data_are_stable_cry_34}),
	.O(un8_next_data_are_stable_cry_37_O[7:0]),
	.CI(un8_next_data_are_stable_cry_33),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[41:34])
);
  CARRY8 un8_next_data_are_stable_cry_45_cZ (
	.CO({un8_next_data_are_stable_cry_49, un8_next_data_are_stable_cry_48, un8_next_data_are_stable_cry_47, un8_next_data_are_stable_cry_46, un8_next_data_are_stable_cry_45, un8_next_data_are_stable_cry_44, un8_next_data_are_stable_cry_43, un8_next_data_are_stable_cry_42}),
	.O(un8_next_data_are_stable_cry_45_O[7:0]),
	.CI(un8_next_data_are_stable_cry_41),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[49:42])
);
  CARRY8 un8_next_data_are_stable_cry_53_cZ (
	.CO({un8_next_data_are_stable_cry_57, un8_next_data_are_stable_cry_56, un8_next_data_are_stable_cry_55, un8_next_data_are_stable_cry_54, un8_next_data_are_stable_cry_53, un8_next_data_are_stable_cry_52, un8_next_data_are_stable_cry_51, un8_next_data_are_stable_cry_50}),
	.O(un8_next_data_are_stable_cry_53_O[7:0]),
	.CI(un8_next_data_are_stable_cry_49),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_i[57:50])
);
  CARRY8 un8_next_data_are_stable_cry_61_cZ (
	.CO({NC34, un8_next_data_are_stable_cry_64, un8_next_data_are_stable_cry_63, un8_next_data_are_stable_cry_62, un8_next_data_are_stable_cry_61, un8_next_data_are_stable_cry_60, un8_next_data_are_stable_cry_59, un8_next_data_are_stable_cry_58}),
	.O({NC35, un8_next_data_are_stable_cry_61_O[6:0]}),
	.CI(un8_next_data_are_stable_cry_57),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, data_stable_cnt_i[64:58]})
);
  CARRY8 un1_idelay_last_1_cry_2_cZ (
	.CO({NC33, un1_idelay_last_1_cry_5, un1_idelay_last_1_cry_4, un1_idelay_last_1_cry_3, un1_idelay_last_1_cry_2, un1_idelay_last_1_cry_1, un1_idelay_last_1_cry_0, un1_idelay_last_1_cry_0_cy}),
	.O({eye_too_small_2_axb_8, eye_too_small_2_axb_7, eye_too_small_2_axb_6, eye_too_small_2_axb_5, un1_idelay_last_1_cry_2_O[3], eye_too_small_2_axb_3, eye_too_small_2_axb_2, un1_idelay_last_1_cry_2_O[0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, un1_idelay_last_1_5_d, un1_idelay_last_1_4_d, un1_idelay_last_1_3_d, un1_idelay_last_1_2_d, un1_idelay_last_1_1_d, un1_idelay_last_1_4, GND}),
	.S({un1_idelay_last_1_axb_6_i_i, un1_idelay_last_1_axb_5, un1_idelay_last_1_axb_4, un1_idelay_last_1_axb_3, un1_idelay_last_1_axb_2, un1_idelay_last_1_axb_1, un1_idelay_last_1_axb_0, un1_idelay_last_1_ac0_1})
);
  CARRY8 un1_idelay_current_eye_last_cry_2_cZ (
	.CO({NC32, un1_idelay_current_eye_last_cry_5, un1_idelay_current_eye_last_cry_4, un1_idelay_current_eye_last_cry_3, un1_idelay_current_eye_last_cry_2, un1_idelay_current_eye_last_cry_1, un1_idelay_current_eye_last_cry_0, un1_idelay_current_eye_last_cry_0_cy}),
	.O({eye_save_current_2_8, eye_save_current_2_7, eye_save_current_2_6, eye_save_current_2_5, eye_save_current_2_4, eye_save_current_2_3, eye_save_current_2_2, un1_idelay_current_eye_last_cry_2_O[0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, un1_idelay_current_eye_last_5_d, un1_idelay_current_eye_last_4_d, un1_idelay_current_eye_last_3_d, un1_idelay_current_eye_last_2_d, un1_idelay_current_eye_last_1_d, un1_idelay_current_eye_last_4, GND}),
	.S({un1_idelay_current_eye_last_axb_6_i_i, un1_idelay_current_eye_last_axb_5, un1_idelay_current_eye_last_axb_4, un1_idelay_current_eye_last_axb_3, un1_idelay_current_eye_last_axb_2, un1_idelay_current_eye_last_axb_1, un1_idelay_current_eye_last_axb_0, un1_idelay_current_eye_last_ac0_1})
);
  CARRY8 \data_stable_cnt_cry_cZ[2]  (
	.CO({data_stable_cnt_cry[6:0], data_stable_cnt_cry_cy}),
	.O({data_stable_cnt_s[6:0], data_stable_cnt_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({data_stable_cnt_qxu[6:0], data_stable_cnt_scalar})
);
  CARRY8 \data_stable_cnt_cry_cZ[10]  (
	.CO(data_stable_cnt_cry[14:7]),
	.O(data_stable_cnt_s[14:7]),
	.CI(data_stable_cnt_cry[6]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[14:7])
);
  CARRY8 \data_stable_cnt_cry_cZ[18]  (
	.CO(data_stable_cnt_cry[22:15]),
	.O(data_stable_cnt_s[22:15]),
	.CI(data_stable_cnt_cry[14]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[22:15])
);
  CARRY8 \data_stable_cnt_cry_cZ[26]  (
	.CO(data_stable_cnt_cry[30:23]),
	.O(data_stable_cnt_s[30:23]),
	.CI(data_stable_cnt_cry[22]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[30:23])
);
  CARRY8 \data_stable_cnt_cry_cZ[34]  (
	.CO(data_stable_cnt_cry[38:31]),
	.O(data_stable_cnt_s[38:31]),
	.CI(data_stable_cnt_cry[30]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[38:31])
);
  CARRY8 \data_stable_cnt_cry_cZ[42]  (
	.CO(data_stable_cnt_cry[46:39]),
	.O(data_stable_cnt_s[46:39]),
	.CI(data_stable_cnt_cry[38]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[46:39])
);
  CARRY8 \data_stable_cnt_cry_cZ[50]  (
	.CO(data_stable_cnt_cry[54:47]),
	.O(data_stable_cnt_s[54:47]),
	.CI(data_stable_cnt_cry[46]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[54:47])
);
  CARRY8 \data_stable_cnt_cry_cZ[58]  (
	.CO(data_stable_cnt_cry[62:55]),
	.O(data_stable_cnt_s[62:55]),
	.CI(data_stable_cnt_cry[54]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(data_stable_cnt_qxu[62:55])
);
  CARRY8 \data_stable_cnt_s_cZ[64]  (
	.CO({NC27, NC26, NC25, NC24, data_stable_cnt_s_CO[64], data_stable_cnt_s_CO_0[64], data_stable_cnt_s_CO_1[64], data_stable_cnt_cry[63]}),
	.O({NC31, NC30, NC29, NC28, data_stable_cnt_s_O[64], data_stable_cnt_s_O_0[64], data_stable_cnt_s[64:63]}),
	.CI(data_stable_cnt_cry[62]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, GND, data_stable_cnt_qxu[64:63]})
);
  CARRY8 \pause_cnt_cry_cZ[2]  (
	.CO({pause_cnt_cry[6:0], pause_cnt_cry_cy}),
	.O({pause_cnt_s[6:0], pause_cnt_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, GND}),
	.S({pause_cnt_qxu[6], pause_cnt_s_sf[5:0], pause_cnt_scalar})
);
  CARRY8 \pause_cnt_cry_cZ[10]  (
	.CO(pause_cnt_cry[14:7]),
	.O(pause_cnt_s[14:7]),
	.CI(pause_cnt_cry[6]),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.S({pause_cnt_qxu[14:9], pause_cnt_s_sf[8], pause_cnt_qxu[7]})
);
  CARRY8 idelay_is_target_2_0_I_19 (
	.CO({NC19, NC18, NC17, NC16, idelay_is_target_2_0_I_19_CO[3], idelay_is_target_2, idelay_is_target_2_0_data_tmp[1:0]}),
	.O({NC23, NC22, NC21, NC20, idelay_is_target_2_0_I_19_O[3:0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, idelay_is_target_2_0_I_24, idelay_is_target_2_0_I_18, idelay_is_target_2_0_I_10})
);
  CARRY8 data_equal_to_data_loaded_2_0_I_19 (
	.CO({NC11, NC10, NC9, NC8, data_equal_to_data_loaded_2_0_I_19_CO[3], data_equal_to_data_loaded_2, data_equal_to_data_loaded_2_0_data_tmp[1:0]}),
	.O({NC15, NC14, NC13, NC12, data_equal_to_data_loaded_2_0_I_19_O[3:0]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, data_equal_to_data_loaded_2_0_I_24, data_equal_to_data_loaded_2_0_I_18, data_equal_to_data_loaded_2_0_I_10})
);
  CARRY8 un1_idelay_last_cry_3_cZ (
	.CO({un1_idelay_last_cry_7_0, un1_idelay_last_cry_6, un1_idelay_last_cry_5, un1_idelay_last_cry_4, un1_idelay_last_cry_3, un1_idelay_last_cry_2, un1_idelay_last_cry_1, un1_idelay_last_cry_0}),
	.O(un1_idelay_last_cry_3_O[7:0]),
	.CI(GND),
	.CI_TOP(GND),
	.DI(idelay_last[7:0]),
	.S({un1_idelay_last_axb_7, un1_idelay_last_axb_6, un1_idelay_last_axb_5, un1_idelay_last_axb_4, un1_idelay_last_axb_3, un1_idelay_last_axb_2, un1_idelay_last_axb_1, un1_idelay_last_axb_0})
);
  CARRY8 un1_idelay_last_cry_7_outext (
	.CO({NC3, NC2, NC1, NC0, un1_idelay_last_cry_7_outext_CO[3:1], un1_idelay_last_cry_7}),
	.O({NC7, NC6, NC5, NC4, un1_idelay_last_cry_7_outext_O[3:0]}),
	.CI(un1_idelay_last_cry_7_0),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, GND, GND, GND, VCC})
);
// @225:3888
  LUT2 \pause_cnt_s_cZ[15]  (
	.I0(pause_cnt[15]),
	.I1(pause_cnt_cry[14]),
	.O(pause_cnt_s[15])
);
defparam \pause_cnt_s_cZ[15] .INIT=4'h9;
assign train_bit_out[0] = GND;
assign train_bit_out[1] = GND;
assign train_bit_out[2] = GND;
assign train_bit_out[3] = GND;
assign train_bit_out[4] = GND;
assign train_word_out[1] = train_word_out[0];
assign train_word_out[2] = train_word_out[0];
assign train_word_out[3] = train_word_out[0];
assign train_word_out[4] = train_word_out[0];
endmodule /* hstdm_rx_trainer_Z1_1_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_training_monitor_Z1_1_FB1_uD (
  infopipe_empty_in,
  infopipe_data_out,
  infopipe_empty_out,
  infopipe_data_in,
  reset_in,
  rxclkdiv4,
  infopipe_clk,
  training_ctrl_rx_in,
  training_ctrl_tx_in,
  training_done_in,
  train_out,
  disable_output,
  tdata_in,
  tdatardy_in,
  req_done_out,
  bsc_rdy_in,
  flags_channels_in,
  flags_trainer_in,
  flags_in,
  flags_out
)
;
input infopipe_empty_in ;
output [3:0] infopipe_data_out ;
output infopipe_empty_out ;
input [3:0] infopipe_data_in ;
input reset_in ;
input rxclkdiv4 ;
input infopipe_clk ;
input training_ctrl_rx_in ;
input [1:0] training_ctrl_tx_in ;
input training_done_in ;
output train_out ;
output disable_output ;
input [47:0] tdata_in ;
input tdatardy_in ;
output req_done_out ;
input bsc_rdy_in ;
input [19:0] flags_channels_in ;
input [2:0] flags_trainer_in ;
input [7:0] flags_in ;
output [7:0] flags_out ;
wire infopipe_empty_in ;
wire infopipe_empty_out ;
wire reset_in ;
wire rxclkdiv4 ;
wire infopipe_clk ;
wire training_ctrl_rx_in ;
wire training_done_in ;
wire train_out ;
wire disable_output ;
wire tdatardy_in ;
wire req_done_out ;
wire bsc_rdy_in ;
wire [1:0] infopipe_send_ack_set;
wire [15:0] operand;
wire [15:0] command;
wire [15:0] address;
wire [47:0] infopipe_data_trainer;
wire [38:0] infopipe_data_flags;
wire [47:0] infopipe_data_arbiter;
wire [2:1] channel_flags_id;
wire [1:0] state_sending_flags;
wire [1:0] \infopipe_snd_inst.state ;
wire [3:1] \infopipe_snd_inst.sndcnt ;
wire [1:0] \infopipe_arbiter_inst.current_set ;
wire [3:0] \infopipe_rcv_inst.empty_bit ;
wire [3:0] \infopipe_rcv_inst.ready_bit ;
wire [1:0] \infopipe_rcv_inst.BIT[3].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[3].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[2].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[2].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[1].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[1].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[0].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[0].RCV.rcvcnt ;
wire [4:1] \ssc_detector.clkin_cnt ;
wire [30:27] infopipe_data_flags_5;
wire [31:0] \infopipe_arbiter_inst.data_out_4 ;
wire [28:27] infopipe_data_flags_5_m0;
wire [5:0] \ssc_detector.clkin_pulse_interval_qxu ;
wire [4:0] \ssc_detector.clkin_pulse_interval_cry ;
wire [5:0] \ssc_detector.clkin_pulse_interval_s ;
wire [26:26] infopipe_data_flags_5_0;
wire [1:1] \infopipe_rcv_inst.BIT[0].RCV.state_e_0_e ;
wire [1:1] \infopipe_rcv_inst.BIT[1].RCV.state_e_0_e ;
wire [1:1] \infopipe_rcv_inst.BIT[3].RCV.state_e_0_e ;
wire [1:1] \infopipe_rcv_inst.BIT[2].RCV.state_e_0_e ;
wire [4:0] \ssc_detector.clkin_cnt_4_0_e ;
wire [2:2] clkin_pulse_interval_cry_O;
wire infopipe_reset ;
wire un1_training_ctrl_rx_in ;
wire infopipe_ready_flags ;
wire infopipe_send_ack_arbiter ;
wire infopipe_ready_arbiter ;
wire infopipe_send_ack_flags ;
wire cmd_send_flags ;
wire infopipe_ready_remote_p ;
wire CO0_1 ;
wire tdatardy_local_2 ;
wire tdatardy_local ;
wire flag_ssc_start ;
wire tdatardy_ff1 ;
wire flag_ssc ;
wire tdatardy_ff2 ;
wire hold_done_flag7 ;
wire hold_done_flag ;
wire un1_infopipe_reset_i ;
wire cmd_send_flags21 ;
wire cmd_send_flags_5 ;
wire \infopipe_snd_inst.infopipe_empty_local  ;
wire \infopipe_snd_inst.infopipe_empty_pulse  ;
wire CO0_3 ;
wire \infopipe_snd_inst.infopipe_data_out_0_sqmuxa  ;
wire un1_sndcnt_c4 ;
wire \infopipe_snd_inst.accept_pulse_gen.IntSigClr  ;
wire \infopipe_latch_trainer.data_ready_out6  ;
wire \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_2 ;
wire CO0_5 ;
wire \infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_1 ;
wire CO0_6 ;
wire \infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_0 ;
wire CO0_7 ;
wire \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4 ;
wire CO0_8 ;
wire \ar_ssc_start.R0  ;
wire \ssc_detector.clkin_div_sync  ;
wire \ssc_detector.clkin_pulse  ;
wire \ssc_detector.clkin_div  ;
wire \ssc_detector.clkin_started  ;
wire \ssc_detector.clkin_div_sync1  ;
wire \ssc_detector.clkin_div_sync2  ;
wire \ssc_detector.clkin_pulse_interval  ;
wire \ssc_detector.clkin_period_error  ;
wire CO0_9 ;
wire \ssc_detector.un7_axb0  ;
wire \ssc_detector.un7_c2  ;
wire \ssc_detector.un7_ac0_4  ;
wire \ssc_detector.un7_ac0_6  ;
wire \ssc_detector.un7_ac0_8  ;
wire \ssc_detector.un7_axb5  ;
wire \ssc_detector.un7_ac0_9  ;
wire \ssc_detector.clkin_pulse_gen.IntSigClr  ;
wire GND ;
wire \ar_infop_reset.R0  ;
wire N_38 ;
wire \ssc_detector.clkin_pulse_intervale  ;
wire \infopipe_rcv_inst.infopipe_empty_out_2  ;
wire infopipe_ready_remote ;
wire training_disabled_1_sqmuxa_9 ;
wire training_disabled_1_sqmuxa_11 ;
wire training_disabled_1_sqmuxa_15 ;
wire N_195_mux ;
wire N_512 ;
wire N_513 ;
wire N_514 ;
wire N_515 ;
wire N_516 ;
wire N_517 ;
wire N_518 ;
wire N_519 ;
wire N_348 ;
wire N_349 ;
wire N_350 ;
wire N_351 ;
wire N_359 ;
wire N_360 ;
wire N_361 ;
wire N_362 ;
wire \infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux  ;
wire N_106 ;
wire N_94 ;
wire N_309 ;
wire N_111 ;
wire N_102 ;
wire infopipe_data_flags_5_sm0 ;
wire \ssc_detector.un1_clkin_pulse_interval_c5  ;
wire N_6_0_i ;
wire CO0_3_i ;
wire \infopipe_snd_inst.sndcnt_1_sqmuxa_i  ;
wire N_10_mux_i ;
wire N_4_mux_i ;
wire N_58_i ;
wire N_60_i ;
wire N_171_mux_i ;
wire N_172_mux_i ;
wire N_173_mux_i ;
wire N_174_mux_i ;
wire N_175_mux_i ;
wire N_176_mux_i ;
wire N_177_mux_i ;
wire N_178_mux_i ;
wire N_179_mux_i ;
wire N_180_mux_i ;
wire N_181_mux_i ;
wire N_182_mux_i ;
wire N_183_mux_i ;
wire N_184_mux_i ;
wire N_185_mux_i ;
wire N_186_mux_i ;
wire N_187_mux_i ;
wire N_188_mux_i ;
wire N_189_mux_i ;
wire N_190_mux_i ;
wire N_191_mux_i ;
wire N_487_i ;
wire \infopipe_arbiter_inst.current_set_4_sqmuxa_i  ;
wire N_482_i ;
wire N_65_i ;
wire ssc_start_latched ;
wire \ssc_detector.clkin_div_1_sqmuxa_i  ;
wire infopipe_data_out_0_sqmuxa_set ;
wire infopipe_data_out_0_sqmuxa_set_0 ;
wire infopipe_data_out_0_sqmuxa_set_1 ;
wire infopipe_data_out_0_sqmuxa_set_2 ;
wire \infopipe_arbiter_inst.data_ready_outc  ;
wire \infopipe_snd_inst.data_sent_outc  ;
wire \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc  ;
wire \N_7_1.un1_flags_channels_in_2_1  ;
wire \N_7_1.un1_flags_channels_in_1_1  ;
wire \N_7_1.un1_flags_channels_in_1  ;
wire training_disabled_1_sqmuxa_15_0 ;
wire cmd_send_flags21_0 ;
wire cmd_send_flags21_1 ;
wire cmd_send_flags21_2 ;
wire training_disabled_1_sqmuxa_9_0 ;
wire training_disabled_1_sqmuxa_9_1_3 ;
wire training_disabled_1_sqmuxa_9_1_4 ;
wire cmd_send_flags_5_1 ;
wire cmd_send_flags_5_2 ;
wire cmd_send_flags_5_3 ;
wire cmd_send_flags_5_4 ;
wire cmd_send_flags_5_5 ;
wire cmd_send_flags_5_0_3 ;
wire \infopipe_rcv_inst.BIT[0].RCV.training_disabled_2_sqmuxa_2  ;
wire m2_e_1_1 ;
wire \infopipe_latch_trainer.data_ready_out  ;
wire training_disabled_0 ;
wire \ssc_detector.clkin_pulse_interval_cry_cy  ;
wire \infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0  ;
wire un1_infopipe_reset_i_0 ;
wire \ssc_detector.clkin_pulse_gen.fdcr1.IntDceR_0  ;
wire \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0  ;
wire N_533_i_0 ;
wire N_52_i_0 ;
wire N_536_i_0 ;
wire N_530_i_0 ;
wire channel_flags_id_0 ;
wire N_534_i_0 ;
wire N_44_i_0 ;
wire N_40_i_0 ;
wire N_531_i_0 ;
wire N_535_i_0 ;
wire N_532_i_0 ;
wire N_48_i_0 ;
wire \infopipe_snd_inst.SUM1_6  ;
wire \infopipe_snd_inst.SUM0_5  ;
wire \infopipe_snd_inst.SUM3_1  ;
wire m1_e ;
wire \infopipe_rcv_inst.BIT[2].RCV.N_242_i_0_e  ;
wire \infopipe_rcv_inst.BIT[3].RCV.N_232_i_0_e  ;
wire \infopipe_rcv_inst.BIT[0].RCV.N_262_i_0_e  ;
wire \infopipe_rcv_inst.BIT[1].RCV.N_252_i_0_e  ;
wire \ssc_detector.clkin_div_r_0_e  ;
wire \ssc_detector.N_271_i_0_e  ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire VCC ;
wire state_sending_flagsc_0_i_e_0 ;
wire \infopipe_rcv_inst.BIT[0].RCV.m24_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.m26_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.m28_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0  ;
wire \infopipe_snd_inst.statec_0_i_e_0  ;
wire \infopipe_snd_inst.statec_i_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_e_0  ;
wire state_sending_flagsc_i_e_0 ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT2 m1_e_cZ (
	.I0(disable_output),
	.I1(ssc_start_latched),
	.O(m1_e)
);
defparam m1_e_cZ.INIT=4'h4;
// @225:2651
  LUT3 \infopipe_snd_inst.SUM3_1_cZ  (
	.I0(CO0_3),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.sndcnt [3]),
	.O(\infopipe_snd_inst.SUM3_1 )
);
defparam \infopipe_snd_inst.SUM3_1_cZ .INIT=8'h78;
  LUT1 \infopipe_snd_inst.SUM0_5_cZ  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.O(\infopipe_snd_inst.SUM0_5 )
);
defparam \infopipe_snd_inst.SUM0_5_cZ .INIT=2'h1;
  LUT2 \infopipe_snd_inst.SUM1_6_cZ  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(\infopipe_snd_inst.sndcnt [2]),
	.O(\infopipe_snd_inst.SUM1_6 )
);
defparam \infopipe_snd_inst.SUM1_6_cZ .INIT=4'h6;
  LUT3 state_sending_flagsc_0_i_e_0_cZ (
	.I0(channel_flags_id[2]),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.O(state_sending_flagsc_0_i_e_0)
);
defparam state_sending_flagsc_0_i_e_0_cZ.INIT=8'h38;
// @225:3030
  FDRE \state_sending_flags_Z[1]  (
	.Q(state_sending_flags[1]),
	.D(state_sending_flagsc_0_i_e_0),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(infopipe_send_ack_flags)
);
// @225:2455
  FDRE \ssc_detector.clkin_started_Z  (
	.Q(\ssc_detector.clkin_started ),
	.D(VCC),
	.C(infopipe_clk),
	.R(reset_in),
	.CE(\ssc_detector.clkin_pulse )
);
// @225:2625
  FDRE \infopipe_snd_inst.sndcnt_Z[2]  (
	.Q(\infopipe_snd_inst.sndcnt [2]),
	.D(\infopipe_snd_inst.SUM1_6 ),
	.C(infopipe_clk),
	.R(\infopipe_snd_inst.sndcnt_1_sqmuxa_i ),
	.CE(CO0_3)
);
// @225:2625
  FDRE \infopipe_snd_inst.sndcnt_Z[1]  (
	.Q(\infopipe_snd_inst.sndcnt [1]),
	.D(\infopipe_snd_inst.SUM0_5 ),
	.C(infopipe_clk),
	.R(\infopipe_snd_inst.sndcnt_1_sqmuxa_i ),
	.CE(CO0_3)
);
// @225:2625
  FDRE \infopipe_snd_inst.sndcnt_Z[3]  (
	.Q(\infopipe_snd_inst.sndcnt [3]),
	.D(\infopipe_snd_inst.SUM3_1 ),
	.C(infopipe_clk),
	.R(\infopipe_snd_inst.sndcnt_1_sqmuxa_i ),
	.CE(\infopipe_snd_inst.sndcnt [2])
);
  FDE hold_done_flag_Z (
	.Q(hold_done_flag),
	.D(hold_done_flag7),
	.C(infopipe_clk),
	.CE(N_4_mux_i)
);
defparam hold_done_flag_Z.INIT=1'b0;
  FDE flag_ssc_Z (
	.Q(flag_ssc),
	.D(m1_e),
	.C(infopipe_clk),
	.CE(N_10_mux_i)
);
defparam flag_ssc_Z.INIT=1'b0;
// @225:3030
  FDR \state_sending_flags_Z[0]  (
	.Q(state_sending_flags[0]),
	.D(state_sending_flagsc_i_e_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[0]  (
	.Q(CO0_6),
	.D(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[0]  (
	.Q(CO0_5),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.state_Z[0]  (
	.Q(\infopipe_snd_inst.state [0]),
	.D(\infopipe_snd_inst.statec_i_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.state_Z[1]  (
	.Q(\infopipe_snd_inst.state [1]),
	.D(\infopipe_snd_inst.statec_0_i_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[0]  (
	.Q(CO0_8),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[0]  (
	.Q(CO0_7),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[2]  (
	.Q(infopipe_send_ack_flags),
	.D(\infopipe_rcv_inst.BIT[0].RCV.m28_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[1]  (
	.Q(infopipe_send_ack_set[1]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.m26_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_sent_out_Z[0]  (
	.Q(infopipe_send_ack_set[0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.m24_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT5 state_sending_flagsc_i_e_0_cZ (
	.I0(channel_flags_id[2]),
	.I1(cmd_send_flags),
	.I2(infopipe_send_ack_flags),
	.I3(state_sending_flags[0]),
	.I4(state_sending_flags[1]),
	.O(state_sending_flagsc_i_e_0)
);
defparam state_sending_flagsc_i_e_0_cZ.INIT=32'h0FF05FCC;
  LUT4 \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_5),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_5),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_5),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_5),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT5 \infopipe_snd_inst.statec_i_e_0_cZ  (
	.I0(infopipe_ready_arbiter),
	.I1(\infopipe_snd_inst.infopipe_empty_local ),
	.I2(\infopipe_snd_inst.state [0]),
	.I3(\infopipe_snd_inst.state [1]),
	.I4(un1_sndcnt_c4),
	.O(\infopipe_snd_inst.statec_i_e_0 )
);
defparam \infopipe_snd_inst.statec_i_e_0_cZ .INIT=32'h00F80008;
  LUT4 \infopipe_snd_inst.statec_0_i_e_0_cZ  (
	.I0(\infopipe_snd_inst.infopipe_empty_pulse ),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(\infopipe_snd_inst.state [1]),
	.I3(un1_sndcnt_c4),
	.O(\infopipe_snd_inst.statec_0_i_e_0 )
);
defparam \infopipe_snd_inst.statec_0_i_e_0_cZ .INIT=16'hD0DC;
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_8),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_8),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_8),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_8),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_7),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.m28_e_0_cZ  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_rcv_inst.BIT[0].RCV.m28_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.m28_e_0_cZ .INIT=8'h40;
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.m26_e_0_cZ  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_rcv_inst.BIT[0].RCV.m26_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.m26_e_0_cZ .INIT=8'h20;
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.m24_e_0_cZ  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_send_ack_arbiter),
	.O(\infopipe_rcv_inst.BIT[0].RCV.m24_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.m24_e_0_cZ .INIT=8'h10;
  FD flag_ssc_start_Z (
	.Q(flag_ssc_start),
	.D(ssc_start_latched),
	.C(infopipe_clk)
);
defparam flag_ssc_start_Z.INIT=1'b0;
  FD \ssc_detector.clkin_pulse_gen.fdcr1.IntQ_Z  (
	.Q(\ssc_detector.clkin_pulse ),
	.D(\ssc_detector.clkin_pulse_gen.fdcr1.IntDceR_0 ),
	.C(infopipe_clk)
);
defparam \ssc_detector.clkin_pulse_gen.fdcr1.IntQ_Z .INIT=1'b0;
  FD \ssc_detector.clkin_pulse_gen.fdcr2.IntQ_Z  (
	.Q(\ssc_detector.clkin_pulse_gen.IntSigClr ),
	.D(\ssc_detector.clkin_div_sync ),
	.C(infopipe_clk)
);
defparam \ssc_detector.clkin_pulse_gen.fdcr2.IntQ_Z .INIT=1'b0;
  FD \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ_Z  (
	.Q(\infopipe_snd_inst.infopipe_empty_pulse ),
	.D(\infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0 ),
	.C(infopipe_clk)
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntQ_Z .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[0]  (
	.Q(CO0_9),
	.D(\ssc_detector.clkin_cnt_4_0_e [0]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[0] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[1]  (
	.Q(\ssc_detector.clkin_cnt [1]),
	.D(\ssc_detector.clkin_cnt_4_0_e [1]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[1] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[2]  (
	.Q(\ssc_detector.clkin_cnt [2]),
	.D(\ssc_detector.clkin_cnt_4_0_e [2]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[2] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[3]  (
	.Q(\ssc_detector.clkin_cnt [3]),
	.D(\ssc_detector.clkin_cnt_4_0_e [3]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[3] .INIT=1'b0;
  FD \ssc_detector.clkin_cnt_Z[4]  (
	.Q(\ssc_detector.clkin_cnt [4]),
	.D(\ssc_detector.clkin_cnt_4_0_e [4]),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_cnt_Z[4] .INIT=1'b0;
  FD \ssc_detector.clkin_div_Z  (
	.Q(\ssc_detector.clkin_div ),
	.D(\ssc_detector.clkin_div_r_0_e ),
	.C(rxclkdiv4)
);
defparam \ssc_detector.clkin_div_Z .INIT=1'b0;
  FD training_disabled_Z (
	.Q(disable_output),
	.D(training_disabled_0),
	.C(infopipe_clk)
);
defparam training_disabled_Z.INIT=1'b0;
  FD \infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ_Z  (
	.Q(\infopipe_snd_inst.accept_pulse_gen.IntSigClr ),
	.D(\infopipe_snd_inst.infopipe_empty_local ),
	.C(infopipe_clk)
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr2.IntQ_Z .INIT=1'b0;
// @225:2645
  INV \infopipe_snd_inst.CO0_3_i.O  (
	.I(CO0_3),
	.O(CO0_3_i)
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_ssc_start.R1_Z  (
	.Q(ssc_start_latched),
	.D(\ar_ssc_start.R0 ),
	.C(infopipe_clk),
	.CLR(reset_in)
);
defparam \ar_ssc_start.R1_Z .INIT=1'b0;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_infop_reset.R0_Z  (
	.Q(\ar_infop_reset.R0 ),
	.D(GND),
	.C(infopipe_clk),
	.PRE(reset_in)
);
defparam \ar_infop_reset.R0_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_infop_reset.R1_Z  (
	.Q(infopipe_reset),
	.D(\ar_infop_reset.R0 ),
	.C(infopipe_clk),
	.PRE(reset_in)
);
defparam \ar_infop_reset.R1_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDC \ar_ssc_start.R0_Z  (
	.Q(\ar_ssc_start.R0 ),
	.D(un1_training_ctrl_rx_in),
	.C(infopipe_clk),
	.CLR(reset_in)
);
defparam \ar_ssc_start.R0_Z .INIT=1'b0;
// @225:2961
  FDR cmd_send_flags_Z (
	.Q(cmd_send_flags),
	.D(cmd_send_flags_5),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR infopipe_ready_flags_Z (
	.Q(infopipe_ready_flags),
	.D(N_65_i),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
  FDR tdatardy_local_2_Z (
	.Q(tdatardy_local_2),
	.D(tdatardy_local),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
  FDR tdatardy_local_Z (
	.Q(tdatardy_local),
	.D(tdatardy_ff2),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
(* ASYNC_REG="TRUE" *)  FDR tdatardy_ff2_Z (
	.Q(tdatardy_ff2),
	.D(tdatardy_ff1),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3094
(* ASYNC_REG="TRUE" *)  FDR tdatardy_ff1_Z (
	.Q(tdatardy_ff1),
	.D(tdatardy_in),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2961
  FDR infopipe_ready_remote_p_Z (
	.Q(infopipe_ready_remote_p),
	.D(infopipe_ready_remote),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2611
  FDR \infopipe_snd_inst.infopipe_empty_local_Z  (
	.Q(\infopipe_snd_inst.infopipe_empty_local ),
	.D(infopipe_empty_in),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[0]  (
	.Q(infopipe_data_arbiter[0]),
	.D(\infopipe_arbiter_inst.data_out_4 [0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[1]  (
	.Q(infopipe_data_arbiter[1]),
	.D(\infopipe_arbiter_inst.data_out_4 [1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[2]  (
	.Q(infopipe_data_arbiter[2]),
	.D(\infopipe_arbiter_inst.data_out_4 [2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[3]  (
	.Q(infopipe_data_arbiter[3]),
	.D(\infopipe_arbiter_inst.data_out_4 [3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[4]  (
	.Q(infopipe_data_arbiter[4]),
	.D(\infopipe_arbiter_inst.data_out_4 [4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[5]  (
	.Q(infopipe_data_arbiter[5]),
	.D(\infopipe_arbiter_inst.data_out_4 [5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[6]  (
	.Q(infopipe_data_arbiter[6]),
	.D(N_191_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[7]  (
	.Q(infopipe_data_arbiter[7]),
	.D(N_190_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[8]  (
	.Q(infopipe_data_arbiter[8]),
	.D(N_189_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[9]  (
	.Q(infopipe_data_arbiter[9]),
	.D(N_188_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[10]  (
	.Q(infopipe_data_arbiter[10]),
	.D(N_187_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[11]  (
	.Q(infopipe_data_arbiter[11]),
	.D(\infopipe_arbiter_inst.data_out_4 [11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[12]  (
	.Q(infopipe_data_arbiter[12]),
	.D(\infopipe_arbiter_inst.data_out_4 [12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[13]  (
	.Q(infopipe_data_arbiter[13]),
	.D(\infopipe_arbiter_inst.data_out_4 [13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[14]  (
	.Q(infopipe_data_arbiter[14]),
	.D(\infopipe_arbiter_inst.data_out_4 [14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[15]  (
	.Q(infopipe_data_arbiter[15]),
	.D(\infopipe_arbiter_inst.data_out_4 [15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[16]  (
	.Q(infopipe_data_arbiter[16]),
	.D(\infopipe_arbiter_inst.data_out_4 [16]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[17]  (
	.Q(infopipe_data_arbiter[17]),
	.D(\infopipe_arbiter_inst.data_out_4 [17]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[18]  (
	.Q(infopipe_data_arbiter[18]),
	.D(\infopipe_arbiter_inst.data_out_4 [18]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[19]  (
	.Q(infopipe_data_arbiter[19]),
	.D(\infopipe_arbiter_inst.data_out_4 [19]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[20]  (
	.Q(infopipe_data_arbiter[20]),
	.D(\infopipe_arbiter_inst.data_out_4 [20]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[21]  (
	.Q(infopipe_data_arbiter[21]),
	.D(\infopipe_arbiter_inst.data_out_4 [21]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[22]  (
	.Q(infopipe_data_arbiter[22]),
	.D(\infopipe_arbiter_inst.data_out_4 [22]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[23]  (
	.Q(infopipe_data_arbiter[23]),
	.D(\infopipe_arbiter_inst.data_out_4 [23]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[24]  (
	.Q(infopipe_data_arbiter[24]),
	.D(\infopipe_arbiter_inst.data_out_4 [24]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[25]  (
	.Q(infopipe_data_arbiter[25]),
	.D(\infopipe_arbiter_inst.data_out_4 [25]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[26]  (
	.Q(infopipe_data_arbiter[26]),
	.D(\infopipe_arbiter_inst.data_out_4 [26]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[27]  (
	.Q(infopipe_data_arbiter[27]),
	.D(\infopipe_arbiter_inst.data_out_4 [27]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[28]  (
	.Q(infopipe_data_arbiter[28]),
	.D(\infopipe_arbiter_inst.data_out_4 [28]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[29]  (
	.Q(infopipe_data_arbiter[29]),
	.D(\infopipe_arbiter_inst.data_out_4 [29]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[30]  (
	.Q(infopipe_data_arbiter[30]),
	.D(\infopipe_arbiter_inst.data_out_4 [30]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[31]  (
	.Q(infopipe_data_arbiter[31]),
	.D(\infopipe_arbiter_inst.data_out_4 [31]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[32]  (
	.Q(infopipe_data_arbiter[32]),
	.D(N_186_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[33]  (
	.Q(infopipe_data_arbiter[33]),
	.D(N_185_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[34]  (
	.Q(infopipe_data_arbiter[34]),
	.D(N_184_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[35]  (
	.Q(infopipe_data_arbiter[35]),
	.D(N_183_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[36]  (
	.Q(infopipe_data_arbiter[36]),
	.D(N_182_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[37]  (
	.Q(infopipe_data_arbiter[37]),
	.D(N_181_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[38]  (
	.Q(infopipe_data_arbiter[38]),
	.D(N_180_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[39]  (
	.Q(infopipe_data_arbiter[39]),
	.D(N_179_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[40]  (
	.Q(infopipe_data_arbiter[40]),
	.D(N_178_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[41]  (
	.Q(infopipe_data_arbiter[41]),
	.D(N_177_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[42]  (
	.Q(infopipe_data_arbiter[42]),
	.D(N_176_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[43]  (
	.Q(infopipe_data_arbiter[43]),
	.D(N_175_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[44]  (
	.Q(infopipe_data_arbiter[44]),
	.D(N_174_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[45]  (
	.Q(infopipe_data_arbiter[45]),
	.D(N_173_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[46]  (
	.Q(infopipe_data_arbiter[46]),
	.D(N_172_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2704
  FDRE \infopipe_arbiter_inst.data_out_Z[47]  (
	.Q(infopipe_data_arbiter[47]),
	.D(N_171_mux_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(N_6_0_i)
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[0]  (
	.Q(infopipe_data_trainer[0]),
	.D(tdata_in[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[1]  (
	.Q(infopipe_data_trainer[1]),
	.D(tdata_in[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[2]  (
	.Q(infopipe_data_trainer[2]),
	.D(tdata_in[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[3]  (
	.Q(infopipe_data_trainer[3]),
	.D(tdata_in[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[4]  (
	.Q(infopipe_data_trainer[4]),
	.D(tdata_in[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[5]  (
	.Q(infopipe_data_trainer[5]),
	.D(tdata_in[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[6]  (
	.Q(infopipe_data_trainer[6]),
	.D(tdata_in[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[7]  (
	.Q(infopipe_data_trainer[7]),
	.D(tdata_in[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[8]  (
	.Q(infopipe_data_trainer[8]),
	.D(tdata_in[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[9]  (
	.Q(infopipe_data_trainer[9]),
	.D(tdata_in[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[10]  (
	.Q(infopipe_data_trainer[10]),
	.D(tdata_in[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[11]  (
	.Q(infopipe_data_trainer[11]),
	.D(tdata_in[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[12]  (
	.Q(infopipe_data_trainer[12]),
	.D(tdata_in[12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[13]  (
	.Q(infopipe_data_trainer[13]),
	.D(tdata_in[13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[14]  (
	.Q(infopipe_data_trainer[14]),
	.D(tdata_in[14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[15]  (
	.Q(infopipe_data_trainer[15]),
	.D(tdata_in[15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[16]  (
	.Q(infopipe_data_trainer[16]),
	.D(tdata_in[16]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[17]  (
	.Q(infopipe_data_trainer[17]),
	.D(tdata_in[17]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[18]  (
	.Q(infopipe_data_trainer[18]),
	.D(tdata_in[18]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[19]  (
	.Q(infopipe_data_trainer[19]),
	.D(tdata_in[19]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[20]  (
	.Q(infopipe_data_trainer[20]),
	.D(tdata_in[20]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[21]  (
	.Q(infopipe_data_trainer[21]),
	.D(tdata_in[21]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[22]  (
	.Q(infopipe_data_trainer[22]),
	.D(tdata_in[22]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[23]  (
	.Q(infopipe_data_trainer[23]),
	.D(tdata_in[23]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[24]  (
	.Q(infopipe_data_trainer[24]),
	.D(tdata_in[24]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[25]  (
	.Q(infopipe_data_trainer[25]),
	.D(tdata_in[25]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[26]  (
	.Q(infopipe_data_trainer[26]),
	.D(tdata_in[26]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[27]  (
	.Q(infopipe_data_trainer[27]),
	.D(tdata_in[27]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[28]  (
	.Q(infopipe_data_trainer[28]),
	.D(tdata_in[28]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[29]  (
	.Q(infopipe_data_trainer[29]),
	.D(tdata_in[29]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[30]  (
	.Q(infopipe_data_trainer[30]),
	.D(tdata_in[30]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[31]  (
	.Q(infopipe_data_trainer[31]),
	.D(tdata_in[31]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[32]  (
	.Q(infopipe_data_trainer[32]),
	.D(tdata_in[32]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[33]  (
	.Q(infopipe_data_trainer[33]),
	.D(tdata_in[33]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[34]  (
	.Q(infopipe_data_trainer[34]),
	.D(tdata_in[34]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[35]  (
	.Q(infopipe_data_trainer[35]),
	.D(tdata_in[35]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[36]  (
	.Q(infopipe_data_trainer[36]),
	.D(tdata_in[36]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[37]  (
	.Q(infopipe_data_trainer[37]),
	.D(tdata_in[37]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[38]  (
	.Q(infopipe_data_trainer[38]),
	.D(tdata_in[38]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[39]  (
	.Q(infopipe_data_trainer[39]),
	.D(tdata_in[39]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[40]  (
	.Q(infopipe_data_trainer[40]),
	.D(tdata_in[40]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[41]  (
	.Q(infopipe_data_trainer[41]),
	.D(tdata_in[41]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[42]  (
	.Q(infopipe_data_trainer[42]),
	.D(tdata_in[42]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[43]  (
	.Q(infopipe_data_trainer[43]),
	.D(tdata_in[43]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[44]  (
	.Q(infopipe_data_trainer[44]),
	.D(tdata_in[44]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[45]  (
	.Q(infopipe_data_trainer[45]),
	.D(tdata_in[45]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[46]  (
	.Q(infopipe_data_trainer[46]),
	.D(tdata_in[46]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2749
  FDRE \infopipe_latch_trainer.data_out_Z[47]  (
	.Q(infopipe_data_trainer[47]),
	.D(tdata_in[47]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_latch_trainer.data_ready_out6 )
);
// @225:2590
  FDR \infopipe_rcv_inst.infopipe_empty_out_Z  (
	.Q(infopipe_empty_out),
	.D(\infopipe_rcv_inst.infopipe_empty_out_2 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[0]  (
	.Q(operand[3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[1]  (
	.Q(operand[7]),
	.D(operand[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[2]  (
	.Q(operand[11]),
	.D(operand[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[3]  (
	.Q(operand[15]),
	.D(operand[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[4]  (
	.Q(command[3]),
	.D(operand[15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[5]  (
	.Q(command[7]),
	.D(command[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[6]  (
	.Q(command[11]),
	.D(command[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[7]  (
	.Q(command[15]),
	.D(command[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[8]  (
	.Q(address[3]),
	.D(command[15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[9]  (
	.Q(address[7]),
	.D(address[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[10]  (
	.Q(address[11]),
	.D(address[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[11]  (
	.Q(address[15]),
	.D(address[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.D(infopipe_data_in[3]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[0]  (
	.Q(operand[2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[1]  (
	.Q(operand[6]),
	.D(operand[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[2]  (
	.Q(operand[10]),
	.D(operand[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[3]  (
	.Q(operand[14]),
	.D(operand[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[4]  (
	.Q(command[2]),
	.D(operand[14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[5]  (
	.Q(command[6]),
	.D(command[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[6]  (
	.Q(command[10]),
	.D(command[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[7]  (
	.Q(command[14]),
	.D(command[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[8]  (
	.Q(address[2]),
	.D(command[14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[9]  (
	.Q(address[6]),
	.D(address[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[10]  (
	.Q(address[10]),
	.D(address[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[11]  (
	.Q(address[14]),
	.D(address[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.D(infopipe_data_in[2]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[0]  (
	.Q(operand[1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[1]  (
	.Q(operand[5]),
	.D(operand[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[2]  (
	.Q(operand[9]),
	.D(operand[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[3]  (
	.Q(operand[13]),
	.D(operand[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[4]  (
	.Q(command[1]),
	.D(operand[13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[5]  (
	.Q(command[5]),
	.D(command[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[6]  (
	.Q(command[9]),
	.D(command[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[7]  (
	.Q(command[13]),
	.D(command[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[8]  (
	.Q(address[1]),
	.D(command[13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[9]  (
	.Q(address[5]),
	.D(address[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[10]  (
	.Q(address[9]),
	.D(address[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[11]  (
	.Q(address[13]),
	.D(address[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.D(infopipe_data_in[1]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[0]  (
	.Q(operand[0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[1]  (
	.Q(operand[4]),
	.D(operand[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[2]  (
	.Q(operand[8]),
	.D(operand[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[3]  (
	.Q(operand[12]),
	.D(operand[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[4]  (
	.Q(command[0]),
	.D(operand[12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[5]  (
	.Q(command[4]),
	.D(command[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[6]  (
	.Q(command[8]),
	.D(command[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[7]  (
	.Q(command[12]),
	.D(command[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[8]  (
	.Q(address[0]),
	.D(command[12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[9]  (
	.Q(address[4]),
	.D(address[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[10]  (
	.Q(address[8]),
	.D(address[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[11]  (
	.Q(address[12]),
	.D(address[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.D(infopipe_data_in[0]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2431
(* ASYNC_REG="TRUE" *)  FDR \ssc_detector.clkin_div_sync2_Z  (
	.Q(\ssc_detector.clkin_div_sync2 ),
	.D(\ssc_detector.clkin_div ),
	.C(infopipe_clk),
	.R(reset_in)
);
// @225:2431
(* ASYNC_REG="TRUE" *)  FDR \ssc_detector.clkin_div_sync_Z  (
	.Q(\ssc_detector.clkin_div_sync ),
	.D(\ssc_detector.clkin_div_sync1 ),
	.C(infopipe_clk),
	.R(reset_in)
);
// @225:2431
(* ASYNC_REG="TRUE" *)  FDR \ssc_detector.clkin_div_sync1_Z  (
	.Q(\ssc_detector.clkin_div_sync1 ),
	.D(\ssc_detector.clkin_div_sync2 ),
	.C(infopipe_clk),
	.R(reset_in)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[3]  (
	.Q(infopipe_data_out[3]),
	.D(infopipe_data_out_0_sqmuxa_set),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[2]  (
	.Q(infopipe_data_out[2]),
	.D(infopipe_data_out_0_sqmuxa_set_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[1]  (
	.Q(infopipe_data_out[1]),
	.D(infopipe_data_out_0_sqmuxa_set_1),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR \infopipe_snd_inst.infopipe_data_out_Z[0]  (
	.Q(infopipe_data_out[0]),
	.D(infopipe_data_out_0_sqmuxa_set_2),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2704
  FDR \infopipe_arbiter_inst.data_ready_out_Z  (
	.Q(infopipe_ready_arbiter),
	.D(\infopipe_arbiter_inst.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2625
  FDR \infopipe_snd_inst.data_sent_out_Z  (
	.Q(infopipe_send_ack_arbiter),
	.D(\infopipe_snd_inst.data_sent_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2961
  LUT6 training_disabled_e (
	.I0(disable_output),
	.I1(training_disabled_1_sqmuxa_15),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.training_disabled_2_sqmuxa_2 ),
	.I3(m2_e_1_1),
	.I4(training_disabled_1_sqmuxa_9),
	.I5(infopipe_reset),
	.O(training_disabled_0)
);
defparam training_disabled_e.INIT=64'hAAAAAAAA2E2AAAAA;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I2(N_515),
	.I3(N_519),
	.I4(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I5(N_362),
	.O(infopipe_data_out_0_sqmuxa_set)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set .INIT=64'hFFFFF7B3FFFFC480;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_0  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I2(N_518),
	.I3(N_514),
	.I4(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I5(N_361),
	.O(infopipe_data_out_0_sqmuxa_set_0)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_0 .INIT=64'hFFFFFB73FFFFC840;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_1  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(N_513),
	.I2(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I3(N_517),
	.I4(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I5(N_360),
	.O(infopipe_data_out_0_sqmuxa_set_1)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_1 .INIT=64'hFFFFDF8FFFFFD080;
  LUT6 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_2  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux ),
	.I2(N_512),
	.I3(N_516),
	.I4(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa ),
	.I5(N_359),
	.O(infopipe_data_out_0_sqmuxa_set_2)
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_set_2 .INIT=64'hFFFFF7B3FFFFC480;
  LUT6 \ssc_detector.clkin_div_1_sqmuxa_i_cZ  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_9),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_div_1_sqmuxa_i )
);
defparam \ssc_detector.clkin_div_1_sqmuxa_i_cZ .INIT=64'hFFFFEAAAAAAAAAAA;
  LUT5 \infopipe_snd_inst.infopipe_data_out_5_10[0]  (
	.I0(infopipe_data_arbiter[8]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.state [0]),
	.I3(CO0_3),
	.I4(N_348),
	.O(N_359)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[0] .INIT=32'hEFFF2000;
  LUT5 \infopipe_snd_inst.infopipe_data_out_5_10[1]  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(infopipe_data_arbiter[9]),
	.I2(CO0_3),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(N_349),
	.O(N_360)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[1] .INIT=32'hFFDF0080;
  LUT5 \infopipe_snd_inst.infopipe_data_out_5_10[2]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(CO0_3),
	.I2(infopipe_data_arbiter[10]),
	.I3(\infopipe_snd_inst.state [0]),
	.I4(N_350),
	.O(N_361)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[2] .INIT=32'hFBFF4000;
  LUT5 \infopipe_snd_inst.infopipe_data_out_5_10[3]  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(CO0_3),
	.I3(infopipe_data_arbiter[11]),
	.I4(N_351),
	.O(N_362)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_10[3] .INIT=32'hFFDF2000;
// @225:2704
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.N_482_i  (
	.I0(infopipe_ready_flags),
	.I1(req_done_out),
	.I2(infopipe_ready_remote),
	.I3(N_195_mux),
	.O(N_482_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_482_i .INIT=16'h0DFF;
  LUT6 \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5[0]  (
	.I0(flags_channels_in[19]),
	.I1(channel_flags_id[2]),
	.I2(N_309),
	.I3(infopipe_data_flags_5_m0[27]),
	.I4(infopipe_data_flags_5_sm0),
	.I5(N_94),
	.O(infopipe_data_flags_5[27])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5[0] .INIT=64'h0000FF00B8B8FF00;
  LUT6 \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5[1]  (
	.I0(flags_channels_in[14]),
	.I1(channel_flags_id[2]),
	.I2(N_102),
	.I3(infopipe_data_flags_5_sm0),
	.I4(infopipe_data_flags_5_m0[28]),
	.I5(N_94),
	.O(infopipe_data_flags_5[28])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5[1] .INIT=64'h00FF0000B8FFB800;
// @225:2468
  LUT5 \ssc_detector.un7_ac0_9_cZ  (
	.I0(\ssc_detector.un7_c2 ),
	.I1(\ssc_detector.un7_ac0_4 ),
	.I2(\ssc_detector.un7_ac0_8 ),
	.I3(\ssc_detector.un7_ac0_6 ),
	.I4(\ssc_detector.un7_axb5 ),
	.O(\ssc_detector.un7_ac0_9 )
);
defparam \ssc_detector.un7_ac0_9_cZ .INIT=32'hFFFE0000;
// @225:2467
  LUT5 \ssc_detector.un1_clkin_pulse_interval_c5_cZ  (
	.I0(\ssc_detector.un7_ac0_8 ),
	.I1(\ssc_detector.un7_c2 ),
	.I2(\ssc_detector.un7_ac0_4 ),
	.I3(\ssc_detector.un7_ac0_6 ),
	.I4(\ssc_detector.un7_axb0 ),
	.O(\ssc_detector.un1_clkin_pulse_interval_c5 )
);
defparam \ssc_detector.un1_clkin_pulse_interval_c5_cZ .INIT=32'h5FFF7FFF;
// @225:2962
  LUT6 cmd_send_flags_5_cZ (
	.I0(cmd_send_flags_5_1),
	.I1(cmd_send_flags_5_4),
	.I2(cmd_send_flags_5_2),
	.I3(cmd_send_flags_5_3),
	.I4(cmd_send_flags_5_5),
	.I5(cmd_send_flags21),
	.O(cmd_send_flags_5)
);
defparam cmd_send_flags_5_cZ.INIT=64'h8000000000000000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[0]  (
	.I0(infopipe_data_arbiter[12]),
	.I1(infopipe_data_arbiter[4]),
	.I2(infopipe_data_arbiter[0]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(\infopipe_snd_inst.state [0]),
	.I5(un1_sndcnt_c4),
	.O(N_348)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[0] .INIT=64'hCCAA0000F0F00000;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[1]  (
	.I0(\infopipe_snd_inst.sndcnt [1]),
	.I1(infopipe_data_arbiter[1]),
	.I2(\infopipe_snd_inst.state [0]),
	.I3(infopipe_data_arbiter[5]),
	.I4(infopipe_data_arbiter[13]),
	.I5(un1_sndcnt_c4),
	.O(N_349)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[1] .INIT=64'hF050A000C0C0C0C0;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[2]  (
	.I0(infopipe_data_arbiter[2]),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(infopipe_data_arbiter[6]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(infopipe_data_arbiter[14]),
	.I5(un1_sndcnt_c4),
	.O(N_350)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[2] .INIT=64'hC0CCC00088888888;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_8[3]  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(infopipe_data_arbiter[3]),
	.I2(\infopipe_snd_inst.sndcnt [1]),
	.I3(infopipe_data_arbiter[15]),
	.I4(infopipe_data_arbiter[7]),
	.I5(un1_sndcnt_c4),
	.O(N_351)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_8[3] .INIT=64'hAAA00A0088888888;
// @225:3030
  LUT6 \N_7_1.N_60_i  (
	.I0(state_sending_flags[1]),
	.I1(infopipe_send_ack_flags),
	.I2(channel_flags_id[2]),
	.I3(channel_flags_id[1]),
	.I4(CO0_1),
	.I5(un1_infopipe_reset_i),
	.O(N_60_i)
);
defparam \N_7_1.N_60_i .INIT=64'hBB04BF0000000000;
// @225:2971
  LUT6 training_disabled_1_sqmuxa_9_cZ (
	.I0(operand[0]),
	.I1(operand[3]),
	.I2(training_disabled_1_sqmuxa_9_1_3),
	.I3(training_disabled_1_sqmuxa_9_1_4),
	.I4(training_disabled_1_sqmuxa_9_0),
	.I5(cmd_send_flags21),
	.O(training_disabled_1_sqmuxa_9)
);
defparam training_disabled_1_sqmuxa_9_cZ.INIT=64'h4000000000000000;
// @225:3031
  LUT6 \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5_m0[28]  (
	.I0(disable_output),
	.I1(flags_trainer_in[2]),
	.I2(hold_done_flag),
	.I3(hold_done_flag7),
	.I4(training_done_in),
	.I5(state_sending_flags[0]),
	.O(infopipe_data_flags_5_m0[28])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5_m0[28] .INIT=64'hFFFFFFFFEEEEEEE4;
// @225:2928
  LUT6 \infopipe_rcv_inst.BIT[0].RCV.flags_out_7[5]  (
	.I0(disable_output),
	.I1(flags_in[5]),
	.I2(flags_trainer_in[2]),
	.I3(hold_done_flag),
	.I4(hold_done_flag7),
	.I5(training_done_in),
	.O(flags_out[5])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.flags_out_7[5] .INIT=64'hC8C8C8C8C8C8C840;
  LUT4 \infopipe_latch_trainer.data_ready_out_e  (
	.I0(req_done_out),
	.I1(tdatardy_local),
	.I2(tdatardy_local_2),
	.I3(infopipe_send_ack_set[1]),
	.O(\infopipe_latch_trainer.data_ready_out )
);
defparam \infopipe_latch_trainer.data_ready_out_e .INIT=16'hACAE;
// @225:3030
  LUT6 \N_7_1.N_58_i  (
	.I0(channel_flags_id[2]),
	.I1(state_sending_flags[1]),
	.I2(infopipe_send_ack_flags),
	.I3(channel_flags_id[1]),
	.I4(CO0_1),
	.I5(un1_infopipe_reset_i),
	.O(N_58_i)
);
defparam \N_7_1.N_58_i .INIT=64'h9A8A8A8A00000000;
// @225:2924
  LUT6 \N_7_1.flags_out_3[1]  (
	.I0(\N_7_1.un1_flags_channels_in_1_1 ),
	.I1(disable_output),
	.I2(flags_channels_in[12]),
	.I3(flags_channels_in[13]),
	.I4(flags_channels_in[14]),
	.I5(flags_in[1]),
	.O(flags_out[1])
);
defparam \N_7_1.flags_out_3[1] .INIT=64'hFFFFFFFF33333332;
// @225:2923
  LUT6 \N_7_1.flags_out_2[0]  (
	.I0(\N_7_1.un1_flags_channels_in_1 ),
	.I1(disable_output),
	.I2(flags_channels_in[5]),
	.I3(flags_channels_in[8]),
	.I4(flags_channels_in[9]),
	.I5(flags_in[0]),
	.O(flags_out[0])
);
defparam \N_7_1.flags_out_2[0] .INIT=64'hFFFFFFFF33333332;
// @225:2925
  LUT6 \N_7_1.flags_out_4[2]  (
	.I0(\N_7_1.un1_flags_channels_in_2_1 ),
	.I1(disable_output),
	.I2(flags_channels_in[16]),
	.I3(flags_channels_in[17]),
	.I4(flags_channels_in[19]),
	.I5(flags_in[2]),
	.O(flags_out[2])
);
defparam \N_7_1.flags_out_4[2] .INIT=64'hFFFFFFFF33333332;
  LUT6 \ssc_detector.clkin_pulse_intervallde  (
	.I0(\ssc_detector.un7_c2 ),
	.I1(\ssc_detector.un7_ac0_6 ),
	.I2(\ssc_detector.un7_ac0_8 ),
	.I3(\ssc_detector.un7_ac0_4 ),
	.I4(\ssc_detector.un7_axb5 ),
	.I5(\ssc_detector.clkin_pulse_interval ),
	.O(\ssc_detector.clkin_pulse_intervale )
);
defparam \ssc_detector.clkin_pulse_intervallde .INIT=64'h0001FFFFFFFFFFFF;
// @225:2969
  LUT6 cmd_send_flags21_cZ (
	.I0(address[10]),
	.I1(address[11]),
	.I2(cmd_send_flags21_1),
	.I3(cmd_send_flags21_2),
	.I4(cmd_send_flags21_0),
	.I5(infopipe_ready_remote),
	.O(cmd_send_flags21)
);
defparam cmd_send_flags21_cZ.INIT=64'h8000000000000000;
// @225:2962
  LUT5 cmd_send_flags_5_5_cZ (
	.I0(operand[6]),
	.I1(operand[15]),
	.I2(operand[14]),
	.I3(operand[7]),
	.I4(cmd_send_flags_5_0_3),
	.O(cmd_send_flags_5_5)
);
defparam cmd_send_flags_5_5_cZ.INIT=32'h80000000;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_191_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[6]),
	.I2(operand[6]),
	.I3(infopipe_data_flags[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_191_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_191_mux_i .INIT=32'hCCCCFA50;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_190_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[7]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[0]),
	.I4(operand[7]),
	.O(N_190_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_190_mux_i .INIT=32'hCFC5CAC0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_189_mux_i  (
	.I0(infopipe_data_flags[0]),
	.I1(infopipe_data_trainer[8]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(operand[8]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_189_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_189_mux_i .INIT=32'hCCCCAFA0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_188_mux_i  (
	.I0(infopipe_data_trainer[9]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(operand[9]),
	.I3(infopipe_data_flags[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_188_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_188_mux_i .INIT=32'hAAAAFC30;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_187_mux_i  (
	.I0(operand[10]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_flags[0]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[10]),
	.O(N_187_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_187_mux_i .INIT=32'hFFE200E2;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_186_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(address[0]),
	.I2(infopipe_data_flags[32]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_trainer[32]),
	.O(N_186_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_186_mux_i .INIT=32'hFAEE5044;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_185_mux_i  (
	.I0(address[1]),
	.I1(infopipe_data_trainer[33]),
	.I2(infopipe_data_flags[33]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_185_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_185_mux_i .INIT=32'hCCF0CCAA;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_184_mux_i  (
	.I0(address[2]),
	.I1(infopipe_data_trainer[34]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[34]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(N_184_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_184_mux_i .INIT=32'hCFC0CACA;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_183_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_flags[35]),
	.I2(address[3]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[35]),
	.O(N_183_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_183_mux_i .INIT=32'hFFD800D8;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_182_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(address[4]),
	.I2(infopipe_data_trainer[36]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_flags[36]),
	.O(N_182_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_182_mux_i .INIT=32'hF0EEF044;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_181_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_flags[37]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(address[5]),
	.I4(infopipe_data_trainer[37]),
	.O(N_181_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_181_mux_i .INIT=32'hFDF80D08;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_180_mux_i  (
	.I0(address[6]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[38]),
	.I4(infopipe_data_trainer[38]),
	.O(N_180_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_180_mux_i .INIT=32'hFEF20E02;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_179_mux_i  (
	.I0(infopipe_data_trainer[39]),
	.I1(address[7]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_flags[0]),
	.O(N_179_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_179_mux_i .INIT=32'hAFACA0AC;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_178_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(address[8]),
	.I2(infopipe_data_flags[0]),
	.I3(infopipe_data_trainer[40]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_178_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_178_mux_i .INIT=32'hFF00E4E4;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_177_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(address[9]),
	.I2(infopipe_data_trainer[41]),
	.I3(infopipe_data_flags[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_177_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_177_mux_i .INIT=32'hF0F0EE44;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_176_mux_i  (
	.I0(infopipe_data_trainer[42]),
	.I1(address[10]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_flags[0]),
	.O(N_176_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_176_mux_i .INIT=32'hAAFCAA0C;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_175_mux_i  (
	.I0(infopipe_data_trainer[43]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(address[11]),
	.I4(infopipe_data_flags[0]),
	.O(N_175_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_175_mux_i .INIT=32'hAFACA3A0;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_174_mux_i  (
	.I0(address[12]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_trainer[44]),
	.I3(infopipe_data_flags[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(N_174_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_174_mux_i .INIT=32'hF0F0EE22;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_173_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_trainer[45]),
	.I2(infopipe_data_flags[0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(address[13]),
	.O(N_173_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_173_mux_i .INIT=32'hD8DDD888;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_172_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[46]),
	.I2(address[14]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_flags[0]),
	.O(N_172_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_172_mux_i .INIT=32'hCCFACC50;
// @225:2704
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_171_mux_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(address[15]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_flags[0]),
	.I4(infopipe_data_trainer[47]),
	.O(N_171_mux_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_171_mux_i .INIT=32'hFEF40E04;
// @225:2883
  LUT4 N_10_mux_i_cZ (
	.I0(disable_output),
	.I1(\ssc_detector.clkin_started ),
	.I2(\ssc_detector.clkin_period_error ),
	.I3(ssc_start_latched),
	.O(N_10_mux_i)
);
defparam N_10_mux_i_cZ.INIT=16'hFBFF;
// @225:2645
  LUT4 \infopipe_snd_inst.un1_sndcnt_c4  (
	.I0(\infopipe_snd_inst.sndcnt [3]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.I3(CO0_3),
	.O(un1_sndcnt_c4)
);
defparam \infopipe_snd_inst.un1_sndcnt_c4 .INIT=16'h575F;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I3(CO0_5),
	.O(un1_rcvcnt_c4_2)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.un1_rcvcnt_c4 .INIT=16'h3777;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[2].RCV.un1_rcvcnt_c4  (
	.I0(CO0_6),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.O(un1_rcvcnt_c4_1)
);
defparam \infopipe_rcv_inst.BIT[2].RCV.un1_rcvcnt_c4 .INIT=16'h1F3F;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[1].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I3(CO0_7),
	.O(un1_rcvcnt_c4_0)
);
defparam \infopipe_rcv_inst.BIT[1].RCV.un1_rcvcnt_c4 .INIT=16'h3777;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I3(CO0_8),
	.O(un1_rcvcnt_c4)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.un1_rcvcnt_c4 .INIT=16'h3777;
  LUT6 \infopipe_rcv_inst.BIT[0].RCV.m9  (
	.I0(infopipe_send_ack_set[0]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_send_ack_set[1]),
	.I4(infopipe_send_ack_flags),
	.I5(infopipe_reset),
	.O(N_195_mux)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.m9 .INIT=64'h0000000000000040;
// @225:2971
  LUT6 training_disabled_1_sqmuxa_15_cZ (
	.I0(command[11]),
	.I1(command[14]),
	.I2(command[15]),
	.I3(command[12]),
	.I4(command[13]),
	.I5(training_disabled_1_sqmuxa_15_0),
	.O(training_disabled_1_sqmuxa_15)
);
defparam training_disabled_1_sqmuxa_15_cZ.INIT=64'h0000000100000000;
// @225:3031
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5_m0[27]  (
	.I0(disable_output),
	.I1(flags_trainer_in[1]),
	.I2(training_ctrl_rx_in),
	.I3(training_ctrl_tx_in[0]),
	.I4(state_sending_flags[0]),
	.O(infopipe_data_flags_5_m0[27])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5_m0[27] .INIT=32'hFFFFE444;
// @225:2927
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.flags_out_6[4]  (
	.I0(disable_output),
	.I1(flags_in[4]),
	.I2(flags_trainer_in[1]),
	.I3(training_ctrl_rx_in),
	.I4(training_ctrl_tx_in[0]),
	.O(flags_out[4])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.flags_out_6[4] .INIT=32'hC8404040;
// @225:3030
  LUT3 \N_7_1.N_65_i  (
	.I0(state_sending_flags[0]),
	.I1(infopipe_send_ack_flags),
	.I2(state_sending_flags[1]),
	.O(N_65_i)
);
defparam \N_7_1.N_65_i .INIT=8'h32;
// @225:2704
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.current_set_4_sqmuxa_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_send_ack_arbiter),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_reset),
	.O(\infopipe_arbiter_inst.current_set_4_sqmuxa_i )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.current_set_4_sqmuxa_i .INIT=16'hFFEC;
// @225:3012
  LUT6 \N_7_1.flags_erd_error_pmux_2_i_m2  (
	.I0(flags_channels_in[5]),
	.I1(flags_channels_in[6]),
	.I2(flags_channels_in[7]),
	.I3(flags_channels_in[8]),
	.I4(CO0_1),
	.I5(channel_flags_id[1]),
	.O(N_106)
);
defparam \N_7_1.flags_erd_error_pmux_2_i_m2 .INIT=64'hFF00F0F0CCCCAAAA;
// @225:3014
  LUT6 \infopipe_rcv_inst.BIT[0].RCV.flags_stw_error_pmux_2  (
	.I0(flags_channels_in[15]),
	.I1(flags_channels_in[16]),
	.I2(flags_channels_in[17]),
	.I3(flags_channels_in[18]),
	.I4(CO0_1),
	.I5(channel_flags_id[1]),
	.O(N_309)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.flags_stw_error_pmux_2 .INIT=64'hFF00F0F0CCCCAAAA;
// @225:3011
  LUT6 \infopipe_rcv_inst.BIT[0].RCV.flags_word_done_pmux_2_i_m2  (
	.I0(flags_channels_in[0]),
	.I1(flags_channels_in[1]),
	.I2(flags_channels_in[2]),
	.I3(flags_channels_in[3]),
	.I4(channel_flags_id[1]),
	.I5(CO0_1),
	.O(N_111)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.flags_word_done_pmux_2_i_m2 .INIT=64'hFF00CCCCF0F0AAAA;
// @225:3013
  LUT6 \infopipe_rcv_inst.BIT[0].RCV.flags_stb_error_pmux_2_i_m2  (
	.I0(flags_channels_in[10]),
	.I1(flags_channels_in[11]),
	.I2(flags_channels_in[12]),
	.I3(flags_channels_in[13]),
	.I4(CO0_1),
	.I5(channel_flags_id[1]),
	.O(N_102)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.flags_stb_error_pmux_2_i_m2 .INIT=64'hFF00F0F0CCCCAAAA;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[0]  (
	.I0(infopipe_data_arbiter[36]),
	.I1(infopipe_data_arbiter[44]),
	.I2(infopipe_data_arbiter[32]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(CO0_3),
	.I5(infopipe_data_arbiter[40]),
	.O(N_516)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[0] .INIT=64'hF0FFAACCF000AACC;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[1]  (
	.I0(infopipe_data_arbiter[33]),
	.I1(infopipe_data_arbiter[37]),
	.I2(infopipe_data_arbiter[45]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(CO0_3),
	.I5(infopipe_data_arbiter[41]),
	.O(N_517)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[1] .INIT=64'hAAFFCCF0AA00CCF0;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[2]  (
	.I0(infopipe_data_arbiter[38]),
	.I1(infopipe_data_arbiter[34]),
	.I2(infopipe_data_arbiter[46]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(infopipe_data_arbiter[42]),
	.I5(CO0_3),
	.O(N_518)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[2] .INIT=64'hCCFFCC00AAF0AAF0;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_7[3]  (
	.I0(infopipe_data_arbiter[35]),
	.I1(infopipe_data_arbiter[39]),
	.I2(infopipe_data_arbiter[43]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(infopipe_data_arbiter[47]),
	.I5(CO0_3),
	.O(N_519)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_7[3] .INIT=64'hAAF0AAF0CCFFCC00;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[0]  (
	.I0(infopipe_data_arbiter[24]),
	.I1(infopipe_data_arbiter[20]),
	.I2(infopipe_data_arbiter[16]),
	.I3(infopipe_data_arbiter[28]),
	.I4(CO0_3),
	.I5(\infopipe_snd_inst.sndcnt [1]),
	.O(N_512)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[0] .INIT=64'hF0F0CCCCAAAAFF00;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[1]  (
	.I0(infopipe_data_arbiter[17]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(infopipe_data_arbiter[29]),
	.I3(CO0_3),
	.I4(infopipe_data_arbiter[21]),
	.I5(infopipe_data_arbiter[25]),
	.O(N_513)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[1] .INIT=64'hBBFCBB3088FC8830;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[2]  (
	.I0(infopipe_data_arbiter[18]),
	.I1(infopipe_data_arbiter[30]),
	.I2(\infopipe_snd_inst.sndcnt [1]),
	.I3(infopipe_data_arbiter[22]),
	.I4(infopipe_data_arbiter[26]),
	.I5(CO0_3),
	.O(N_514)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[2] .INIT=64'hAFAFA0A0FC0CFC0C;
  LUT6 \infopipe_snd_inst.infopipe_data_out_5_6[3]  (
	.I0(infopipe_data_arbiter[19]),
	.I1(\infopipe_snd_inst.sndcnt [1]),
	.I2(infopipe_data_arbiter[31]),
	.I3(infopipe_data_arbiter[27]),
	.I4(CO0_3),
	.I5(infopipe_data_arbiter[23]),
	.O(N_515)
);
defparam \infopipe_snd_inst.infopipe_data_out_5_6[3] .INIT=64'hBB88FCFCBB883030;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[0]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_flags[0]),
	.I2(infopipe_data_trainer[0]),
	.I3(operand[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [0])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[0] .INIT=32'hF0F0DD88;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[1]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(operand[1]),
	.I2(infopipe_data_trainer[1]),
	.I3(infopipe_data_flags[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [1])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[1] .INIT=32'hF0F0EE44;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[2]  (
	.I0(operand[2]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(infopipe_data_flags[0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_trainer[2]),
	.O(\infopipe_arbiter_inst.data_out_4 [2])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[2] .INIT=32'hFCEE3022;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[3]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(operand[3]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_flags[0]),
	.I4(infopipe_data_trainer[3]),
	.O(\infopipe_arbiter_inst.data_out_4 [3])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[3] .INIT=32'hFEAE5404;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[4]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[4]),
	.I2(infopipe_data_flags[0]),
	.I3(operand[4]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [4])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[4] .INIT=32'hCCCCF5A0;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[5]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[5]),
	.I2(operand[5]),
	.I3(infopipe_data_flags[0]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [5])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[5] .INIT=32'hCCCCFA50;
  LUT5 \infopipe_arbiter_inst.data_out_4[6]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_trainer[11]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_flags[0]),
	.I4(operand[11]),
	.O(\infopipe_arbiter_inst.data_out_4 [11])
);
defparam \infopipe_arbiter_inst.data_out_4[6] .INIT=32'hDD8DD888;
  LUT5 \infopipe_arbiter_inst.data_out_4[7]  (
	.I0(infopipe_data_flags[0]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(operand[12]),
	.I3(infopipe_data_trainer[12]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.data_out_4 [12])
);
defparam \infopipe_arbiter_inst.data_out_4[7] .INIT=32'hEE22FC30;
  LUT5 \infopipe_arbiter_inst.data_out_4[8]  (
	.I0(infopipe_data_trainer[13]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(infopipe_data_flags[0]),
	.I4(operand[13]),
	.O(\infopipe_arbiter_inst.data_out_4 [13])
);
defparam \infopipe_arbiter_inst.data_out_4[8] .INIT=32'hBB8BB888;
  LUT5 \infopipe_arbiter_inst.data_out_4[9]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[14]),
	.I2(infopipe_data_flags[0]),
	.I3(operand[14]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [14])
);
defparam \infopipe_arbiter_inst.data_out_4[9] .INIT=32'hCCCCF5A0;
  LUT5 \infopipe_arbiter_inst.data_out_4[10]  (
	.I0(operand[15]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(infopipe_data_flags[0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_trainer[15]),
	.O(\infopipe_arbiter_inst.data_out_4 [15])
);
defparam \infopipe_arbiter_inst.data_out_4[10] .INIT=32'hFCEE3022;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[11]  (
	.I0(infopipe_data_trainer[17]),
	.I1(command[1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_flags[0]),
	.O(\infopipe_arbiter_inst.data_out_4 [17])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[11] .INIT=32'hAFACA0AC;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[12]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_trainer[18]),
	.I2(infopipe_data_flags[0]),
	.I3(command[2]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.data_out_4 [18])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[12] .INIT=32'hD8D8DD88;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[13]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[19]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(command[3]),
	.I4(infopipe_data_flags[0]),
	.O(\infopipe_arbiter_inst.data_out_4 [19])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[13] .INIT=32'hCFCAC5C0;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[14]  (
	.I0(command[4]),
	.I1(infopipe_data_trainer[20]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(infopipe_data_flags[0]),
	.O(\infopipe_arbiter_inst.data_out_4 [20])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[14] .INIT=32'hCFCAC0CA;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[15]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_flags[0]),
	.I2(command[5]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(infopipe_data_trainer[21]),
	.O(\infopipe_arbiter_inst.data_out_4 [21])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[15] .INIT=32'hFFD800D8;
  LUT5 \infopipe_arbiter_inst.data_out_4_0[16]  (
	.I0(infopipe_data_trainer[22]),
	.I1(infopipe_data_flags[0]),
	.I2(\infopipe_arbiter_inst.current_set [1]),
	.I3(\infopipe_arbiter_inst.current_set [0]),
	.I4(command[6]),
	.O(\infopipe_arbiter_inst.data_out_4 [22])
);
defparam \infopipe_arbiter_inst.data_out_4_0[16] .INIT=32'hAACFAAC0;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[17]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_flags[0]),
	.I2(infopipe_data_trainer[23]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(command[7]),
	.O(\infopipe_arbiter_inst.data_out_4 [23])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[17] .INIT=32'hE4F5E4A0;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[18]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(infopipe_data_trainer[24]),
	.I2(command[8]),
	.I3(infopipe_data_flags[24]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [24])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[18] .INIT=32'hCCCCFA50;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[19]  (
	.I0(command[9]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_trainer[25]),
	.I3(infopipe_data_flags[25]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [25])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[19] .INIT=32'hF0F0EE22;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[20]  (
	.I0(infopipe_data_flags[26]),
	.I1(command[10]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_trainer[26]),
	.I4(\infopipe_arbiter_inst.current_set [1]),
	.O(\infopipe_arbiter_inst.data_out_4 [26])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[20] .INIT=32'hFA0AFC0C;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[21]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(command[11]),
	.I2(infopipe_data_flags[27]),
	.I3(infopipe_data_trainer[27]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [27])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[21] .INIT=32'hFF00E4E4;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[22]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.I2(infopipe_data_flags[28]),
	.I3(command[12]),
	.I4(infopipe_data_trainer[28]),
	.O(\infopipe_arbiter_inst.data_out_4 [28])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[22] .INIT=32'hFDEC3120;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[23]  (
	.I0(infopipe_data_trainer[29]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(infopipe_data_flags[29]),
	.I3(command[13]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [29])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[23] .INIT=32'hAAAAF3C0;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[24]  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(command[14]),
	.I2(infopipe_data_trainer[30]),
	.I3(infopipe_data_flags[30]),
	.I4(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_out_4 [30])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[24] .INIT=32'hF0F0EE44;
  LUT5 \infopipe_arbiter_inst.data_out_4_cZ[25]  (
	.I0(\infopipe_arbiter_inst.current_set [0]),
	.I1(infopipe_data_flags[31]),
	.I2(infopipe_data_trainer[31]),
	.I3(\infopipe_arbiter_inst.current_set [1]),
	.I4(command[15]),
	.O(\infopipe_arbiter_inst.data_out_4 [31])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[25] .INIT=32'hE4F5E4A0;
// @225:2632
  LUT4 \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_cZ  (
	.I0(\infopipe_snd_inst.state [1]),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(infopipe_ready_arbiter),
	.I3(\infopipe_snd_inst.infopipe_empty_local ),
	.O(\infopipe_snd_inst.infopipe_data_out_0_sqmuxa )
);
defparam \infopipe_snd_inst.infopipe_data_out_0_sqmuxa_cZ .INIT=16'h1000;
// @225:2969
  LUT6 cmd_send_flags21_0_cZ (
	.I0(address[0]),
	.I1(address[13]),
	.I2(address[15]),
	.I3(infopipe_ready_remote_p),
	.I4(address[14]),
	.I5(address[12]),
	.O(cmd_send_flags21_0)
);
defparam cmd_send_flags21_0_cZ.INIT=64'h0080000000000000;
// @225:2969
  LUT6 cmd_send_flags21_1_cZ (
	.I0(address[1]),
	.I1(address[2]),
	.I2(address[4]),
	.I3(address[5]),
	.I4(address[3]),
	.I5(address[6]),
	.O(cmd_send_flags21_1)
);
defparam cmd_send_flags21_1_cZ.INIT=64'h8000000000000000;
// @225:2971
  LUT6 training_disabled_1_sqmuxa_9_0_cZ (
	.I0(operand[6]),
	.I1(operand[8]),
	.I2(operand[9]),
	.I3(operand[10]),
	.I4(operand[1]),
	.I5(operand[7]),
	.O(training_disabled_1_sqmuxa_9_0)
);
defparam training_disabled_1_sqmuxa_9_0_cZ.INIT=64'h0000000000010000;
// @225:2962
  LUT6 cmd_send_flags_5_1_cZ (
	.I0(command[4]),
	.I1(command[2]),
	.I2(command[3]),
	.I3(command[1]),
	.I4(command[6]),
	.I5(command[5]),
	.O(cmd_send_flags_5_1)
);
defparam cmd_send_flags_5_1_cZ.INIT=64'h8000000000000000;
// @225:2962
  LUT6 cmd_send_flags_5_2_cZ (
	.I0(command[11]),
	.I1(command[10]),
	.I2(command[9]),
	.I3(command[12]),
	.I4(command[8]),
	.I5(command[7]),
	.O(cmd_send_flags_5_2)
);
defparam cmd_send_flags_5_2_cZ.INIT=64'h8000000000000000;
// @225:2962
  LUT6 cmd_send_flags_5_3_cZ (
	.I0(operand[1]),
	.I1(command[15]),
	.I2(command[14]),
	.I3(command[13]),
	.I4(operand[2]),
	.I5(operand[0]),
	.O(cmd_send_flags_5_3)
);
defparam cmd_send_flags_5_3_cZ.INIT=64'h8000000000000000;
// @225:2962
  LUT6 cmd_send_flags_5_4_cZ (
	.I0(operand[4]),
	.I1(operand[12]),
	.I2(operand[13]),
	.I3(operand[5]),
	.I4(operand[11]),
	.I5(operand[3]),
	.O(cmd_send_flags_5_4)
);
defparam cmd_send_flags_5_4_cZ.INIT=64'h8000000000000000;
// @225:2971
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.training_disabled_2_sqmuxa_2_cZ  (
	.I0(command[0]),
	.I1(command[2]),
	.I2(command[3]),
	.I3(command[1]),
	.I4(training_disabled_1_sqmuxa_11),
	.O(\infopipe_rcv_inst.BIT[0].RCV.training_disabled_2_sqmuxa_2 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.training_disabled_2_sqmuxa_2_cZ .INIT=32'h01000000;
  LUT5 m2_e_1_1_cZ (
	.I0(command[2]),
	.I1(command[0]),
	.I2(command[3]),
	.I3(command[1]),
	.I4(training_disabled_1_sqmuxa_11),
	.O(m2_e_1_1)
);
defparam m2_e_1_1_cZ.INIT=32'h00040000;
// @225:2705
  LUT4 \infopipe_arbiter_inst.data_out_4_cZ[16]  (
	.I0(command[0]),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.I3(infopipe_data_trainer[16]),
	.O(\infopipe_arbiter_inst.data_out_4 [16])
);
defparam \infopipe_arbiter_inst.data_out_4_cZ[16] .INIT=16'hF202;
// @225:2905
  LUT2 N_4_mux_i_cZ (
	.I0(hold_done_flag7),
	.I1(training_done_in),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
// @225:2643
  LUT3 \infopipe_snd_inst.infopipe_data_out_5_sn_m10  (
	.I0(\infopipe_snd_inst.state [0]),
	.I1(\infopipe_snd_inst.sndcnt [3]),
	.I2(\infopipe_snd_inst.sndcnt [2]),
	.O(\infopipe_snd_inst.infopipe_data_out_5_sn_N_13_mux )
);
defparam \infopipe_snd_inst.infopipe_data_out_5_sn_m10 .INIT=8'hA2;
// @225:3031
  LUT3 \N_7_1.infopipe_data_flags_5_sn_N_5_mux_i_0_o2  (
	.I0(state_sending_flags[1]),
	.I1(state_sending_flags[0]),
	.I2(infopipe_reset),
	.O(un1_infopipe_reset_i)
);
defparam \N_7_1.infopipe_data_flags_5_sn_N_5_mux_i_0_o2 .INIT=8'h0E;
// @225:2926
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.flags_out_5[3]  (
	.I0(disable_output),
	.I1(flags_in[3]),
	.I2(flags_trainer_in[0]),
	.O(flags_out[3])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.flags_out_5[3] .INIT=8'hDC;
  LUT2 \infopipe_rcv_inst.BIT[0].RCV.N_6_0_i  (
	.I0(\infopipe_arbiter_inst.current_set [1]),
	.I1(\infopipe_arbiter_inst.current_set [0]),
	.O(N_6_0_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_6_0_i .INIT=4'h7;
// @225:2704
  LUT3 \infopipe_arbiter_inst.data_ready_outc_cZ  (
	.I0(infopipe_send_ack_arbiter),
	.I1(\infopipe_arbiter_inst.current_set [1]),
	.I2(\infopipe_arbiter_inst.current_set [0]),
	.O(\infopipe_arbiter_inst.data_ready_outc )
);
defparam \infopipe_arbiter_inst.data_ready_outc_cZ .INIT=8'h15;
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.m18  (
	.I0(tdatardy_local),
	.I1(req_done_out),
	.I2(tdatardy_local_2),
	.O(\infopipe_latch_trainer.data_ready_out6 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.m18 .INIT=8'h02;
// @225:2971
  LUT4 training_disabled_1_sqmuxa_11_cZ (
	.I0(command[6]),
	.I1(command[4]),
	.I2(command[7]),
	.I3(command[5]),
	.O(training_disabled_1_sqmuxa_11)
);
defparam training_disabled_1_sqmuxa_11_cZ.INIT=16'h0001;
// @225:2597
  LUT4 \infopipe_rcv_inst.data_ready_out  (
	.I0(\infopipe_rcv_inst.ready_bit [0]),
	.I1(\infopipe_rcv_inst.ready_bit [1]),
	.I2(\infopipe_rcv_inst.ready_bit [3]),
	.I3(\infopipe_rcv_inst.ready_bit [2]),
	.O(infopipe_ready_remote)
);
defparam \infopipe_rcv_inst.data_ready_out .INIT=16'h8000;
// @225:2594
  LUT4 \infopipe_rcv_inst.infopipe_empty_out_2_cZ  (
	.I0(\infopipe_rcv_inst.empty_bit [2]),
	.I1(\infopipe_rcv_inst.empty_bit [0]),
	.I2(\infopipe_rcv_inst.empty_bit [1]),
	.I3(\infopipe_rcv_inst.empty_bit [3]),
	.O(\infopipe_rcv_inst.infopipe_empty_out_2 )
);
defparam \infopipe_rcv_inst.infopipe_empty_out_2_cZ .INIT=16'h8000;
// @225:2971
  LUT3 training_disabled_1_sqmuxa_15_0_cZ (
	.I0(command[10]),
	.I1(command[9]),
	.I2(command[8]),
	.O(training_disabled_1_sqmuxa_15_0)
);
defparam training_disabled_1_sqmuxa_15_0_cZ.INIT=8'h01;
// @225:2969
  LUT3 cmd_send_flags21_2_cZ (
	.I0(address[8]),
	.I1(address[9]),
	.I2(address[7]),
	.O(cmd_send_flags21_2)
);
defparam cmd_send_flags21_2_cZ.INIT=8'h80;
// @225:2971
  LUT4 training_disabled_1_sqmuxa_9_1_3_cZ (
	.I0(operand[4]),
	.I1(operand[5]),
	.I2(operand[11]),
	.I3(operand[2]),
	.O(training_disabled_1_sqmuxa_9_1_3)
);
defparam training_disabled_1_sqmuxa_9_1_3_cZ.INIT=16'h0001;
// @225:2971
  LUT4 training_disabled_1_sqmuxa_9_1_4_cZ (
	.I0(operand[12]),
	.I1(operand[15]),
	.I2(operand[13]),
	.I3(operand[14]),
	.O(training_disabled_1_sqmuxa_9_1_4)
);
defparam training_disabled_1_sqmuxa_9_1_4_cZ.INIT=16'h0001;
// @225:2962
  LUT4 cmd_send_flags_5_0_3_cZ (
	.I0(command[0]),
	.I1(operand[8]),
	.I2(operand[10]),
	.I3(operand[9]),
	.O(cmd_send_flags_5_0_3)
);
defparam cmd_send_flags_5_0_3_cZ.INIT=16'h8000;
// @225:2929
  LUT2 \flags_out_8[6]  (
	.I0(flag_ssc),
	.I1(flags_in[6]),
	.O(flags_out[6])
);
defparam \flags_out_8[6] .INIT=4'hE;
// @225:2454
  LUT2 \ssc_detector.clkin_period_error_2_sqmuxa  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval )
);
defparam \ssc_detector.clkin_period_error_2_sqmuxa .INIT=4'h1;
// @225:3152
  LUT2 \N_7_1.un4_train_out[0]  (
	.I0(disable_output),
	.I1(training_ctrl_rx_in),
	.O(train_out)
);
defparam \N_7_1.un4_train_out[0] .INIT=4'h4;
// @225:2879
  LUT2 \N_7_1.un1_training_ctrl_rx_in  (
	.I0(training_ctrl_rx_in),
	.I1(ssc_start_latched),
	.O(un1_training_ctrl_rx_in)
);
defparam \N_7_1.un1_training_ctrl_rx_in .INIT=4'hE;
// @225:2906
  LUT2 \N_7_1.hold_done_flag7  (
	.I0(training_ctrl_tx_in[0]),
	.I1(training_ctrl_tx_in[1]),
	.O(hold_done_flag7)
);
defparam \N_7_1.hold_done_flag7 .INIT=4'h4;
  LUT2 \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5_sm0_i_i_o2  (
	.I0(state_sending_flags[1]),
	.I1(infopipe_reset),
	.O(infopipe_data_flags_5_sm0)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5_sm0_i_i_o2 .INIT=4'hD;
  LUT2 \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5_ss0_i_i_o2  (
	.I0(state_sending_flags[0]),
	.I1(infopipe_reset),
	.O(N_94)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5_ss0_i_i_o2 .INIT=4'hD;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I1(infopipe_send_ack_set[0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc_cZ .INIT=4'h2;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I1(infopipe_send_ack_set[0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc_cZ .INIT=4'h2;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc_cZ  (
	.I0(infopipe_send_ack_set[0]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc_cZ .INIT=4'h4;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I1(infopipe_send_ack_set[0]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc_cZ .INIT=4'h2;
// @225:2917
  LUT2 \N_7_1.un1_flags_channels_in_2_1_cZ  (
	.I0(flags_channels_in[15]),
	.I1(flags_channels_in[18]),
	.O(\N_7_1.un1_flags_channels_in_2_1 )
);
defparam \N_7_1.un1_flags_channels_in_2_1_cZ .INIT=4'hE;
// @225:2916
  LUT2 \N_7_1.un1_flags_channels_in_1_1_cZ  (
	.I0(flags_channels_in[10]),
	.I1(flags_channels_in[11]),
	.O(\N_7_1.un1_flags_channels_in_1_1 )
);
defparam \N_7_1.un1_flags_channels_in_1_1_cZ .INIT=4'hE;
// @225:2915
  LUT2 \N_7_1.un1_flags_channels_in_1_3  (
	.I0(flags_channels_in[6]),
	.I1(flags_channels_in[7]),
	.O(\N_7_1.un1_flags_channels_in_1 )
);
defparam \N_7_1.un1_flags_channels_in_1_3 .INIT=4'hE;
// @225:2625
  LUT5 \infopipe_snd_inst.data_sent_outc_cZ  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(\infopipe_snd_inst.sndcnt [3]),
	.I2(\infopipe_snd_inst.state [0]),
	.I3(\infopipe_snd_inst.sndcnt [1]),
	.I4(CO0_3),
	.O(\infopipe_snd_inst.data_sent_outc )
);
defparam \infopipe_snd_inst.data_sent_outc_cZ .INIT=32'hC0808080;
// @225:2625
  LUT6 \infopipe_snd_inst.sndcnt_1_sqmuxa_i_cZ  (
	.I0(\infopipe_snd_inst.sndcnt [2]),
	.I1(\infopipe_snd_inst.state [0]),
	.I2(\infopipe_snd_inst.sndcnt [3]),
	.I3(CO0_3),
	.I4(\infopipe_snd_inst.sndcnt [1]),
	.I5(infopipe_reset),
	.O(\infopipe_snd_inst.sndcnt_1_sqmuxa_i )
);
defparam \infopipe_snd_inst.sndcnt_1_sqmuxa_i_cZ .INIT=64'hFFFFFFFFF3B3B3B3;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_227_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_axb5 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [5])
);
defparam \ssc_detector.clkin_pulse_interval_227_m1 .INIT=8'h04;
  LUT6 \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5[2]  (
	.I0(disable_output),
	.I1(flags_channels_in[4]),
	.I2(channel_flags_id[2]),
	.I3(N_111),
	.I4(N_94),
	.I5(infopipe_data_flags_5_sm0),
	.O(infopipe_data_flags_5[30])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5[2] .INIT=64'h0000CFC0AAAAFFFF;
// @225:2704
  LUT6 \infopipe_rcv_inst.BIT[0].RCV.N_487_i  (
	.I0(\infopipe_rcv_inst.ready_bit [3]),
	.I1(\infopipe_rcv_inst.ready_bit [2]),
	.I2(\infopipe_rcv_inst.ready_bit [1]),
	.I3(\infopipe_rcv_inst.ready_bit [0]),
	.I4(req_done_out),
	.I5(N_195_mux),
	.O(N_487_i)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_487_i .INIT=64'h00007FFFFFFFFFFF;
  FDR \infopipe_latch_trainer.data_ready_out_Z  (
	.Q(req_done_out),
	.D(\infopipe_latch_trainer.data_ready_out ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[5]  (
	.Q(\ssc_detector.un7_axb5 ),
	.D(\ssc_detector.clkin_pulse_interval_s [5]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[4]  (
	.Q(\ssc_detector.un7_ac0_8 ),
	.D(\ssc_detector.clkin_pulse_interval_s [4]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[3]  (
	.Q(\ssc_detector.un7_ac0_6 ),
	.D(\ssc_detector.clkin_pulse_interval_s [3]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[2]  (
	.Q(\ssc_detector.un7_ac0_4 ),
	.D(\ssc_detector.clkin_pulse_interval_s [2]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[1]  (
	.Q(\ssc_detector.un7_c2 ),
	.D(\ssc_detector.clkin_pulse_interval_s [1]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2455
  FDE \ssc_detector.clkin_pulse_interval_Z[0]  (
	.Q(\ssc_detector.un7_axb0 ),
	.D(\ssc_detector.clkin_pulse_interval_s [0]),
	.C(infopipe_clk),
	.CE(\ssc_detector.clkin_pulse_intervale )
);
// @225:2625
  FDR \infopipe_snd_inst.sndcnt_Z[0]  (
	.Q(CO0_3),
	.D(CO0_3_i),
	.C(infopipe_clk),
	.R(\infopipe_snd_inst.sndcnt_1_sqmuxa_i )
);
// @225:3030
  FD \infopipe_data_flags_Z[27]  (
	.Q(infopipe_data_flags[27]),
	.D(infopipe_data_flags_5[27]),
	.C(infopipe_clk)
);
// @225:3030
  FD \channel_flags_id_Z[2]  (
	.Q(channel_flags_id[2]),
	.D(N_58_i),
	.C(infopipe_clk)
);
// @225:3030
  FD \channel_flags_id_Z[1]  (
	.Q(channel_flags_id[1]),
	.D(N_60_i),
	.C(infopipe_clk)
);
// @225:3030
  FD \infopipe_data_flags_Z[30]  (
	.Q(infopipe_data_flags[30]),
	.D(infopipe_data_flags_5[30]),
	.C(infopipe_clk)
);
// @225:3030
  FD \infopipe_data_flags_Z[28]  (
	.Q(infopipe_data_flags[28]),
	.D(infopipe_data_flags_5[28]),
	.C(infopipe_clk)
);
// @225:2704
  FDE \infopipe_arbiter_inst.current_set_Z[1]  (
	.Q(\infopipe_arbiter_inst.current_set [1]),
	.D(N_487_i),
	.C(infopipe_clk),
	.CE(\infopipe_arbiter_inst.current_set_4_sqmuxa_i )
);
// @225:2704
  FDE \infopipe_arbiter_inst.current_set_Z[0]  (
	.Q(\infopipe_arbiter_inst.current_set [0]),
	.D(N_482_i),
	.C(infopipe_clk),
	.CE(\infopipe_arbiter_inst.current_set_4_sqmuxa_i )
);
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_226_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_ac0_8 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [4])
);
defparam \ssc_detector.clkin_pulse_interval_226_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_225_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_ac0_6 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [3])
);
defparam \ssc_detector.clkin_pulse_interval_225_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_224_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_ac0_4 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [2])
);
defparam \ssc_detector.clkin_pulse_interval_224_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_223_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_c2 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [1])
);
defparam \ssc_detector.clkin_pulse_interval_223_m1 .INIT=8'h04;
// @225:2455
  LUT3 \ssc_detector.clkin_pulse_interval_222_m1  (
	.I0(reset_in),
	.I1(\ssc_detector.un7_axb0 ),
	.I2(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.clkin_pulse_interval_qxu [0])
);
defparam \ssc_detector.clkin_pulse_interval_222_m1 .INIT=8'h04;
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.O(\infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT3 \infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.O(\infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT3 \infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.O(\infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.O(\infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0_cZ .INIT=8'h01;
  LUT2 \N_7_1.infopipe_data_flags_5_sn_N_5_mux_i_0_o2_0  (
	.I0(state_sending_flags[0]),
	.I1(state_sending_flags[1]),
	.O(un1_infopipe_reset_i_0)
);
defparam \N_7_1.infopipe_data_flags_5_sn_N_5_mux_i_0_o2_0 .INIT=4'hE;
  LUT2 \ssc_detector.clkin_pulse_gen.fdcr1.IntDceR15_0  (
	.I0(\ssc_detector.clkin_div_sync ),
	.I1(\ssc_detector.clkin_pulse_gen.IntSigClr ),
	.O(\ssc_detector.clkin_pulse_gen.fdcr1.IntDceR_0 )
);
defparam \ssc_detector.clkin_pulse_gen.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT2 \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR15_0  (
	.I0(\infopipe_snd_inst.accept_pulse_gen.IntSigClr ),
	.I1(\infopipe_snd_inst.infopipe_empty_local ),
	.O(\infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR_0 )
);
defparam \infopipe_snd_inst.accept_pulse_gen.fdcr1.IntDceR15_0 .INIT=4'h4;
  LUT2 \infopipe_rcv_inst.BIT[0].RCV.N_533_i_0  (
	.I0(state_sending_flags[0]),
	.I1(state_sending_flags[1]),
	.O(N_533_i_0)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_533_i_0 .INIT=4'h8;
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.N_52_i_0  (
	.I0(flag_ssc_start),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.O(N_52_i_0)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_52_i_0 .INIT=8'hE0;
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.N_536_i_0  (
	.I0(flag_ssc),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.O(N_536_i_0)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_536_i_0 .INIT=8'hE0;
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.N_530_i_0  (
	.I0(state_sending_flags[0]),
	.I1(channel_flags_id[1]),
	.I2(state_sending_flags[1]),
	.O(N_530_i_0)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_530_i_0 .INIT=8'hA8;
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5_0[26]  (
	.I0(disable_output),
	.I1(flags_trainer_in[0]),
	.I2(state_sending_flags[0]),
	.I3(state_sending_flags[1]),
	.O(infopipe_data_flags_5_0[26])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_flags_5_0[26] .INIT=16'hF400;
  LUT5 \channel_flags_id_e_0[0]  (
	.I0(infopipe_send_ack_flags),
	.I1(channel_flags_id[2]),
	.I2(state_sending_flags[1]),
	.I3(state_sending_flags[0]),
	.I4(CO0_1),
	.O(channel_flags_id_0)
);
defparam \channel_flags_id_e_0[0] .INIT=32'hF5F00200;
  LUT5 \N_7_1.N_534_i_0  (
	.I0(channel_flags_id[1]),
	.I1(channel_flags_id[2]),
	.I2(state_sending_flags[1]),
	.I3(CO0_1),
	.I4(state_sending_flags[0]),
	.O(N_534_i_0)
);
defparam \N_7_1.N_534_i_0 .INIT=32'hF9F6F0F0;
  LUT5 \N_7_1.N_44_i_0  (
	.I0(state_sending_flags[0]),
	.I1(channel_flags_id[2]),
	.I2(channel_flags_id[1]),
	.I3(CO0_1),
	.I4(state_sending_flags[1]),
	.O(N_44_i_0)
);
defparam \N_7_1.N_44_i_0 .INIT=32'hFFFF8AA2;
  LUT3 \N_7_1.N_40_i_0  (
	.I0(CO0_1),
	.I1(state_sending_flags[0]),
	.I2(state_sending_flags[1]),
	.O(N_40_i_0)
);
defparam \N_7_1.N_40_i_0 .INIT=8'hF4;
  LUT5 \N_7_1.N_531_i_0  (
	.I0(state_sending_flags[0]),
	.I1(channel_flags_id[2]),
	.I2(CO0_1),
	.I3(state_sending_flags[1]),
	.I4(channel_flags_id[1]),
	.O(N_531_i_0)
);
defparam \N_7_1.N_531_i_0 .INIT=32'hAA02AA22;
  LUT5 \N_7_1.N_535_i_0  (
	.I0(channel_flags_id[1]),
	.I1(channel_flags_id[2]),
	.I2(state_sending_flags[1]),
	.I3(state_sending_flags[0]),
	.I4(CO0_1),
	.O(N_535_i_0)
);
defparam \N_7_1.N_535_i_0 .INIT=32'hF1F0F3F0;
  LUT5 \N_7_1.N_532_i_0  (
	.I0(channel_flags_id[2]),
	.I1(state_sending_flags[1]),
	.I2(state_sending_flags[0]),
	.I3(channel_flags_id[1]),
	.I4(CO0_1),
	.O(N_532_i_0)
);
defparam \N_7_1.N_532_i_0 .INIT=32'hF0E0E0E0;
  LUT5 \N_7_1.N_48_i_0  (
	.I0(flags_channels_in[9]),
	.I1(channel_flags_id[2]),
	.I2(state_sending_flags[0]),
	.I3(state_sending_flags[1]),
	.I4(N_106),
	.O(N_48_i_0)
);
defparam \N_7_1.N_48_i_0 .INIT=32'hFFB0FF80;
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.state_1_sqmuxa_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[31]  (
	.Q(infopipe_data_flags[31]),
	.D(un1_infopipe_reset_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[0]  (
	.Q(infopipe_data_flags[0]),
	.D(N_533_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[25]  (
	.Q(infopipe_data_flags[25]),
	.D(N_52_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[24]  (
	.Q(infopipe_data_flags[24]),
	.D(N_536_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[33]  (
	.Q(infopipe_data_flags[33]),
	.D(N_530_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[26]  (
	.Q(infopipe_data_flags[26]),
	.D(infopipe_data_flags_5_0[26]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \channel_flags_id_Z[0]  (
	.Q(CO0_1),
	.D(channel_flags_id_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[34]  (
	.Q(infopipe_data_flags[34]),
	.D(N_534_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[35]  (
	.Q(infopipe_data_flags[35]),
	.D(N_44_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[32]  (
	.Q(infopipe_data_flags[32]),
	.D(N_40_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[37]  (
	.Q(infopipe_data_flags[37]),
	.D(N_531_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[36]  (
	.Q(infopipe_data_flags[36]),
	.D(N_535_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[38]  (
	.Q(infopipe_data_flags[38]),
	.D(N_532_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:3030
  FDR \infopipe_data_flags_Z[29]  (
	.Q(infopipe_data_flags[29]),
	.D(N_48_i_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.state_e_0_e_cZ[1]  (
	.I0(infopipe_send_ack_set[0]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I3(un1_rcvcnt_c4),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[0].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[0].RCV.state_e_0_e_cZ[1] .INIT=32'h0000C4F4;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.N_242_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I2(un1_rcvcnt_c4_1),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[2].RCV.N_242_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.N_242_i_0_e_cZ .INIT=32'h00003120;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.N_232_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I2(un1_rcvcnt_c4_2),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[3].RCV.N_232_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.N_232_i_0_e_cZ .INIT=32'h00005140;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.N_262_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I2(un1_rcvcnt_c4),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[0].RCV.N_262_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.N_262_i_0_e_cZ .INIT=32'h00005140;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.N_252_i_0_e_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I2(un1_rcvcnt_c4_0),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[1].RCV.N_252_i_0_e )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.N_252_i_0_e_cZ .INIT=32'h00003120;
  LUT5 \infopipe_rcv_inst.BIT[1].RCV.state_e_0_e_cZ[1]  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I2(infopipe_send_ack_set[0]),
	.I3(un1_rcvcnt_c4_0),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[1].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[1].RCV.state_e_0_e_cZ[1] .INIT=32'h00008ACE;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.state_e_0_e_cZ[1]  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I2(un1_rcvcnt_c4_2),
	.I3(infopipe_send_ack_set[0]),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[3].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[3].RCV.state_e_0_e_cZ[1] .INIT=32'h00008ACE;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.state_e_0_e_cZ[1]  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I2(infopipe_send_ack_set[0]),
	.I3(un1_rcvcnt_c4_1),
	.I4(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[2].RCV.state_e_0_e [1])
);
defparam \infopipe_rcv_inst.BIT[2].RCV.state_e_0_e_cZ[1] .INIT=32'h00008CAE;
  LUT6 \ssc_detector.clkin_cnt_4_0_e_cZ[4]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_9),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [4])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[4] .INIT=64'h0000155540000000;
  LUT6 \ssc_detector.clkin_cnt_4_0_e_cZ[3]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_9),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [3])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[3] .INIT=64'h0000000015554000;
  LUT6 \ssc_detector.clkin_cnt_4_0_e_cZ[2]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(\ssc_detector.clkin_cnt [2]),
	.I3(CO0_9),
	.I4(\ssc_detector.clkin_cnt [3]),
	.I5(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [2])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[2] .INIT=64'h0000145014501450;
  LUT5 \ssc_detector.clkin_cnt_4_0_e_cZ[1]  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_cnt [1]),
	.I2(CO0_9),
	.I3(\ssc_detector.clkin_cnt [3]),
	.I4(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [1])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[1] .INIT=32'h00141414;
  LUT4 \ssc_detector.clkin_cnt_4_0_e_cZ[0]  (
	.I0(reset_in),
	.I1(CO0_9),
	.I2(\ssc_detector.clkin_cnt [3]),
	.I3(\ssc_detector.clkin_cnt [4]),
	.O(\ssc_detector.clkin_cnt_4_0_e [0])
);
defparam \ssc_detector.clkin_cnt_4_0_e_cZ[0] .INIT=16'h0111;
  LUT3 \ssc_detector.clkin_div_r_0_e_cZ  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_div ),
	.I2(\ssc_detector.clkin_div_1_sqmuxa_i ),
	.O(\ssc_detector.clkin_div_r_0_e )
);
defparam \ssc_detector.clkin_div_r_0_e_cZ .INIT=8'h14;
  LUT6 \ssc_detector.N_271_i_0_e_cZ  (
	.I0(reset_in),
	.I1(\ssc_detector.clkin_started ),
	.I2(\ssc_detector.un7_axb5 ),
	.I3(\ssc_detector.un1_clkin_pulse_interval_c5 ),
	.I4(\ssc_detector.un7_ac0_9 ),
	.I5(\ssc_detector.clkin_pulse ),
	.O(\ssc_detector.N_271_i_0_e )
);
defparam \ssc_detector.N_271_i_0_e_cZ .INIT=64'h4444040055550000;
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[0].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[2].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.N_242_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[3].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.N_232_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[0].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.N_262_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[1].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.N_252_i_0_e ),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[1].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[3].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2514
  FD \infopipe_rcv_inst.BIT_Z[2].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.state_e_0_e [1]),
	.C(infopipe_clk)
);
// @225:2455
  FD \ssc_detector.clkin_period_error_Z  (
	.Q(\ssc_detector.clkin_period_error ),
	.D(\ssc_detector.N_271_i_0_e ),
	.C(infopipe_clk)
);
  CARRY8 \ssc_detector.clkin_pulse_interval_cry_cZ[2]  (
	.CO({NC1, NC0, \ssc_detector.clkin_pulse_interval_cry [4:0], \ssc_detector.clkin_pulse_interval_cry_cy }),
	.O({NC2, \ssc_detector.clkin_pulse_interval_s [5:0], clkin_pulse_interval_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, \ssc_detector.clkin_pulse_interval_qxu [5:0], \ssc_detector.clkin_pulse_interval })
);
assign flags_out[7] = VCC;
endmodule /* hstdm_training_monitor_Z1_1_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_7_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'hC6CC;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.I2(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'hD2;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(wordsel_reset),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hC6CCCCCC;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [2])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(wordsel_reset),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [0]),
	.I2(\training_word_inst.check_cnt [2]),
	.I3(\training_word_inst.check_cnt [3]),
	.I4(\training_word_inst.check_cnt [4]),
	.I5(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFFFFAAA8FFFFAAA0;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(data_to_decoder[2]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(data_to_decoder[1]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(data_to_decoder[0]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[0]),
	.I2(\training_bit_pattern_decoder.descrambler_out [0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [1]),
	.I2(data_to_decoder[1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [2]),
	.I2(data_to_decoder[2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [3]),
	.I2(data_to_decoder[3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hE4;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_pulse_in),
	.I1(idelay_reset_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(N_16_0),
	.I1(self_test_bit_result),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(N_16_0),
	.I1(pattern_raw[2]),
	.I2(pattern_raw[3]),
	.I3(pattern_raw[0]),
	.I4(pattern_raw[1]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hAA2AAAAA;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(N_16_0),
	.I1(\reset_st_bit.IntSigClr ),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h32;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.found ),
	.I1(\training_word_inst.match ),
	.I2(train_word_local),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hC000A0A0;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_7_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_8_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8 ),
	.I3(wordsel_reset),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'hC6CC;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.found8 ),
	.I1(\training_word_inst.found8_axb1 ),
	.I2(wordsel_reset),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'h9C;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [3]),
	.I3(\training_word_inst.found8 ),
	.I4(wordsel_reset),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hF078F0F0;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.found8_axb1 )
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.found8_axb1 )
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(\training_word_inst.check_cnt [2]),
	.I1(wordsel_reset),
	.I2(\training_word_inst.check_cnt [0]),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [0]),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(\training_word_inst.check_cnt [3]),
	.I5(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFFFFFFFFAAAAA888;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(data_to_decoder[2]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.I2(data_to_decoder[1]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(data_to_decoder[0]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [0]),
	.I2(data_to_decoder[0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [1]),
	.I2(data_to_decoder[1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[2]),
	.I2(\training_bit_pattern_decoder.descrambler_out [2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [3]),
	.I2(data_to_decoder[3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hE4;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_reset_in),
	.I1(idelay_pulse_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(N_16_0),
	.I1(self_test_bit_result),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(N_16_0),
	.I1(pattern_raw[3]),
	.I2(pattern_raw[2]),
	.I3(pattern_raw[0]),
	.I4(pattern_raw[1]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hAA2AAAAA;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(\reset_st_bit.IntSigClr ),
	.I1(N_16_0),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h54;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found ),
	.I2(\training_word_inst.found8 ),
	.I3(train_word_local),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hA000CC00;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_8_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_9_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [2]),
	.I1(\training_word_inst.found8 ),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(wordsel_reset),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'h9AAA;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.I2(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'hD2;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(wordsel_reset),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hC6CCCCCC;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [2])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(wordsel_reset),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [0]),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(\training_word_inst.check_cnt [0]),
	.I4(\training_word_inst.check_cnt [4]),
	.I5(\training_word_inst.check_cnt [3]),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFFFFAAAAFFFFA888;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(data_to_decoder[2]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(data_to_decoder[1]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(data_to_decoder[0]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [0]),
	.I2(data_to_decoder[0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[1]),
	.I2(\training_bit_pattern_decoder.descrambler_out [1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[2]),
	.I2(\training_bit_pattern_decoder.descrambler_out [2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [3]),
	.I2(data_to_decoder[3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hE4;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_pulse_in),
	.I1(idelay_reset_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(N_16_0),
	.I1(self_test_bit_result),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(N_16_0),
	.I1(pattern_raw[3]),
	.I2(pattern_raw[1]),
	.I3(pattern_raw[2]),
	.I4(pattern_raw[0]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hAAAA2AAA;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(N_16_0),
	.I1(\reset_st_bit.IntSigClr ),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h32;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.found ),
	.I1(\training_word_inst.match ),
	.I2(train_word_local),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hC000A0A0;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_9_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_10_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [2]),
	.I1(\training_word_inst.found8 ),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(wordsel_reset),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'h9AAA;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.found8 ),
	.I1(\training_word_inst.found8_axb1 ),
	.I2(wordsel_reset),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'h9C;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [2]),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.found8 ),
	.I3(\training_word_inst.found8_axb1 ),
	.I4(wordsel_reset),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hC6CCCCCC;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(wordsel_reset),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [3]),
	.I2(\training_word_inst.check_cnt [0]),
	.I3(\training_word_inst.check_cnt [2]),
	.I4(\training_word_inst.check_cnt [4]),
	.I5(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFFFFAAA8FFFFAA88;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(data_to_decoder[3]),
	.I1(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(data_to_decoder[2]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.I2(data_to_decoder[1]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(data_to_decoder[0]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [0]),
	.I2(data_to_decoder[0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [1]),
	.I2(data_to_decoder[1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[2]),
	.I2(\training_bit_pattern_decoder.descrambler_out [2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[3]),
	.I2(\training_bit_pattern_decoder.descrambler_out [3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hD8;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_pulse_in),
	.I1(idelay_reset_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(N_16_0),
	.I1(self_test_bit_result),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(N_16_0),
	.I1(pattern_raw[2]),
	.I2(pattern_raw[0]),
	.I3(pattern_raw[3]),
	.I4(pattern_raw[1]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hA2AAAAAA;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(N_16_0),
	.I1(\reset_st_bit.IntSigClr ),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h32;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.found ),
	.I1(\training_word_inst.match ),
	.I2(train_word_local),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hC000A0A0;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_10_FB1_uD */

(* n_hstdm_low_latency=1 , DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_rx_Z3_11_FB1_uD (
  rxclk,
  rxclkdiv2,
  rxclkdiv4,
  fifo_rd_clk,
  cpm_data,
  data_out,
  training_data_out,
  flags_out,
  train_pulse_in,
  train_bit_in,
  idelay_reset_in,
  idelay_pulse_in,
  bitslip_reset_in,
  bitslip_pulse_in,
  train_word_in,
  channel_rdy_out,
  idelay_cnt_in,
  idelay_cnt_out,
  self_test_start_rx,
  reset_erd_flag_in,
  disable_output,
  RX_BIT_CTRL_OUT,
  TX_BIT_CTRL_OUT,
  RX_BIT_CTRL_IN,
  TX_BIT_CTRL_IN,
  RST_DLY,
  BS_RST,
  SIMULATION
)
;
input rxclk ;
input rxclkdiv2 ;
input rxclkdiv4 ;
input fifo_rd_clk ;
input cpm_data ;
output [3:0] data_out ;
output [7:0] training_data_out ;
output [3:0] flags_out ;
input train_pulse_in ;
input train_bit_in ;
input idelay_reset_in ;
input idelay_pulse_in ;
input bitslip_reset_in ;
input bitslip_pulse_in ;
input train_word_in ;
output channel_rdy_out ;
input [7:0] idelay_cnt_in ;
output [7:0] idelay_cnt_out ;
input [1:0] self_test_start_rx ;
input reset_erd_flag_in ;
input disable_output ;
output [39:0] RX_BIT_CTRL_OUT ;
output [39:0] TX_BIT_CTRL_OUT ;
input [39:0] RX_BIT_CTRL_IN ;
input [39:0] TX_BIT_CTRL_IN ;
input RST_DLY ;
input BS_RST ;
input SIMULATION ;
wire rxclk ;
wire rxclkdiv2 ;
wire rxclkdiv4 ;
wire fifo_rd_clk ;
wire cpm_data ;
wire train_pulse_in ;
wire train_bit_in ;
wire idelay_reset_in ;
wire idelay_pulse_in ;
wire bitslip_reset_in ;
wire bitslip_pulse_in ;
wire train_word_in ;
wire channel_rdy_out ;
wire reset_erd_flag_in ;
wire disable_output ;
wire RST_DLY ;
wire BS_RST ;
wire SIMULATION ;
wire [1:0] bitslip_to_demux;
wire [3:0] pattern_raw;
wire [3:0] data_to_decoder;
wire [4:0] \training_word_inst.check_cnt ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatan ;
wire [3:0] \training_bit_pattern_rebuild.BASE4.rdatap ;
wire [0:0] \training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb ;
wire [1:1] \training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb ;
wire [2:2] \training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb ;
wire [3:3] \training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb ;
wire [3:0] \training_bit_pattern_decoder.descrambler_out ;
wire [14:13] \training_bit_pattern_decoder.BIT[3].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[2].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[1].descrambler.shift ;
wire [14:13] \training_bit_pattern_decoder.BIT[0].descrambler.shift ;
wire [0:0] \rx_core.idelay_cnt_raw ;
wire [8:0] CNTVALUEOUT_EXT;
wire [7:0] \rx_core.Q_odata ;
wire [3:0] \rx_core.rdata_all_current ;
wire [0:0] \training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 ;
wire [0:0] \training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 ;
wire [1:0] \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e ;
wire bitslip_reset_local ;
wire train_pulse_local ;
wire wordsel_reset ;
wire train_word_done ;
wire self_test_bit_result ;
wire N_16_0 ;
wire reset_latched_stb ;
wire flag_latched_stb ;
wire \reset_st_bit.IntSigClr  ;
wire \training_word_inst.match  ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa  ;
wire \training_word_inst.found8  ;
wire \training_word_inst.found8_axb1  ;
wire \training_word_inst.found  ;
wire \training_bit_pattern_rebuild.BASE4.switch  ;
wire \training_bit_pattern_decoder.BIT[3].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[2].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[1].descrambler.out_2  ;
wire \training_bit_pattern_decoder.BIT[0].descrambler.out_2  ;
wire \rx_core.bitslip_pulse_base4  ;
wire \rx_core.idelay_load  ;
wire \rx_core.fifo_empty  ;
wire FIFO_WRCLK_OUT ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr  ;
wire VCC ;
wire GND ;
wire N_1 ;
wire N_2 ;
wire N_325 ;
wire N_326 ;
wire N_327 ;
wire \rx_core.idelay_pulse_reset  ;
wire CO2 ;
wire flag_latched_stbce ;
wire N_4_mux_i ;
wire \training_bit_pattern_rebuild.BASE4.switch_i  ;
wire \training_bit_pattern_rebuild.un2_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un15_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un28_bitmsb_i  ;
wire \training_bit_pattern_rebuild.un41_bitmsb_i  ;
wire train_word_local ;
wire b1 ;
wire \training_word_inst.wordsel_reset_out_0_sqmuxa_i  ;
wire N_30_0 ;
wire N_44_0 ;
wire \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0  ;
wire \reset_st_bit.fdcr1.IntDceR_0  ;
wire \training_word_inst.SUM3  ;
wire \training_word_inst.SUM1  ;
wire \training_word_inst.SUM0  ;
wire \training_word_inst.SUM2  ;
wire \training_word_inst.SUM4  ;
wire N_47_i_0 ;
wire \training_word_inst.found_0_sqmuxa_e  ;
wire VCC_1_e_0 ;
wire \training_word_inst.match10_NE_i_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
  LUT1 N_47_i_0_cZ (
	.I0(train_pulse_local),
	.O(N_47_i_0)
);
defparam N_47_i_0_cZ.INIT=2'h1;
// @225:5354
  LUT2 \training_word_inst.SUM4_cZ  (
	.I0(CO2),
	.I1(\training_word_inst.check_cnt [4]),
	.O(\training_word_inst.SUM4 )
);
defparam \training_word_inst.SUM4_cZ .INIT=4'h6;
// @225:5354
  LUT4 \training_word_inst.SUM2_cZ  (
	.I0(\training_word_inst.check_cnt [2]),
	.I1(\training_word_inst.found8 ),
	.I2(\training_word_inst.found8_axb1 ),
	.I3(wordsel_reset),
	.O(\training_word_inst.SUM2 )
);
defparam \training_word_inst.SUM2_cZ .INIT=16'h9AAA;
// @225:5354
  LUT2 \training_word_inst.SUM0_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.O(\training_word_inst.SUM0 )
);
defparam \training_word_inst.SUM0_cZ .INIT=4'h9;
// @225:5354
  LUT3 \training_word_inst.SUM1_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.found8 ),
	.I2(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM1 )
);
defparam \training_word_inst.SUM1_cZ .INIT=8'hD2;
// @225:5354
  LUT5 \training_word_inst.SUM3_cZ  (
	.I0(\training_word_inst.check_cnt [0]),
	.I1(\training_word_inst.check_cnt [2]),
	.I2(\training_word_inst.check_cnt [3]),
	.I3(\training_word_inst.found8 ),
	.I4(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.SUM3 )
);
defparam \training_word_inst.SUM3_cZ .INIT=32'hF078F0F0;
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[3]  (
	.Q(\training_word_inst.check_cnt [3]),
	.D(\training_word_inst.SUM3 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[1]  (
	.Q(\training_word_inst.found8_axb1 ),
	.D(\training_word_inst.SUM1 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[0]  (
	.Q(\training_word_inst.check_cnt [0]),
	.D(\training_word_inst.SUM0 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(wordsel_reset)
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[2]  (
	.Q(\training_word_inst.check_cnt [2]),
	.D(\training_word_inst.SUM2 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [0])
);
// @225:5340
  FDRE \training_word_inst.check_cnt_Z[4]  (
	.Q(\training_word_inst.check_cnt [4]),
	.D(\training_word_inst.SUM4 ),
	.C(rxclkdiv2),
	.R(\training_word_inst.wordsel_reset_out_0_sqmuxa_i ),
	.CE(\training_word_inst.check_cnt [3])
);
  FDE \training_word_inst.train_done_out_Z  (
	.Q(train_word_done),
	.D(N_47_i_0),
	.C(rxclkdiv2),
	.CE(N_4_mux_i)
);
defparam \training_word_inst.train_done_out_Z .INIT=1'b0;
  FDS \reset_st_bit.fdcr2.IntQ_Z  (
	.Q(\reset_st_bit.IntSigClr ),
	.D(N_16_0),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam \reset_st_bit.fdcr2.IntQ_Z .INIT=1'b0;
  FDS bitslip_reset_local_Z (
	.Q(bitslip_reset_local),
	.D(bitslip_reset_in),
	.C(rxclkdiv2),
	.S(train_pulse_local)
);
defparam bitslip_reset_local_Z.INIT=1'b0;
  LUT5 \training_word_inst.match10_NE_i_e_0_cZ  (
	.I0(data_to_decoder[0]),
	.I1(data_to_decoder[1]),
	.I2(data_to_decoder[2]),
	.I3(data_to_decoder[3]),
	.I4(train_word_local),
	.O(\training_word_inst.match10_NE_i_e_0 )
);
defparam \training_word_inst.match10_NE_i_e_0_cZ .INIT=32'h00080000;
  LUT3 VCC_1_e_0_cZ (
	.I0(flag_latched_stb),
	.I1(flag_latched_stbce),
	.I2(reset_latched_stb),
	.O(VCC_1_e_0)
);
defparam VCC_1_e_0_cZ.INIT=8'h0E;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z  (
	.Q(\rx_core.bitslip_pulse_base4 ),
	.D(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntQ_Z .INIT=1'b0;
  FD \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z  (
	.Q(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.D(bitslip_pulse_in),
	.C(rxclkdiv2)
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr2.IntQ_Z .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_DOUT[0] .INIT=1'b0;
  FD \training_bit_pattern_rebuild.BASE4.switch_Z  (
	.Q(\training_bit_pattern_rebuild.BASE4.switch ),
	.D(\training_bit_pattern_rebuild.BASE4.switch_i ),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_rebuild.BASE4.switch_Z .INIT=1'b0;
  FD \self_test.flag_bit_Z  (
	.Q(self_test_bit_result),
	.D(N_30_0),
	.C(rxclkdiv2)
);
defparam \self_test.flag_bit_Z .INIT=1'b0;
  FD \reset_st_bit.fdcr1.IntQ_Z  (
	.Q(reset_latched_stb),
	.D(\reset_st_bit.fdcr1.IntDceR_0 ),
	.C(rxclkdiv2)
);
defparam \reset_st_bit.fdcr1.IntQ_Z .INIT=1'b0;
  FD train_pulse_local_Z (
	.Q(train_pulse_local),
	.D(train_pulse_in),
	.C(rxclkdiv2)
);
defparam train_pulse_local_Z.INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift[14] .INIT=1'b0;
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14]  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.C(rxclkdiv2)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift[14] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[1]  (
	.Q(bitslip_to_demux[1]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[1] .INIT=1'b0;
  FD \rx_core.XiPhy_Bitslip.position_Z[0]  (
	.Q(bitslip_to_demux[0]),
	.D(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0]),
	.C(rxclkdiv2)
);
defparam \rx_core.XiPhy_Bitslip.position_Z[0] .INIT=1'b0;
  FD train_word_local_Z (
	.Q(train_word_local),
	.D(N_44_0),
	.C(rxclkdiv2)
);
defparam train_word_local_Z.INIT=1'b0;
// @225:5223
  INV \training_bit_pattern_rebuild.BASE4.switch_i.O  (
	.I(\training_bit_pattern_rebuild.BASE4.switch ),
	.O(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:7345
  FDC \rx_core.set_fifo.rd_en_Z  (
	.Q(channel_rdy_out),
	.D(VCC),
	.C(rxclkdiv2),
	.CLR(BS_RST)
);
defparam \rx_core.set_fifo.rd_en_Z .INIT=1'b0;
// @225:7614
  RX_BITSLICE \rx_core.bitslice_rx_data  (
	.CNTVALUEOUT({idelay_cnt_out[7:0], \rx_core.idelay_cnt_raw [0]}),
	.CNTVALUEOUT_EXT(CNTVALUEOUT_EXT[8:0]),
	.FIFO_EMPTY(\rx_core.fifo_empty ),
	.FIFO_WRCLK_OUT(FIFO_WRCLK_OUT),
	.Q(\rx_core.Q_odata [7:0]),
	.RX_BIT_CTRL_OUT(RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(TX_BIT_CTRL_OUT[39:0]),
	.CE(GND),
	.CE_EXT(GND),
	.CLK(rxclkdiv4),
	.CLK_EXT(GND),
	.CNTVALUEIN({idelay_cnt_in[7:0], GND}),
	.CNTVALUEIN_EXT({GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DATAIN(cpm_data),
	.EN_VTC(GND),
	.EN_VTC_EXT(GND),
	.FIFO_RD_CLK(fifo_rd_clk),
	.FIFO_RD_EN(channel_rdy_out),
	.INC(GND),
	.INC_EXT(GND),
	.LOAD(\rx_core.idelay_load ),
	.LOAD_EXT(GND),
	.RST(BS_RST),
	.RST_DLY(RST_DLY),
	.RST_DLY_EXT(GND),
	.RX_BIT_CTRL_IN(RX_BIT_CTRL_IN[39:0]),
	.TX_BIT_CTRL_IN(TX_BIT_CTRL_IN[39:0])
);
defparam \rx_core.bitslice_rx_data .CASCADE="FALSE";
defparam \rx_core.bitslice_rx_data .DATA_TYPE="DATA";
defparam \rx_core.bitslice_rx_data .DATA_WIDTH=4;
defparam \rx_core.bitslice_rx_data .DELAY_FORMAT="COUNT";
defparam \rx_core.bitslice_rx_data .DELAY_TYPE="VAR_LOAD";
defparam \rx_core.bitslice_rx_data .DELAY_VALUE=0;
defparam \rx_core.bitslice_rx_data .DELAY_VALUE_EXT=0;
defparam \rx_core.bitslice_rx_data .FIFO_SYNC_MODE="TRUE";
defparam \rx_core.bitslice_rx_data .REFCLK_FREQUENCY=1200.0;
defparam \rx_core.bitslice_rx_data .SIM_DEVICE="ULTRASCALE_PLUS";
//@225:4200
//@225:4200
//@225:4200
//@225:4200
//@225:4201
//@225:4201
//@225:4201
//@225:4201
// @225:7461
  FDR \rx_core.data_out.data_out_Z[3]  (
	.Q(data_out[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[2]  (
	.Q(data_out[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[1]  (
	.Q(data_out[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:7461
  FDR \rx_core.data_out.data_out_Z[0]  (
	.Q(data_out[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2),
	.R(disable_output)
);
// @225:5354
  LUT5 \training_word_inst.CO2  (
	.I0(\training_word_inst.found8_axb1 ),
	.I1(wordsel_reset),
	.I2(\training_word_inst.check_cnt [2]),
	.I3(\training_word_inst.check_cnt [0]),
	.I4(\training_word_inst.found8 ),
	.O(CO2)
);
defparam \training_word_inst.CO2 .INIT=32'h00008000;
// @225:5348
  LUT6 \training_word_inst.found8_c5  (
	.I0(SIMULATION),
	.I1(\training_word_inst.check_cnt [0]),
	.I2(\training_word_inst.check_cnt [2]),
	.I3(\training_word_inst.check_cnt [4]),
	.I4(\training_word_inst.check_cnt [3]),
	.I5(\training_word_inst.found8_axb1 ),
	.O(\training_word_inst.found8 )
);
defparam \training_word_inst.found8_c5 .INIT=64'hFFAAFFA8FFAAFFA0;
// @225:5376
  LUT2 N_4_mux_i_cZ (
	.I0(\training_word_inst.found ),
	.I1(train_pulse_local),
	.O(N_4_mux_i)
);
defparam N_4_mux_i_cZ.INIT=4'hE;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [0])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[0] .INIT=64'hFE76BA32DC549810;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [1])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[1] .INIT=64'hFBEAD9C873625140;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [2])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[2] .INIT=64'hFDB97531ECA86420;
  LUT6 \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3]  (
	.I0(bitslip_to_demux[1]),
	.I1(bitslip_to_demux[0]),
	.I2(\rx_core.Q_odata [0]),
	.I3(\rx_core.Q_odata [1]),
	.I4(\rx_core.Q_odata [3]),
	.I5(\rx_core.Q_odata [2]),
	.O(\rx_core.rdata_all_current [3])
);
defparam \rx_core.XiPhy_Bitslip.bitslip_mux.dataout_3[3] .INIT=64'hF7D5E6C4B391A280;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un41_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.O(\training_bit_pattern_rebuild.un41_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un41_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un28_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.O(\training_bit_pattern_rebuild.un28_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un28_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un15_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.O(\training_bit_pattern_rebuild.un15_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un15_bitmsb_i_cZ .INIT=4'h9;
// @225:5241
  LUT2 \training_bit_pattern_rebuild.un2_bitmsb_i_cZ  (
	.I0(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.I1(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.O(\training_bit_pattern_rebuild.un2_bitmsb_i )
);
defparam \training_bit_pattern_rebuild.un2_bitmsb_i_cZ .INIT=4'h9;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ  (
	.I0(\training_bit_pattern_decoder.BIT[3].descrambler.shift [14]),
	.I1(data_to_decoder[3]),
	.I2(\training_bit_pattern_decoder.BIT[3].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[3].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ  (
	.I0(data_to_decoder[2]),
	.I1(\training_bit_pattern_decoder.BIT[2].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[2].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[2].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ  (
	.I0(data_to_decoder[1]),
	.I1(\training_bit_pattern_decoder.BIT[1].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[1].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[1].descrambler.out_2_cZ .INIT=8'h96;
// @225:5115
  LUT3 \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ  (
	.I0(data_to_decoder[0]),
	.I1(\training_bit_pattern_decoder.BIT[0].descrambler.shift [14]),
	.I2(\training_bit_pattern_decoder.BIT[0].descrambler.shift [13]),
	.O(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 )
);
defparam \training_bit_pattern_decoder.BIT[0].descrambler.out_2_cZ .INIT=8'h96;
  LUT3 \training_bit_pattern_decoder.out[0]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [0]),
	.I2(data_to_decoder[0]),
	.O(pattern_raw[0])
);
defparam \training_bit_pattern_decoder.out[0] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[1]  (
	.I0(SIMULATION),
	.I1(data_to_decoder[1]),
	.I2(\training_bit_pattern_decoder.descrambler_out [1]),
	.O(pattern_raw[1])
);
defparam \training_bit_pattern_decoder.out[1] .INIT=8'hD8;
  LUT3 \training_bit_pattern_decoder.out[2]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [2]),
	.I2(data_to_decoder[2]),
	.O(pattern_raw[2])
);
defparam \training_bit_pattern_decoder.out[2] .INIT=8'hE4;
  LUT3 \training_bit_pattern_decoder.out[3]  (
	.I0(SIMULATION),
	.I1(\training_bit_pattern_decoder.descrambler_out [3]),
	.I2(data_to_decoder[3]),
	.O(pattern_raw[3])
);
defparam \training_bit_pattern_decoder.out[3] .INIT=8'hE4;
// @225:7547
  LUT2 \rx_core.idelay_pulse_reset_cZ  (
	.I0(idelay_pulse_in),
	.I1(idelay_reset_in),
	.O(\rx_core.idelay_pulse_reset )
);
defparam \rx_core.idelay_pulse_reset_cZ .INIT=4'hE;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_cZ .INIT=4'h8;
// @225:5903
  LUT2 flag_latched_stbce_cZ (
	.I0(self_test_bit_result),
	.I1(N_16_0),
	.O(flag_latched_stbce)
);
defparam flag_latched_stbce_cZ.INIT=4'h8;
// @225:5320
  LUT2 \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0  (
	.I0(\training_word_inst.match ),
	.I1(train_word_local),
	.O(\training_word_inst.wordsel_reset_out_0_sqmuxa_i )
);
defparam \training_word_inst.wordsel_reset_out_0_sqmuxa_i_0 .INIT=4'h7;
  LUT2 b1_cZ (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found8 ),
	.O(b1)
);
defparam b1_cZ.INIT=4'hD;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[3].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[3]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[3].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[2].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[2]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[2].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[1].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[1]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[1].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  SRL16E \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1  (
	.Q(\training_bit_pattern_decoder.BIT[0].descrambler.shift_tmp_d_array_0 [0]),
	.A0(GND),
	.A1(GND),
	.A2(VCC),
	.A3(VCC),
	.D(data_to_decoder[0]),
	.CLK(rxclkdiv2),
	.CE(VCC)
);
defparam \training_bit_pattern_decoder.BIT_Z[0].descrambler.shift_shift_1 .INIT=32'h0000;
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[3].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [3]),
	.D(\training_bit_pattern_decoder.BIT[3].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[2].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [2]),
	.D(\training_bit_pattern_decoder.BIT[2].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[1].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [1]),
	.D(\training_bit_pattern_decoder.BIT[1].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:5113
  FD \training_bit_pattern_decoder.BIT_Z[0].descrambler.out  (
	.Q(\training_bit_pattern_decoder.descrambler_out [0]),
	.D(\training_bit_pattern_decoder.BIT[0].descrambler.out_2 ),
	.C(rxclkdiv2)
);
// @225:245
  FDC \rx_core.idelay_load_delay.REG.ASYNC.out_Z  (
	.Q(\rx_core.idelay_load ),
	.D(\rx_core.idelay_pulse_reset ),
	.C(rxclkdiv4),
	.CLR(BS_RST)
);
// @225:5340
  FD \training_word_inst.check_cnt_inc_Z  (
	.Q(wordsel_reset),
	.D(\training_word_inst.wordsel_reset_out_0_sqmuxa ),
	.C(rxclkdiv2)
);
// @225:5825
  FD \self_test_start_rx_local_Z[0]  (
	.Q(N_16_0),
	.D(self_test_start_rx[0]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[3]  (
	.Q(data_to_decoder[3]),
	.D(\rx_core.rdata_all_current [3]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[2]  (
	.Q(data_to_decoder[2]),
	.D(\rx_core.rdata_all_current [2]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[1]  (
	.Q(data_to_decoder[1]),
	.D(\rx_core.rdata_all_current [1]),
	.C(rxclkdiv2)
);
// @225:5713
  FD \data_to_decoder_Z[0]  (
	.Q(data_to_decoder[0]),
	.D(\rx_core.rdata_all_current [0]),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[0]  (
	.Q(training_data_out[0]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.C(rxclkdiv4)
);
// @225:5927
  FD \flags_out_Z[3]  (
	.Q(flags_out[3]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[2]  (
	.Q(flags_out[2]),
	.D(flag_latched_stb),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[1]  (
	.Q(flags_out[1]),
	.D(GND),
	.C(rxclkdiv2)
);
// @225:5927
  FD \flags_out_Z[0]  (
	.Q(flags_out[0]),
	.D(train_word_done),
	.C(rxclkdiv2)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[7]  (
	.Q(training_data_out[7]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[6]  (
	.Q(training_data_out[6]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[5]  (
	.Q(training_data_out[5]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[4]  (
	.Q(training_data_out[4]),
	.D(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[3]  (
	.Q(training_data_out[3]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[2]  (
	.Q(training_data_out[2]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.C(rxclkdiv4)
);
// @225:5251
  FD \training_bit_pattern_rebuild.BASE4.pattern_to_trainer_Z[1]  (
	.Q(training_data_out[1]),
	.D(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.C(rxclkdiv4)
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatan_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatan [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch_i )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [3]),
	.D(pattern_raw[3]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [2]),
	.D(pattern_raw[2]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [1]),
	.D(pattern_raw[1]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5231
  FDE \training_bit_pattern_rebuild.BASE4.rdatap_Z[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.rdatap [0]),
	.D(pattern_raw[0]),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[0].bitmsb[0]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[0].bitmsb [0]),
	.D(\training_bit_pattern_rebuild.un2_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[1].bitmsb[1]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[1].bitmsb [1]),
	.D(\training_bit_pattern_rebuild.un15_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[2].bitmsb[2]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[2].bitmsb [2]),
	.D(\training_bit_pattern_rebuild.un28_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
// @225:5241
  FDE \training_bit_pattern_rebuild.BASE4.EQ_Z[3].bitmsb[3]  (
	.Q(\training_bit_pattern_rebuild.BASE4.EQ[3].bitmsb [3]),
	.D(\training_bit_pattern_rebuild.un41_bitmsb_i ),
	.C(rxclkdiv2),
	.CE(\training_bit_pattern_rebuild.BASE4.switch )
);
  LUT5 \self_test.flag_bit_r_0  (
	.I0(N_16_0),
	.I1(pattern_raw[3]),
	.I2(pattern_raw[1]),
	.I3(pattern_raw[0]),
	.I4(pattern_raw[2]),
	.O(N_30_0)
);
defparam \self_test.flag_bit_r_0 .INIT=32'hAA2AAAAA;
  LUT2 train_word_local_r_0 (
	.I0(train_word_in),
	.I1(train_pulse_local),
	.O(N_44_0)
);
defparam train_word_local_r_0.INIT=4'h2;
  LUT2 \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0  (
	.I0(bitslip_pulse_in),
	.I1(\rx_core.ICE_BASE4.PulseGenBitSlip.IntSigClr ),
	.O(\rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR_0 )
);
defparam \rx_core.ICE_BASE4.PulseGenBitSlip.fdcr1.IntDceR15_0 .INIT=4'h2;
  LUT3 \reset_st_bit.fdcr1.IntDceR15_0  (
	.I0(\reset_st_bit.IntSigClr ),
	.I1(N_16_0),
	.I2(train_pulse_local),
	.O(\reset_st_bit.fdcr1.IntDceR_0 )
);
defparam \reset_st_bit.fdcr1.IntDceR15_0 .INIT=8'h54;
// @225:5320
  LUT5 \training_word_inst.found_0_sqmuxa_e_cZ  (
	.I0(\training_word_inst.match ),
	.I1(\training_word_inst.found ),
	.I2(train_word_local),
	.I3(\training_word_inst.found8 ),
	.I4(b1),
	.O(\training_word_inst.found_0_sqmuxa_e )
);
defparam \training_word_inst.found_0_sqmuxa_e_cZ .INIT=32'hA000C0C0;
  LUT3 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [0])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[0] .INIT=8'h14;
  LUT4 \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1]  (
	.I0(bitslip_reset_local),
	.I1(\rx_core.bitslip_pulse_base4 ),
	.I2(bitslip_to_demux[1]),
	.I3(bitslip_to_demux[0]),
	.O(\rx_core.XiPhy_Bitslip.position_5_iv_i_0_e [1])
);
defparam \rx_core.XiPhy_Bitslip.position_5_iv_i_0_e_cZ[1] .INIT=16'h5014;
  FD \training_word_inst.found_Z  (
	.Q(\training_word_inst.found ),
	.D(\training_word_inst.found_0_sqmuxa_e ),
	.C(rxclkdiv2)
);
// @225:5320
  FD \training_word_inst.match_Z  (
	.Q(\training_word_inst.match ),
	.D(\training_word_inst.match10_NE_i_e_0 ),
	.C(rxclkdiv2)
);
// @225:5903
  FD flag_latched_stb_Z (
	.Q(flag_latched_stb),
	.D(VCC_1_e_0),
	.C(rxclkdiv2)
);
endmodule /* hstdm_rx_Z3_11_FB1_uD */

(* DONT_TOUCH="TRUE" , haps_ip_type="hstdm" *)module hstdm_memory_Z1_FB1_uD (
  umr_clk,
  umr_reset,
  hstdm_reset_in,
  infopipe_clk,
  infopipe_empty_out,
  infopipe_data_in,
  req_done_out,
  system_capim_data_in,
  system_capim_wr_in,
  system_capim_rd_in,
  system_capim_enable_in,
  system_capim_data_out,
  SIMULATION
)
;
input umr_clk ;
input umr_reset ;
input hstdm_reset_in ;
input infopipe_clk ;
output infopipe_empty_out ;
input [3:0] infopipe_data_in ;
output req_done_out ;
input [31:0] system_capim_data_in ;
input system_capim_wr_in ;
input system_capim_rd_in ;
input system_capim_enable_in ;
output [31:0] system_capim_data_out ;
input SIMULATION ;
wire umr_clk ;
wire umr_reset ;
wire hstdm_reset_in ;
wire infopipe_clk ;
wire infopipe_empty_out ;
wire req_done_out ;
wire system_capim_wr_in ;
wire system_capim_rd_in ;
wire system_capim_enable_in ;
wire SIMULATION ;
wire [6:0] mem_waddr;
wire [31:0] mem_wdata;
wire [31:0] data_received;
wire [15:2] address_received;
wire [1:0] state;
wire [2:0] st_ncnt;
wire [7:0] debug_cnt_ack_rt_flag;
wire [3:0] mem_waddr_7;
wire [3:0] \infopipe_rcv_inst.empty_bit ;
wire [3:0] \infopipe_rcv_inst.ready_bit ;
wire [1:0] \infopipe_rcv_inst.BIT[3].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[3].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[2].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[2].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[1].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[1].RCV.rcvcnt ;
wire [1:0] \infopipe_rcv_inst.BIT[0].RCV.state ;
wire [3:1] \infopipe_rcv_inst.BIT[0].RCV.rcvcnt ;
wire [1:0] \memory_core.state_rd ;
wire [31:0] \memory_core.memory_out ;
wire [27:1] \memory_core.addr_of_data_out ;
wire [27:0] \memory_core.rd_addr_to_memory ;
wire [31:0] \memory_core.data_out_wire ;
wire [1:0] memory_inst_memory_inst_0_0_DOUTPADOUTP;
wire [1:0] memory_inst_memory_inst_0_0_DOUTPBDOUTP;
wire [7:0] debug_cnt_ack_rt_flag_qxu;
wire [6:0] debug_cnt_ack_rt_flag_cry;
wire [7:0] debug_cnt_ack_rt_flag_s;
wire [27:0] \memory_core.rd_addr_to_memory_qxu ;
wire [27:0] \memory_core.rd_addr_to_memory_i ;
wire [26:0] \memory_core.rd_addr_to_memory_cry ;
wire [27:0] \memory_core.rd_addr_to_memory_s ;
wire [2:2] mem_waddr_7_i_o4_0;
wire [6:6] \memory_core.data_out_wire_f0_0_a2_1_0 ;
wire [6:6] \memory_core.data_out_wire_f0_0_a2_1_1 ;
wire [6:6] \memory_core.data_out_wire_f0_0_a2_1_2 ;
wire [1:1] \memory_core.state_rd_4_0_e ;
wire [2:2] rd_addr_to_memory_cry_O;
wire [2:2] debug_cnt_ack_rt_flag_cry_O;
wire [0:0] addr_of_data_out_cry_3_O;
wire [3:3] addr_of_data_out_s_27_CO;
wire mem_we ;
wire infopipe_reset ;
wire infopipe_data_saved ;
wire req_done_out_0_sqmuxa ;
wire mem_we_0_sqmuxa ;
wire \infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_2 ;
wire CO0_0 ;
wire \infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_1 ;
wire CO0_1 ;
wire \infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4_0 ;
wire CO0_2 ;
wire \infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local  ;
wire un1_rcvcnt_c4 ;
wire CO0_3 ;
wire \ar_infopipe_reset.R0  ;
wire VCC ;
wire GND ;
wire \memory_core.mem_rd_en  ;
wire \memory_core.mem_en  ;
wire \memory_core.data_out_1_sqmuxa  ;
wire debug_cnt_ack_rt_flage ;
wire \memory_core.rd_addr_to_memorye  ;
wire N_282 ;
wire infopipe_data_savedc ;
wire \infopipe_rcv_inst.infopipe_empty_out_2  ;
wire N_42 ;
wire N_366 ;
wire N_363 ;
wire N_278 ;
wire N_280 ;
wire N_136 ;
wire N_5_mux ;
wire N_5_mux_0 ;
wire N_5_mux_1 ;
wire N_5_mux_2 ;
wire N_5_mux_3 ;
wire N_5_mux_4 ;
wire N_5_mux_5 ;
wire \memory_core.addr_of_data_out_cry_0  ;
wire \memory_core.addr_of_data_out_cry_1  ;
wire \memory_core.addr_of_data_out_cry_2  ;
wire \memory_core.addr_of_data_out_cry_3  ;
wire \memory_core.addr_of_data_out_cry_4  ;
wire \memory_core.addr_of_data_out_cry_5  ;
wire \memory_core.addr_of_data_out_cry_6  ;
wire \memory_core.addr_of_data_out_cry_7  ;
wire \memory_core.addr_of_data_out_cry_8  ;
wire \memory_core.addr_of_data_out_cry_9  ;
wire \memory_core.addr_of_data_out_cry_10  ;
wire \memory_core.addr_of_data_out_cry_11  ;
wire \memory_core.addr_of_data_out_cry_12  ;
wire \memory_core.addr_of_data_out_cry_13  ;
wire \memory_core.addr_of_data_out_cry_14  ;
wire \memory_core.addr_of_data_out_cry_15  ;
wire \memory_core.addr_of_data_out_cry_16  ;
wire \memory_core.addr_of_data_out_cry_17  ;
wire \memory_core.addr_of_data_out_cry_18  ;
wire \memory_core.addr_of_data_out_cry_19  ;
wire \memory_core.addr_of_data_out_cry_20  ;
wire \memory_core.addr_of_data_out_cry_21  ;
wire \memory_core.addr_of_data_out_cry_22  ;
wire \memory_core.addr_of_data_out_cry_23  ;
wire \memory_core.addr_of_data_out_cry_24  ;
wire \memory_core.addr_of_data_out_cry_25  ;
wire \memory_core.addr_of_data_out_cry_26  ;
wire infopipe_reset_i ;
wire CO0_2_i ;
wire \infopipe_rcv_inst.BIT[1].RCV.rcvcnt_1_sqmuxa_i  ;
wire N_260_i ;
wire N_259_i ;
wire N_67_i ;
wire N_65_i ;
wire N_63_i ;
wire N_61_i ;
wire N_59_i ;
wire N_57_i ;
wire N_55_i ;
wire N_53_i ;
wire N_51_i ;
wire N_49_i ;
wire N_47_i ;
wire N_45_i ;
wire N_43_i ;
wire N_41_i ;
wire N_39_i ;
wire N_37_i ;
wire N_258_i ;
wire N_257_i ;
wire N_256_i ;
wire N_29_i ;
wire N_27_i ;
wire N_25_i ;
wire N_267_i ;
wire N_266_i ;
wire N_265_i ;
wire N_264_i ;
wire N_263_i ;
wire N_77_i ;
wire N_262_i ;
wire N_261_i ;
wire N_6_mux_i ;
wire \memory_core.rd_addr_to_memory_scalar  ;
wire \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[3].RCV.infopipe_empty_outc  ;
wire \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[0].RCV.infopipe_empty_outc  ;
wire \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[1].RCV.infopipe_empty_outc  ;
wire \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc  ;
wire \infopipe_rcv_inst.BIT[2].RCV.infopipe_empty_outc  ;
wire N_112_i ;
wire infopipe_data_ready ;
wire mem_we_0_sqmuxa_0_a2_0 ;
wire mem_we_0_sqmuxa_0_a2_0_0 ;
wire mem_we_0_sqmuxa_0_a2_0_2 ;
wire mem_we_0_sqmuxa_0_a2_0_3 ;
wire mem_we_0_sqmuxa_0_a2_0_4 ;
wire mem_we_0_sqmuxa_0_a2_0_5 ;
wire mem_we_0_sqmuxa_0_a2_0_6 ;
wire mem_we_0_sqmuxa_0_a2_0_2_3 ;
wire \memory_core.m5_1  ;
wire req_done_out_0 ;
wire mem_we_0 ;
wire \memory_core.rd_addr_to_memory_cry_cy  ;
wire debug_cnt_ack_rt_flag_cry_cy ;
wire state_0 ;
wire \infopipe_rcv_inst.BIT[1].RCV.SUM1_2  ;
wire \infopipe_rcv_inst.BIT[1].RCV.SUM3_1  ;
wire \infopipe_rcv_inst.BIT[1].RCV.SUM2_2  ;
wire \memory_core.state_rd_1_sqmuxa_0_e  ;
wire N_251_i_0_e ;
wire N_252_i_0_e ;
wire N_250_i_0_e ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
wire NC8 ;
wire NC9 ;
wire NC10 ;
wire NC11 ;
wire NC12 ;
wire NC13 ;
wire NC14 ;
wire NC15 ;
wire NC16 ;
wire NC17 ;
wire NC18 ;
wire NC19 ;
wire NC20 ;
wire NC21 ;
wire NC22 ;
wire NC23 ;
wire NC24 ;
wire NC25 ;
wire NC26 ;
wire NC27 ;
wire NC28 ;
wire NC29 ;
wire NC30 ;
wire NC31 ;
wire NC32 ;
wire NC33 ;
wire NC34 ;
wire NC35 ;
wire NC36 ;
wire NC37 ;
wire NC38 ;
wire NC39 ;
wire NC40 ;
wire NC41 ;
wire NC42 ;
wire NC43 ;
wire NC44 ;
wire NC45 ;
wire NC46 ;
wire NC47 ;
wire NC48 ;
wire NC49 ;
wire NC50 ;
wire NC51 ;
wire \infopipe_rcv_inst.BIT[1].RCV.statec_0_i_e_0  ;
wire \infopipe_rcv_inst.BIT[1].RCV.statec_i_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.statec_0_i_e_0  ;
wire \infopipe_rcv_inst.BIT[0].RCV.statec_i_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.statec_0_i_e_0  ;
wire \infopipe_rcv_inst.BIT[3].RCV.statec_i_e_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_2_e_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_1_e_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_0_e_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_e_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.statec_0_i_e_0  ;
wire \infopipe_rcv_inst.BIT[2].RCV.statec_i_e_0  ;
wire \memory_core.mem_en_e_e_0  ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
// @225:2541
  LUT2 \infopipe_rcv_inst.BIT[1].RCV.SUM2_2_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.SUM2_2 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.SUM2_2_cZ .INIT=4'h6;
// @225:2541
  LUT3 \infopipe_rcv_inst.BIT[1].RCV.SUM3_1_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.SUM3_1 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.SUM3_1_cZ .INIT=8'h78;
// @225:2541
  LUT1 \infopipe_rcv_inst.BIT[1].RCV.SUM1_2_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.O(\infopipe_rcv_inst.BIT[1].RCV.SUM1_2 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.SUM1_2_cZ .INIT=2'h1;
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.SUM1_2 ),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt_1_sqmuxa_i ),
	.CE(CO0_2)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.SUM3_1 ),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt_1_sqmuxa_i ),
	.CE(CO0_2)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.SUM2_2 ),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt_1_sqmuxa_i ),
	.CE(CO0_2)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.statec_i_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.statec_0_i_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[0]  (
	.Q(CO0_1),
	.D(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.statec_i_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.statec_0_i_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[0]  (
	.Q(CO0_0),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.statec_i_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.statec_0_i_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[0]  (
	.Q(CO0_3),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[1]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[2]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.rcvcnt[3]  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.state[0]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.statec_i_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.state[1]  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.statec_0_i_e_0 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT6 \memory_core.mem_en_e_e_0_cZ  (
	.I0(\memory_core.mem_en ),
	.I1(\memory_core.state_rd [0]),
	.I2(\memory_core.state_rd [1]),
	.I3(system_capim_enable_in),
	.I4(system_capim_wr_in),
	.I5(umr_reset),
	.O(\memory_core.mem_en_e_e_0 )
);
defparam \memory_core.mem_en_e_e_0_cZ .INIT=64'h00000000FFA3A3A3;
  LUT4 \infopipe_rcv_inst.BIT[2].RCV.statec_i_e_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I3(un1_rcvcnt_c4_1),
	.O(\infopipe_rcv_inst.BIT[2].RCV.statec_i_e_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.statec_i_e_0_cZ .INIT=16'h0E02;
  LUT4 \infopipe_rcv_inst.BIT[2].RCV.statec_0_i_e_0_cZ  (
	.I0(infopipe_data_saved),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I3(un1_rcvcnt_c4_1),
	.O(\infopipe_rcv_inst.BIT[2].RCV.statec_0_i_e_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.statec_0_i_e_0_cZ .INIT=16'hD0DC;
  LUT4 \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_1),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_1),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_1),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_1),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.statec_i_e_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I3(un1_rcvcnt_c4_2),
	.O(\infopipe_rcv_inst.BIT[3].RCV.statec_i_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.statec_i_e_0_cZ .INIT=16'h0E02;
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.statec_0_i_e_0_cZ  (
	.I0(infopipe_data_saved),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.I3(un1_rcvcnt_c4_2),
	.O(\infopipe_rcv_inst.BIT[3].RCV.statec_0_i_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.statec_0_i_e_0_cZ .INIT=16'hD0DC;
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_0),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_0),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_0),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_0),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.statec_i_e_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I3(un1_rcvcnt_c4),
	.O(\infopipe_rcv_inst.BIT[0].RCV.statec_i_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.statec_i_e_0_cZ .INIT=16'h0E02;
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.statec_0_i_e_0_cZ  (
	.I0(infopipe_data_saved),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I3(un1_rcvcnt_c4),
	.O(\infopipe_rcv_inst.BIT[0].RCV.statec_0_i_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.statec_0_i_e_0_cZ .INIT=16'hD0DC;
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0_cZ  (
	.I0(CO0_3),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_e_0_cZ .INIT=16'h1500;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0_cZ  (
	.I0(CO0_3),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_0_e_0_cZ .INIT=32'h06660000;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0_cZ  (
	.I0(CO0_3),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_1_e_0_cZ .INIT=32'h00780000;
  LUT5 \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0_cZ  (
	.I0(CO0_3),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I4(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.O(\infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0 )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.rcvcntc_2_e_0_cZ .INIT=32'h07800000;
  LUT4 \infopipe_rcv_inst.BIT[1].RCV.statec_i_e_0_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I3(un1_rcvcnt_c4_0),
	.O(\infopipe_rcv_inst.BIT[1].RCV.statec_i_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.statec_i_e_0_cZ .INIT=16'h0E02;
  LUT4 \infopipe_rcv_inst.BIT[1].RCV.statec_0_i_e_0_cZ  (
	.I0(infopipe_data_saved),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I3(un1_rcvcnt_c4_0),
	.O(\infopipe_rcv_inst.BIT[1].RCV.statec_0_i_e_0 )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.statec_0_i_e_0_cZ .INIT=16'hD0DC;
  FDE \mem_waddr_Z[4]  (
	.Q(mem_waddr[4]),
	.D(N_5_mux_1),
	.C(infopipe_clk),
	.CE(N_6_mux_i)
);
defparam \mem_waddr_Z[4] .INIT=1'b0;
  FDE \mem_waddr_Z[5]  (
	.Q(mem_waddr[5]),
	.D(N_5_mux_0),
	.C(infopipe_clk),
	.CE(N_6_mux_i)
);
defparam \mem_waddr_Z[5] .INIT=1'b0;
  FDE \mem_waddr_Z[6]  (
	.Q(mem_waddr[6]),
	.D(N_5_mux),
	.C(infopipe_clk),
	.CE(N_6_mux_i)
);
defparam \mem_waddr_Z[6] .INIT=1'b0;
  FD \st_ncnt_Z[0]  (
	.Q(st_ncnt[0]),
	.D(N_250_i_0_e),
	.C(infopipe_clk)
);
defparam \st_ncnt_Z[0] .INIT=1'b0;
  FD \st_ncnt_Z[2]  (
	.Q(st_ncnt[2]),
	.D(N_252_i_0_e),
	.C(infopipe_clk)
);
defparam \st_ncnt_Z[2] .INIT=1'b0;
  FD \st_ncnt_Z[1]  (
	.Q(st_ncnt[1]),
	.D(N_251_i_0_e),
	.C(infopipe_clk)
);
defparam \st_ncnt_Z[1] .INIT=1'b0;
  FDE \mem_waddr_Z[0]  (
	.Q(mem_waddr[0]),
	.D(N_5_mux_5),
	.C(infopipe_clk),
	.CE(N_6_mux_i)
);
defparam \mem_waddr_Z[0] .INIT=1'b0;
  FDE \mem_waddr_Z[1]  (
	.Q(mem_waddr[1]),
	.D(N_5_mux_4),
	.C(infopipe_clk),
	.CE(N_6_mux_i)
);
defparam \mem_waddr_Z[1] .INIT=1'b0;
  FDE \mem_waddr_Z[2]  (
	.Q(mem_waddr[2]),
	.D(N_5_mux_3),
	.C(infopipe_clk),
	.CE(N_6_mux_i)
);
defparam \mem_waddr_Z[2] .INIT=1'b0;
  FDE \mem_waddr_Z[3]  (
	.Q(mem_waddr[3]),
	.D(N_5_mux_2),
	.C(infopipe_clk),
	.CE(N_6_mux_i)
);
defparam \mem_waddr_Z[3] .INIT=1'b0;
// @221:473
  INV \memory_core.rd_addr_to_memory_229_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [0]),
	.O(\memory_core.rd_addr_to_memory_i [0])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_230_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [1]),
	.O(\memory_core.rd_addr_to_memory_i [1])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_231_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [2]),
	.O(\memory_core.rd_addr_to_memory_i [2])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_232_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [3]),
	.O(\memory_core.rd_addr_to_memory_i [3])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_233_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [4]),
	.O(\memory_core.rd_addr_to_memory_i [4])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_234_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [5]),
	.O(\memory_core.rd_addr_to_memory_i [5])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_235_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [6]),
	.O(\memory_core.rd_addr_to_memory_i [6])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_236_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [7]),
	.O(\memory_core.rd_addr_to_memory_i [7])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_237_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [8]),
	.O(\memory_core.rd_addr_to_memory_i [8])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_238_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [9]),
	.O(\memory_core.rd_addr_to_memory_i [9])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_239_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [10]),
	.O(\memory_core.rd_addr_to_memory_i [10])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_240_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [11]),
	.O(\memory_core.rd_addr_to_memory_i [11])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_241_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [12]),
	.O(\memory_core.rd_addr_to_memory_i [12])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_242_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [13]),
	.O(\memory_core.rd_addr_to_memory_i [13])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_243_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [14]),
	.O(\memory_core.rd_addr_to_memory_i [14])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_244_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [15]),
	.O(\memory_core.rd_addr_to_memory_i [15])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_245_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [16]),
	.O(\memory_core.rd_addr_to_memory_i [16])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_246_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [17]),
	.O(\memory_core.rd_addr_to_memory_i [17])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_247_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [18]),
	.O(\memory_core.rd_addr_to_memory_i [18])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_248_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [19]),
	.O(\memory_core.rd_addr_to_memory_i [19])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_249_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [20]),
	.O(\memory_core.rd_addr_to_memory_i [20])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_250_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [21]),
	.O(\memory_core.rd_addr_to_memory_i [21])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_251_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [22]),
	.O(\memory_core.rd_addr_to_memory_i [22])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_252_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [23]),
	.O(\memory_core.rd_addr_to_memory_i [23])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_253_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [24]),
	.O(\memory_core.rd_addr_to_memory_i [24])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_254_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [25]),
	.O(\memory_core.rd_addr_to_memory_i [25])
);
// @221:473
  INV \memory_core.rd_addr_to_memory_255_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [26]),
	.O(\memory_core.rd_addr_to_memory_i [26])
);
// @225:2522
  INV \ar_infopipe_reset.infopipe_reset_i  (
	.I(infopipe_reset),
	.O(infopipe_reset_i)
);
// @221:473
  INV \memory_core.rd_addr_to_memory_256_memory_core.rd_addr_to_memory_1  (
	.I(\memory_core.rd_addr_to_memory [27]),
	.O(\memory_core.rd_addr_to_memory_i [27])
);
// @225:2536
  INV \infopipe_rcv_inst.BIT[1].RCV.CO0_2_i.O  (
	.I(CO0_2),
	.O(CO0_2_i)
);
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_infopipe_reset.R1_Z  (
	.Q(infopipe_reset),
	.D(\ar_infopipe_reset.R0 ),
	.C(infopipe_clk),
	.PRE(hstdm_reset_in)
);
defparam \ar_infopipe_reset.R1_Z .INIT=1'b1;
// @225:326
(* ASYNC_REG="TRUE" *)  FDP \ar_infopipe_reset.R0_Z  (
	.Q(\ar_infopipe_reset.R0 ),
	.D(GND),
	.C(infopipe_clk),
	.PRE(hstdm_reset_in)
);
defparam \ar_infopipe_reset.R0_Z .INIT=1'b1;
// @225:2590
  FDR \infopipe_rcv_inst.infopipe_empty_out_Z  (
	.Q(infopipe_empty_out),
	.D(\infopipe_rcv_inst.infopipe_empty_out_2 ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[0]  (
	.Q(data_received[3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[1]  (
	.Q(data_received[7]),
	.D(data_received[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[2]  (
	.Q(data_received[11]),
	.D(data_received[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[3]  (
	.Q(data_received[15]),
	.D(data_received[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[4]  (
	.Q(data_received[19]),
	.D(data_received[15]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[5]  (
	.Q(data_received[23]),
	.D(data_received[19]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[6]  (
	.Q(data_received[27]),
	.D(data_received[23]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[7]  (
	.Q(data_received[31]),
	.D(data_received[27]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[8]  (
	.Q(mem_waddr_7[3]),
	.D(data_received[31]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[9]  (
	.Q(address_received[7]),
	.D(mem_waddr_7[3]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[10]  (
	.Q(address_received[11]),
	.D(address_received[7]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[3].RCV.data_out[11]  (
	.Q(address_received[15]),
	.D(address_received[11]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[3].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.D(infopipe_data_in[3]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[0]  (
	.Q(data_received[2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[1]  (
	.Q(data_received[6]),
	.D(data_received[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[2]  (
	.Q(data_received[10]),
	.D(data_received[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[3]  (
	.Q(data_received[14]),
	.D(data_received[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[4]  (
	.Q(data_received[18]),
	.D(data_received[14]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[5]  (
	.Q(data_received[22]),
	.D(data_received[18]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[6]  (
	.Q(data_received[26]),
	.D(data_received[22]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[7]  (
	.Q(data_received[30]),
	.D(data_received[26]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[8]  (
	.Q(address_received[2]),
	.D(data_received[30]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[9]  (
	.Q(address_received[6]),
	.D(address_received[2]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[10]  (
	.Q(address_received[10]),
	.D(address_received[6]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[2].RCV.data_out[11]  (
	.Q(address_received[14]),
	.D(address_received[10]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[2].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.D(infopipe_data_in[2]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[0]  (
	.Q(data_received[1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[1]  (
	.Q(data_received[5]),
	.D(data_received[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[2]  (
	.Q(data_received[9]),
	.D(data_received[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[3]  (
	.Q(data_received[13]),
	.D(data_received[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[4]  (
	.Q(data_received[17]),
	.D(data_received[13]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[5]  (
	.Q(data_received[21]),
	.D(data_received[17]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[6]  (
	.Q(data_received[25]),
	.D(data_received[21]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[7]  (
	.Q(data_received[29]),
	.D(data_received[25]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[8]  (
	.Q(mem_waddr_7[1]),
	.D(data_received[29]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[9]  (
	.Q(address_received[5]),
	.D(mem_waddr_7[1]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[10]  (
	.Q(address_received[9]),
	.D(address_received[5]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[1].RCV.data_out[11]  (
	.Q(address_received[13]),
	.D(address_received[9]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[1].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.D(infopipe_data_in[1]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[0]  (
	.Q(data_received[0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[1]  (
	.Q(data_received[4]),
	.D(data_received[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[2]  (
	.Q(data_received[8]),
	.D(data_received[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[3]  (
	.Q(data_received[12]),
	.D(data_received[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[4]  (
	.Q(data_received[16]),
	.D(data_received[12]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[5]  (
	.Q(data_received[20]),
	.D(data_received[16]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[6]  (
	.Q(data_received[24]),
	.D(data_received[20]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[7]  (
	.Q(data_received[28]),
	.D(data_received[24]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[8]  (
	.Q(mem_waddr_7[0]),
	.D(data_received[28]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[9]  (
	.Q(address_received[4]),
	.D(mem_waddr_7[0]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[10]  (
	.Q(address_received[8]),
	.D(address_received[4]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2514
  FDRE \infopipe_rcv_inst.BIT_Z[0].RCV.data_out[11]  (
	.Q(address_received[12]),
	.D(address_received[8]),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(\infopipe_rcv_inst.BIT[0].RCV.state [0])
);
// @225:2502
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.infopipe_data_local  (
	.Q(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.D(infopipe_data_in[0]),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2311
  FDRE \mem_wdata_Z[31]  (
	.Q(mem_wdata[31]),
	.D(N_261_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[30]  (
	.Q(mem_wdata[30]),
	.D(N_262_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[29]  (
	.Q(mem_wdata[29]),
	.D(N_77_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[28]  (
	.Q(mem_wdata[28]),
	.D(N_263_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[27]  (
	.Q(mem_wdata[27]),
	.D(N_264_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[26]  (
	.Q(mem_wdata[26]),
	.D(N_265_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[25]  (
	.Q(mem_wdata[25]),
	.D(N_266_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[24]  (
	.Q(mem_wdata[24]),
	.D(N_267_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[23]  (
	.Q(mem_wdata[23]),
	.D(N_25_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[22]  (
	.Q(mem_wdata[22]),
	.D(N_27_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[21]  (
	.Q(mem_wdata[21]),
	.D(N_29_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[20]  (
	.Q(mem_wdata[20]),
	.D(N_256_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[19]  (
	.Q(mem_wdata[19]),
	.D(N_257_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[18]  (
	.Q(mem_wdata[18]),
	.D(N_258_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[17]  (
	.Q(mem_wdata[17]),
	.D(N_37_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[16]  (
	.Q(mem_wdata[16]),
	.D(N_39_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[15]  (
	.Q(mem_wdata[15]),
	.D(N_41_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[14]  (
	.Q(mem_wdata[14]),
	.D(N_43_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[13]  (
	.Q(mem_wdata[13]),
	.D(N_45_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[12]  (
	.Q(mem_wdata[12]),
	.D(N_47_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[11]  (
	.Q(mem_wdata[11]),
	.D(N_49_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[10]  (
	.Q(mem_wdata[10]),
	.D(N_51_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[9]  (
	.Q(mem_wdata[9]),
	.D(N_53_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[8]  (
	.Q(mem_wdata[8]),
	.D(N_55_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[7]  (
	.Q(mem_wdata[7]),
	.D(N_57_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[6]  (
	.Q(mem_wdata[6]),
	.D(N_59_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[5]  (
	.Q(mem_wdata[5]),
	.D(N_61_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[4]  (
	.Q(mem_wdata[4]),
	.D(N_63_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[3]  (
	.Q(mem_wdata[3]),
	.D(N_65_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[2]  (
	.Q(mem_wdata[2]),
	.D(N_67_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[1]  (
	.Q(mem_wdata[1]),
	.D(N_259_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @225:2311
  FDRE \mem_wdata_Z[0]  (
	.Q(mem_wdata[0]),
	.D(N_260_i),
	.C(infopipe_clk),
	.R(infopipe_reset),
	.CE(mem_we_0_sqmuxa)
);
// @221:427
  RAMB18E2 \memory_core.memory_inst_memory_inst_0_0  (
	.CASDOUTA({NC31, NC30, NC29, NC28, NC27, NC26, NC25, NC24, NC23, NC22, NC21, NC20, NC19, NC18, NC17, NC16}),
	.CASDOUTB({NC47, NC46, NC45, NC44, NC43, NC42, NC41, NC40, NC39, NC38, NC37, NC36, NC35, NC34, NC33, NC32}),
	.DOUTADOUT(\memory_core.memory_out [15:0]),
	.DOUTBDOUT(\memory_core.memory_out [31:16]),
	.CASDOUTPA({NC49, NC48}),
	.CASDOUTPB({NC51, NC50}),
	.DOUTPADOUTP(memory_inst_memory_inst_0_0_DOUTPADOUTP[1:0]),
	.DOUTPBDOUTP(memory_inst_memory_inst_0_0_DOUTPBDOUTP[1:0]),
	.ADDRENA(VCC),
	.ADDRENB(VCC),
	.CASDIMUXA(GND),
	.CASDIMUXB(GND),
	.CASDOMUXA(GND),
	.CASDOMUXB(GND),
	.CASOREGIMUXA(GND),
	.CASOREGIMUXB(GND),
	.CASDOMUXEN_A(GND),
	.CASDOMUXEN_B(GND),
	.CASOREGIMUXEN_A(GND),
	.CASOREGIMUXEN_B(GND),
	.CLKARDCLK(umr_clk),
	.CLKBWRCLK(infopipe_clk),
	.ENARDEN(\memory_core.mem_rd_en ),
	.ENBWREN(VCC),
	.REGCEAREGCE(GND),
	.REGCEB(GND),
	.RSTRAMARSTRAM(GND),
	.RSTRAMB(GND),
	.RSTREGARSTREG(GND),
	.RSTREGB(GND),
	.SLEEP(GND),
	.ADDRARDADDR({GND, GND, \memory_core.rd_addr_to_memory [6:0], VCC, VCC, VCC, VCC, VCC}),
	.ADDRBWRADDR({GND, GND, mem_waddr[6:0], VCC, VCC, VCC, VCC, VCC}),
	.CASDINA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.CASDINB({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DINADIN(mem_wdata[15:0]),
	.DINBDIN(mem_wdata[31:16]),
	.CASDINPA({GND, GND}),
	.CASDINPB({GND, GND}),
	.DINPADINP({GND, GND}),
	.DINPBDINP({GND, GND}),
	.WEA({GND, GND}),
	.WEBWE({mem_we, mem_we, mem_we, mem_we})
);
defparam \memory_core.memory_inst_memory_inst_0_0 .DOA_REG=0;
defparam \memory_core.memory_inst_memory_inst_0_0 .DOB_REG=0;
defparam \memory_core.memory_inst_memory_inst_0_0 .READ_WIDTH_A=36;
defparam \memory_core.memory_inst_memory_inst_0_0 .READ_WIDTH_B=18;
defparam \memory_core.memory_inst_memory_inst_0_0 .SRVAL_A=18'h00000;
defparam \memory_core.memory_inst_memory_inst_0_0 .SRVAL_B=18'h00000;
defparam \memory_core.memory_inst_memory_inst_0_0 .WRITE_MODE_A="READ_FIRST";
defparam \memory_core.memory_inst_memory_inst_0_0 .WRITE_MODE_B="READ_FIRST";
defparam \memory_core.memory_inst_memory_inst_0_0 .WRITE_WIDTH_A=18;
defparam \memory_core.memory_inst_memory_inst_0_0 .WRITE_WIDTH_B=36;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_00=256'h000D00030000001F0003000500000010000100000000000CABCF000000000046;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_01=256'h302E31312E30332E3230323000000003000000004000000000000001C0000008;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_02=256'h00040004000104B000090047000002580000000000000004000004B000080045;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_03=256'h78000004000002580000000000080005000204B0000A00240000025800000000;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_04=256'h0000000000000000780000040000000000000000780000040000000000000000;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_05=256'h0000000070000004000000000000000070000004000000000000000078000004;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_06=256'h7800000400000000000000007000000400000000000000007000000400000000;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_07=256'h0000000000000000780000040000000000000000780000040000000000000000;
defparam \memory_core.memory_inst_memory_inst_0_0 .INIT_08=256'h0000000000000000000000000000000078000004000000000000000078000004;
defparam \memory_core.memory_inst_memory_inst_0_0 .RSTREG_PRIORITY_A="REGCE";
defparam \memory_core.memory_inst_memory_inst_0_0 .RSTREG_PRIORITY_B="REGCE";
defparam \memory_core.memory_inst_memory_inst_0_0 .IS_CLKARDCLK_INVERTED=1'b0;
defparam \memory_core.memory_inst_memory_inst_0_0 .IS_CLKBWRCLK_INVERTED=1'b0;
// @225:2311
  FDR \state_Z[1]  (
	.Q(state[1]),
	.D(N_112_i),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2311
  FDR infopipe_data_saved_Z (
	.Q(infopipe_data_saved),
	.D(infopipe_data_savedc),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[3].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [3]),
	.D(\infopipe_rcv_inst.BIT[3].RCV.infopipe_empty_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[0].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [0]),
	.D(\infopipe_rcv_inst.BIT[0].RCV.infopipe_empty_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [1]),
	.D(\infopipe_rcv_inst.BIT[1].RCV.infopipe_empty_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.data_ready_out  (
	.Q(\infopipe_rcv_inst.ready_bit [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.data_ready_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[2].RCV.infopipe_empty_out  (
	.Q(\infopipe_rcv_inst.empty_bit [2]),
	.D(\infopipe_rcv_inst.BIT[2].RCV.infopipe_empty_outc ),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  LUT3 mem_we_e (
	.I0(mem_we),
	.I1(state[0]),
	.I2(mem_we_0_sqmuxa),
	.O(mem_we_0)
);
defparam mem_we_e.INIT=8'hF8;
// @225:2311
  LUT2 N_6_mux_i_cZ (
	.I0(infopipe_reset),
	.I1(mem_we_0_sqmuxa),
	.O(N_6_mux_i)
);
defparam N_6_mux_i_cZ.INIT=4'hE;
  LUT3 req_done_out_e (
	.I0(req_done_out),
	.I1(state[0]),
	.I2(req_done_out_0_sqmuxa),
	.O(req_done_out_0)
);
defparam req_done_out_e.INIT=8'hF8;
// @225:2311
  LUT3 N_261_i_cZ (
	.I0(data_received[31]),
	.I1(debug_cnt_ack_rt_flag[7]),
	.I2(N_282),
	.O(N_261_i)
);
defparam N_261_i_cZ.INIT=8'hAC;
// @225:2311
  LUT3 N_262_i_cZ (
	.I0(debug_cnt_ack_rt_flag[6]),
	.I1(data_received[30]),
	.I2(N_282),
	.O(N_262_i)
);
defparam N_262_i_cZ.INIT=8'hCA;
// @225:2311
  LUT3 N_77_i_cZ (
	.I0(data_received[29]),
	.I1(debug_cnt_ack_rt_flag[5]),
	.I2(N_282),
	.O(N_77_i)
);
defparam N_77_i_cZ.INIT=8'hAC;
// @225:2311
  LUT3 N_263_i_cZ (
	.I0(debug_cnt_ack_rt_flag[4]),
	.I1(data_received[28]),
	.I2(N_282),
	.O(N_263_i)
);
defparam N_263_i_cZ.INIT=8'hCA;
// @225:2311
  LUT3 N_264_i_cZ (
	.I0(data_received[27]),
	.I1(debug_cnt_ack_rt_flag[3]),
	.I2(N_282),
	.O(N_264_i)
);
defparam N_264_i_cZ.INIT=8'hAC;
// @225:2311
  LUT3 N_265_i_cZ (
	.I0(data_received[26]),
	.I1(debug_cnt_ack_rt_flag[2]),
	.I2(N_282),
	.O(N_265_i)
);
defparam N_265_i_cZ.INIT=8'hAC;
// @225:2311
  LUT3 N_266_i_cZ (
	.I0(debug_cnt_ack_rt_flag[1]),
	.I1(data_received[25]),
	.I2(N_282),
	.O(N_266_i)
);
defparam N_266_i_cZ.INIT=8'hCA;
// @225:2311
  LUT3 N_267_i_cZ (
	.I0(data_received[24]),
	.I1(debug_cnt_ack_rt_flag[0]),
	.I2(N_282),
	.O(N_267_i)
);
defparam N_267_i_cZ.INIT=8'hAC;
  LUT2 debug_cnt_ack_rt_flaglde_0 (
	.I0(infopipe_reset),
	.I1(req_done_out_0_sqmuxa),
	.O(debug_cnt_ack_rt_flage)
);
defparam debug_cnt_ack_rt_flaglde_0.INIT=4'hE;
// @225:2326
  LUT6 mem_we_0_sqmuxa_0 (
	.I0(address_received[6]),
	.I1(N_136),
	.I2(mem_we_0_sqmuxa_0_a2_0),
	.I3(mem_we_0_sqmuxa_0_a2_0_0),
	.I4(infopipe_data_savedc),
	.I5(req_done_out_0_sqmuxa),
	.O(mem_we_0_sqmuxa)
);
defparam mem_we_0_sqmuxa_0.INIT=64'hFFFFFFFFD0000000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[20]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [20]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [20])
);
defparam \memory_core.data_out_wire_cZ[20] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[19]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [19]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [19])
);
defparam \memory_core.data_out_wire_cZ[19] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[18]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [18]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [18])
);
defparam \memory_core.data_out_wire_cZ[18] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[17]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(N_366),
	.I2(\memory_core.memory_out [17]),
	.I3(N_363),
	.I4(N_42),
	.O(\memory_core.data_out_wire [17])
);
defparam \memory_core.data_out_wire_cZ[17] .INIT=32'hD0800000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[16]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [16]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [16])
);
defparam \memory_core.data_out_wire_cZ[16] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[11]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [11]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [11])
);
defparam \memory_core.data_out_wire_cZ[11] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[10]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [10]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [10])
);
defparam \memory_core.data_out_wire_cZ[10] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[9]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [9]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [9])
);
defparam \memory_core.data_out_wire_cZ[9] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[8]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [8]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [8])
);
defparam \memory_core.data_out_wire_cZ[8] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[7]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [7]),
	.I2(N_366),
	.I3(N_363),
	.I4(N_42),
	.O(\memory_core.data_out_wire [7])
);
defparam \memory_core.data_out_wire_cZ[7] .INIT=32'hC4800000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[5]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [5]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [5])
);
defparam \memory_core.data_out_wire_cZ[5] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[4]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [4]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [4])
);
defparam \memory_core.data_out_wire_cZ[4] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[3]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [3]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [3])
);
defparam \memory_core.data_out_wire_cZ[3] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[0]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [0]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [0])
);
defparam \memory_core.data_out_wire_cZ[0] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[12]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [12]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [12])
);
defparam \memory_core.data_out_wire_cZ[12] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[13]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [13]),
	.I2(N_366),
	.I3(N_363),
	.I4(N_42),
	.O(\memory_core.data_out_wire [13])
);
defparam \memory_core.data_out_wire_cZ[13] .INIT=32'hC4800000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[14]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [14]),
	.I2(N_366),
	.I3(N_363),
	.I4(N_42),
	.O(\memory_core.data_out_wire [14])
);
defparam \memory_core.data_out_wire_cZ[14] .INIT=32'hC4800000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[15]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [15]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [15])
);
defparam \memory_core.data_out_wire_cZ[15] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[21]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [21]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [21])
);
defparam \memory_core.data_out_wire_cZ[21] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[22]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [22]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [22])
);
defparam \memory_core.data_out_wire_cZ[22] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[23]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [23]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [23])
);
defparam \memory_core.data_out_wire_cZ[23] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[24]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [24]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [24])
);
defparam \memory_core.data_out_wire_cZ[24] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[25]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [25]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [25])
);
defparam \memory_core.data_out_wire_cZ[25] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[26]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [26]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [26])
);
defparam \memory_core.data_out_wire_cZ[26] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[27]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [27]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [27])
);
defparam \memory_core.data_out_wire_cZ[27] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[28]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [28]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [28])
);
defparam \memory_core.data_out_wire_cZ[28] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[29]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [29]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [29])
);
defparam \memory_core.data_out_wire_cZ[29] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[30]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [30]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [30])
);
defparam \memory_core.data_out_wire_cZ[30] .INIT=32'hC8400000;
// @221:459
  LUT5 \memory_core.data_out_wire_cZ[31]  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.memory_out [31]),
	.I2(N_363),
	.I3(N_366),
	.I4(N_42),
	.O(\memory_core.data_out_wire [31])
);
defparam \memory_core.data_out_wire_cZ[31] .INIT=32'hC8400000;
  LUT6 \memory_core.m12  (
	.I0(\memory_core.addr_of_data_out [1]),
	.I1(\memory_core.addr_of_data_out [6]),
	.I2(\memory_core.memory_out [6]),
	.I3(\memory_core.m5_1 ),
	.I4(N_363),
	.I5(N_42),
	.O(\memory_core.data_out_wire [6])
);
defparam \memory_core.m12 .INIT=64'hF1F0010000000000;
  LUT6 \memory_core.m11  (
	.I0(\memory_core.addr_of_data_out [1]),
	.I1(\memory_core.addr_of_data_out [6]),
	.I2(\memory_core.memory_out [2]),
	.I3(\memory_core.m5_1 ),
	.I4(N_363),
	.I5(N_42),
	.O(\memory_core.data_out_wire [2])
);
defparam \memory_core.m11 .INIT=64'hF1F0010000000000;
  LUT6 \memory_core.m10  (
	.I0(\memory_core.addr_of_data_out [1]),
	.I1(\memory_core.addr_of_data_out [6]),
	.I2(\memory_core.memory_out [1]),
	.I3(\memory_core.m5_1 ),
	.I4(N_363),
	.I5(N_42),
	.O(\memory_core.data_out_wire [1])
);
defparam \memory_core.m10 .INIT=64'hF1F0010000000000;
// @225:2326
  LUT6 mem_we_0_sqmuxa_0_a2_0_cZ (
	.I0(mem_we_0_sqmuxa_0_a2_0_4),
	.I1(mem_we_0_sqmuxa_0_a2_0_2),
	.I2(mem_we_0_sqmuxa_0_a2_0_3),
	.I3(mem_we_0_sqmuxa_0_a2_0_5),
	.I4(mem_we_0_sqmuxa_0_a2_0_6),
	.I5(N_282),
	.O(req_done_out_0_sqmuxa)
);
defparam mem_we_0_sqmuxa_0_a2_0_cZ.INIT=64'h0000000080000000;
  LUT6 m1_e_3 (
	.I0(address_received[6]),
	.I1(mem_waddr_7[1]),
	.I2(N_280),
	.I3(address_received[2]),
	.I4(infopipe_reset),
	.I5(N_278),
	.O(N_5_mux_3)
);
defparam m1_e_3.INIT=64'h0000FF000000F700;
  LUT3 m1_e_1 (
	.I0(address_received[4]),
	.I1(N_282),
	.I2(infopipe_reset),
	.O(N_5_mux_1)
);
defparam m1_e_1.INIT=8'h08;
  LUT3 m1_e_0 (
	.I0(address_received[5]),
	.I1(N_282),
	.I2(infopipe_reset),
	.O(N_5_mux_0)
);
defparam m1_e_0.INIT=8'h08;
  LUT6 m1_e (
	.I0(address_received[6]),
	.I1(mem_waddr_7[1]),
	.I2(address_received[2]),
	.I3(N_280),
	.I4(N_278),
	.I5(infopipe_reset),
	.O(N_5_mux)
);
defparam m1_e.INIT=64'h00000000AAAAAA2A;
// @221:459
  LUT6 \memory_core.data_out_wire_f0_0_a2_1[6]  (
	.I0(\memory_core.addr_of_data_out [24]),
	.I1(\memory_core.addr_of_data_out [25]),
	.I2(\memory_core.addr_of_data_out [26]),
	.I3(\memory_core.data_out_wire_f0_0_a2_1_0 [6]),
	.I4(\memory_core.data_out_wire_f0_0_a2_1_2 [6]),
	.I5(\memory_core.data_out_wire_f0_0_a2_1_1 [6]),
	.O(N_42)
);
defparam \memory_core.data_out_wire_f0_0_a2_1[6] .INIT=64'h0100000000000000;
// @225:2326
  LUT6 mem_we_0_sqmuxa_0_a2_0_7 (
	.I0(data_received[1]),
	.I1(data_received[26]),
	.I2(data_received[16]),
	.I3(data_received[24]),
	.I4(infopipe_data_savedc),
	.I5(mem_we_0_sqmuxa_0_a2_0_2_3),
	.O(mem_we_0_sqmuxa_0_a2_0_6)
);
defparam mem_we_0_sqmuxa_0_a2_0_7.INIT=64'h0800000000000000;
  LUT6 \memory_core.m14  (
	.I0(\memory_core.addr_of_data_out [1]),
	.I1(\memory_core.addr_of_data_out [2]),
	.I2(\memory_core.addr_of_data_out [3]),
	.I3(\memory_core.addr_of_data_out [4]),
	.I4(\memory_core.addr_of_data_out [6]),
	.I5(\memory_core.addr_of_data_out [5]),
	.O(N_366)
);
defparam \memory_core.m14 .INIT=64'h0000FFFF0007FFFE;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[3].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [2]),
	.I1(CO0_0),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [1]),
	.I3(\infopipe_rcv_inst.BIT[3].RCV.rcvcnt [3]),
	.O(un1_rcvcnt_c4_2)
);
defparam \infopipe_rcv_inst.BIT[3].RCV.un1_rcvcnt_c4 .INIT=16'h15FF;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[2].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [1]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.rcvcnt [3]),
	.I3(CO0_1),
	.O(un1_rcvcnt_c4_1)
);
defparam \infopipe_rcv_inst.BIT[2].RCV.un1_rcvcnt_c4 .INIT=16'h1F3F;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[1].RCV.un1_rcvcnt_c4  (
	.I0(CO0_2),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.O(un1_rcvcnt_c4_0)
);
defparam \infopipe_rcv_inst.BIT[1].RCV.un1_rcvcnt_c4 .INIT=16'h1F3F;
// @225:2536
  LUT4 \infopipe_rcv_inst.BIT[0].RCV.un1_rcvcnt_c4  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [3]),
	.I1(CO0_3),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[0].RCV.rcvcnt [1]),
	.O(un1_rcvcnt_c4)
);
defparam \infopipe_rcv_inst.BIT[0].RCV.un1_rcvcnt_c4 .INIT=16'h575F;
// @225:2312
  LUT6 \mem_waddr_7_i_o4[2]  (
	.I0(address_received[8]),
	.I1(address_received[7]),
	.I2(address_received[9]),
	.I3(mem_waddr_7[3]),
	.I4(address_received[11]),
	.I5(mem_waddr_7_i_o4_0[2]),
	.O(N_278)
);
defparam \mem_waddr_7_i_o4[2] .INIT=64'hFFFFFFFF7FFFFFFF;
  LUT6 \memory_core.m8  (
	.I0(\memory_core.addr_of_data_out [1]),
	.I1(\memory_core.addr_of_data_out [2]),
	.I2(\memory_core.addr_of_data_out [3]),
	.I3(\memory_core.addr_of_data_out [4]),
	.I4(\memory_core.addr_of_data_out [6]),
	.I5(\memory_core.addr_of_data_out [5]),
	.O(N_363)
);
defparam \memory_core.m8 .INIT=64'h0000FFFF0007FFFF;
// @225:2326
  LUT5 mem_we_0_sqmuxa_0_a4 (
	.I0(address_received[4]),
	.I1(address_received[2]),
	.I2(address_received[5]),
	.I3(mem_waddr_7[3]),
	.I4(mem_waddr_7[1]),
	.O(N_136)
);
defparam mem_we_0_sqmuxa_0_a4.INIT=32'h00010005;
// @225:2312
  LUT6 \mem_waddr_7_i_o4_0_0[2]  (
	.I0(address_received[13]),
	.I1(address_received[15]),
	.I2(address_received[10]),
	.I3(address_received[14]),
	.I4(mem_waddr_7[0]),
	.I5(address_received[12]),
	.O(mem_waddr_7_i_o4_0[2])
);
defparam \mem_waddr_7_i_o4_0_0[2] .INIT=64'h7FFFFFFFFFFFFFFF;
// @225:2326
  LUT6 mem_we_0_sqmuxa_0_a2_0_0_cZ (
	.I0(address_received[7]),
	.I1(address_received[8]),
	.I2(address_received[12]),
	.I3(address_received[13]),
	.I4(address_received[15]),
	.I5(address_received[14]),
	.O(mem_we_0_sqmuxa_0_a2_0)
);
defparam mem_we_0_sqmuxa_0_a2_0_0_cZ.INIT=64'h0000000000000001;
// @225:2326
  LUT6 mem_we_0_sqmuxa_0_a2_0_3_cZ (
	.I0(data_received[3]),
	.I1(data_received[5]),
	.I2(data_received[29]),
	.I3(data_received[31]),
	.I4(data_received[2]),
	.I5(data_received[0]),
	.O(mem_we_0_sqmuxa_0_a2_0_2)
);
defparam mem_we_0_sqmuxa_0_a2_0_3_cZ.INIT=64'h8000000000000000;
// @225:2326
  LUT6 mem_we_0_sqmuxa_0_a2_0_4_cZ (
	.I0(data_received[11]),
	.I1(data_received[6]),
	.I2(data_received[4]),
	.I3(data_received[9]),
	.I4(data_received[7]),
	.I5(data_received[8]),
	.O(mem_we_0_sqmuxa_0_a2_0_3)
);
defparam mem_we_0_sqmuxa_0_a2_0_4_cZ.INIT=64'h8000000000000000;
// @225:2326
  LUT6 mem_we_0_sqmuxa_0_a2_0_5_cZ (
	.I0(data_received[12]),
	.I1(data_received[13]),
	.I2(data_received[15]),
	.I3(data_received[14]),
	.I4(data_received[10]),
	.I5(data_received[18]),
	.O(mem_we_0_sqmuxa_0_a2_0_4)
);
defparam mem_we_0_sqmuxa_0_a2_0_5_cZ.INIT=64'h8000000000000000;
// @225:2326
  LUT6 mem_we_0_sqmuxa_0_a2_0_6_cZ (
	.I0(data_received[19]),
	.I1(data_received[23]),
	.I2(data_received[20]),
	.I3(data_received[22]),
	.I4(data_received[21]),
	.I5(data_received[17]),
	.O(mem_we_0_sqmuxa_0_a2_0_5)
);
defparam mem_we_0_sqmuxa_0_a2_0_6_cZ.INIT=64'h8000000000000000;
// @221:459
  LUT6 \memory_core.data_out_wire_f0_0_a2_1_0_cZ[6]  (
	.I0(\memory_core.addr_of_data_out [7]),
	.I1(\memory_core.addr_of_data_out [8]),
	.I2(\memory_core.addr_of_data_out [9]),
	.I3(\memory_core.addr_of_data_out [10]),
	.I4(\memory_core.addr_of_data_out [11]),
	.I5(\memory_core.addr_of_data_out [12]),
	.O(\memory_core.data_out_wire_f0_0_a2_1_0 [6])
);
defparam \memory_core.data_out_wire_f0_0_a2_1_0_cZ[6] .INIT=64'h0000000000000001;
// @221:459
  LUT6 \memory_core.data_out_wire_f0_0_a2_1_1_cZ[6]  (
	.I0(\memory_core.addr_of_data_out [16]),
	.I1(\memory_core.addr_of_data_out [17]),
	.I2(\memory_core.addr_of_data_out [18]),
	.I3(\memory_core.addr_of_data_out [14]),
	.I4(\memory_core.addr_of_data_out [13]),
	.I5(\memory_core.addr_of_data_out [15]),
	.O(\memory_core.data_out_wire_f0_0_a2_1_1 [6])
);
defparam \memory_core.data_out_wire_f0_0_a2_1_1_cZ[6] .INIT=64'h0000000000000001;
// @221:459
  LUT6 \memory_core.data_out_wire_f0_0_a2_1_2_cZ[6]  (
	.I0(\memory_core.addr_of_data_out [19]),
	.I1(\memory_core.addr_of_data_out [20]),
	.I2(\memory_core.addr_of_data_out [22]),
	.I3(\memory_core.addr_of_data_out [21]),
	.I4(\memory_core.addr_of_data_out [23]),
	.I5(\memory_core.addr_of_data_out [27]),
	.O(\memory_core.data_out_wire_f0_0_a2_1_2 [6])
);
defparam \memory_core.data_out_wire_f0_0_a2_1_2_cZ[6] .INIT=64'h0000000000000001;
  LUT5 \memory_core.m5_1_cZ  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(\memory_core.addr_of_data_out [2]),
	.I2(\memory_core.addr_of_data_out [3]),
	.I3(\memory_core.addr_of_data_out [4]),
	.I4(\memory_core.addr_of_data_out [5]),
	.O(\memory_core.m5_1 )
);
defparam \memory_core.m5_1_cZ .INIT=32'h00000002;
// @225:2311
  LUT4 infopipe_data_savedc_3 (
	.I0(\infopipe_rcv_inst.ready_bit [0]),
	.I1(\infopipe_rcv_inst.ready_bit [1]),
	.I2(\infopipe_rcv_inst.ready_bit [3]),
	.I3(\infopipe_rcv_inst.ready_bit [2]),
	.O(infopipe_data_ready)
);
defparam infopipe_data_savedc_3.INIT=16'h8000;
// @225:2514
  LUT3 \infopipe_rcv_inst.BIT[2].RCV.infopipe_empty_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[2].RCV.infopipe_data_local ),
	.O(\infopipe_rcv_inst.BIT[2].RCV.infopipe_empty_outc )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.infopipe_empty_outc_cZ .INIT=8'h01;
// @225:2514
  LUT3 \infopipe_rcv_inst.BIT[1].RCV.infopipe_empty_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.infopipe_data_local ),
	.O(\infopipe_rcv_inst.BIT[1].RCV.infopipe_empty_outc )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.infopipe_empty_outc_cZ .INIT=8'h01;
// @225:2514
  LUT3 \infopipe_rcv_inst.BIT[0].RCV.infopipe_empty_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I2(\infopipe_rcv_inst.BIT[0].RCV.infopipe_data_local ),
	.O(\infopipe_rcv_inst.BIT[0].RCV.infopipe_empty_outc )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.infopipe_empty_outc_cZ .INIT=8'h01;
// @225:2514
  LUT3 \infopipe_rcv_inst.BIT[3].RCV.infopipe_empty_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[3].RCV.state [0]),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.infopipe_data_local ),
	.I2(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.infopipe_empty_outc )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.infopipe_empty_outc_cZ .INIT=8'h01;
// @225:2594
  LUT4 \infopipe_rcv_inst.infopipe_empty_out_2_cZ  (
	.I0(\infopipe_rcv_inst.empty_bit [2]),
	.I1(\infopipe_rcv_inst.empty_bit [0]),
	.I2(\infopipe_rcv_inst.empty_bit [1]),
	.I3(\infopipe_rcv_inst.empty_bit [3]),
	.O(\infopipe_rcv_inst.infopipe_empty_out_2 )
);
defparam \infopipe_rcv_inst.infopipe_empty_out_2_cZ .INIT=16'h8000;
// @225:2326
  LUT3 mem_we_0_sqmuxa_0_a2_0_1 (
	.I0(address_received[9]),
	.I1(address_received[10]),
	.I2(address_received[11]),
	.O(mem_we_0_sqmuxa_0_a2_0_0)
);
defparam mem_we_0_sqmuxa_0_a2_0_1.INIT=8'h01;
// @225:2326
  LUT4 mem_we_0_sqmuxa_0_a2_0_2_3_cZ (
	.I0(data_received[30]),
	.I1(data_received[28]),
	.I2(data_received[25]),
	.I3(data_received[27]),
	.O(mem_we_0_sqmuxa_0_a2_0_2_3)
);
defparam mem_we_0_sqmuxa_0_a2_0_2_3_cZ.INIT=16'h8000;
// @221:511
  LUT3 \memory_core.mem_rd_en_cZ  (
	.I0(\memory_core.mem_en ),
	.I1(\memory_core.state_rd [1]),
	.I2(system_capim_rd_in),
	.O(\memory_core.mem_rd_en )
);
defparam \memory_core.mem_rd_en_cZ .INIT=8'hE2;
// @225:2312
  LUT2 \mem_waddr_7_i_o4_0_cZ[2]  (
	.I0(address_received[5]),
	.I1(address_received[4]),
	.O(N_280)
);
defparam \mem_waddr_7_i_o4_0_cZ[2] .INIT=4'h7;
  LUT2 m1_e_2 (
	.I0(mem_waddr_7[3]),
	.I1(infopipe_reset),
	.O(N_5_mux_2)
);
defparam m1_e_2.INIT=4'h2;
  LUT2 m1_e_4 (
	.I0(mem_waddr_7[1]),
	.I1(infopipe_reset),
	.O(N_5_mux_4)
);
defparam m1_e_4.INIT=4'h2;
  LUT2 m1_e_5 (
	.I0(mem_waddr_7[0]),
	.I1(infopipe_reset),
	.O(N_5_mux_5)
);
defparam m1_e_5.INIT=4'h2;
// @225:2311
  LUT2 debug_cnt_ack_rt_flag_228_m1 (
	.I0(debug_cnt_ack_rt_flag[7]),
	.I1(infopipe_reset),
	.O(debug_cnt_ack_rt_flag_qxu[7])
);
defparam debug_cnt_ack_rt_flag_228_m1.INIT=4'h2;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc_cZ  (
	.I0(infopipe_data_saved),
	.I1(\infopipe_rcv_inst.BIT[3].RCV.state [1]),
	.O(\infopipe_rcv_inst.BIT[3].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[3].RCV.data_ready_outc_cZ .INIT=4'h4;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[0].RCV.state [1]),
	.I1(infopipe_data_saved),
	.O(\infopipe_rcv_inst.BIT[0].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[0].RCV.data_ready_outc_cZ .INIT=4'h2;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc_cZ  (
	.I0(\infopipe_rcv_inst.BIT[1].RCV.state [1]),
	.I1(infopipe_data_saved),
	.O(\infopipe_rcv_inst.BIT[1].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.data_ready_outc_cZ .INIT=4'h2;
// @225:2514
  LUT2 \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc_cZ  (
	.I0(infopipe_data_saved),
	.I1(\infopipe_rcv_inst.BIT[2].RCV.state [1]),
	.O(\infopipe_rcv_inst.BIT[2].RCV.data_ready_outc )
);
defparam \infopipe_rcv_inst.BIT[2].RCV.data_ready_outc_cZ .INIT=4'h4;
// @225:2311
  FD \state_Z[0]  (
	.Q(state[0]),
	.D(state_0),
	.C(infopipe_clk)
);
// @225:2311
  LUT6 N_260_i_cZ (
	.I0(address_received[6]),
	.I1(mem_waddr_7[1]),
	.I2(N_280),
	.I3(address_received[2]),
	.I4(data_received[0]),
	.I5(N_278),
	.O(N_260_i)
);
defparam N_260_i_cZ.INIT=64'hFFFF0000F7FF0000;
// @225:2311
  LUT6 N_47_i_cZ (
	.I0(address_received[6]),
	.I1(mem_waddr_7[1]),
	.I2(data_received[12]),
	.I3(N_280),
	.I4(address_received[2]),
	.I5(N_278),
	.O(N_47_i)
);
defparam N_47_i_cZ.INIT=64'hF0F0F0F0F070F0F0;
// @225:2311
  LUT6 N_61_i_cZ (
	.I0(data_received[5]),
	.I1(mem_waddr_7[1]),
	.I2(address_received[2]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_61_i)
);
defparam N_61_i_cZ.INIT=64'hAAAAAAAAAAAA2AAA;
// @225:2311
  LUT6 N_59_i_cZ (
	.I0(mem_waddr_7[1]),
	.I1(address_received[2]),
	.I2(data_received[6]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_59_i)
);
defparam N_59_i_cZ.INIT=64'hF0F0F0F0F0F070F0;
// @225:2311
  LUT6 N_29_i_cZ (
	.I0(address_received[6]),
	.I1(address_received[2]),
	.I2(mem_waddr_7[1]),
	.I3(data_received[21]),
	.I4(N_280),
	.I5(N_278),
	.O(N_29_i)
);
defparam N_29_i_cZ.INIT=64'hFF00FF00FF007F00;
// @225:2311
  LUT6 N_55_i_cZ (
	.I0(address_received[2]),
	.I1(mem_waddr_7[1]),
	.I2(data_received[8]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_55_i)
);
defparam N_55_i_cZ.INIT=64'hF0F0F0F0F0F070F0;
// @225:2311
  LUT6 N_53_i_cZ (
	.I0(mem_waddr_7[1]),
	.I1(data_received[9]),
	.I2(address_received[2]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_53_i)
);
defparam N_53_i_cZ.INIT=64'hCCCCCCCCCCCC4CCC;
// @225:2311
  LUT6 N_51_i_cZ (
	.I0(mem_waddr_7[1]),
	.I1(address_received[6]),
	.I2(N_280),
	.I3(address_received[2]),
	.I4(data_received[10]),
	.I5(N_278),
	.O(N_51_i)
);
defparam N_51_i_cZ.INIT=64'hFFFF0000F7FF0000;
// @225:2311
  LUT6 N_49_i_cZ (
	.I0(address_received[2]),
	.I1(data_received[11]),
	.I2(mem_waddr_7[1]),
	.I3(N_280),
	.I4(address_received[6]),
	.I5(N_278),
	.O(N_49_i)
);
defparam N_49_i_cZ.INIT=64'hCCCCCCCCCC4CCCCC;
// @225:2311
  LUT6 N_37_i_cZ (
	.I0(address_received[2]),
	.I1(data_received[17]),
	.I2(mem_waddr_7[1]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_37_i)
);
defparam N_37_i_cZ.INIT=64'hCCCCCCCCCCCC4CCC;
// @225:2311
  LUT6 N_258_i_cZ (
	.I0(mem_waddr_7[1]),
	.I1(address_received[2]),
	.I2(data_received[18]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_258_i)
);
defparam N_258_i_cZ.INIT=64'hF0F0F0F0F0F070F0;
// @225:2311
  LUT6 N_57_i_cZ (
	.I0(data_received[7]),
	.I1(mem_waddr_7[1]),
	.I2(address_received[2]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_57_i)
);
defparam N_57_i_cZ.INIT=64'hAAAAAAAAAAAA2AAA;
// @225:2311
  LUT6 N_27_i_cZ (
	.I0(address_received[6]),
	.I1(mem_waddr_7[1]),
	.I2(N_280),
	.I3(data_received[22]),
	.I4(address_received[2]),
	.I5(N_278),
	.O(N_27_i)
);
defparam N_27_i_cZ.INIT=64'hFF00FF00F700FF00;
// @225:2311
  LUT6 N_25_i_cZ (
	.I0(address_received[2]),
	.I1(data_received[23]),
	.I2(mem_waddr_7[1]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_25_i)
);
defparam N_25_i_cZ.INIT=64'hCCCCCCCCCCCC4CCC;
// @225:2311
  LUT6 N_41_i_cZ (
	.I0(address_received[2]),
	.I1(mem_waddr_7[1]),
	.I2(data_received[15]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_41_i)
);
defparam N_41_i_cZ.INIT=64'hF0F0F0F0F0F070F0;
// @225:2311
  LUT6 N_39_i_cZ (
	.I0(mem_waddr_7[1]),
	.I1(address_received[2]),
	.I2(data_received[16]),
	.I3(N_280),
	.I4(address_received[6]),
	.I5(N_278),
	.O(N_39_i)
);
defparam N_39_i_cZ.INIT=64'hF0F0F0F0F070F0F0;
// @225:2311
  LUT6 N_256_i_cZ (
	.I0(data_received[20]),
	.I1(mem_waddr_7[1]),
	.I2(address_received[2]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_256_i)
);
defparam N_256_i_cZ.INIT=64'hAAAAAAAAAAAA2AAA;
// @225:2311
  LUT6 N_67_i_cZ (
	.I0(data_received[2]),
	.I1(address_received[2]),
	.I2(mem_waddr_7[1]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_67_i)
);
defparam N_67_i_cZ.INIT=64'hAAAAAAAAAAAA2AAA;
// @225:2311
  LUT6 N_45_i_cZ (
	.I0(address_received[6]),
	.I1(mem_waddr_7[1]),
	.I2(N_280),
	.I3(address_received[2]),
	.I4(data_received[13]),
	.I5(N_278),
	.O(N_45_i)
);
defparam N_45_i_cZ.INIT=64'hFFFF0000F7FF0000;
// @225:2311
  LUT6 N_43_i_cZ (
	.I0(address_received[2]),
	.I1(data_received[14]),
	.I2(mem_waddr_7[1]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_43_i)
);
defparam N_43_i_cZ.INIT=64'hCCCCCCCCCCCC4CCC;
// @225:2311
  LUT6 N_257_i_cZ (
	.I0(data_received[19]),
	.I1(address_received[6]),
	.I2(mem_waddr_7[1]),
	.I3(N_280),
	.I4(address_received[2]),
	.I5(N_278),
	.O(N_257_i)
);
defparam N_257_i_cZ.INIT=64'hAAAAAAAAAA2AAAAA;
// @225:2311
  LUT6 N_259_i_cZ (
	.I0(address_received[2]),
	.I1(data_received[1]),
	.I2(mem_waddr_7[1]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_259_i)
);
defparam N_259_i_cZ.INIT=64'hCCCCCCCCCCCC4CCC;
// @225:2311
  LUT6 N_65_i_cZ (
	.I0(address_received[2]),
	.I1(data_received[3]),
	.I2(mem_waddr_7[1]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_65_i)
);
defparam N_65_i_cZ.INIT=64'hCCCCCCCCCCCC4CCC;
// @225:2311
  LUT6 N_63_i_cZ (
	.I0(mem_waddr_7[1]),
	.I1(data_received[4]),
	.I2(address_received[2]),
	.I3(address_received[6]),
	.I4(N_280),
	.I5(N_278),
	.O(N_63_i)
);
defparam N_63_i_cZ.INIT=64'hCCCCCCCCCCCC4CCC;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_237_b0  (
	.I0(\memory_core.rd_addr_to_memory [8]),
	.I1(system_capim_data_in[8]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [8])
);
defparam \memory_core.rd_addr_to_memory_237_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_239_b0  (
	.I0(\memory_core.rd_addr_to_memory [10]),
	.I1(system_capim_data_in[10]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [10])
);
defparam \memory_core.rd_addr_to_memory_239_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_245_b0  (
	.I0(\memory_core.rd_addr_to_memory [16]),
	.I1(system_capim_data_in[16]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [16])
);
defparam \memory_core.rd_addr_to_memory_245_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_231_b0  (
	.I0(\memory_core.rd_addr_to_memory [2]),
	.I1(system_capim_data_in[2]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [2])
);
defparam \memory_core.rd_addr_to_memory_231_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_230_b0  (
	.I0(\memory_core.rd_addr_to_memory [1]),
	.I1(system_capim_data_in[1]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [1])
);
defparam \memory_core.rd_addr_to_memory_230_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_241_b0  (
	.I0(\memory_core.rd_addr_to_memory [12]),
	.I1(system_capim_data_in[12]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [12])
);
defparam \memory_core.rd_addr_to_memory_241_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_238_b0  (
	.I0(\memory_core.rd_addr_to_memory [9]),
	.I1(system_capim_data_in[9]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [9])
);
defparam \memory_core.rd_addr_to_memory_238_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_236_b0  (
	.I0(\memory_core.rd_addr_to_memory [7]),
	.I1(system_capim_data_in[7]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [7])
);
defparam \memory_core.rd_addr_to_memory_236_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_246_b0  (
	.I0(\memory_core.rd_addr_to_memory [17]),
	.I1(system_capim_data_in[17]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [17])
);
defparam \memory_core.rd_addr_to_memory_246_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_234_b0  (
	.I0(\memory_core.rd_addr_to_memory [5]),
	.I1(system_capim_data_in[5]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [5])
);
defparam \memory_core.rd_addr_to_memory_234_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_233_b0  (
	.I0(\memory_core.rd_addr_to_memory [4]),
	.I1(system_capim_data_in[4]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [4])
);
defparam \memory_core.rd_addr_to_memory_233_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_232_b0  (
	.I0(\memory_core.rd_addr_to_memory [3]),
	.I1(system_capim_data_in[3]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [3])
);
defparam \memory_core.rd_addr_to_memory_232_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_253_b0  (
	.I0(\memory_core.rd_addr_to_memory [24]),
	.I1(system_capim_data_in[24]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [24])
);
defparam \memory_core.rd_addr_to_memory_253_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_252_b0  (
	.I0(\memory_core.rd_addr_to_memory [23]),
	.I1(system_capim_data_in[23]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [23])
);
defparam \memory_core.rd_addr_to_memory_252_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_251_b0  (
	.I0(\memory_core.rd_addr_to_memory [22]),
	.I1(system_capim_data_in[22]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [22])
);
defparam \memory_core.rd_addr_to_memory_251_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_250_b0  (
	.I0(\memory_core.rd_addr_to_memory [21]),
	.I1(system_capim_data_in[21]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [21])
);
defparam \memory_core.rd_addr_to_memory_250_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_249_b0  (
	.I0(\memory_core.rd_addr_to_memory [20]),
	.I1(system_capim_data_in[20]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [20])
);
defparam \memory_core.rd_addr_to_memory_249_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_248_b0  (
	.I0(\memory_core.rd_addr_to_memory [19]),
	.I1(system_capim_data_in[19]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [19])
);
defparam \memory_core.rd_addr_to_memory_248_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_247_b0  (
	.I0(\memory_core.rd_addr_to_memory [18]),
	.I1(system_capim_data_in[18]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [18])
);
defparam \memory_core.rd_addr_to_memory_247_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_243_b0  (
	.I0(\memory_core.rd_addr_to_memory [14]),
	.I1(system_capim_data_in[14]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [14])
);
defparam \memory_core.rd_addr_to_memory_243_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_242_b0  (
	.I0(\memory_core.rd_addr_to_memory [13]),
	.I1(system_capim_data_in[13]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [13])
);
defparam \memory_core.rd_addr_to_memory_242_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_244_b0  (
	.I0(\memory_core.rd_addr_to_memory [15]),
	.I1(system_capim_data_in[15]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [15])
);
defparam \memory_core.rd_addr_to_memory_244_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_235_b0  (
	.I0(\memory_core.rd_addr_to_memory [6]),
	.I1(system_capim_data_in[6]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [6])
);
defparam \memory_core.rd_addr_to_memory_235_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_240_b0  (
	.I0(\memory_core.rd_addr_to_memory [11]),
	.I1(system_capim_data_in[11]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [11])
);
defparam \memory_core.rd_addr_to_memory_240_b0 .INIT=32'h0000CAAA;
// @225:2514
  LUT6 \infopipe_rcv_inst.BIT[1].RCV.rcvcnt_1_sqmuxa_i_cZ  (
	.I0(CO0_2),
	.I1(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [3]),
	.I2(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [2]),
	.I3(\infopipe_rcv_inst.BIT[1].RCV.state [0]),
	.I4(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt [1]),
	.I5(infopipe_reset),
	.O(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt_1_sqmuxa_i )
);
defparam \infopipe_rcv_inst.BIT[1].RCV.rcvcnt_1_sqmuxa_i_cZ .INIT=64'hFFFFFFFFC8FFC0FF;
// @221:479
  LUT6 \memory_core.data_out_1_sqmuxa_cZ  (
	.I0(\memory_core.state_rd [0]),
	.I1(\memory_core.state_rd [1]),
	.I2(system_capim_rd_in),
	.I3(system_capim_enable_in),
	.I4(system_capim_wr_in),
	.I5(umr_reset),
	.O(\memory_core.data_out_1_sqmuxa )
);
defparam \memory_core.data_out_1_sqmuxa_cZ .INIT=64'h0000000000E2E2E2;
  LUT6 \state_5_1_0_.N_112_i  (
	.I0(\infopipe_rcv_inst.ready_bit [1]),
	.I1(state[1]),
	.I2(\infopipe_rcv_inst.ready_bit [0]),
	.I3(\infopipe_rcv_inst.ready_bit [2]),
	.I4(\infopipe_rcv_inst.ready_bit [3]),
	.I5(st_ncnt[2]),
	.O(N_112_i)
);
defparam \state_5_1_0_.N_112_i .INIT=64'h20000000ECCCCCCC;
  LUT5 \memory_core.rd_addr_to_memorylde  (
	.I0(\memory_core.state_rd [1]),
	.I1(system_capim_rd_in),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memorye )
);
defparam \memory_core.rd_addr_to_memorylde .INIT=32'hFFFFFDDD;
// @225:2312
  LUT5 \st_ncnt_5_i_a4[1]  (
	.I0(\infopipe_rcv_inst.ready_bit [0]),
	.I1(\infopipe_rcv_inst.ready_bit [1]),
	.I2(state[0]),
	.I3(\infopipe_rcv_inst.ready_bit [3]),
	.I4(\infopipe_rcv_inst.ready_bit [2]),
	.O(infopipe_data_savedc)
);
defparam \st_ncnt_5_i_a4[1] .INIT=32'h80000000;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_229_b0  (
	.I0(\memory_core.rd_addr_to_memory [0]),
	.I1(system_capim_data_in[0]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [0])
);
defparam \memory_core.rd_addr_to_memory_229_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_256_b0  (
	.I0(\memory_core.rd_addr_to_memory [27]),
	.I1(system_capim_data_in[27]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [27])
);
defparam \memory_core.rd_addr_to_memory_256_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_255_b0  (
	.I0(\memory_core.rd_addr_to_memory [26]),
	.I1(system_capim_data_in[26]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [26])
);
defparam \memory_core.rd_addr_to_memory_255_b0 .INIT=32'h0000CAAA;
// @221:473
  LUT5 \memory_core.rd_addr_to_memory_254_b0  (
	.I0(\memory_core.rd_addr_to_memory [25]),
	.I1(system_capim_data_in[25]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.rd_addr_to_memory_qxu [25])
);
defparam \memory_core.rd_addr_to_memory_254_b0 .INIT=32'h0000CAAA;
// @225:2312
  LUT6 \mem_wdata_8_i_o4[23]  (
	.I0(address_received[2]),
	.I1(address_received[4]),
	.I2(mem_waddr_7[1]),
	.I3(address_received[5]),
	.I4(address_received[6]),
	.I5(N_278),
	.O(N_282)
);
defparam \mem_wdata_8_i_o4[23] .INIT=64'hFFFFFFFF7FFFFFFF;
  FDR req_done_out_Z (
	.Q(req_done_out),
	.D(req_done_out_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
  FDR mem_we_Z (
	.Q(mem_we),
	.D(mem_we_0),
	.C(infopipe_clk),
	.R(infopipe_reset)
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[27]  (
	.Q(\memory_core.rd_addr_to_memory [27]),
	.D(\memory_core.rd_addr_to_memory_s [27]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[26]  (
	.Q(\memory_core.rd_addr_to_memory [26]),
	.D(\memory_core.rd_addr_to_memory_s [26]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[25]  (
	.Q(\memory_core.rd_addr_to_memory [25]),
	.D(\memory_core.rd_addr_to_memory_s [25]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[24]  (
	.Q(\memory_core.rd_addr_to_memory [24]),
	.D(\memory_core.rd_addr_to_memory_s [24]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[23]  (
	.Q(\memory_core.rd_addr_to_memory [23]),
	.D(\memory_core.rd_addr_to_memory_s [23]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[22]  (
	.Q(\memory_core.rd_addr_to_memory [22]),
	.D(\memory_core.rd_addr_to_memory_s [22]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[21]  (
	.Q(\memory_core.rd_addr_to_memory [21]),
	.D(\memory_core.rd_addr_to_memory_s [21]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[20]  (
	.Q(\memory_core.rd_addr_to_memory [20]),
	.D(\memory_core.rd_addr_to_memory_s [20]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[19]  (
	.Q(\memory_core.rd_addr_to_memory [19]),
	.D(\memory_core.rd_addr_to_memory_s [19]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[18]  (
	.Q(\memory_core.rd_addr_to_memory [18]),
	.D(\memory_core.rd_addr_to_memory_s [18]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[17]  (
	.Q(\memory_core.rd_addr_to_memory [17]),
	.D(\memory_core.rd_addr_to_memory_s [17]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[16]  (
	.Q(\memory_core.rd_addr_to_memory [16]),
	.D(\memory_core.rd_addr_to_memory_s [16]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[15]  (
	.Q(\memory_core.rd_addr_to_memory [15]),
	.D(\memory_core.rd_addr_to_memory_s [15]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[14]  (
	.Q(\memory_core.rd_addr_to_memory [14]),
	.D(\memory_core.rd_addr_to_memory_s [14]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[13]  (
	.Q(\memory_core.rd_addr_to_memory [13]),
	.D(\memory_core.rd_addr_to_memory_s [13]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[12]  (
	.Q(\memory_core.rd_addr_to_memory [12]),
	.D(\memory_core.rd_addr_to_memory_s [12]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[11]  (
	.Q(\memory_core.rd_addr_to_memory [11]),
	.D(\memory_core.rd_addr_to_memory_s [11]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[10]  (
	.Q(\memory_core.rd_addr_to_memory [10]),
	.D(\memory_core.rd_addr_to_memory_s [10]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[9]  (
	.Q(\memory_core.rd_addr_to_memory [9]),
	.D(\memory_core.rd_addr_to_memory_s [9]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[8]  (
	.Q(\memory_core.rd_addr_to_memory [8]),
	.D(\memory_core.rd_addr_to_memory_s [8]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[7]  (
	.Q(\memory_core.rd_addr_to_memory [7]),
	.D(\memory_core.rd_addr_to_memory_s [7]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[6]  (
	.Q(\memory_core.rd_addr_to_memory [6]),
	.D(\memory_core.rd_addr_to_memory_s [6]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[5]  (
	.Q(\memory_core.rd_addr_to_memory [5]),
	.D(\memory_core.rd_addr_to_memory_s [5]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[4]  (
	.Q(\memory_core.rd_addr_to_memory [4]),
	.D(\memory_core.rd_addr_to_memory_s [4]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[3]  (
	.Q(\memory_core.rd_addr_to_memory [3]),
	.D(\memory_core.rd_addr_to_memory_s [3]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[2]  (
	.Q(\memory_core.rd_addr_to_memory [2]),
	.D(\memory_core.rd_addr_to_memory_s [2]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[1]  (
	.Q(\memory_core.rd_addr_to_memory [1]),
	.D(\memory_core.rd_addr_to_memory_s [1]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @221:473
  FDE \memory_core.rd_addr_to_memory_Z[0]  (
	.Q(\memory_core.rd_addr_to_memory [0]),
	.D(\memory_core.rd_addr_to_memory_s [0]),
	.C(umr_clk),
	.CE(\memory_core.rd_addr_to_memorye )
);
// @225:2311
  FDE \debug_cnt_ack_rt_flag_Z[7]  (
	.Q(debug_cnt_ack_rt_flag[7]),
	.D(debug_cnt_ack_rt_flag_s[7]),
	.C(infopipe_clk),
	.CE(debug_cnt_ack_rt_flage)
);
// @225:2311
  FDE \debug_cnt_ack_rt_flag_Z[6]  (
	.Q(debug_cnt_ack_rt_flag[6]),
	.D(debug_cnt_ack_rt_flag_s[6]),
	.C(infopipe_clk),
	.CE(debug_cnt_ack_rt_flage)
);
// @225:2311
  FDE \debug_cnt_ack_rt_flag_Z[5]  (
	.Q(debug_cnt_ack_rt_flag[5]),
	.D(debug_cnt_ack_rt_flag_s[5]),
	.C(infopipe_clk),
	.CE(debug_cnt_ack_rt_flage)
);
// @225:2311
  FDE \debug_cnt_ack_rt_flag_Z[4]  (
	.Q(debug_cnt_ack_rt_flag[4]),
	.D(debug_cnt_ack_rt_flag_s[4]),
	.C(infopipe_clk),
	.CE(debug_cnt_ack_rt_flage)
);
// @225:2311
  FDE \debug_cnt_ack_rt_flag_Z[3]  (
	.Q(debug_cnt_ack_rt_flag[3]),
	.D(debug_cnt_ack_rt_flag_s[3]),
	.C(infopipe_clk),
	.CE(debug_cnt_ack_rt_flage)
);
// @225:2311
  FDE \debug_cnt_ack_rt_flag_Z[2]  (
	.Q(debug_cnt_ack_rt_flag[2]),
	.D(debug_cnt_ack_rt_flag_s[2]),
	.C(infopipe_clk),
	.CE(debug_cnt_ack_rt_flage)
);
// @225:2311
  FDE \debug_cnt_ack_rt_flag_Z[1]  (
	.Q(debug_cnt_ack_rt_flag[1]),
	.D(debug_cnt_ack_rt_flag_s[1]),
	.C(infopipe_clk),
	.CE(debug_cnt_ack_rt_flage)
);
// @225:2311
  FDE \debug_cnt_ack_rt_flag_Z[0]  (
	.Q(debug_cnt_ack_rt_flag[0]),
	.D(debug_cnt_ack_rt_flag_s[0]),
	.C(infopipe_clk),
	.CE(debug_cnt_ack_rt_flage)
);
// @225:2514
  FDR \infopipe_rcv_inst.BIT_Z[1].RCV.rcvcnt[0]  (
	.Q(CO0_2),
	.D(CO0_2_i),
	.C(infopipe_clk),
	.R(\infopipe_rcv_inst.BIT[1].RCV.rcvcnt_1_sqmuxa_i )
);
// @221:473
  FDE \memory_core.data_out_Z[31]  (
	.Q(system_capim_data_out[31]),
	.D(\memory_core.data_out_wire [31]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[30]  (
	.Q(system_capim_data_out[30]),
	.D(\memory_core.data_out_wire [30]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[29]  (
	.Q(system_capim_data_out[29]),
	.D(\memory_core.data_out_wire [29]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[28]  (
	.Q(system_capim_data_out[28]),
	.D(\memory_core.data_out_wire [28]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[27]  (
	.Q(system_capim_data_out[27]),
	.D(\memory_core.data_out_wire [27]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[26]  (
	.Q(system_capim_data_out[26]),
	.D(\memory_core.data_out_wire [26]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[25]  (
	.Q(system_capim_data_out[25]),
	.D(\memory_core.data_out_wire [25]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[24]  (
	.Q(system_capim_data_out[24]),
	.D(\memory_core.data_out_wire [24]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[23]  (
	.Q(system_capim_data_out[23]),
	.D(\memory_core.data_out_wire [23]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[22]  (
	.Q(system_capim_data_out[22]),
	.D(\memory_core.data_out_wire [22]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[21]  (
	.Q(system_capim_data_out[21]),
	.D(\memory_core.data_out_wire [21]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[20]  (
	.Q(system_capim_data_out[20]),
	.D(\memory_core.data_out_wire [20]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[19]  (
	.Q(system_capim_data_out[19]),
	.D(\memory_core.data_out_wire [19]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[18]  (
	.Q(system_capim_data_out[18]),
	.D(\memory_core.data_out_wire [18]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[17]  (
	.Q(system_capim_data_out[17]),
	.D(\memory_core.data_out_wire [17]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[16]  (
	.Q(system_capim_data_out[16]),
	.D(\memory_core.data_out_wire [16]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[15]  (
	.Q(system_capim_data_out[15]),
	.D(\memory_core.data_out_wire [15]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[14]  (
	.Q(system_capim_data_out[14]),
	.D(\memory_core.data_out_wire [14]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[13]  (
	.Q(system_capim_data_out[13]),
	.D(\memory_core.data_out_wire [13]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[12]  (
	.Q(system_capim_data_out[12]),
	.D(\memory_core.data_out_wire [12]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[11]  (
	.Q(system_capim_data_out[11]),
	.D(\memory_core.data_out_wire [11]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[10]  (
	.Q(system_capim_data_out[10]),
	.D(\memory_core.data_out_wire [10]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[9]  (
	.Q(system_capim_data_out[9]),
	.D(\memory_core.data_out_wire [9]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[8]  (
	.Q(system_capim_data_out[8]),
	.D(\memory_core.data_out_wire [8]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[7]  (
	.Q(system_capim_data_out[7]),
	.D(\memory_core.data_out_wire [7]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[6]  (
	.Q(system_capim_data_out[6]),
	.D(\memory_core.data_out_wire [6]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[5]  (
	.Q(system_capim_data_out[5]),
	.D(\memory_core.data_out_wire [5]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[4]  (
	.Q(system_capim_data_out[4]),
	.D(\memory_core.data_out_wire [4]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[3]  (
	.Q(system_capim_data_out[3]),
	.D(\memory_core.data_out_wire [3]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[2]  (
	.Q(system_capim_data_out[2]),
	.D(\memory_core.data_out_wire [2]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[1]  (
	.Q(system_capim_data_out[1]),
	.D(\memory_core.data_out_wire [1]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:473
  FDE \memory_core.data_out_Z[0]  (
	.Q(system_capim_data_out[0]),
	.D(\memory_core.data_out_wire [0]),
	.C(umr_clk),
	.CE(\memory_core.data_out_1_sqmuxa )
);
// @221:479
  LUT3 \memory_core.data_out_1_sqmuxa_0dup  (
	.I0(system_capim_enable_in),
	.I1(system_capim_wr_in),
	.I2(umr_reset),
	.O(\memory_core.rd_addr_to_memory_scalar )
);
defparam \memory_core.data_out_1_sqmuxa_0dup .INIT=8'h07;
// @225:2311
  LUT2 debug_cnt_ack_rt_flag_227_m1 (
	.I0(debug_cnt_ack_rt_flag[6]),
	.I1(infopipe_reset),
	.O(debug_cnt_ack_rt_flag_qxu[6])
);
defparam debug_cnt_ack_rt_flag_227_m1.INIT=4'h2;
// @225:2311
  LUT2 debug_cnt_ack_rt_flag_226_m1 (
	.I0(debug_cnt_ack_rt_flag[5]),
	.I1(infopipe_reset),
	.O(debug_cnt_ack_rt_flag_qxu[5])
);
defparam debug_cnt_ack_rt_flag_226_m1.INIT=4'h2;
// @225:2311
  LUT2 debug_cnt_ack_rt_flag_225_m1 (
	.I0(debug_cnt_ack_rt_flag[4]),
	.I1(infopipe_reset),
	.O(debug_cnt_ack_rt_flag_qxu[4])
);
defparam debug_cnt_ack_rt_flag_225_m1.INIT=4'h2;
// @225:2311
  LUT2 debug_cnt_ack_rt_flag_224_m1 (
	.I0(debug_cnt_ack_rt_flag[3]),
	.I1(infopipe_reset),
	.O(debug_cnt_ack_rt_flag_qxu[3])
);
defparam debug_cnt_ack_rt_flag_224_m1.INIT=4'h2;
// @225:2311
  LUT2 debug_cnt_ack_rt_flag_223_m1 (
	.I0(debug_cnt_ack_rt_flag[2]),
	.I1(infopipe_reset),
	.O(debug_cnt_ack_rt_flag_qxu[2])
);
defparam debug_cnt_ack_rt_flag_223_m1.INIT=4'h2;
// @225:2311
  LUT2 debug_cnt_ack_rt_flag_222_m1 (
	.I0(debug_cnt_ack_rt_flag[1]),
	.I1(infopipe_reset),
	.O(debug_cnt_ack_rt_flag_qxu[1])
);
defparam debug_cnt_ack_rt_flag_222_m1.INIT=4'h2;
// @225:2311
  LUT2 debug_cnt_ack_rt_flag_221_m1 (
	.I0(debug_cnt_ack_rt_flag[0]),
	.I1(infopipe_reset),
	.O(debug_cnt_ack_rt_flag_qxu[0])
);
defparam debug_cnt_ack_rt_flag_221_m1.INIT=4'h2;
  LUT4 \state_s_0[0]  (
	.I0(state[1]),
	.I1(st_ncnt[2]),
	.I2(infopipe_data_ready),
	.I3(infopipe_reset),
	.O(state_0)
);
defparam \state_s_0[0] .INIT=16'hFF8D;
  LUT5 \memory_core.state_rd_4_0_e_cZ[1]  (
	.I0(\memory_core.state_rd [1]),
	.I1(\memory_core.state_rd [0]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.state_rd_4_0_e [1])
);
defparam \memory_core.state_rd_4_0_e_cZ[1] .INIT=32'h00000EEE;
  LUT5 \memory_core.state_rd_1_sqmuxa_0_e_cZ  (
	.I0(\memory_core.state_rd [1]),
	.I1(\memory_core.state_rd [0]),
	.I2(system_capim_enable_in),
	.I3(system_capim_wr_in),
	.I4(umr_reset),
	.O(\memory_core.state_rd_1_sqmuxa_0_e )
);
defparam \memory_core.state_rd_1_sqmuxa_0_e_cZ .INIT=32'h00000111;
  LUT5 N_251_i_0_e_cZ (
	.I0(state[0]),
	.I1(st_ncnt[1]),
	.I2(st_ncnt[0]),
	.I3(infopipe_data_ready),
	.I4(infopipe_reset),
	.O(N_251_i_0_e)
);
defparam N_251_i_0_e_cZ.INIT=32'h0000149C;
  LUT6 N_252_i_0_e_cZ (
	.I0(state[0]),
	.I1(st_ncnt[1]),
	.I2(st_ncnt[0]),
	.I3(st_ncnt[2]),
	.I4(infopipe_data_ready),
	.I5(infopipe_reset),
	.O(N_252_i_0_e)
);
defparam N_252_i_0_e_cZ.INIT=64'h000000001540BF40;
  LUT4 N_250_i_0_e_cZ (
	.I0(state[0]),
	.I1(st_ncnt[0]),
	.I2(infopipe_data_ready),
	.I3(infopipe_reset),
	.O(N_250_i_0_e)
);
defparam N_250_i_0_e_cZ.INIT=16'h0019;
// @221:473
  FD \memory_core.state_rd_Z[1]  (
	.Q(\memory_core.state_rd [1]),
	.D(\memory_core.state_rd_4_0_e [1]),
	.C(umr_clk)
);
// @221:473
  FD \memory_core.state_rd_Z[0]  (
	.Q(\memory_core.state_rd [0]),
	.D(\memory_core.state_rd_1_sqmuxa_0_e ),
	.C(umr_clk)
);
  FD \memory_core.mem_en_Z  (
	.Q(\memory_core.mem_en ),
	.D(\memory_core.mem_en_e_e_0 ),
	.C(umr_clk)
);
  CARRY8 \memory_core.addr_of_data_out_cry_3_cZ  (
	.CO({\memory_core.addr_of_data_out_cry_7 , \memory_core.addr_of_data_out_cry_6 , \memory_core.addr_of_data_out_cry_5 , \memory_core.addr_of_data_out_cry_4 , \memory_core.addr_of_data_out_cry_3 , \memory_core.addr_of_data_out_cry_2 , \memory_core.addr_of_data_out_cry_1 , \memory_core.addr_of_data_out_cry_0 }),
	.O({\memory_core.addr_of_data_out [7:1], addr_of_data_out_cry_3_O[0]}),
	.CI(GND),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.S(\memory_core.rd_addr_to_memory_i [7:0])
);
  CARRY8 \memory_core.addr_of_data_out_cry_11_cZ  (
	.CO({\memory_core.addr_of_data_out_cry_15 , \memory_core.addr_of_data_out_cry_14 , \memory_core.addr_of_data_out_cry_13 , \memory_core.addr_of_data_out_cry_12 , \memory_core.addr_of_data_out_cry_11 , \memory_core.addr_of_data_out_cry_10 , \memory_core.addr_of_data_out_cry_9 , \memory_core.addr_of_data_out_cry_8 }),
	.O(\memory_core.addr_of_data_out [15:8]),
	.CI(\memory_core.addr_of_data_out_cry_7 ),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.S(\memory_core.rd_addr_to_memory_i [15:8])
);
  CARRY8 \memory_core.addr_of_data_out_cry_19_cZ  (
	.CO({\memory_core.addr_of_data_out_cry_23 , \memory_core.addr_of_data_out_cry_22 , \memory_core.addr_of_data_out_cry_21 , \memory_core.addr_of_data_out_cry_20 , \memory_core.addr_of_data_out_cry_19 , \memory_core.addr_of_data_out_cry_18 , \memory_core.addr_of_data_out_cry_17 , \memory_core.addr_of_data_out_cry_16 }),
	.O(\memory_core.addr_of_data_out [23:16]),
	.CI(\memory_core.addr_of_data_out_cry_15 ),
	.CI_TOP(GND),
	.DI({VCC, VCC, VCC, VCC, VCC, VCC, VCC, VCC}),
	.S(\memory_core.rd_addr_to_memory_i [23:16])
);
  CARRY8 \memory_core.addr_of_data_out_s_27  (
	.CO({NC11, NC10, NC9, NC8, addr_of_data_out_s_27_CO[3], \memory_core.addr_of_data_out_cry_26 , \memory_core.addr_of_data_out_cry_25 , \memory_core.addr_of_data_out_cry_24 }),
	.O({NC15, NC14, NC13, NC12, \memory_core.addr_of_data_out [27:24]}),
	.CI(\memory_core.addr_of_data_out_cry_23 ),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, VCC, VCC, VCC}),
	.S({GND, GND, GND, GND, \memory_core.rd_addr_to_memory_i [27:24]})
);
  CARRY8 \debug_cnt_ack_rt_flag_cry_cZ[2]  (
	.CO({debug_cnt_ack_rt_flag_cry[6:0], debug_cnt_ack_rt_flag_cry_cy}),
	.O({debug_cnt_ack_rt_flag_s[6:0], debug_cnt_ack_rt_flag_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({debug_cnt_ack_rt_flag_qxu[6:0], infopipe_reset_i})
);
  CARRY8 \memory_core.rd_addr_to_memory_cry_cZ[2]  (
	.CO({\memory_core.rd_addr_to_memory_cry [6:0], \memory_core.rd_addr_to_memory_cry_cy }),
	.O({\memory_core.rd_addr_to_memory_s [6:0], rd_addr_to_memory_cry_O[2]}),
	.CI(VCC),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({\memory_core.rd_addr_to_memory_qxu [6:0], \memory_core.rd_addr_to_memory_scalar })
);
  CARRY8 \memory_core.rd_addr_to_memory_cry_cZ[10]  (
	.CO(\memory_core.rd_addr_to_memory_cry [14:7]),
	.O(\memory_core.rd_addr_to_memory_s [14:7]),
	.CI(\memory_core.rd_addr_to_memory_cry [6]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(\memory_core.rd_addr_to_memory_qxu [14:7])
);
  CARRY8 \memory_core.rd_addr_to_memory_cry_cZ[18]  (
	.CO(\memory_core.rd_addr_to_memory_cry [22:15]),
	.O(\memory_core.rd_addr_to_memory_s [22:15]),
	.CI(\memory_core.rd_addr_to_memory_cry [14]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S(\memory_core.rd_addr_to_memory_qxu [22:15])
);
  CARRY8 \memory_core.rd_addr_to_memory_cry_cZ[26]  (
	.CO({NC3, NC2, NC1, NC0, \memory_core.rd_addr_to_memory_cry [26:23]}),
	.O({NC7, NC6, NC5, NC4, \memory_core.rd_addr_to_memory_s [26:23]}),
	.CI(\memory_core.rd_addr_to_memory_cry [22]),
	.CI_TOP(GND),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND}),
	.S({GND, GND, GND, GND, \memory_core.rd_addr_to_memory_qxu [26:23]})
);
// @221:473
  LUT2 \memory_core.rd_addr_to_memory_s_cZ[27]  (
	.I0(\memory_core.rd_addr_to_memory_qxu [27]),
	.I1(\memory_core.rd_addr_to_memory_cry [26]),
	.O(\memory_core.rd_addr_to_memory_s [27])
);
defparam \memory_core.rd_addr_to_memory_s_cZ[27] .INIT=4'h6;
// @225:2311
  LUT2 \debug_cnt_ack_rt_flag_s_cZ[7]  (
	.I0(debug_cnt_ack_rt_flag_qxu[7]),
	.I1(debug_cnt_ack_rt_flag_cry[6]),
	.O(debug_cnt_ack_rt_flag_s[7])
);
defparam \debug_cnt_ack_rt_flag_s_cZ[7] .INIT=4'h6;
endmodule /* hstdm_memory_Z1_FB1_uD */

(* haps_ip_type="bsa19_system_ip" , DONT_TOUCH="TRUE" *)
`ifndef PC_SIMULATION
module bsa19_system_ip (
  umr3_sib_link_in,
  umr3_sib_link_out,
  afpga_glnk_out,
  afpga_lock_cdo_glnk_i,
  afpga_lock_clk_i,
  afpga_lock_ce_i,
  afpga_lock_cdi_o,
  ref_clk_p,
  ref_clk_n,
  ref_reset,
  dummy_port,
  mnglink_tx,
  mnglink_rx,
  gt1_refclk_p,
  gt1_refclk_n,
  gt1_txp,
  gt1_txn,
  gt1_rxp,
  gt1_rxn,
  DBG_RXP,
  DBG_RXN,
  DBG_TXP,
  DBG_TXN,
  DBG_REFCLKP_0,
  DBG_REFCLKN_0,
  dbg_xcvr_user_clk,
  dbg_dtd_reset,
  dbg_capiclk,
  dbg_inta,
  dbg_intr,
  dbg_dout_wr,
  dbg_bram_dout,
  dbg_din_rd,
  dbg_bram_din,
  dbg_snps_dtdpipe_inbus,
  dbg_snps_dtdpipe_outbus,
  zpl_out_sib_rst,
  zpl_out_sib_clk,
  zpl_out_dsib_tdata,
  zpl_out_dsib_tsop,
  zpl_out_dsib_tlast,
  zpl_out_dsib_twkeep,
  zpl_out_dsib_tvalid,
  zpl_iwa_dsib_tready,
  zpl_iwo_usib_tdata,
  zpl_iwo_usib_tsop,
  zpl_iwo_usib_tlast,
  zpl_iwo_usib_twkeep,
  zpl_iwo_usib_tvalid,
  zpl_out_usib_tready,
  zpl1ton_usib_in0_req,
  zpl1ton_usib_gnt,
  zpl_out_wc_ip_clk,
  zpl_out_srb_clk,
  zpl_out_srb_rst,
  zpl_out_srb_addr,
  zpl_out_srb_data_wr,
  zpl_iwo_srb_data_rd,
  zpl_out_srb_wr,
  umr3_ds0,
  umr3_ds1,
  haps_fpga_id,
  ufpga_lock_clk_o,
  ufpga_lock_ce_o,
  ufpga_lock_cdo_o,
  ufpga_lock_cdi_i,
  ufpga_hstdm_ctrl_o,
  ufpga_hstdm_status_i,
  ufpga_scratch_o,
  ufpga_scratch_i,
  ufpga_reset_n_o,
  ufpga_type_id_o,
  ufpga_loc_id_o,
  ufpga_id_o,
  ufpga_usr_id_o,
  ufpga_handle_o,
  ufpga_timestamp_o,
  HAPS_SIGNATURE_i,
  capim2_data_in_0,
  capim2_data_out_0,
  capim2_rd_out_0,
  capim2_wr_out_0,
  capim2_enable_out_0,
  capim2_data_in_1,
  capim2_data_out_1,
  capim2_rd_out_1,
  capim2_wr_out_1,
  capim2_enable_out_1,
  capim2_data_in_2,
  capim2_data_out_2,
  capim2_rd_out_2,
  capim2_wr_out_2,
  capim2_enable_out_2,
  capim2_data_in_3,
  capim2_data_out_3,
  capim2_rd_out_3,
  capim2_wr_out_3,
  capim2_enable_out_3,
  capim2_data_in_4,
  capim2_data_out_4,
  capim2_rd_out_4,
  capim2_wr_out_4,
  capim2_enable_out_4,
  capim2_data_in_6,
  capim2_data_out_6,
  capim2_rd_out_6,
  capim2_wr_out_6,
  capim2_enable_out_6,
  capim2_data_in_7,
  capim2_data_out_7,
  capim2_rd_out_7,
  capim2_wr_out_7,
  capim2_enable_out_7,
  capim3_enable_out_0,
  capim3_command_out_0,
  capim3_command_valid_out_0,
  capim3_count_out_0,
  capim3_dout_out_0,
  capim3_dout_valid_out_0,
  capim3_din_in_0,
  capim3_din_valid_in_0,
  capim3_din_ready_out_0,
  capim3_inti_type_in_0,
  capim3_inti_req_in_0,
  capim3_inti_ack_out_0,
  reg_if_wr,
  reg_if_addr,
  reg_if_din,
  reg_if_dout_0,
  reg_if_en_0,
  reg_if_dout_1,
  reg_if_en_1,
  sys_clk,
  sys_reset_n,
  gclk0,
  umr3_clk,
  umr3_reset,
  umr2_clk,
  umr2_reset,
  haps_clk_200,
  haps_clk_10,
  umr3_clk_div_val,
  haps_clk_160,
  haps_clk_10_2_sync,
  haps_clk_50_2_sync,
  hstdm_refclk_100
)
;
parameter UMR3_DATA_BITWIDTH=256;
input [1:0] umr3_sib_link_in ;
output [1:0] umr3_sib_link_out ;
output afpga_glnk_out ;
input afpga_lock_cdo_glnk_i ;
input afpga_lock_clk_i ;
input afpga_lock_ce_i ;
output afpga_lock_cdi_o ;
input ref_clk_p ;
input ref_clk_n ;
input ref_reset ;
output dummy_port ;
output mnglink_tx ;
input mnglink_rx ;
input gt1_refclk_p ;
input gt1_refclk_n ;
output [0:3] gt1_txp ;
output [0:3] gt1_txn ;
input [0:3] gt1_rxp ;
input [0:3] gt1_rxn ;
input [7:0] DBG_RXP ;
input [7:0] DBG_RXN ;
output [7:0] DBG_TXP ;
output [7:0] DBG_TXN ;
input [3:0] DBG_REFCLKP_0 ;
input [3:0] DBG_REFCLKN_0 ;
output [3:0] dbg_xcvr_user_clk ;
output dbg_dtd_reset ;
output dbg_capiclk ;
output dbg_inta ;
input dbg_intr ;
output dbg_dout_wr ;
output [31:0] dbg_bram_dout ;
output dbg_din_rd ;
input [31:0] dbg_bram_din ;
input [3999:0] dbg_snps_dtdpipe_inbus ;
output [3999:0] dbg_snps_dtdpipe_outbus ;
output zpl_out_sib_rst ;
output zpl_out_sib_clk ;
output [255:0] zpl_out_dsib_tdata ;
output zpl_out_dsib_tsop ;
output zpl_out_dsib_tlast ;
output [7:0] zpl_out_dsib_twkeep ;
output zpl_out_dsib_tvalid ;
input zpl_iwa_dsib_tready ;
input [255:0] zpl_iwo_usib_tdata ;
input zpl_iwo_usib_tsop ;
input zpl_iwo_usib_tlast ;
input [7:0] zpl_iwo_usib_twkeep ;
input zpl_iwo_usib_tvalid ;
output zpl_out_usib_tready ;
input [5:0] zpl1ton_usib_in0_req ;
output [5:0] zpl1ton_usib_gnt ;
output zpl_out_wc_ip_clk ;
output zpl_out_srb_clk ;
output zpl_out_srb_rst ;
output [15:0] zpl_out_srb_addr ;
output [31:0] zpl_out_srb_data_wr ;
input [31:0] zpl_iwo_srb_data_rd ;
output zpl_out_srb_wr ;
inout [519:0] umr3_ds0 /* synthesis syn_tristate = 1 */ ;
inout [519:0] umr3_ds1 /* synthesis syn_tristate = 1 */ ;
output [2:0] haps_fpga_id ;
output ufpga_lock_clk_o ;
output ufpga_lock_ce_o ;
output ufpga_lock_cdo_o ;
input ufpga_lock_cdi_i ;
output [31:0] ufpga_hstdm_ctrl_o ;
input [31:0] ufpga_hstdm_status_i ;
output [31:0] ufpga_scratch_o ;
input [31:0] ufpga_scratch_i ;
output ufpga_reset_n_o ;
output [31:0] ufpga_type_id_o ;
output [31:0] ufpga_loc_id_o ;
output [31:0] ufpga_id_o ;
output [31:0] ufpga_usr_id_o ;
output [31:0] ufpga_handle_o ;
output [31:0] ufpga_timestamp_o ;
input [31:0] HAPS_SIGNATURE_i ;
input [31:0] capim2_data_in_0 ;
output [31:0] capim2_data_out_0 ;
output capim2_rd_out_0 ;
output capim2_wr_out_0 ;
output capim2_enable_out_0 ;
input [31:0] capim2_data_in_1 ;
output [31:0] capim2_data_out_1 ;
output capim2_rd_out_1 ;
output capim2_wr_out_1 ;
output capim2_enable_out_1 ;
input [31:0] capim2_data_in_2 ;
output [31:0] capim2_data_out_2 ;
output capim2_rd_out_2 ;
output capim2_wr_out_2 ;
output capim2_enable_out_2 ;
input [31:0] capim2_data_in_3 ;
output [31:0] capim2_data_out_3 ;
output capim2_rd_out_3 ;
output capim2_wr_out_3 ;
output capim2_enable_out_3 ;
input [31:0] capim2_data_in_4 ;
output [31:0] capim2_data_out_4 ;
output capim2_rd_out_4 ;
output capim2_wr_out_4 ;
output capim2_enable_out_4 ;
input [31:0] capim2_data_in_6 ;
output [31:0] capim2_data_out_6 ;
output capim2_rd_out_6 ;
output capim2_wr_out_6 ;
output capim2_enable_out_6 ;
input [31:0] capim2_data_in_7 ;
output [31:0] capim2_data_out_7 ;
output capim2_rd_out_7 ;
output capim2_wr_out_7 ;
output capim2_enable_out_7 ;
output capim3_enable_out_0 ;
output [31:0] capim3_command_out_0 ;
output capim3_command_valid_out_0 ;
output [31:0] capim3_count_out_0 ;
output [31:0] capim3_dout_out_0 ;
output capim3_dout_valid_out_0 ;
input [31:0] capim3_din_in_0 ;
input capim3_din_valid_in_0 ;
output capim3_din_ready_out_0 ;
input [31:0] capim3_inti_type_in_0 ;
input capim3_inti_req_in_0 ;
output capim3_inti_ack_out_0 ;
output reg_if_wr ;
output [15:0] reg_if_addr ;
output [31:0] reg_if_din ;
input [31:0] reg_if_dout_0 ;
output reg_if_en_0 ;
input [31:0] reg_if_dout_1 ;
output reg_if_en_1 ;
output sys_clk ;
output sys_reset_n ;
output gclk0 ;
output umr3_clk ;
output umr3_reset ;
output umr2_clk ;
output umr2_reset ;
output haps_clk_200 ;
output haps_clk_10 ;
output [3:0] umr3_clk_div_val ;
output haps_clk_160 ;
output haps_clk_10_2_sync ;
output haps_clk_50_2_sync ;
output hstdm_refclk_100 ;
endmodule /* bsa19_system_ip */


`endif
(* haps_ip_type="bsa19_system_ip_wrapper" , DONT_TOUCH="TRUE" *)module bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078 (
  hstdm_system_capim_interface_ctrl_data_out,
  hstdm_controller_system_capim_data_out,
  hstdm_system_capim_interface_mem_data_out,
  hstdm_memory_system_capim_data_out,
  haps_system_memory_interface_raddr_raw,
  haps_system_memory_data_out,
  DBG_REFCLKN_0,
  DBG_REFCLKP_0,
  DBG_TXN,
  DBG_TXP,
  DBG_RXN,
  DBG_RXP,
  GT1_RXN,
  GT1_RXP,
  GT1_TXN,
  GT1_TXP,
  AFPGA_LOCK_CDO_GLNK_I_c_0,
  UMR3_SIB_LINK_OUT_c,
  UMR3_SIB_LINK_IN_c,
  hstdm_refclk_100,
  umr3_clk,
  umr2_clk,
  ufpga_lock_cdi_i,
  umr3_reset,
  hstdm_system_capim_interface_enable_ctrl_out,
  hstdm_system_capim_interface_ctrl_wr_out,
  hstdm_system_capim_interface_ctrl_rd_out,
  hstdm_system_capim_interface_enable_memory_out,
  hstdm_system_capim_interface_mem_wr_out,
  hstdm_system_capim_interface_mem_rd_out,
  haps_system_memory_interface_enable_in,
  haps_system_memory_interface_wr_raw,
  haps_system_memory_interface_rd_raw,
  ufpga_lock_cdo_o,
  ufpga_lock_ce_o,
  ufpga_lock_clk_o,
  DUMMY_GSR_PORT_c,
  GT1_REFCLK_N,
  GT1_REFCLK_P,
  MNGLINK_RX_c,
  MNGLINK_TX_c,
  DUMMY_PORT_c,
  REF_RESET_c,
  REF_CLK_N,
  REF_CLK_P,
  AFPGA_LOCK_CDi_O_c,
  AFPGA_LOCK_CE_I_c,
  AFPGA_LOCK_CLK_I_c,
  AFPGA_GLNK_OUT_c
)
;
output [27:0] hstdm_system_capim_interface_ctrl_data_out ;
input [31:0] hstdm_controller_system_capim_data_out ;
output [27:0] hstdm_system_capim_interface_mem_data_out ;
input [31:0] hstdm_memory_system_capim_data_out ;
output [27:0] haps_system_memory_interface_raddr_raw ;
input [31:0] haps_system_memory_data_out ;
input [3:0] DBG_REFCLKN_0 ;
input [3:0] DBG_REFCLKP_0 ;
output [7:0] DBG_TXN ;
output [7:0] DBG_TXP ;
input [7:0] DBG_RXN ;
input [7:0] DBG_RXP ;
input [3:0] GT1_RXN ;
input [3:0] GT1_RXP ;
output [3:0] GT1_TXN ;
output [3:0] GT1_TXP ;
input AFPGA_LOCK_CDO_GLNK_I_c_0 ;
output [1:0] UMR3_SIB_LINK_OUT_c ;
input [1:0] UMR3_SIB_LINK_IN_c ;
output hstdm_refclk_100 ;
output umr3_clk ;
output umr2_clk ;
input ufpga_lock_cdi_i ;
output umr3_reset ;
output hstdm_system_capim_interface_enable_ctrl_out ;
output hstdm_system_capim_interface_ctrl_wr_out ;
output hstdm_system_capim_interface_ctrl_rd_out ;
output hstdm_system_capim_interface_enable_memory_out ;
output hstdm_system_capim_interface_mem_wr_out ;
output hstdm_system_capim_interface_mem_rd_out ;
output haps_system_memory_interface_enable_in ;
output haps_system_memory_interface_wr_raw ;
output haps_system_memory_interface_rd_raw ;
output ufpga_lock_cdo_o ;
inout ufpga_lock_ce_o /* synthesis syn_tristate = 1 */ ;
inout ufpga_lock_clk_o /* synthesis syn_tristate = 1 */ ;
output DUMMY_GSR_PORT_c ;
input GT1_REFCLK_N ;
input GT1_REFCLK_P ;
input MNGLINK_RX_c ;
output MNGLINK_TX_c ;
output DUMMY_PORT_c ;
input REF_RESET_c ;
input REF_CLK_N ;
input REF_CLK_P ;
output AFPGA_LOCK_CDi_O_c ;
input AFPGA_LOCK_CE_I_c ;
input AFPGA_LOCK_CLK_I_c ;
output AFPGA_GLNK_OUT_c ;
wire AFPGA_LOCK_CDO_GLNK_I_c_0 ;
wire hstdm_refclk_100 ;
wire umr3_clk ;
wire umr2_clk ;
wire ufpga_lock_cdi_i ;
wire umr3_reset ;
wire hstdm_system_capim_interface_enable_ctrl_out ;
wire hstdm_system_capim_interface_ctrl_wr_out ;
wire hstdm_system_capim_interface_ctrl_rd_out ;
wire hstdm_system_capim_interface_enable_memory_out ;
wire hstdm_system_capim_interface_mem_wr_out ;
wire hstdm_system_capim_interface_mem_rd_out ;
wire haps_system_memory_interface_enable_in ;
wire haps_system_memory_interface_wr_raw ;
wire haps_system_memory_interface_rd_raw ;
wire ufpga_lock_cdo_o ;
wire ufpga_lock_ce_o ;
wire ufpga_lock_clk_o ;
wire DUMMY_GSR_PORT_c ;
wire GT1_REFCLK_N ;
wire GT1_REFCLK_P ;
wire MNGLINK_RX_c ;
wire MNGLINK_TX_c ;
wire DUMMY_PORT_c ;
wire REF_RESET_c ;
wire REF_CLK_N ;
wire REF_CLK_P ;
wire AFPGA_LOCK_CDi_O_c ;
wire AFPGA_LOCK_CE_I_c ;
wire AFPGA_LOCK_CLK_I_c ;
wire AFPGA_GLNK_OUT_c ;
wire [3:0] dbg_xcvr_user_clk;
wire [31:0] dbg_bram_dout;
wire [3999:0] dbg_snps_dtdpipe_outbus;
wire [255:0] zpl_out_dsib_tdata;
wire [7:0] zpl_out_dsib_twkeep;
wire [5:0] zpl1ton_usib_gnt;
wire [15:0] zpl_out_srb_addr;
wire [31:0] zpl_out_srb_data_wr;
wire [2:0] haps_fpga_id;
wire [31:0] capim2_data_out_0;
wire [31:28] capim2_data_out_1;
wire [31:28] capim2_data_out_2;
wire [31:28] capim2_data_out_3;
wire [31:0] capim2_data_out_4;
wire [31:0] capim2_data_out_6;
wire [31:0] capim2_data_out_7;
wire [31:0] capim3_command_out_0;
wire [31:0] capim3_count_out_0;
wire [31:0] capim3_dout_out_0;
wire [15:0] reg_if_addr;
wire [31:0] reg_if_din;
wire dbg_capiclk ;
wire dbg_inta ;
wire GND ;
wire dbg_dout_wr ;
wire dbg_din_rd ;
wire zpl_out_sib_rst ;
wire zpl_out_sib_clk ;
wire zpl_out_dsib_tsop ;
wire zpl_out_dsib_tlast ;
wire zpl_out_dsib_tvalid ;
wire VCC ;
wire zpl_out_usib_tready ;
wire zpl_out_wc_ip_clk ;
wire zpl_out_srb_clk ;
wire zpl_out_srb_rst ;
wire zpl_out_srb_wr ;
wire N_8791 ;
wire N_8792 ;
wire N_8793 ;
wire N_8794 ;
wire N_8795 ;
wire N_8796 ;
wire N_8797 ;
wire N_8798 ;
wire N_8799 ;
wire N_8800 ;
wire N_8801 ;
wire N_8802 ;
wire N_8803 ;
wire N_8804 ;
wire N_8805 ;
wire N_8806 ;
wire N_8807 ;
wire N_8808 ;
wire N_8809 ;
wire N_8810 ;
wire N_8811 ;
wire N_8812 ;
wire N_8813 ;
wire N_8814 ;
wire N_8815 ;
wire N_8816 ;
wire N_8817 ;
wire N_8818 ;
wire N_8819 ;
wire N_8820 ;
wire N_8821 ;
wire N_8822 ;
wire N_8823 ;
wire N_8824 ;
wire N_8825 ;
wire N_8826 ;
wire N_8827 ;
wire N_8828 ;
wire N_8829 ;
wire N_8830 ;
wire N_8831 ;
wire N_8832 ;
wire N_8833 ;
wire N_8834 ;
wire N_8835 ;
wire N_8836 ;
wire N_8837 ;
wire N_8838 ;
wire N_8839 ;
wire N_8840 ;
wire N_8841 ;
wire N_8842 ;
wire N_8843 ;
wire N_8844 ;
wire N_8845 ;
wire N_8846 ;
wire N_8847 ;
wire N_8848 ;
wire N_8849 ;
wire N_8850 ;
wire N_8851 ;
wire N_8852 ;
wire N_8853 ;
wire N_8854 ;
wire N_8855 ;
wire N_8856 ;
wire N_8857 ;
wire N_8858 ;
wire N_8859 ;
wire N_8860 ;
wire N_8861 ;
wire N_8862 ;
wire N_8863 ;
wire N_8864 ;
wire N_8865 ;
wire N_8866 ;
wire N_8867 ;
wire N_8868 ;
wire N_8869 ;
wire N_8870 ;
wire N_8871 ;
wire N_8872 ;
wire N_8873 ;
wire N_8874 ;
wire N_8875 ;
wire N_8876 ;
wire N_8877 ;
wire N_8878 ;
wire N_8879 ;
wire N_8880 ;
wire N_8881 ;
wire N_8882 ;
wire N_8883 ;
wire N_8884 ;
wire N_8885 ;
wire N_8886 ;
wire N_8887 ;
wire N_8888 ;
wire N_8889 ;
wire N_8890 ;
wire N_8891 ;
wire N_8892 ;
wire N_8893 ;
wire N_8894 ;
wire N_8895 ;
wire N_8896 ;
wire N_8897 ;
wire N_8898 ;
wire N_8899 ;
wire N_8900 ;
wire N_8901 ;
wire N_8902 ;
wire N_8903 ;
wire N_8904 ;
wire N_8905 ;
wire N_8906 ;
wire N_8907 ;
wire N_8908 ;
wire N_8909 ;
wire N_8910 ;
wire N_8911 ;
wire N_8912 ;
wire N_8913 ;
wire N_8914 ;
wire N_8915 ;
wire N_8916 ;
wire N_8917 ;
wire N_8918 ;
wire N_8919 ;
wire N_8920 ;
wire N_8921 ;
wire N_8922 ;
wire N_8923 ;
wire N_8924 ;
wire N_8925 ;
wire N_8926 ;
wire N_8927 ;
wire N_8928 ;
wire N_8929 ;
wire N_8930 ;
wire N_8931 ;
wire N_8932 ;
wire N_8933 ;
wire N_8934 ;
wire N_8935 ;
wire N_8936 ;
wire N_8937 ;
wire N_8938 ;
wire N_8939 ;
wire N_8940 ;
wire N_8941 ;
wire N_8942 ;
wire N_8943 ;
wire N_8944 ;
wire N_8945 ;
wire N_8946 ;
wire N_8947 ;
wire N_8948 ;
wire N_8949 ;
wire N_8950 ;
wire N_8951 ;
wire N_8952 ;
wire N_8953 ;
wire N_8954 ;
wire N_8955 ;
wire N_8956 ;
wire N_8957 ;
wire N_8958 ;
wire N_8959 ;
wire N_8960 ;
wire N_8961 ;
wire N_8962 ;
wire N_8963 ;
wire N_8964 ;
wire N_8965 ;
wire N_8966 ;
wire N_8967 ;
wire N_8968 ;
wire N_8969 ;
wire N_8970 ;
wire N_8971 ;
wire N_8972 ;
wire N_8973 ;
wire N_8974 ;
wire N_8975 ;
wire N_8976 ;
wire N_8977 ;
wire N_8978 ;
wire N_8979 ;
wire N_8980 ;
wire N_8981 ;
wire N_8982 ;
wire N_8983 ;
wire N_8984 ;
wire N_8985 ;
wire N_8986 ;
wire N_8987 ;
wire N_8988 ;
wire N_8989 ;
wire N_8990 ;
wire N_8991 ;
wire N_8992 ;
wire N_8993 ;
wire N_8994 ;
wire N_8995 ;
wire N_8996 ;
wire N_8997 ;
wire N_8998 ;
wire N_8999 ;
wire N_9000 ;
wire N_9001 ;
wire N_9002 ;
wire N_9003 ;
wire N_9004 ;
wire N_9005 ;
wire N_9006 ;
wire N_9007 ;
wire N_9008 ;
wire N_9009 ;
wire N_9010 ;
wire N_9011 ;
wire N_9012 ;
wire N_9013 ;
wire N_9014 ;
wire N_9015 ;
wire N_9016 ;
wire N_9017 ;
wire N_9018 ;
wire N_9019 ;
wire N_9020 ;
wire N_9021 ;
wire N_9022 ;
wire N_9023 ;
wire N_9024 ;
wire N_9025 ;
wire N_9026 ;
wire N_9027 ;
wire N_9028 ;
wire N_9029 ;
wire N_9030 ;
wire N_9031 ;
wire N_9032 ;
wire N_9033 ;
wire N_9034 ;
wire N_9035 ;
wire N_9036 ;
wire N_9037 ;
wire N_9038 ;
wire N_9039 ;
wire N_9040 ;
wire N_9041 ;
wire N_9042 ;
wire N_9043 ;
wire N_9044 ;
wire N_9045 ;
wire N_9046 ;
wire N_9047 ;
wire N_9048 ;
wire N_9049 ;
wire N_9311 ;
wire N_9312 ;
wire N_9313 ;
wire N_9314 ;
wire N_9315 ;
wire N_9316 ;
wire N_9317 ;
wire N_9318 ;
wire N_9319 ;
wire N_9320 ;
wire N_9321 ;
wire N_9322 ;
wire N_9323 ;
wire N_9324 ;
wire N_9325 ;
wire N_9326 ;
wire N_9327 ;
wire N_9328 ;
wire N_9329 ;
wire N_9330 ;
wire N_9331 ;
wire N_9332 ;
wire N_9333 ;
wire N_9334 ;
wire N_9335 ;
wire N_9336 ;
wire N_9337 ;
wire N_9338 ;
wire N_9339 ;
wire N_9340 ;
wire N_9341 ;
wire N_9342 ;
wire N_9343 ;
wire N_9344 ;
wire N_9345 ;
wire N_9346 ;
wire N_9347 ;
wire N_9348 ;
wire N_9349 ;
wire N_9350 ;
wire N_9351 ;
wire N_9352 ;
wire N_9353 ;
wire N_9354 ;
wire N_9355 ;
wire N_9356 ;
wire N_9357 ;
wire N_9358 ;
wire N_9359 ;
wire N_9360 ;
wire N_9361 ;
wire N_9362 ;
wire N_9363 ;
wire N_9364 ;
wire N_9365 ;
wire N_9366 ;
wire N_9367 ;
wire N_9368 ;
wire N_9369 ;
wire N_9370 ;
wire N_9371 ;
wire N_9372 ;
wire N_9373 ;
wire N_9374 ;
wire N_9375 ;
wire N_9376 ;
wire N_9377 ;
wire N_9378 ;
wire N_9379 ;
wire N_9380 ;
wire N_9381 ;
wire N_9382 ;
wire N_9383 ;
wire N_9384 ;
wire N_9385 ;
wire N_9386 ;
wire N_9387 ;
wire N_9388 ;
wire N_9389 ;
wire N_9390 ;
wire N_9391 ;
wire N_9392 ;
wire N_9393 ;
wire N_9394 ;
wire N_9395 ;
wire N_9396 ;
wire N_9397 ;
wire N_9398 ;
wire N_9399 ;
wire N_9400 ;
wire N_9401 ;
wire N_9402 ;
wire N_9403 ;
wire N_9404 ;
wire N_9405 ;
wire N_9406 ;
wire N_9407 ;
wire N_9408 ;
wire N_9409 ;
wire N_9410 ;
wire N_9411 ;
wire N_9412 ;
wire N_9413 ;
wire N_9414 ;
wire N_9415 ;
wire N_9416 ;
wire N_9417 ;
wire N_9418 ;
wire N_9419 ;
wire N_9420 ;
wire N_9421 ;
wire N_9422 ;
wire N_9423 ;
wire N_9424 ;
wire N_9425 ;
wire N_9426 ;
wire N_9427 ;
wire N_9428 ;
wire N_9429 ;
wire N_9430 ;
wire N_9431 ;
wire N_9432 ;
wire N_9433 ;
wire N_9434 ;
wire N_9435 ;
wire N_9436 ;
wire N_9437 ;
wire N_9438 ;
wire N_9439 ;
wire N_9440 ;
wire N_9441 ;
wire N_9442 ;
wire N_9443 ;
wire N_9444 ;
wire N_9445 ;
wire N_9446 ;
wire N_9447 ;
wire N_9448 ;
wire N_9449 ;
wire N_9450 ;
wire N_9451 ;
wire N_9452 ;
wire N_9453 ;
wire N_9454 ;
wire N_9455 ;
wire N_9456 ;
wire N_9457 ;
wire N_9458 ;
wire N_9459 ;
wire N_9460 ;
wire N_9461 ;
wire N_9462 ;
wire N_9463 ;
wire N_9464 ;
wire N_9465 ;
wire N_9466 ;
wire N_9467 ;
wire N_9468 ;
wire N_9469 ;
wire N_9470 ;
wire N_9471 ;
wire N_9472 ;
wire N_9473 ;
wire N_9474 ;
wire N_9475 ;
wire N_9476 ;
wire N_9477 ;
wire N_9478 ;
wire N_9479 ;
wire N_9480 ;
wire N_9481 ;
wire N_9482 ;
wire N_9483 ;
wire N_9484 ;
wire N_9485 ;
wire N_9486 ;
wire N_9487 ;
wire N_9488 ;
wire N_9489 ;
wire N_9490 ;
wire N_9491 ;
wire N_9492 ;
wire N_9493 ;
wire N_9494 ;
wire N_9495 ;
wire N_9496 ;
wire N_9497 ;
wire N_9498 ;
wire N_9499 ;
wire N_9500 ;
wire N_9501 ;
wire N_9502 ;
wire N_9503 ;
wire N_9504 ;
wire N_9505 ;
wire N_9506 ;
wire N_9507 ;
wire N_9508 ;
wire N_9509 ;
wire N_9510 ;
wire N_9511 ;
wire N_9512 ;
wire N_9513 ;
wire N_9514 ;
wire N_9515 ;
wire N_9516 ;
wire N_9517 ;
wire N_9518 ;
wire N_9519 ;
wire N_9520 ;
wire N_9521 ;
wire N_9522 ;
wire N_9523 ;
wire N_9524 ;
wire N_9525 ;
wire N_9526 ;
wire N_9527 ;
wire N_9528 ;
wire N_9529 ;
wire N_9530 ;
wire N_9531 ;
wire N_9532 ;
wire N_9533 ;
wire N_9534 ;
wire N_9535 ;
wire N_9536 ;
wire N_9537 ;
wire N_9538 ;
wire N_9539 ;
wire N_9540 ;
wire N_9541 ;
wire N_9542 ;
wire N_9543 ;
wire N_9544 ;
wire N_9545 ;
wire N_9546 ;
wire N_9547 ;
wire N_9548 ;
wire N_9549 ;
wire N_9550 ;
wire N_9551 ;
wire N_9552 ;
wire N_9553 ;
wire N_9554 ;
wire N_9555 ;
wire N_9556 ;
wire N_9557 ;
wire N_9558 ;
wire N_9559 ;
wire N_9560 ;
wire N_9561 ;
wire N_9562 ;
wire N_9563 ;
wire N_9564 ;
wire N_9565 ;
wire N_9566 ;
wire N_9567 ;
wire N_9568 ;
wire N_9569 ;
wire ufpga_lock_cdi_i_bb ;
wire ufpga_hstdm_ctrl_o ;
wire ufpga_hstdm_ctrl_o_0 ;
wire ufpga_hstdm_ctrl_o_1 ;
wire ufpga_hstdm_ctrl_o_2 ;
wire ufpga_hstdm_ctrl_o_3 ;
wire ufpga_hstdm_ctrl_o_4 ;
wire ufpga_hstdm_ctrl_o_5 ;
wire ufpga_hstdm_ctrl_o_6 ;
wire ufpga_hstdm_ctrl_o_7 ;
wire ufpga_hstdm_ctrl_o_8 ;
wire ufpga_hstdm_ctrl_o_9 ;
wire ufpga_hstdm_ctrl_o_10 ;
wire ufpga_hstdm_ctrl_o_11 ;
wire ufpga_hstdm_ctrl_o_12 ;
wire ufpga_hstdm_ctrl_o_13 ;
wire ufpga_hstdm_ctrl_o_14 ;
wire ufpga_hstdm_ctrl_o_15 ;
wire ufpga_hstdm_ctrl_o_16 ;
wire ufpga_hstdm_ctrl_o_17 ;
wire ufpga_hstdm_ctrl_o_18 ;
wire ufpga_hstdm_ctrl_o_19 ;
wire ufpga_hstdm_ctrl_o_20 ;
wire ufpga_hstdm_ctrl_o_21 ;
wire ufpga_hstdm_ctrl_o_22 ;
wire ufpga_hstdm_ctrl_o_23 ;
wire ufpga_hstdm_ctrl_o_24 ;
wire ufpga_hstdm_ctrl_o_25 ;
wire ufpga_hstdm_ctrl_o_26 ;
wire ufpga_hstdm_ctrl_o_27 ;
wire ufpga_hstdm_ctrl_o_28 ;
wire ufpga_hstdm_ctrl_o_29 ;
wire ufpga_hstdm_ctrl_o_30 ;
wire ufpga_scratch_o ;
wire ufpga_scratch_o_0 ;
wire ufpga_scratch_o_1 ;
wire ufpga_scratch_o_2 ;
wire ufpga_scratch_o_3 ;
wire ufpga_scratch_o_4 ;
wire ufpga_scratch_o_5 ;
wire ufpga_scratch_o_6 ;
wire ufpga_scratch_o_7 ;
wire ufpga_scratch_o_8 ;
wire ufpga_scratch_o_9 ;
wire ufpga_scratch_o_10 ;
wire ufpga_scratch_o_11 ;
wire ufpga_scratch_o_12 ;
wire ufpga_scratch_o_13 ;
wire ufpga_scratch_o_14 ;
wire ufpga_scratch_o_15 ;
wire ufpga_scratch_o_16 ;
wire ufpga_scratch_o_17 ;
wire ufpga_scratch_o_18 ;
wire ufpga_scratch_o_19 ;
wire ufpga_scratch_o_20 ;
wire ufpga_scratch_o_21 ;
wire ufpga_scratch_o_22 ;
wire ufpga_scratch_o_23 ;
wire ufpga_scratch_o_24 ;
wire ufpga_scratch_o_25 ;
wire ufpga_scratch_o_26 ;
wire ufpga_scratch_o_27 ;
wire ufpga_scratch_o_28 ;
wire ufpga_scratch_o_29 ;
wire ufpga_scratch_o_30 ;
wire ufpga_reset_n_o ;
wire ufpga_type_id_o ;
wire ufpga_type_id_o_0 ;
wire ufpga_type_id_o_1 ;
wire ufpga_type_id_o_2 ;
wire ufpga_type_id_o_3 ;
wire ufpga_type_id_o_4 ;
wire ufpga_type_id_o_5 ;
wire ufpga_type_id_o_6 ;
wire ufpga_type_id_o_7 ;
wire ufpga_type_id_o_8 ;
wire ufpga_type_id_o_9 ;
wire ufpga_type_id_o_10 ;
wire ufpga_type_id_o_11 ;
wire ufpga_type_id_o_12 ;
wire ufpga_type_id_o_13 ;
wire ufpga_type_id_o_14 ;
wire ufpga_type_id_o_15 ;
wire ufpga_type_id_o_16 ;
wire ufpga_type_id_o_17 ;
wire ufpga_type_id_o_18 ;
wire ufpga_type_id_o_19 ;
wire ufpga_type_id_o_20 ;
wire ufpga_type_id_o_21 ;
wire ufpga_type_id_o_22 ;
wire ufpga_type_id_o_23 ;
wire ufpga_type_id_o_24 ;
wire ufpga_type_id_o_25 ;
wire ufpga_type_id_o_26 ;
wire ufpga_type_id_o_27 ;
wire ufpga_type_id_o_28 ;
wire ufpga_type_id_o_29 ;
wire ufpga_type_id_o_30 ;
wire ufpga_loc_id_o ;
wire ufpga_loc_id_o_0 ;
wire ufpga_loc_id_o_1 ;
wire ufpga_loc_id_o_2 ;
wire ufpga_loc_id_o_3 ;
wire ufpga_loc_id_o_4 ;
wire ufpga_loc_id_o_5 ;
wire ufpga_loc_id_o_6 ;
wire ufpga_loc_id_o_7 ;
wire ufpga_loc_id_o_8 ;
wire ufpga_loc_id_o_9 ;
wire ufpga_loc_id_o_10 ;
wire ufpga_loc_id_o_11 ;
wire ufpga_loc_id_o_12 ;
wire ufpga_loc_id_o_13 ;
wire ufpga_loc_id_o_14 ;
wire ufpga_loc_id_o_15 ;
wire ufpga_loc_id_o_16 ;
wire ufpga_loc_id_o_17 ;
wire ufpga_loc_id_o_18 ;
wire ufpga_loc_id_o_19 ;
wire ufpga_loc_id_o_20 ;
wire ufpga_loc_id_o_21 ;
wire ufpga_loc_id_o_22 ;
wire ufpga_loc_id_o_23 ;
wire ufpga_loc_id_o_24 ;
wire ufpga_loc_id_o_25 ;
wire ufpga_loc_id_o_26 ;
wire ufpga_loc_id_o_27 ;
wire ufpga_loc_id_o_28 ;
wire ufpga_loc_id_o_29 ;
wire ufpga_loc_id_o_30 ;
wire ufpga_id_o ;
wire ufpga_id_o_0 ;
wire ufpga_id_o_1 ;
wire ufpga_id_o_2 ;
wire ufpga_id_o_3 ;
wire ufpga_id_o_4 ;
wire ufpga_id_o_5 ;
wire ufpga_id_o_6 ;
wire ufpga_id_o_7 ;
wire ufpga_id_o_8 ;
wire ufpga_id_o_9 ;
wire ufpga_id_o_10 ;
wire ufpga_id_o_11 ;
wire ufpga_id_o_12 ;
wire ufpga_id_o_13 ;
wire ufpga_id_o_14 ;
wire ufpga_id_o_15 ;
wire ufpga_id_o_16 ;
wire ufpga_id_o_17 ;
wire ufpga_id_o_18 ;
wire ufpga_id_o_19 ;
wire ufpga_id_o_20 ;
wire ufpga_id_o_21 ;
wire ufpga_id_o_22 ;
wire ufpga_id_o_23 ;
wire ufpga_id_o_24 ;
wire ufpga_id_o_25 ;
wire ufpga_id_o_26 ;
wire ufpga_id_o_27 ;
wire ufpga_id_o_28 ;
wire ufpga_id_o_29 ;
wire ufpga_id_o_30 ;
wire ufpga_usr_id_o ;
wire ufpga_usr_id_o_0 ;
wire ufpga_usr_id_o_1 ;
wire ufpga_usr_id_o_2 ;
wire ufpga_usr_id_o_3 ;
wire ufpga_usr_id_o_4 ;
wire ufpga_usr_id_o_5 ;
wire ufpga_usr_id_o_6 ;
wire ufpga_usr_id_o_7 ;
wire ufpga_usr_id_o_8 ;
wire ufpga_usr_id_o_9 ;
wire ufpga_usr_id_o_10 ;
wire ufpga_usr_id_o_11 ;
wire ufpga_usr_id_o_12 ;
wire ufpga_usr_id_o_13 ;
wire ufpga_usr_id_o_14 ;
wire ufpga_usr_id_o_15 ;
wire ufpga_usr_id_o_16 ;
wire ufpga_usr_id_o_17 ;
wire ufpga_usr_id_o_18 ;
wire ufpga_usr_id_o_19 ;
wire ufpga_usr_id_o_20 ;
wire ufpga_usr_id_o_21 ;
wire ufpga_usr_id_o_22 ;
wire ufpga_usr_id_o_23 ;
wire ufpga_usr_id_o_24 ;
wire ufpga_usr_id_o_25 ;
wire ufpga_usr_id_o_26 ;
wire ufpga_usr_id_o_27 ;
wire ufpga_usr_id_o_28 ;
wire ufpga_usr_id_o_29 ;
wire ufpga_usr_id_o_30 ;
wire ufpga_handle_o ;
wire ufpga_handle_o_0 ;
wire ufpga_handle_o_1 ;
wire ufpga_handle_o_2 ;
wire ufpga_handle_o_3 ;
wire ufpga_handle_o_4 ;
wire ufpga_handle_o_5 ;
wire ufpga_handle_o_6 ;
wire ufpga_handle_o_7 ;
wire ufpga_handle_o_8 ;
wire ufpga_handle_o_9 ;
wire ufpga_handle_o_10 ;
wire ufpga_handle_o_11 ;
wire ufpga_handle_o_12 ;
wire ufpga_handle_o_13 ;
wire ufpga_handle_o_14 ;
wire ufpga_handle_o_15 ;
wire ufpga_handle_o_16 ;
wire ufpga_handle_o_17 ;
wire ufpga_handle_o_18 ;
wire ufpga_handle_o_19 ;
wire ufpga_handle_o_20 ;
wire ufpga_handle_o_21 ;
wire ufpga_handle_o_22 ;
wire ufpga_handle_o_23 ;
wire ufpga_handle_o_24 ;
wire ufpga_handle_o_25 ;
wire ufpga_handle_o_26 ;
wire ufpga_handle_o_27 ;
wire ufpga_handle_o_28 ;
wire ufpga_handle_o_29 ;
wire ufpga_handle_o_30 ;
wire ufpga_timestamp_o ;
wire ufpga_timestamp_o_0 ;
wire ufpga_timestamp_o_1 ;
wire ufpga_timestamp_o_2 ;
wire ufpga_timestamp_o_3 ;
wire ufpga_timestamp_o_4 ;
wire ufpga_timestamp_o_5 ;
wire ufpga_timestamp_o_6 ;
wire ufpga_timestamp_o_7 ;
wire ufpga_timestamp_o_8 ;
wire ufpga_timestamp_o_9 ;
wire ufpga_timestamp_o_10 ;
wire ufpga_timestamp_o_11 ;
wire ufpga_timestamp_o_12 ;
wire ufpga_timestamp_o_13 ;
wire ufpga_timestamp_o_14 ;
wire ufpga_timestamp_o_15 ;
wire ufpga_timestamp_o_16 ;
wire ufpga_timestamp_o_17 ;
wire ufpga_timestamp_o_18 ;
wire ufpga_timestamp_o_19 ;
wire ufpga_timestamp_o_20 ;
wire ufpga_timestamp_o_21 ;
wire ufpga_timestamp_o_22 ;
wire ufpga_timestamp_o_23 ;
wire ufpga_timestamp_o_24 ;
wire ufpga_timestamp_o_25 ;
wire ufpga_timestamp_o_26 ;
wire ufpga_timestamp_o_27 ;
wire ufpga_timestamp_o_28 ;
wire ufpga_timestamp_o_29 ;
wire ufpga_timestamp_o_30 ;
wire capim2_rd_out_0 ;
wire capim2_wr_out_0 ;
wire capim2_enable_out_0 ;
wire capim2_rd_out_4 ;
wire capim2_wr_out_4 ;
wire capim2_enable_out_4 ;
wire capim2_rd_out_6 ;
wire capim2_wr_out_6 ;
wire capim2_enable_out_6 ;
wire capim2_rd_out_7 ;
wire capim2_wr_out_7 ;
wire capim2_enable_out_7 ;
wire capim3_enable_out_0 ;
wire capim3_command_valid_out_0 ;
wire capim3_dout_valid_out_0 ;
wire capim3_din_ready_out_0 ;
wire capim3_inti_ack_out_0 ;
wire reg_if_wr ;
wire reg_if_en_0 ;
wire reg_if_en_1 ;
wire sys_clk ;
wire sys_reset_n ;
wire gclk0 ;
wire umr3_clk_c ;
wire umr2_clk_c ;
wire umr2_reset ;
wire haps_clk_200 ;
wire haps_clk_10 ;
wire haps_umr3_clk_div ;
wire haps_umr3_clk_div_0 ;
wire haps_umr3_clk_div_1 ;
wire haps_umr3_clk_div_2 ;
wire haps_clk_160 ;
wire haps_clk_10_2_sync ;
wire haps_clk_50_2_sync ;
wire hstdm_refclk_100_c ;
wire features_cdo ;
wire I_haps_features_O5 ;
wire I_haps_features_O6 ;
wire signature_cdo ;
wire I_haps_signature_O5 ;
wire I_haps_signature_O6 ;
wire I_haps_magic_word_O5 ;
wire I_haps_magic_word_O6 ;
wire N_545 ;
wire N_546 ;
wire N_547 ;
wire N_548 ;
wire N_549 ;
// @217:546
(* haps_ip_type="bsa19_system_ip" *)  bsa19_system_ip bsa19_system_ip_u (
	.umr3_sib_link_in(UMR3_SIB_LINK_IN_c[1:0]),
	.umr3_sib_link_out(UMR3_SIB_LINK_OUT_c[1:0]),
	.afpga_glnk_out(AFPGA_GLNK_OUT_c),
	.afpga_lock_cdo_glnk_i(AFPGA_LOCK_CDO_GLNK_I_c_0),
	.afpga_lock_clk_i(AFPGA_LOCK_CLK_I_c),
	.afpga_lock_ce_i(AFPGA_LOCK_CE_I_c),
	.afpga_lock_cdi_o(AFPGA_LOCK_CDi_O_c),
	.ref_clk_p(REF_CLK_P),
	.ref_clk_n(REF_CLK_N),
	.ref_reset(REF_RESET_c),
	.dummy_port(DUMMY_PORT_c),
	.mnglink_tx(MNGLINK_TX_c),
	.mnglink_rx(MNGLINK_RX_c),
	.gt1_refclk_p(GT1_REFCLK_P),
	.gt1_refclk_n(GT1_REFCLK_N),
	.gt1_txp({GT1_TXP[0], GT1_TXP[1], GT1_TXP[2], GT1_TXP[3]}),
	.gt1_txn({GT1_TXN[0], GT1_TXN[1], GT1_TXN[2], GT1_TXN[3]}),
	.gt1_rxp({GT1_RXP[0], GT1_RXP[1], GT1_RXP[2], GT1_RXP[3]}),
	.gt1_rxn({GT1_RXN[0], GT1_RXN[1], GT1_RXN[2], GT1_RXN[3]}),
	.DBG_RXP(DBG_RXP[7:0]),
	.DBG_RXN(DBG_RXN[7:0]),
	.DBG_TXP(DBG_TXP[7:0]),
	.DBG_TXN(DBG_TXN[7:0]),
	.DBG_REFCLKP_0(DBG_REFCLKP_0[3:0]),
	.DBG_REFCLKN_0(DBG_REFCLKN_0[3:0]),
	.dbg_xcvr_user_clk(dbg_xcvr_user_clk[3:0]),
	.dbg_dtd_reset(DUMMY_GSR_PORT_c),
	.dbg_capiclk(dbg_capiclk),
	.dbg_inta(dbg_inta),
	.dbg_intr(GND),
	.dbg_dout_wr(dbg_dout_wr),
	.dbg_bram_dout(dbg_bram_dout[31:0]),
	.dbg_din_rd(dbg_din_rd),
	.dbg_bram_din({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.dbg_snps_dtdpipe_inbus({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.dbg_snps_dtdpipe_outbus(dbg_snps_dtdpipe_outbus[3999:0]),
	.zpl_out_sib_rst(zpl_out_sib_rst),
	.zpl_out_sib_clk(zpl_out_sib_clk),
	.zpl_out_dsib_tdata(zpl_out_dsib_tdata[255:0]),
	.zpl_out_dsib_tsop(zpl_out_dsib_tsop),
	.zpl_out_dsib_tlast(zpl_out_dsib_tlast),
	.zpl_out_dsib_twkeep(zpl_out_dsib_twkeep[7:0]),
	.zpl_out_dsib_tvalid(zpl_out_dsib_tvalid),
	.zpl_iwa_dsib_tready(VCC),
	.zpl_iwo_usib_tdata({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.zpl_iwo_usib_tsop(GND),
	.zpl_iwo_usib_tlast(GND),
	.zpl_iwo_usib_twkeep({GND, GND, GND, GND, GND, GND, GND, GND}),
	.zpl_iwo_usib_tvalid(GND),
	.zpl_out_usib_tready(zpl_out_usib_tready),
	.zpl1ton_usib_in0_req({GND, GND, GND, GND, GND, GND}),
	.zpl1ton_usib_gnt(zpl1ton_usib_gnt[5:0]),
	.zpl_out_wc_ip_clk(zpl_out_wc_ip_clk),
	.zpl_out_srb_clk(zpl_out_srb_clk),
	.zpl_out_srb_rst(zpl_out_srb_rst),
	.zpl_out_srb_addr(zpl_out_srb_addr[15:0]),
	.zpl_out_srb_data_wr(zpl_out_srb_data_wr[31:0]),
	.zpl_iwo_srb_data_rd({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.zpl_out_srb_wr(zpl_out_srb_wr),
	.umr3_ds0({GND, GND, N_9049, N_9048, N_9047, N_9046, N_9045, N_9044, N_9043, N_9042, N_9041, N_9040, N_9039, N_9038, N_9037, N_9036, N_9035, N_9034, N_9033, N_9032, N_9031, N_9030, N_9029, N_9028, N_9027, N_9026, N_9025, N_9024, N_9023, N_9022, N_9021, N_9020, N_9019, N_9018, N_9017, N_9016, N_9015, N_9014, N_9013, N_9012, N_9011, N_9010, N_9009, N_9008, N_9007, N_9006, N_9005, N_9004, N_9003, N_9002, N_9001, N_9000, N_8999, N_8998, N_8997, N_8996, N_8995, N_8994, N_8993, N_8992, N_8991, N_8990, N_8989, N_8988, N_8987, N_8986, N_8985, N_8984, N_8983, N_8982, N_8981, N_8980, N_8979, N_8978, N_8977, N_8976, N_8975, N_8974, N_8973, N_8972, N_8971, N_8970, N_8969, N_8968, N_8967, N_8966, N_8965, N_8964, N_8963, N_8962, N_8961, N_8960, N_8959, N_8958, N_8957, N_8956, N_8955, N_8954, N_8953, N_8952, N_8951, N_8950, N_8949, N_8948, N_8947, N_8946, N_8945, N_8944, N_8943, N_8942, N_8941, N_8940, N_8939, N_8938, N_8937, N_8936, N_8935, N_8934, N_8933, N_8932, N_8931, N_8930, N_8929, N_8928, N_8927, N_8926, N_8925, N_8924, N_8923, N_8922, N_8921, N_8920, N_8919, N_8918, N_8917, N_8916, N_8915, N_8914, N_8913, N_8912, N_8911, N_8910, N_8909, N_8908, N_8907, N_8906, N_8905, N_8904, N_8903, N_8902, N_8901, N_8900, N_8899, N_8898, N_8897, N_8896, N_8895, N_8894, N_8893, N_8892, N_8891, N_8890, N_8889, N_8888, N_8887, N_8886, N_8885, N_8884, N_8883, N_8882, N_8881, N_8880, N_8879, N_8878, N_8877, N_8876, N_8875, N_8874, N_8873, N_8872, N_8871, N_8870, N_8869, N_8868, N_8867, N_8866, N_8865, N_8864, N_8863, N_8862, N_8861, N_8860, N_8859, N_8858, N_8857, N_8856, N_8855, N_8854, N_8853, N_8852, N_8851, N_8850, N_8849, N_8848, N_8847, N_8846, N_8845, N_8844, N_8843, N_8842, N_8841, N_8840, N_8839, N_8838, N_8837, N_8836, N_8835, N_8834, N_8833, N_8832, N_8831, N_8830, N_8829, N_8828, N_8827, N_8826, N_8825, N_8824, N_8823, N_8822, N_8821, N_8820, N_8819, N_8818, N_8817, N_8816, N_8815, N_8814, N_8813, N_8812, N_8811, N_8810, N_8809, N_8808, N_8807, N_8806, N_8805, N_8804, N_8803, N_8802, N_8801, N_8800, N_8799, N_8798, N_8797, N_8796, N_8795, N_8794, N_8793, N_8792, N_8791, N_9049, N_9048, N_9047, N_9046, N_9045, N_9044, N_9043, N_9042, N_9041, N_9040, N_9039, N_9038, N_9037, N_9036, N_9035, N_9034, N_9033, N_9032, N_9031, N_9030, N_9029, N_9028, N_9027, N_9026, N_9025, N_9024, N_9023, N_9022, N_9021, N_9020, N_9019, N_9018, N_9017, N_9016, N_9015, N_9014, N_9013, N_9012, N_9011, N_9010, N_9009, N_9008, N_9007, N_9006, N_9005, N_9004, N_9003, N_9002, N_9001, N_9000, N_8999, N_8998, N_8997, N_8996, N_8995, N_8994, N_8993, N_8992, N_8991, N_8990, N_8989, N_8988, N_8987, N_8986, N_8985, N_8984, N_8983, N_8982, N_8981, N_8980, N_8979, N_8978, N_8977, N_8976, N_8975, N_8974, N_8973, N_8972, N_8971, N_8970, N_8969, N_8968, N_8967, N_8966, N_8965, N_8964, N_8963, N_8962, N_8961, N_8960, N_8959, N_8958, N_8957, N_8956, N_8955, N_8954, N_8953, N_8952, N_8951, N_8950, N_8949, N_8948, N_8947, N_8946, N_8945, N_8944, N_8943, N_8942, N_8941, N_8940, N_8939, N_8938, N_8937, N_8936, N_8935, N_8934, N_8933, N_8932, N_8931, N_8930, N_8929, N_8928, N_8927, N_8926, N_8925, N_8924, N_8923, N_8922, N_8921, N_8920, N_8919, N_8918, N_8917, N_8916, N_8915, N_8914, N_8913, N_8912, N_8911, N_8910, N_8909, N_8908, N_8907, N_8906, N_8905, N_8904, N_8903, N_8902, N_8901, N_8900, N_8899, N_8898, N_8897, N_8896, N_8895, N_8894, N_8893, N_8892, N_8891, N_8890, N_8889, N_8888, N_8887, N_8886, N_8885, N_8884, N_8883, N_8882, N_8881, N_8880, N_8879, N_8878, N_8877, N_8876, N_8875, N_8874, N_8873, N_8872, N_8871, N_8870, N_8869, N_8868, N_8867, N_8866, N_8865, N_8864, N_8863, N_8862, N_8861, N_8860, N_8859, N_8858, N_8857, N_8856, N_8855, N_8854, N_8853, N_8852, N_8851, N_8850, N_8849, N_8848, N_8847, N_8846, N_8845, N_8844, N_8843, N_8842, N_8841, N_8840, N_8839, N_8838, N_8837, N_8836, N_8835, N_8834, N_8833, N_8832, N_8831, N_8830, N_8829, N_8828, N_8827, N_8826, N_8825, N_8824, N_8823, N_8822, N_8821, N_8820, N_8819, N_8818, N_8817, N_8816, N_8815, N_8814, N_8813, N_8812, N_8811, N_8810, N_8809, N_8808, N_8807, N_8806, N_8805, N_8804, N_8803, N_8802, N_8801, N_8800, N_8799, N_8798, N_8797, N_8796, N_8795, N_8794, N_8793, N_8792, N_8791}),
	.umr3_ds1({GND, GND, N_9569, N_9568, N_9567, N_9566, N_9565, N_9564, N_9563, N_9562, N_9561, N_9560, N_9559, N_9558, N_9557, N_9556, N_9555, N_9554, N_9553, N_9552, N_9551, N_9550, N_9549, N_9548, N_9547, N_9546, N_9545, N_9544, N_9543, N_9542, N_9541, N_9540, N_9539, N_9538, N_9537, N_9536, N_9535, N_9534, N_9533, N_9532, N_9531, N_9530, N_9529, N_9528, N_9527, N_9526, N_9525, N_9524, N_9523, N_9522, N_9521, N_9520, N_9519, N_9518, N_9517, N_9516, N_9515, N_9514, N_9513, N_9512, N_9511, N_9510, N_9509, N_9508, N_9507, N_9506, N_9505, N_9504, N_9503, N_9502, N_9501, N_9500, N_9499, N_9498, N_9497, N_9496, N_9495, N_9494, N_9493, N_9492, N_9491, N_9490, N_9489, N_9488, N_9487, N_9486, N_9485, N_9484, N_9483, N_9482, N_9481, N_9480, N_9479, N_9478, N_9477, N_9476, N_9475, N_9474, N_9473, N_9472, N_9471, N_9470, N_9469, N_9468, N_9467, N_9466, N_9465, N_9464, N_9463, N_9462, N_9461, N_9460, N_9459, N_9458, N_9457, N_9456, N_9455, N_9454, N_9453, N_9452, N_9451, N_9450, N_9449, N_9448, N_9447, N_9446, N_9445, N_9444, N_9443, N_9442, N_9441, N_9440, N_9439, N_9438, N_9437, N_9436, N_9435, N_9434, N_9433, N_9432, N_9431, N_9430, N_9429, N_9428, N_9427, N_9426, N_9425, N_9424, N_9423, N_9422, N_9421, N_9420, N_9419, N_9418, N_9417, N_9416, N_9415, N_9414, N_9413, N_9412, N_9411, N_9410, N_9409, N_9408, N_9407, N_9406, N_9405, N_9404, N_9403, N_9402, N_9401, N_9400, N_9399, N_9398, N_9397, N_9396, N_9395, N_9394, N_9393, N_9392, N_9391, N_9390, N_9389, N_9388, N_9387, N_9386, N_9385, N_9384, N_9383, N_9382, N_9381, N_9380, N_9379, N_9378, N_9377, N_9376, N_9375, N_9374, N_9373, N_9372, N_9371, N_9370, N_9369, N_9368, N_9367, N_9366, N_9365, N_9364, N_9363, N_9362, N_9361, N_9360, N_9359, N_9358, N_9357, N_9356, N_9355, N_9354, N_9353, N_9352, N_9351, N_9350, N_9349, N_9348, N_9347, N_9346, N_9345, N_9344, N_9343, N_9342, N_9341, N_9340, N_9339, N_9338, N_9337, N_9336, N_9335, N_9334, N_9333, N_9332, N_9331, N_9330, N_9329, N_9328, N_9327, N_9326, N_9325, N_9324, N_9323, N_9322, N_9321, N_9320, N_9319, N_9318, N_9317, N_9316, N_9315, N_9314, N_9313, N_9312, N_9311, N_9569, N_9568, N_9567, N_9566, N_9565, N_9564, N_9563, N_9562, N_9561, N_9560, N_9559, N_9558, N_9557, N_9556, N_9555, N_9554, N_9553, N_9552, N_9551, N_9550, N_9549, N_9548, N_9547, N_9546, N_9545, N_9544, N_9543, N_9542, N_9541, N_9540, N_9539, N_9538, N_9537, N_9536, N_9535, N_9534, N_9533, N_9532, N_9531, N_9530, N_9529, N_9528, N_9527, N_9526, N_9525, N_9524, N_9523, N_9522, N_9521, N_9520, N_9519, N_9518, N_9517, N_9516, N_9515, N_9514, N_9513, N_9512, N_9511, N_9510, N_9509, N_9508, N_9507, N_9506, N_9505, N_9504, N_9503, N_9502, N_9501, N_9500, N_9499, N_9498, N_9497, N_9496, N_9495, N_9494, N_9493, N_9492, N_9491, N_9490, N_9489, N_9488, N_9487, N_9486, N_9485, N_9484, N_9483, N_9482, N_9481, N_9480, N_9479, N_9478, N_9477, N_9476, N_9475, N_9474, N_9473, N_9472, N_9471, N_9470, N_9469, N_9468, N_9467, N_9466, N_9465, N_9464, N_9463, N_9462, N_9461, N_9460, N_9459, N_9458, N_9457, N_9456, N_9455, N_9454, N_9453, N_9452, N_9451, N_9450, N_9449, N_9448, N_9447, N_9446, N_9445, N_9444, N_9443, N_9442, N_9441, N_9440, N_9439, N_9438, N_9437, N_9436, N_9435, N_9434, N_9433, N_9432, N_9431, N_9430, N_9429, N_9428, N_9427, N_9426, N_9425, N_9424, N_9423, N_9422, N_9421, N_9420, N_9419, N_9418, N_9417, N_9416, N_9415, N_9414, N_9413, N_9412, N_9411, N_9410, N_9409, N_9408, N_9407, N_9406, N_9405, N_9404, N_9403, N_9402, N_9401, N_9400, N_9399, N_9398, N_9397, N_9396, N_9395, N_9394, N_9393, N_9392, N_9391, N_9390, N_9389, N_9388, N_9387, N_9386, N_9385, N_9384, N_9383, N_9382, N_9381, N_9380, N_9379, N_9378, N_9377, N_9376, N_9375, N_9374, N_9373, N_9372, N_9371, N_9370, N_9369, N_9368, N_9367, N_9366, N_9365, N_9364, N_9363, N_9362, N_9361, N_9360, N_9359, N_9358, N_9357, N_9356, N_9355, N_9354, N_9353, N_9352, N_9351, N_9350, N_9349, N_9348, N_9347, N_9346, N_9345, N_9344, N_9343, N_9342, N_9341, N_9340, N_9339, N_9338, N_9337, N_9336, N_9335, N_9334, N_9333, N_9332, N_9331, N_9330, N_9329, N_9328, N_9327, N_9326, N_9325, N_9324, N_9323, N_9322, N_9321, N_9320, N_9319, N_9318, N_9317, N_9316, N_9315, N_9314, N_9313, N_9312, N_9311}),
	.haps_fpga_id(haps_fpga_id[2:0]),
	.ufpga_lock_clk_o(ufpga_lock_clk_o),
	.ufpga_lock_ce_o(ufpga_lock_ce_o),
	.ufpga_lock_cdo_o(ufpga_lock_cdo_o),
	.ufpga_lock_cdi_i(ufpga_lock_cdi_i_bb),
	.ufpga_hstdm_ctrl_o({ufpga_hstdm_ctrl_o_30, ufpga_hstdm_ctrl_o_29, ufpga_hstdm_ctrl_o_28, ufpga_hstdm_ctrl_o_27, ufpga_hstdm_ctrl_o_26, ufpga_hstdm_ctrl_o_25, ufpga_hstdm_ctrl_o_24, ufpga_hstdm_ctrl_o_23, ufpga_hstdm_ctrl_o_22, ufpga_hstdm_ctrl_o_21, ufpga_hstdm_ctrl_o_20, ufpga_hstdm_ctrl_o_19, ufpga_hstdm_ctrl_o_18, ufpga_hstdm_ctrl_o_17, ufpga_hstdm_ctrl_o_16, ufpga_hstdm_ctrl_o_15, ufpga_hstdm_ctrl_o_14, ufpga_hstdm_ctrl_o_13, ufpga_hstdm_ctrl_o_12, ufpga_hstdm_ctrl_o_11, ufpga_hstdm_ctrl_o_10, ufpga_hstdm_ctrl_o_9, ufpga_hstdm_ctrl_o_8, ufpga_hstdm_ctrl_o_7, ufpga_hstdm_ctrl_o_6, ufpga_hstdm_ctrl_o_5, ufpga_hstdm_ctrl_o_4, ufpga_hstdm_ctrl_o_3, ufpga_hstdm_ctrl_o_2, ufpga_hstdm_ctrl_o_1, ufpga_hstdm_ctrl_o_0, ufpga_hstdm_ctrl_o}),
	.ufpga_hstdm_status_i({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ufpga_scratch_o({ufpga_scratch_o_30, ufpga_scratch_o_29, ufpga_scratch_o_28, ufpga_scratch_o_27, ufpga_scratch_o_26, ufpga_scratch_o_25, ufpga_scratch_o_24, ufpga_scratch_o_23, ufpga_scratch_o_22, ufpga_scratch_o_21, ufpga_scratch_o_20, ufpga_scratch_o_19, ufpga_scratch_o_18, ufpga_scratch_o_17, ufpga_scratch_o_16, ufpga_scratch_o_15, ufpga_scratch_o_14, ufpga_scratch_o_13, ufpga_scratch_o_12, ufpga_scratch_o_11, ufpga_scratch_o_10, ufpga_scratch_o_9, ufpga_scratch_o_8, ufpga_scratch_o_7, ufpga_scratch_o_6, ufpga_scratch_o_5, ufpga_scratch_o_4, ufpga_scratch_o_3, ufpga_scratch_o_2, ufpga_scratch_o_1, ufpga_scratch_o_0, ufpga_scratch_o}),
	.ufpga_scratch_i({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.ufpga_reset_n_o(ufpga_reset_n_o),
	.ufpga_type_id_o({ufpga_type_id_o_30, ufpga_type_id_o_29, ufpga_type_id_o_28, ufpga_type_id_o_27, ufpga_type_id_o_26, ufpga_type_id_o_25, ufpga_type_id_o_24, ufpga_type_id_o_23, ufpga_type_id_o_22, ufpga_type_id_o_21, ufpga_type_id_o_20, ufpga_type_id_o_19, ufpga_type_id_o_18, ufpga_type_id_o_17, ufpga_type_id_o_16, ufpga_type_id_o_15, ufpga_type_id_o_14, ufpga_type_id_o_13, ufpga_type_id_o_12, ufpga_type_id_o_11, ufpga_type_id_o_10, ufpga_type_id_o_9, ufpga_type_id_o_8, ufpga_type_id_o_7, ufpga_type_id_o_6, ufpga_type_id_o_5, ufpga_type_id_o_4, ufpga_type_id_o_3, ufpga_type_id_o_2, ufpga_type_id_o_1, ufpga_type_id_o_0, ufpga_type_id_o}),
	.ufpga_loc_id_o({ufpga_loc_id_o_30, ufpga_loc_id_o_29, ufpga_loc_id_o_28, ufpga_loc_id_o_27, ufpga_loc_id_o_26, ufpga_loc_id_o_25, ufpga_loc_id_o_24, ufpga_loc_id_o_23, ufpga_loc_id_o_22, ufpga_loc_id_o_21, ufpga_loc_id_o_20, ufpga_loc_id_o_19, ufpga_loc_id_o_18, ufpga_loc_id_o_17, ufpga_loc_id_o_16, ufpga_loc_id_o_15, ufpga_loc_id_o_14, ufpga_loc_id_o_13, ufpga_loc_id_o_12, ufpga_loc_id_o_11, ufpga_loc_id_o_10, ufpga_loc_id_o_9, ufpga_loc_id_o_8, ufpga_loc_id_o_7, ufpga_loc_id_o_6, ufpga_loc_id_o_5, ufpga_loc_id_o_4, ufpga_loc_id_o_3, ufpga_loc_id_o_2, ufpga_loc_id_o_1, ufpga_loc_id_o_0, ufpga_loc_id_o}),
	.ufpga_id_o({ufpga_id_o_30, ufpga_id_o_29, ufpga_id_o_28, ufpga_id_o_27, ufpga_id_o_26, ufpga_id_o_25, ufpga_id_o_24, ufpga_id_o_23, ufpga_id_o_22, ufpga_id_o_21, ufpga_id_o_20, ufpga_id_o_19, ufpga_id_o_18, ufpga_id_o_17, ufpga_id_o_16, ufpga_id_o_15, ufpga_id_o_14, ufpga_id_o_13, ufpga_id_o_12, ufpga_id_o_11, ufpga_id_o_10, ufpga_id_o_9, ufpga_id_o_8, ufpga_id_o_7, ufpga_id_o_6, ufpga_id_o_5, ufpga_id_o_4, ufpga_id_o_3, ufpga_id_o_2, ufpga_id_o_1, ufpga_id_o_0, ufpga_id_o}),
	.ufpga_usr_id_o({ufpga_usr_id_o_30, ufpga_usr_id_o_29, ufpga_usr_id_o_28, ufpga_usr_id_o_27, ufpga_usr_id_o_26, ufpga_usr_id_o_25, ufpga_usr_id_o_24, ufpga_usr_id_o_23, ufpga_usr_id_o_22, ufpga_usr_id_o_21, ufpga_usr_id_o_20, ufpga_usr_id_o_19, ufpga_usr_id_o_18, ufpga_usr_id_o_17, ufpga_usr_id_o_16, ufpga_usr_id_o_15, ufpga_usr_id_o_14, ufpga_usr_id_o_13, ufpga_usr_id_o_12, ufpga_usr_id_o_11, ufpga_usr_id_o_10, ufpga_usr_id_o_9, ufpga_usr_id_o_8, ufpga_usr_id_o_7, ufpga_usr_id_o_6, ufpga_usr_id_o_5, ufpga_usr_id_o_4, ufpga_usr_id_o_3, ufpga_usr_id_o_2, ufpga_usr_id_o_1, ufpga_usr_id_o_0, ufpga_usr_id_o}),
	.ufpga_handle_o({ufpga_handle_o_30, ufpga_handle_o_29, ufpga_handle_o_28, ufpga_handle_o_27, ufpga_handle_o_26, ufpga_handle_o_25, ufpga_handle_o_24, ufpga_handle_o_23, ufpga_handle_o_22, ufpga_handle_o_21, ufpga_handle_o_20, ufpga_handle_o_19, ufpga_handle_o_18, ufpga_handle_o_17, ufpga_handle_o_16, ufpga_handle_o_15, ufpga_handle_o_14, ufpga_handle_o_13, ufpga_handle_o_12, ufpga_handle_o_11, ufpga_handle_o_10, ufpga_handle_o_9, ufpga_handle_o_8, ufpga_handle_o_7, ufpga_handle_o_6, ufpga_handle_o_5, ufpga_handle_o_4, ufpga_handle_o_3, ufpga_handle_o_2, ufpga_handle_o_1, ufpga_handle_o_0, ufpga_handle_o}),
	.ufpga_timestamp_o({ufpga_timestamp_o_30, ufpga_timestamp_o_29, ufpga_timestamp_o_28, ufpga_timestamp_o_27, ufpga_timestamp_o_26, ufpga_timestamp_o_25, ufpga_timestamp_o_24, ufpga_timestamp_o_23, ufpga_timestamp_o_22, ufpga_timestamp_o_21, ufpga_timestamp_o_20, ufpga_timestamp_o_19, ufpga_timestamp_o_18, ufpga_timestamp_o_17, ufpga_timestamp_o_16, ufpga_timestamp_o_15, ufpga_timestamp_o_14, ufpga_timestamp_o_13, ufpga_timestamp_o_12, ufpga_timestamp_o_11, ufpga_timestamp_o_10, ufpga_timestamp_o_9, ufpga_timestamp_o_8, ufpga_timestamp_o_7, ufpga_timestamp_o_6, ufpga_timestamp_o_5, ufpga_timestamp_o_4, ufpga_timestamp_o_3, ufpga_timestamp_o_2, ufpga_timestamp_o_1, ufpga_timestamp_o_0, ufpga_timestamp_o}),
	.HAPS_SIGNATURE_i({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.capim2_data_in_0({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.capim2_data_out_0(capim2_data_out_0[31:0]),
	.capim2_rd_out_0(capim2_rd_out_0),
	.capim2_wr_out_0(capim2_wr_out_0),
	.capim2_enable_out_0(capim2_enable_out_0),
	.capim2_data_in_1(haps_system_memory_data_out[31:0]),
	.capim2_data_out_1({capim2_data_out_1[31:28], haps_system_memory_interface_raddr_raw[27:0]}),
	.capim2_rd_out_1(haps_system_memory_interface_rd_raw),
	.capim2_wr_out_1(haps_system_memory_interface_wr_raw),
	.capim2_enable_out_1(haps_system_memory_interface_enable_in),
	.capim2_data_in_2(hstdm_memory_system_capim_data_out[31:0]),
	.capim2_data_out_2({capim2_data_out_2[31:28], hstdm_system_capim_interface_mem_data_out[27:0]}),
	.capim2_rd_out_2(hstdm_system_capim_interface_mem_rd_out),
	.capim2_wr_out_2(hstdm_system_capim_interface_mem_wr_out),
	.capim2_enable_out_2(hstdm_system_capim_interface_enable_memory_out),
	.capim2_data_in_3(hstdm_controller_system_capim_data_out[31:0]),
	.capim2_data_out_3({capim2_data_out_3[31:28], hstdm_system_capim_interface_ctrl_data_out[27:0]}),
	.capim2_rd_out_3(hstdm_system_capim_interface_ctrl_rd_out),
	.capim2_wr_out_3(hstdm_system_capim_interface_ctrl_wr_out),
	.capim2_enable_out_3(hstdm_system_capim_interface_enable_ctrl_out),
	.capim2_data_in_4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.capim2_data_out_4(capim2_data_out_4[31:0]),
	.capim2_rd_out_4(capim2_rd_out_4),
	.capim2_wr_out_4(capim2_wr_out_4),
	.capim2_enable_out_4(capim2_enable_out_4),
	.capim2_data_in_6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.capim2_data_out_6(capim2_data_out_6[31:0]),
	.capim2_rd_out_6(capim2_rd_out_6),
	.capim2_wr_out_6(capim2_wr_out_6),
	.capim2_enable_out_6(capim2_enable_out_6),
	.capim2_data_in_7({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.capim2_data_out_7(capim2_data_out_7[31:0]),
	.capim2_rd_out_7(capim2_rd_out_7),
	.capim2_wr_out_7(capim2_wr_out_7),
	.capim2_enable_out_7(capim2_enable_out_7),
	.capim3_enable_out_0(capim3_enable_out_0),
	.capim3_command_out_0(capim3_command_out_0[31:0]),
	.capim3_command_valid_out_0(capim3_command_valid_out_0),
	.capim3_count_out_0(capim3_count_out_0[31:0]),
	.capim3_dout_out_0(capim3_dout_out_0[31:0]),
	.capim3_dout_valid_out_0(capim3_dout_valid_out_0),
	.capim3_din_in_0({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.capim3_din_valid_in_0(GND),
	.capim3_din_ready_out_0(capim3_din_ready_out_0),
	.capim3_inti_type_in_0({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.capim3_inti_req_in_0(GND),
	.capim3_inti_ack_out_0(capim3_inti_ack_out_0),
	.reg_if_wr(reg_if_wr),
	.reg_if_addr(reg_if_addr[15:0]),
	.reg_if_din(reg_if_din[31:0]),
	.reg_if_dout_0({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.reg_if_en_0(reg_if_en_0),
	.reg_if_dout_1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.reg_if_en_1(reg_if_en_1),
	.sys_clk(sys_clk),
	.sys_reset_n(sys_reset_n),
	.gclk0(gclk0),
	.umr3_clk(umr3_clk_c),
	.umr3_reset(umr3_reset),
	.umr2_clk(umr2_clk_c),
	.umr2_reset(umr2_reset),
	.haps_clk_200(haps_clk_200),
	.haps_clk_10(haps_clk_10),
	.umr3_clk_div_val({haps_umr3_clk_div_2, haps_umr3_clk_div_1, haps_umr3_clk_div_0, haps_umr3_clk_div}),
	.haps_clk_160(haps_clk_160),
	.haps_clk_10_2_sync(haps_clk_10_2_sync),
	.haps_clk_50_2_sync(haps_clk_50_2_sync),
	.hstdm_refclk_100(hstdm_refclk_100_c)
);
// @217:851
  CFGLUT5 I_haps_features (
	.I0(GND),
	.I1(GND),
	.I2(GND),
	.I3(GND),
	.I4(GND),
	.CDI(ufpga_lock_cdi_i),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(features_cdo),
	.O5(I_haps_features_O5),
	.O6(I_haps_features_O6)
);
defparam I_haps_features.INIT=32'h00001901;
// @217:870
  CFGLUT5 I_haps_signature (
	.I0(GND),
	.I1(GND),
	.I2(GND),
	.I3(GND),
	.I4(GND),
	.CDI(features_cdo),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(signature_cdo),
	.O5(I_haps_signature_O5),
	.O6(I_haps_signature_O6)
);
defparam I_haps_signature.INIT=32'h6432CF3B;
// @217:888
  CFGLUT5 I_haps_magic_word (
	.I0(GND),
	.I1(GND),
	.I2(GND),
	.I3(GND),
	.I4(GND),
	.CDI(signature_cdo),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(ufpga_lock_cdi_i_bb),
	.O5(I_haps_magic_word_O5),
	.O6(I_haps_magic_word_O6)
);
defparam I_haps_magic_word.INIT=32'h600DC0DE;
// @217:546
  BUFG bsa19_system_ip_u_cb (
	.I(umr2_clk_c),
	.O(umr2_clk)
);
// @217:546
  BUFG bsa19_system_ip_u_cb_0 (
	.I(umr3_clk_c),
	.O(umr3_clk)
);
// @217:546
  BUFG bsa19_system_ip_u_cb_1 (
	.I(hstdm_refclk_100_c),
	.O(hstdm_refclk_100)
);
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
endmodule /* bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078 */

module DM (
  RD2MEM,
  ALUOUTMEM,
  DMout,
  rst_n_0_i,
  clk,
  rst_n_0,
  MEMREADMEM,
  MEMWRITEMEM,
  ufpga_lock_clk_o,
  ufpga_lock_ce_o,
  ufpga_lock_cdo_o,
  CDO_6
)
;
input [63:0] RD2MEM ;
input [63:0] ALUOUTMEM ;
output [63:0] DMout ;
input rst_n_0_i ;
input clk ;
input rst_n_0 ;
input MEMREADMEM ;
input MEMWRITEMEM ;
inout ufpga_lock_clk_o /* synthesis syn_tristate = 1 */ ;
inout ufpga_lock_ce_o /* synthesis syn_tristate = 1 */ ;
input ufpga_lock_cdo_o ;
output CDO_6 ;
wire rst_n_0_i ;
wire clk ;
wire rst_n_0 ;
wire MEMREADMEM ;
wire MEMWRITEMEM ;
wire ufpga_lock_clk_o ;
wire ufpga_lock_ce_o ;
wire ufpga_lock_cdo_o ;
wire CDO_6 ;
wire memory_flops0_RNIKDQ41 ;
wire un1_rst_n_1_i ;
wire VCC ;
wire memory_rams4_0_memory_rams4_0_0_RNO_0 ;
wire memory_rams0_0_memory_rams0_0_0_RNO_0 ;
wire memory_rams1_0_memory_rams1_0_0_RNO_0 ;
wire memory_rams6_0_memory_rams6_0_0_RNO_0 ;
wire memory_rams5_0_memory_rams5_0_0_RNO_0 ;
wire memory_rams7_0_memory_rams7_0_0_RNO_0 ;
wire memory_rams2_0_memory_rams2_0_0_RNO_0 ;
wire memory_dec_lo6 ;
wire memory_rams3_0_memory_rams3_0_0_RNO_0 ;
wire memory_dec_lo1 ;
wire GND ;
wire memory_dec_lo5 ;
wire memory_dec_lo7 ;
wire memory_dec_lo4 ;
wire memory_dec_lo3 ;
wire memory_dec_lo2 ;
wire memory_dec_lo0 ;
wire memory_flops7 ;
wire memory_flops7_0 ;
wire memory_flops6 ;
wire memory_flops6_0 ;
wire memory_flops5 ;
wire memory_flops5_0 ;
wire memory_flops4 ;
wire memory_flops4_0 ;
wire memory_flops3 ;
wire memory_flops3_0 ;
wire memory_flops2 ;
wire memory_flops2_0 ;
wire memory_flops1 ;
wire memory_flops1_0 ;
wire memory_flops0 ;
wire memory_flops0_0 ;
wire un1_rst_n_1_a_0_7 ;
wire un1_rst_n_1_a_0_5 ;
wire un1_rst_n_1_a_0_6 ;
wire un1_rst_n_1_a_0_8 ;
wire un1_rst_n_1_a_0_2_4 ;
wire memory_rst1 ;
wire memory_rams6_0_memory_rams6_0_0_RNINU7D1 ;
wire memory_rams0_0_memory_rams0_0_0_RNINDC41 ;
wire memory_rst0 ;
wire memory_rst16 ;
wire memory_rst15 ;
wire memory_rst14 ;
wire memory_rst13 ;
wire memory_rst12 ;
wire memory_rst11 ;
wire memory_rst10 ;
wire memory_rst9 ;
wire memory_rst8 ;
wire memory_rst7 ;
wire memory_rst6 ;
wire memory_rst5 ;
wire memory_rst4 ;
wire memory_rst3 ;
wire memory_rst2 ;
wire memory_rst31 ;
wire memory_rst30 ;
wire memory_rst29 ;
wire memory_rst28 ;
wire memory_rst27 ;
wire memory_rst26 ;
wire memory_rst25 ;
wire memory_rst24 ;
wire memory_rst23 ;
wire memory_rst22 ;
wire memory_rst21 ;
wire memory_rst20 ;
wire memory_rst19 ;
wire memory_rst18 ;
wire memory_rst17 ;
wire memory_rst46 ;
wire memory_rst45 ;
wire memory_rst44 ;
wire memory_rst43 ;
wire memory_rst42 ;
wire memory_rst41 ;
wire memory_rst40 ;
wire memory_rst39 ;
wire memory_rst38 ;
wire memory_rst37 ;
wire memory_rst36 ;
wire memory_rst35 ;
wire memory_rst34 ;
wire memory_rst33 ;
wire memory_rst32 ;
wire memory_rst61 ;
wire memory_rst60 ;
wire memory_rst59 ;
wire memory_rst58 ;
wire memory_rst57 ;
wire memory_rst56 ;
wire memory_rst55 ;
wire memory_rst54 ;
wire memory_rst53 ;
wire memory_rst52 ;
wire memory_rst51 ;
wire memory_rst50 ;
wire memory_rst49 ;
wire memory_rst48 ;
wire memory_rst47 ;
wire memory_rst63 ;
wire memory_rst62 ;
wire un1_rst_n_1_a_0_3 ;
wire un1_rst_n_1_a_0_4 ;
wire un1_rst_n_1_a_0_1 ;
wire un1_rst_n_1_a_0_2 ;
wire un1_rst_n_1_a_0_9 ;
wire un1_rst_n_1_a_0_0 ;
wire memory_rams1 ;
wire memory_rams2 ;
wire memory_rams0 ;
wire memory_rams3 ;
wire memory_rams7 ;
wire memory_rams5 ;
wire memory_rams6 ;
wire memory_rams4 ;
wire N_43 ;
wire N_44 ;
wire memory_memory_0_0_DOD ;
wire memory_memory_3_0_DOD ;
wire memory_memory_6_0_DOD ;
wire memory_memory_9_0_DOD ;
wire memory_memory_12_0_DOD ;
wire memory_memory_15_0_DOD ;
wire memory_memory_18_0_DOD ;
wire memory_memory_21_0_DOD ;
wire memory_memory_24_0_DOD ;
wire memory_memory_27_0_DOD ;
wire memory_memory_30_0_DOD ;
wire memory_memory_33_0_DOD ;
wire memory_memory_36_0_DOD ;
wire memory_memory_39_0_DOD ;
wire memory_memory_42_0_DOD ;
wire memory_memory_45_0_DOD ;
wire memory_memory_48_0_DOD ;
wire memory_memory_51_0_DOD ;
wire memory_memory_54_0_DOD ;
wire memory_memory_57_0_DOD ;
wire memory_memory_60_0_DOD ;
wire CDO ;
wire CDO_0 ;
wire CDO_1 ;
wire CDO_2 ;
wire CDO_3 ;
wire CDO_4 ;
wire CDO_5 ;
wire NC0 ;
wire NC1 ;
wire NC2 ;
wire NC3 ;
wire NC4 ;
wire NC5 ;
wire NC6 ;
wire NC7 ;
// @18:1
  LUT6 un1_rst_n_1_a (
	.I0(MEMWRITEMEM),
	.I1(un1_rst_n_1_a_0_7),
	.I2(un1_rst_n_1_a_0_5),
	.I3(un1_rst_n_1_a_0_6),
	.I4(un1_rst_n_1_a_0_8),
	.I5(un1_rst_n_1_a_0_2_4),
	.O(un1_rst_n_1_i)
);
defparam un1_rst_n_1_a.INIT=64'h0000000000000002;
// @18:1
  LUT6 \ReadData[1]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst1),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[1])
);
defparam \ReadData[1] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[0]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst0),
	.I2(memory_flops0_RNIKDQ41),
	.I3(MEMREADMEM),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[0])
);
defparam \ReadData[0] .INIT=64'hC000400080000000;
// @18:1
  LUT6 \ReadData[16]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst16),
	.O(DMout[16])
);
defparam \ReadData[16] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[15]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst15),
	.O(DMout[15])
);
defparam \ReadData[15] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[14]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst14),
	.I2(memory_flops0_RNIKDQ41),
	.I3(MEMREADMEM),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[14])
);
defparam \ReadData[14] .INIT=64'hC000400080000000;
// @18:1
  LUT6 \ReadData[13]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst13),
	.I2(MEMREADMEM),
	.I3(memory_flops0_RNIKDQ41),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[13])
);
defparam \ReadData[13] .INIT=64'hC000400080000000;
// @18:1
  LUT6 \ReadData[12]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst12),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[12])
);
defparam \ReadData[12] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[11]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst11),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(MEMREADMEM),
	.O(DMout[11])
);
defparam \ReadData[11] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[10]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst10),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[10])
);
defparam \ReadData[10] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[9]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst9),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(MEMREADMEM),
	.O(DMout[9])
);
defparam \ReadData[9] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[8]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst8),
	.I2(MEMREADMEM),
	.I3(memory_flops0_RNIKDQ41),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[8])
);
defparam \ReadData[8] .INIT=64'hC000400080000000;
// @18:1
  LUT6 \ReadData[7]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst7),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[7])
);
defparam \ReadData[7] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[6]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst6),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(MEMREADMEM),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[6])
);
defparam \ReadData[6] .INIT=64'hC040000080000000;
// @18:1
  LUT6 \ReadData[5]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst5),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[5])
);
defparam \ReadData[5] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[4]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst4),
	.O(DMout[4])
);
defparam \ReadData[4] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[3]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst3),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[3])
);
defparam \ReadData[3] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[2]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst2),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[2])
);
defparam \ReadData[2] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[31]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst31),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(MEMREADMEM),
	.O(DMout[31])
);
defparam \ReadData[31] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[30]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst30),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[30])
);
defparam \ReadData[30] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[29]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst29),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(MEMREADMEM),
	.O(DMout[29])
);
defparam \ReadData[29] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[28]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst28),
	.I2(memory_flops0_RNIKDQ41),
	.I3(MEMREADMEM),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[28])
);
defparam \ReadData[28] .INIT=64'hC000400080000000;
// @18:1
  LUT6 \ReadData[27]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst27),
	.I2(memory_flops0_RNIKDQ41),
	.I3(MEMREADMEM),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[27])
);
defparam \ReadData[27] .INIT=64'hC000400080000000;
// @18:1
  LUT6 \ReadData[26]  (
	.I0(ALUOUTMEM[2]),
	.I1(MEMREADMEM),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst26),
	.O(DMout[26])
);
defparam \ReadData[26] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[25]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst25),
	.O(DMout[25])
);
defparam \ReadData[25] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[24]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst24),
	.O(DMout[24])
);
defparam \ReadData[24] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[23]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst23),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(MEMREADMEM),
	.O(DMout[23])
);
defparam \ReadData[23] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[22]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst22),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(MEMREADMEM),
	.O(DMout[22])
);
defparam \ReadData[22] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[21]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst21),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(MEMREADMEM),
	.O(DMout[21])
);
defparam \ReadData[21] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[20]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst20),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(MEMREADMEM),
	.O(DMout[20])
);
defparam \ReadData[20] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[19]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst19),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(MEMREADMEM),
	.O(DMout[19])
);
defparam \ReadData[19] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[18]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst18),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[18])
);
defparam \ReadData[18] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[17]  (
	.I0(ALUOUTMEM[2]),
	.I1(MEMREADMEM),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst17),
	.O(DMout[17])
);
defparam \ReadData[17] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[46]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst46),
	.O(DMout[46])
);
defparam \ReadData[46] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[45]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst45),
	.O(DMout[45])
);
defparam \ReadData[45] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[44]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst44),
	.O(DMout[44])
);
defparam \ReadData[44] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[43]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst43),
	.O(DMout[43])
);
defparam \ReadData[43] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[42]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst42),
	.O(DMout[42])
);
defparam \ReadData[42] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[41]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst41),
	.O(DMout[41])
);
defparam \ReadData[41] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[40]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst40),
	.O(DMout[40])
);
defparam \ReadData[40] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[39]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst39),
	.O(DMout[39])
);
defparam \ReadData[39] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[38]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst38),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[38])
);
defparam \ReadData[38] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[37]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst37),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(MEMREADMEM),
	.O(DMout[37])
);
defparam \ReadData[37] .INIT=64'hC040800000000000;
// @18:1
  LUT6 \ReadData[36]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst36),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[36])
);
defparam \ReadData[36] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[35]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst35),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[35])
);
defparam \ReadData[35] .INIT=64'hA000200080000000;
// @18:1
  LUT6 \ReadData[34]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst34),
	.I2(memory_flops0_RNIKDQ41),
	.I3(MEMREADMEM),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[34])
);
defparam \ReadData[34] .INIT=64'hC000400080000000;
// @18:1
  LUT6 \ReadData[33]  (
	.I0(ALUOUTMEM[2]),
	.I1(MEMREADMEM),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rst33),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[33])
);
defparam \ReadData[33] .INIT=64'hC000400080000000;
// @18:1
  LUT6 \ReadData[32]  (
	.I0(ALUOUTMEM[2]),
	.I1(memory_rst32),
	.I2(memory_flops0_RNIKDQ41),
	.I3(MEMREADMEM),
	.I4(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I5(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.O(DMout[32])
);
defparam \ReadData[32] .INIT=64'hC000400080000000;
// @18:1
  LUT6 \ReadData[61]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst61),
	.O(DMout[61])
);
defparam \ReadData[61] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[60]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst60),
	.O(DMout[60])
);
defparam \ReadData[60] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[59]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst59),
	.O(DMout[59])
);
defparam \ReadData[59] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[58]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst58),
	.O(DMout[58])
);
defparam \ReadData[58] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[57]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst57),
	.O(DMout[57])
);
defparam \ReadData[57] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[56]  (
	.I0(MEMREADMEM),
	.I1(memory_flops0_RNIKDQ41),
	.I2(ALUOUTMEM[2]),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst56),
	.O(DMout[56])
);
defparam \ReadData[56] .INIT=64'h8808800000000000;
// @18:1
  LUT6 \ReadData[55]  (
	.I0(MEMREADMEM),
	.I1(memory_flops0_RNIKDQ41),
	.I2(ALUOUTMEM[2]),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst55),
	.O(DMout[55])
);
defparam \ReadData[55] .INIT=64'h8808800000000000;
// @18:1
  LUT6 \ReadData[54]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst54),
	.O(DMout[54])
);
defparam \ReadData[54] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[53]  (
	.I0(MEMREADMEM),
	.I1(memory_flops0_RNIKDQ41),
	.I2(ALUOUTMEM[2]),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst53),
	.O(DMout[53])
);
defparam \ReadData[53] .INIT=64'h8808800000000000;
// @18:1
  LUT6 \ReadData[52]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst52),
	.O(DMout[52])
);
defparam \ReadData[52] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[51]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst51),
	.O(DMout[51])
);
defparam \ReadData[51] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[50]  (
	.I0(MEMREADMEM),
	.I1(memory_flops0_RNIKDQ41),
	.I2(ALUOUTMEM[2]),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst50),
	.O(DMout[50])
);
defparam \ReadData[50] .INIT=64'h8808800000000000;
// @18:1
  LUT6 \ReadData[49]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst49),
	.O(DMout[49])
);
defparam \ReadData[49] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[48]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst48),
	.O(DMout[48])
);
defparam \ReadData[48] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[47]  (
	.I0(MEMREADMEM),
	.I1(memory_flops0_RNIKDQ41),
	.I2(ALUOUTMEM[2]),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst47),
	.O(DMout[47])
);
defparam \ReadData[47] .INIT=64'h8808800000000000;
// @18:1
  LUT6 \ReadData[63]  (
	.I0(MEMREADMEM),
	.I1(ALUOUTMEM[2]),
	.I2(memory_flops0_RNIKDQ41),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst63),
	.O(DMout[63])
);
defparam \ReadData[63] .INIT=64'hA020800000000000;
// @18:1
  LUT6 \ReadData[62]  (
	.I0(MEMREADMEM),
	.I1(memory_flops0_RNIKDQ41),
	.I2(ALUOUTMEM[2]),
	.I3(memory_rams6_0_memory_rams6_0_0_RNINU7D1),
	.I4(memory_rams0_0_memory_rams0_0_0_RNINDC41),
	.I5(memory_rst62),
	.O(DMout[62])
);
defparam \ReadData[62] .INIT=64'h8808800000000000;
// @5:109
  LUT5 un1_rst_n_1_a_RNO_3 (
	.I0(un1_rst_n_1_a_0_3),
	.I1(un1_rst_n_1_a_0_4),
	.I2(un1_rst_n_1_a_0_1),
	.I3(un1_rst_n_1_a_0_2),
	.I4(un1_rst_n_1_a_0_9),
	.O(un1_rst_n_1_a_0_2_4)
);
defparam un1_rst_n_1_a_RNO_3.INIT=32'hFFFFFFFE;
// @5:109
  LUT6 un1_rst_n_1_a_RNO_8 (
	.I0(ALUOUTMEM[55]),
	.I1(ALUOUTMEM[24]),
	.I2(ALUOUTMEM[38]),
	.I3(ALUOUTMEM[40]),
	.I4(un1_rst_n_1_a_0_0),
	.I5(ALUOUTMEM[39]),
	.O(un1_rst_n_1_a_0_9)
);
defparam un1_rst_n_1_a_RNO_8.INIT=64'hFFFFFFFFFFFFFFFE;
// @5:109
  LUT6 memory_rams0_0_memory_rams0_0_0_RNINDC41_cZ (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(memory_rams1),
	.I3(memory_rams2),
	.I4(memory_rams0),
	.I5(memory_rams3),
	.O(memory_rams0_0_memory_rams0_0_0_RNINDC41)
);
defparam memory_rams0_0_memory_rams0_0_0_RNINDC41_cZ.INIT=64'hFDB9ECA875316420;
// @5:109
  LUT6 memory_rams6_0_memory_rams6_0_0_RNINU7D1_cZ (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(memory_rams7),
	.I3(memory_rams5),
	.I4(memory_rams6),
	.I5(memory_rams4),
	.O(memory_rams6_0_memory_rams6_0_0_RNINU7D1)
);
defparam memory_rams6_0_memory_rams6_0_0_RNINU7D1_cZ.INIT=64'hF7D5B391E6C4A280;
// @5:109
  LUT6 memory_flops0_RNIV2KF (
	.I0(memory_flops0),
	.I1(memory_flops1),
	.I2(memory_flops2),
	.I3(memory_flops3),
	.I4(ALUOUTMEM[4]),
	.I5(ALUOUTMEM[3]),
	.O(N_43)
);
defparam memory_flops0_RNIV2KF.INIT=64'hFF00CCCCF0F0AAAA;
// @5:109
  LUT6 memory_flops4_RNIF3KF (
	.I0(memory_flops6),
	.I1(memory_flops7),
	.I2(memory_flops5),
	.I3(memory_flops4),
	.I4(ALUOUTMEM[4]),
	.I5(ALUOUTMEM[3]),
	.O(N_44)
);
defparam memory_flops4_RNIF3KF.INIT=64'hCCCCF0F0AAAAFF00;
// @5:109
  LUT6 un1_rst_n_1_a_RNO_9 (
	.I0(ALUOUTMEM[47]),
	.I1(ALUOUTMEM[48]),
	.I2(ALUOUTMEM[56]),
	.I3(ALUOUTMEM[25]),
	.I4(ALUOUTMEM[57]),
	.I5(ALUOUTMEM[23]),
	.O(un1_rst_n_1_a_0_0)
);
defparam un1_rst_n_1_a_RNO_9.INIT=64'hFFFFFFFFFFFFFFFE;
// @5:109
  LUT6 un1_rst_n_1_a_RNO_7 (
	.I0(ALUOUTMEM[12]),
	.I1(ALUOUTMEM[62]),
	.I2(ALUOUTMEM[28]),
	.I3(ALUOUTMEM[59]),
	.I4(ALUOUTMEM[60]),
	.I5(ALUOUTMEM[16]),
	.O(un1_rst_n_1_a_0_1)
);
defparam un1_rst_n_1_a_RNO_7.INIT=64'hFFFFFFFFFFFFFFFE;
// @5:109
  LUT6 un1_rst_n_1_a_RNO_6 (
	.I0(ALUOUTMEM[50]),
	.I1(ALUOUTMEM[20]),
	.I2(ALUOUTMEM[21]),
	.I3(ALUOUTMEM[58]),
	.I4(ALUOUTMEM[61]),
	.I5(ALUOUTMEM[31]),
	.O(un1_rst_n_1_a_0_2)
);
defparam un1_rst_n_1_a_RNO_6.INIT=64'hFFFFFFFFFFFFFFFE;
// @5:109
  LUT6 un1_rst_n_1_a_RNO_4 (
	.I0(rst_n_0),
	.I1(ALUOUTMEM[7]),
	.I2(ALUOUTMEM[8]),
	.I3(ALUOUTMEM[9]),
	.I4(ALUOUTMEM[10]),
	.I5(ALUOUTMEM[18]),
	.O(un1_rst_n_1_a_0_3)
);
defparam un1_rst_n_1_a_RNO_4.INIT=64'hFFFFFFFFFFFFFFFD;
// @5:109
  LUT6 un1_rst_n_1_a_RNO_5 (
	.I0(ALUOUTMEM[6]),
	.I1(ALUOUTMEM[53]),
	.I2(ALUOUTMEM[51]),
	.I3(ALUOUTMEM[34]),
	.I4(ALUOUTMEM[37]),
	.I5(ALUOUTMEM[19]),
	.O(un1_rst_n_1_a_0_4)
);
defparam un1_rst_n_1_a_RNO_5.INIT=64'hFFFFFFFFFFFFFFFE;
// @5:109
  LUT6 un1_rst_n_1_a_RNO (
	.I0(ALUOUTMEM[52]),
	.I1(ALUOUTMEM[35]),
	.I2(ALUOUTMEM[36]),
	.I3(ALUOUTMEM[49]),
	.I4(ALUOUTMEM[26]),
	.I5(ALUOUTMEM[29]),
	.O(un1_rst_n_1_a_0_5)
);
defparam un1_rst_n_1_a_RNO.INIT=64'hFFFFFFFFFFFFFFFE;
// @5:109
  LUT6 un1_rst_n_1_a_RNO_0 (
	.I0(ALUOUTMEM[43]),
	.I1(ALUOUTMEM[46]),
	.I2(ALUOUTMEM[17]),
	.I3(ALUOUTMEM[44]),
	.I4(ALUOUTMEM[63]),
	.I5(ALUOUTMEM[11]),
	.O(un1_rst_n_1_a_0_6)
);
defparam un1_rst_n_1_a_RNO_0.INIT=64'hFFFFFFFFFFFFFFFE;
// @5:109
  LUT6 un1_rst_n_1_a_RNO_1 (
	.I0(ALUOUTMEM[42]),
	.I1(ALUOUTMEM[45]),
	.I2(ALUOUTMEM[13]),
	.I3(ALUOUTMEM[30]),
	.I4(ALUOUTMEM[32]),
	.I5(ALUOUTMEM[33]),
	.O(un1_rst_n_1_a_0_7)
);
defparam un1_rst_n_1_a_RNO_1.INIT=64'hFFFFFFFFFFFFFFFE;
// @5:109
  LUT6 un1_rst_n_1_a_RNO_2 (
	.I0(ALUOUTMEM[27]),
	.I1(ALUOUTMEM[14]),
	.I2(ALUOUTMEM[15]),
	.I3(ALUOUTMEM[54]),
	.I4(ALUOUTMEM[41]),
	.I5(ALUOUTMEM[22]),
	.O(un1_rst_n_1_a_0_8)
);
defparam un1_rst_n_1_a_RNO_2.INIT=64'hFFFFFFFFFFFFFFFE;
// @17:14
  RAM64M memory_memory_0_0 (
	.DOA(memory_rst0),
	.DOB(memory_rst1),
	.DOC(memory_rst2),
	.DOD(memory_memory_0_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[0]),
	.DIB(RD2MEM[1]),
	.DIC(RD2MEM[2]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_0_0.INIT_A=64'h0000000000000000;
defparam memory_memory_0_0.INIT_B=64'h0000000000000000;
defparam memory_memory_0_0.INIT_C=64'h0000000000000000;
defparam memory_memory_0_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_3_0 (
	.DOA(memory_rst3),
	.DOB(memory_rst4),
	.DOC(memory_rst5),
	.DOD(memory_memory_3_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[3]),
	.DIB(RD2MEM[4]),
	.DIC(RD2MEM[5]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_3_0.INIT_A=64'h0000000000000000;
defparam memory_memory_3_0.INIT_B=64'h0000000000000000;
defparam memory_memory_3_0.INIT_C=64'h0000000000000000;
defparam memory_memory_3_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_6_0 (
	.DOA(memory_rst6),
	.DOB(memory_rst7),
	.DOC(memory_rst8),
	.DOD(memory_memory_6_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[6]),
	.DIB(RD2MEM[7]),
	.DIC(RD2MEM[8]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_6_0.INIT_A=64'h0000000000000000;
defparam memory_memory_6_0.INIT_B=64'h0000000000000000;
defparam memory_memory_6_0.INIT_C=64'h0000000000000000;
defparam memory_memory_6_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_9_0 (
	.DOA(memory_rst9),
	.DOB(memory_rst10),
	.DOC(memory_rst11),
	.DOD(memory_memory_9_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[9]),
	.DIB(RD2MEM[10]),
	.DIC(RD2MEM[11]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_9_0.INIT_A=64'h0000000000000000;
defparam memory_memory_9_0.INIT_B=64'h0000000000000000;
defparam memory_memory_9_0.INIT_C=64'h0000000000000000;
defparam memory_memory_9_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_12_0 (
	.DOA(memory_rst12),
	.DOB(memory_rst13),
	.DOC(memory_rst14),
	.DOD(memory_memory_12_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[12]),
	.DIB(RD2MEM[13]),
	.DIC(RD2MEM[14]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_12_0.INIT_A=64'h0000000000000000;
defparam memory_memory_12_0.INIT_B=64'h0000000000000000;
defparam memory_memory_12_0.INIT_C=64'h0000000000000000;
defparam memory_memory_12_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_15_0 (
	.DOA(memory_rst15),
	.DOB(memory_rst16),
	.DOC(memory_rst17),
	.DOD(memory_memory_15_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[15]),
	.DIB(RD2MEM[16]),
	.DIC(RD2MEM[17]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_15_0.INIT_A=64'h0000000000000000;
defparam memory_memory_15_0.INIT_B=64'h0000000000000000;
defparam memory_memory_15_0.INIT_C=64'h0000000000000000;
defparam memory_memory_15_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_18_0 (
	.DOA(memory_rst18),
	.DOB(memory_rst19),
	.DOC(memory_rst20),
	.DOD(memory_memory_18_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[18]),
	.DIB(RD2MEM[19]),
	.DIC(RD2MEM[20]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_18_0.INIT_A=64'h0000000000000000;
defparam memory_memory_18_0.INIT_B=64'h0000000000000000;
defparam memory_memory_18_0.INIT_C=64'h0000000000000000;
defparam memory_memory_18_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_21_0 (
	.DOA(memory_rst21),
	.DOB(memory_rst22),
	.DOC(memory_rst23),
	.DOD(memory_memory_21_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[21]),
	.DIB(RD2MEM[22]),
	.DIC(RD2MEM[23]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_21_0.INIT_A=64'h0000000000000000;
defparam memory_memory_21_0.INIT_B=64'h0000000000000000;
defparam memory_memory_21_0.INIT_C=64'h0000000000000000;
defparam memory_memory_21_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_24_0 (
	.DOA(memory_rst24),
	.DOB(memory_rst25),
	.DOC(memory_rst26),
	.DOD(memory_memory_24_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[24]),
	.DIB(RD2MEM[25]),
	.DIC(RD2MEM[26]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_24_0.INIT_A=64'h0000000000000000;
defparam memory_memory_24_0.INIT_B=64'h0000000000000000;
defparam memory_memory_24_0.INIT_C=64'h0000000000000000;
defparam memory_memory_24_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_27_0 (
	.DOA(memory_rst27),
	.DOB(memory_rst28),
	.DOC(memory_rst29),
	.DOD(memory_memory_27_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[27]),
	.DIB(RD2MEM[28]),
	.DIC(RD2MEM[29]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_27_0.INIT_A=64'h0000000000000000;
defparam memory_memory_27_0.INIT_B=64'h0000000000000000;
defparam memory_memory_27_0.INIT_C=64'h0000000000000000;
defparam memory_memory_27_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_30_0 (
	.DOA(memory_rst30),
	.DOB(memory_rst31),
	.DOC(memory_rst32),
	.DOD(memory_memory_30_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[30]),
	.DIB(RD2MEM[31]),
	.DIC(RD2MEM[32]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_30_0.INIT_A=64'h0000000000000000;
defparam memory_memory_30_0.INIT_B=64'h0000000000000000;
defparam memory_memory_30_0.INIT_C=64'h0000000000000000;
defparam memory_memory_30_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_33_0 (
	.DOA(memory_rst33),
	.DOB(memory_rst34),
	.DOC(memory_rst35),
	.DOD(memory_memory_33_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[33]),
	.DIB(RD2MEM[34]),
	.DIC(RD2MEM[35]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_33_0.INIT_A=64'h0000000000000000;
defparam memory_memory_33_0.INIT_B=64'h0000000000000000;
defparam memory_memory_33_0.INIT_C=64'h0000000000000000;
defparam memory_memory_33_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_36_0 (
	.DOA(memory_rst36),
	.DOB(memory_rst37),
	.DOC(memory_rst38),
	.DOD(memory_memory_36_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[36]),
	.DIB(RD2MEM[37]),
	.DIC(RD2MEM[38]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_36_0.INIT_A=64'h0000000000000000;
defparam memory_memory_36_0.INIT_B=64'h0000000000000000;
defparam memory_memory_36_0.INIT_C=64'h0000000000000000;
defparam memory_memory_36_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_39_0 (
	.DOA(memory_rst39),
	.DOB(memory_rst40),
	.DOC(memory_rst41),
	.DOD(memory_memory_39_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[39]),
	.DIB(RD2MEM[40]),
	.DIC(RD2MEM[41]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_39_0.INIT_A=64'h0000000000000000;
defparam memory_memory_39_0.INIT_B=64'h0000000000000000;
defparam memory_memory_39_0.INIT_C=64'h0000000000000000;
defparam memory_memory_39_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_42_0 (
	.DOA(memory_rst42),
	.DOB(memory_rst43),
	.DOC(memory_rst44),
	.DOD(memory_memory_42_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[42]),
	.DIB(RD2MEM[43]),
	.DIC(RD2MEM[44]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_42_0.INIT_A=64'h0000000000000000;
defparam memory_memory_42_0.INIT_B=64'h0000000000000000;
defparam memory_memory_42_0.INIT_C=64'h0000000000000000;
defparam memory_memory_42_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_45_0 (
	.DOA(memory_rst45),
	.DOB(memory_rst46),
	.DOC(memory_rst47),
	.DOD(memory_memory_45_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[45]),
	.DIB(RD2MEM[46]),
	.DIC(RD2MEM[47]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_45_0.INIT_A=64'h0000000000000000;
defparam memory_memory_45_0.INIT_B=64'h0000000000000000;
defparam memory_memory_45_0.INIT_C=64'h0000000000000000;
defparam memory_memory_45_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_48_0 (
	.DOA(memory_rst48),
	.DOB(memory_rst49),
	.DOC(memory_rst50),
	.DOD(memory_memory_48_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[48]),
	.DIB(RD2MEM[49]),
	.DIC(RD2MEM[50]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_48_0.INIT_A=64'h0000000000000000;
defparam memory_memory_48_0.INIT_B=64'h0000000000000000;
defparam memory_memory_48_0.INIT_C=64'h0000000000000000;
defparam memory_memory_48_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_51_0 (
	.DOA(memory_rst51),
	.DOB(memory_rst52),
	.DOC(memory_rst53),
	.DOD(memory_memory_51_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[51]),
	.DIB(RD2MEM[52]),
	.DIC(RD2MEM[53]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_51_0.INIT_A=64'h0000000000000000;
defparam memory_memory_51_0.INIT_B=64'h0000000000000000;
defparam memory_memory_51_0.INIT_C=64'h0000000000000000;
defparam memory_memory_51_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_54_0 (
	.DOA(memory_rst54),
	.DOB(memory_rst55),
	.DOC(memory_rst56),
	.DOD(memory_memory_54_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[54]),
	.DIB(RD2MEM[55]),
	.DIC(RD2MEM[56]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_54_0.INIT_A=64'h0000000000000000;
defparam memory_memory_54_0.INIT_B=64'h0000000000000000;
defparam memory_memory_54_0.INIT_C=64'h0000000000000000;
defparam memory_memory_54_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_57_0 (
	.DOA(memory_rst57),
	.DOB(memory_rst58),
	.DOC(memory_rst59),
	.DOD(memory_memory_57_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[57]),
	.DIB(RD2MEM[58]),
	.DIC(RD2MEM[59]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_57_0.INIT_A=64'h0000000000000000;
defparam memory_memory_57_0.INIT_B=64'h0000000000000000;
defparam memory_memory_57_0.INIT_C=64'h0000000000000000;
defparam memory_memory_57_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64M memory_memory_60_0 (
	.DOA(memory_rst60),
	.DOB(memory_rst61),
	.DOC(memory_rst62),
	.DOD(memory_memory_60_0_DOD),
	.ADDRA(ALUOUTMEM[5:0]),
	.ADDRB(ALUOUTMEM[5:0]),
	.ADDRC(ALUOUTMEM[5:0]),
	.ADDRD(ALUOUTMEM[5:0]),
	.DIA(RD2MEM[60]),
	.DIB(RD2MEM[61]),
	.DIC(RD2MEM[62]),
	.DID(GND),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
defparam memory_memory_60_0.INIT_A=64'h0000000000000000;
defparam memory_memory_60_0.INIT_B=64'h0000000000000000;
defparam memory_memory_60_0.INIT_C=64'h0000000000000000;
defparam memory_memory_60_0.INIT_D=64'h0000000000000000;
// @17:14
  RAM64X1S memory_memory_63_0 (
	.O(memory_rst63),
	.A0(ALUOUTMEM[0]),
	.A1(ALUOUTMEM[1]),
	.A2(ALUOUTMEM[2]),
	.A3(ALUOUTMEM[3]),
	.A4(ALUOUTMEM[4]),
	.A5(ALUOUTMEM[5]),
	.D(RD2MEM[63]),
	.WCLK(clk),
	.WE(un1_rst_n_1_i)
);
// @5:109
  RAM64X1S memory_rams0_0_memory_rams0_0_0 (
	.O(memory_rams0),
	.A0(ALUOUTMEM[3]),
	.A1(ALUOUTMEM[4]),
	.A2(ALUOUTMEM[5]),
	.A3(GND),
	.A4(GND),
	.A5(GND),
	.D(memory_dec_lo0),
	.WCLK(clk),
	.WE(memory_rams0_0_memory_rams0_0_0_RNO_0)
);
defparam memory_rams0_0_memory_rams0_0_0.INIT=64'h00000000000000FF;
// @5:109
  RAM64X1S memory_rams1_0_memory_rams1_0_0 (
	.O(memory_rams1),
	.A0(ALUOUTMEM[3]),
	.A1(ALUOUTMEM[4]),
	.A2(ALUOUTMEM[5]),
	.A3(GND),
	.A4(GND),
	.A5(GND),
	.D(memory_dec_lo1),
	.WCLK(clk),
	.WE(memory_rams1_0_memory_rams1_0_0_RNO_0)
);
defparam memory_rams1_0_memory_rams1_0_0.INIT=64'h00000000000000FF;
// @5:109
  RAM64X1S memory_rams2_0_memory_rams2_0_0 (
	.O(memory_rams2),
	.A0(ALUOUTMEM[3]),
	.A1(ALUOUTMEM[4]),
	.A2(ALUOUTMEM[5]),
	.A3(GND),
	.A4(GND),
	.A5(GND),
	.D(memory_dec_lo2),
	.WCLK(clk),
	.WE(memory_rams2_0_memory_rams2_0_0_RNO_0)
);
defparam memory_rams2_0_memory_rams2_0_0.INIT=64'h00000000000000FF;
// @5:109
  RAM64X1S memory_rams3_0_memory_rams3_0_0 (
	.O(memory_rams3),
	.A0(ALUOUTMEM[3]),
	.A1(ALUOUTMEM[4]),
	.A2(ALUOUTMEM[5]),
	.A3(GND),
	.A4(GND),
	.A5(GND),
	.D(memory_dec_lo3),
	.WCLK(clk),
	.WE(memory_rams3_0_memory_rams3_0_0_RNO_0)
);
defparam memory_rams3_0_memory_rams3_0_0.INIT=64'h00000000000000FF;
// @5:109
  RAM64X1S memory_rams4_0_memory_rams4_0_0 (
	.O(memory_rams4),
	.A0(ALUOUTMEM[3]),
	.A1(ALUOUTMEM[4]),
	.A2(ALUOUTMEM[5]),
	.A3(GND),
	.A4(GND),
	.A5(GND),
	.D(memory_dec_lo4),
	.WCLK(clk),
	.WE(memory_rams4_0_memory_rams4_0_0_RNO_0)
);
defparam memory_rams4_0_memory_rams4_0_0.INIT=64'h00000000000000FF;
// @5:109
  RAM64X1S memory_rams5_0_memory_rams5_0_0 (
	.O(memory_rams5),
	.A0(ALUOUTMEM[3]),
	.A1(ALUOUTMEM[4]),
	.A2(ALUOUTMEM[5]),
	.A3(GND),
	.A4(GND),
	.A5(GND),
	.D(memory_dec_lo5),
	.WCLK(clk),
	.WE(memory_rams5_0_memory_rams5_0_0_RNO_0)
);
defparam memory_rams5_0_memory_rams5_0_0.INIT=64'h00000000000000FF;
// @5:109
  RAM64X1S memory_rams6_0_memory_rams6_0_0 (
	.O(memory_rams6),
	.A0(ALUOUTMEM[3]),
	.A1(ALUOUTMEM[4]),
	.A2(ALUOUTMEM[5]),
	.A3(GND),
	.A4(GND),
	.A5(GND),
	.D(memory_dec_lo6),
	.WCLK(clk),
	.WE(memory_rams6_0_memory_rams6_0_0_RNO_0)
);
defparam memory_rams6_0_memory_rams6_0_0.INIT=64'h00000000000000FF;
// @5:109
  RAM64X1S memory_rams7_0_memory_rams7_0_0 (
	.O(memory_rams7),
	.A0(ALUOUTMEM[3]),
	.A1(ALUOUTMEM[4]),
	.A2(ALUOUTMEM[5]),
	.A3(GND),
	.A4(GND),
	.A5(GND),
	.D(memory_dec_lo7),
	.WCLK(clk),
	.WE(memory_rams7_0_memory_rams7_0_0_RNO_0)
);
defparam memory_rams7_0_memory_rams7_0_0.INIT=64'h00000000000000FF;
// @5:109
  FDC memory_flops7_Z (
	.Q(memory_flops7),
	.D(memory_flops7_0),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @5:109
  FDC memory_flops6_Z (
	.Q(memory_flops6),
	.D(memory_flops6_0),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @5:109
  FDC memory_flops5_Z (
	.Q(memory_flops5),
	.D(memory_flops5_0),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @5:109
  FDC memory_flops4_Z (
	.Q(memory_flops4),
	.D(memory_flops4_0),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @5:109
  FDC memory_flops3_Z (
	.Q(memory_flops3),
	.D(memory_flops3_0),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @5:109
  FDC memory_flops2_Z (
	.Q(memory_flops2),
	.D(memory_flops2_0),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @5:109
  FDC memory_flops1_Z (
	.Q(memory_flops1),
	.D(memory_flops1_0),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @5:109
  FDC memory_flops0_Z (
	.Q(memory_flops0),
	.D(memory_flops0_0),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @5:109
  LUT3 memory_flops0_RNIKDQ41_cZ (
	.I0(ALUOUTMEM[5]),
	.I1(N_43),
	.I2(N_44),
	.O(memory_flops0_RNIKDQ41)
);
defparam memory_flops0_RNIKDQ41_cZ.INIT=8'hE4;
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @5:109
  LUT3 memory_rams2_0_memory_rams2_0_0_RNO_lut6_2_o6 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.O(memory_dec_lo2)
);
defparam memory_rams2_0_memory_rams2_0_0_RNO_lut6_2_o6.INIT=8'h04;
// @5:109
  LUT3 memory_rams2_0_memory_rams2_0_0_RNO_lut6_2_o5 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.O(memory_dec_lo0)
);
defparam memory_rams2_0_memory_rams2_0_0_RNO_lut6_2_o5.INIT=8'h01;
// @5:109
  LUT3 memory_rams4_0_memory_rams4_0_0_RNO_lut6_2_o6 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.O(memory_dec_lo4)
);
defparam memory_rams4_0_memory_rams4_0_0_RNO_lut6_2_o6.INIT=8'h10;
// @5:109
  LUT3 memory_rams4_0_memory_rams4_0_0_RNO_lut6_2_o5 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.O(memory_dec_lo3)
);
defparam memory_rams4_0_memory_rams4_0_0_RNO_lut6_2_o5.INIT=8'h08;
// @5:109
  LUT3 memory_rams5_0_memory_rams5_0_0_RNO_lut6_2_o6 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.O(memory_dec_lo5)
);
defparam memory_rams5_0_memory_rams5_0_0_RNO_lut6_2_o6.INIT=8'h20;
// @5:109
  LUT3 memory_rams5_0_memory_rams5_0_0_RNO_lut6_2_o5 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.O(memory_dec_lo7)
);
defparam memory_rams5_0_memory_rams5_0_0_RNO_lut6_2_o5.INIT=8'h80;
// @5:109
  LUT5 memory_rams3_0_memory_rams3_0_0_RNO_0_lut6_2_o6 (
	.I0(memory_flops0_RNIKDQ41),
	.I1(ALUOUTMEM[0]),
	.I2(ALUOUTMEM[1]),
	.I3(ALUOUTMEM[2]),
	.I4(un1_rst_n_1_i),
	.O(memory_rams3_0_memory_rams3_0_0_RNO_0)
);
defparam memory_rams3_0_memory_rams3_0_0_RNO_0_lut6_2_o6.INIT=32'h55D50000;
// @5:109
  LUT3 memory_rams3_0_memory_rams3_0_0_RNO_0_lut6_2_o5 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.O(memory_dec_lo1)
);
defparam memory_rams3_0_memory_rams3_0_0_RNO_0_lut6_2_o5.INIT=8'h02;
// @5:109
  LUT5 memory_rams2_0_memory_rams2_0_0_RNO_0_lut6_2_o6 (
	.I0(memory_flops0_RNIKDQ41),
	.I1(ALUOUTMEM[0]),
	.I2(ALUOUTMEM[1]),
	.I3(ALUOUTMEM[2]),
	.I4(un1_rst_n_1_i),
	.O(memory_rams2_0_memory_rams2_0_0_RNO_0)
);
defparam memory_rams2_0_memory_rams2_0_0_RNO_0_lut6_2_o6.INIT=32'h55750000;
// @5:109
  LUT3 memory_rams2_0_memory_rams2_0_0_RNO_0_lut6_2_o5 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.O(memory_dec_lo6)
);
defparam memory_rams2_0_memory_rams2_0_0_RNO_0_lut6_2_o5.INIT=8'h40;
// @5:109
  LUT5 memory_rams5_0_memory_rams5_0_0_RNO_0_lut6_2_o6 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.I3(memory_flops0_RNIKDQ41),
	.I4(un1_rst_n_1_i),
	.O(memory_rams5_0_memory_rams5_0_0_RNO_0)
);
defparam memory_rams5_0_memory_rams5_0_0_RNO_0_lut6_2_o6.INIT=32'h20FF0000;
// @5:109
  LUT5 memory_rams5_0_memory_rams5_0_0_RNO_0_lut6_2_o5 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.I3(memory_flops0_RNIKDQ41),
	.I4(un1_rst_n_1_i),
	.O(memory_rams7_0_memory_rams7_0_0_RNO_0)
);
defparam memory_rams5_0_memory_rams5_0_0_RNO_0_lut6_2_o5.INIT=32'h80FF0000;
// @5:109
  LUT5 memory_rams1_0_memory_rams1_0_0_RNO_0_lut6_2_o6 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.I3(memory_flops0_RNIKDQ41),
	.I4(un1_rst_n_1_i),
	.O(memory_rams1_0_memory_rams1_0_0_RNO_0)
);
defparam memory_rams1_0_memory_rams1_0_0_RNO_0_lut6_2_o6.INIT=32'h02FF0000;
// @5:109
  LUT5 memory_rams1_0_memory_rams1_0_0_RNO_0_lut6_2_o5 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.I3(memory_flops0_RNIKDQ41),
	.I4(un1_rst_n_1_i),
	.O(memory_rams6_0_memory_rams6_0_0_RNO_0)
);
defparam memory_rams1_0_memory_rams1_0_0_RNO_0_lut6_2_o5.INIT=32'h40FF0000;
// @5:109
  LUT5 memory_rams4_0_memory_rams4_0_0_RNO_0_lut6_2_o6 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.I3(memory_flops0_RNIKDQ41),
	.I4(un1_rst_n_1_i),
	.O(memory_rams4_0_memory_rams4_0_0_RNO_0)
);
defparam memory_rams4_0_memory_rams4_0_0_RNO_0_lut6_2_o6.INIT=32'h10FF0000;
// @5:109
  LUT5 memory_rams4_0_memory_rams4_0_0_RNO_0_lut6_2_o5 (
	.I0(ALUOUTMEM[0]),
	.I1(ALUOUTMEM[1]),
	.I2(ALUOUTMEM[2]),
	.I3(memory_flops0_RNIKDQ41),
	.I4(un1_rst_n_1_i),
	.O(memory_rams0_0_memory_rams0_0_0_RNO_0)
);
defparam memory_rams4_0_memory_rams4_0_0_RNO_0_lut6_2_o5.INIT=32'h01FF0000;
  CFGLUT5 memory_flops0_RNO_474842_cfg7 (
	.I0(memory_flops0),
	.I1(ALUOUTMEM[5]),
	.I2(ALUOUTMEM[4]),
	.I3(ALUOUTMEM[3]),
	.I4(un1_rst_n_1_i),
	.CDI(CDO_5),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(CDO_6),
	.O5(NC0),
	.O6(memory_flops0_0)
);
  CFGLUT5 memory_flops1_RNO_87899_cfg6 (
	.I0(memory_flops1),
	.I1(ALUOUTMEM[5]),
	.I2(ALUOUTMEM[4]),
	.I3(ALUOUTMEM[3]),
	.I4(un1_rst_n_1_i),
	.CDI(CDO_4),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(CDO_5),
	.O5(NC1),
	.O6(memory_flops1_0)
);
  CFGLUT5 memory_flops2_RNO_225244_cfg5 (
	.I0(memory_flops2),
	.I1(ALUOUTMEM[5]),
	.I2(ALUOUTMEM[4]),
	.I3(ALUOUTMEM[3]),
	.I4(un1_rst_n_1_i),
	.CDI(CDO_3),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(CDO_4),
	.O5(NC2),
	.O6(memory_flops2_0)
);
  CFGLUT5 memory_flops3_RNO_362589_cfg4 (
	.I0(memory_flops3),
	.I1(ALUOUTMEM[5]),
	.I2(ALUOUTMEM[4]),
	.I3(ALUOUTMEM[3]),
	.I4(un1_rst_n_1_i),
	.CDI(CDO_2),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(CDO_3),
	.O5(NC3),
	.O6(memory_flops3_0)
);
  CFGLUT5 memory_flops6_RNO_250336_cfg3 (
	.I0(memory_flops6),
	.I1(ALUOUTMEM[5]),
	.I2(ALUOUTMEM[4]),
	.I3(ALUOUTMEM[3]),
	.I4(un1_rst_n_1_i),
	.CDI(CDO_1),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(CDO_2),
	.O5(NC4),
	.O6(memory_flops6_0)
);
  CFGLUT5 memory_flops7_RNO_387681_cfg2 (
	.I0(memory_flops7),
	.I1(ALUOUTMEM[5]),
	.I2(ALUOUTMEM[4]),
	.I3(ALUOUTMEM[3]),
	.I4(un1_rst_n_1_i),
	.CDI(CDO_0),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(CDO_1),
	.O5(NC5),
	.O6(memory_flops7_0)
);
  CFGLUT5 memory_flops5_RNO_112991_cfg1 (
	.I0(memory_flops5),
	.I1(ALUOUTMEM[5]),
	.I2(ALUOUTMEM[4]),
	.I3(ALUOUTMEM[3]),
	.I4(un1_rst_n_1_i),
	.CDI(CDO),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(CDO_0),
	.O5(NC6),
	.O6(memory_flops5_0)
);
  CFGLUT5 memory_flops4_RNO_499934_cfg0 (
	.I0(memory_flops4),
	.I1(ALUOUTMEM[5]),
	.I2(ALUOUTMEM[4]),
	.I3(ALUOUTMEM[3]),
	.I4(un1_rst_n_1_i),
	.CDI(ufpga_lock_cdo_o),
	.CE(ufpga_lock_ce_o),
	.CLK(ufpga_lock_clk_o),
	.CDO(CDO),
	.O5(NC7),
	.O6(memory_flops4_0)
);
endmodule /* DM */

module MEM_WB (
  ALUOUTMEM,
  ALUOUTWB,
  WRMEM,
  WRWB,
  DMout,
  DMOUTWB,
  MEMREADMEM,
  MEMTOREGWB,
  rst_n_0_i,
  clk,
  REGWRITEMEM,
  REGWRITEWB
)
;
input [63:0] ALUOUTMEM ;
output [63:0] ALUOUTWB ;
input [4:0] WRMEM ;
output [4:0] WRWB ;
input [63:0] DMout ;
output [63:0] DMOUTWB ;
input MEMREADMEM ;
output MEMTOREGWB ;
input rst_n_0_i ;
input clk ;
input REGWRITEMEM ;
output REGWRITEWB ;
wire MEMREADMEM ;
wire MEMTOREGWB ;
wire rst_n_0_i ;
wire clk ;
wire REGWRITEMEM ;
wire REGWRITEWB ;
wire GND ;
wire VCC ;
// @8:40
  FDC regwrite_out_Z (
	.Q(REGWRITEWB),
	.D(REGWRITEMEM),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:36
  FDC memtoreg_out_Z (
	.Q(MEMTOREGWB),
	.D(MEMREADMEM),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[5]  (
	.Q(DMOUTWB[5]),
	.D(DMout[5]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[4]  (
	.Q(DMOUTWB[4]),
	.D(DMout[4]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[3]  (
	.Q(DMOUTWB[3]),
	.D(DMout[3]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[2]  (
	.Q(DMOUTWB[2]),
	.D(DMout[2]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[1]  (
	.Q(DMOUTWB[1]),
	.D(DMout[1]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[0]  (
	.Q(DMOUTWB[0]),
	.D(DMout[0]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[20]  (
	.Q(DMOUTWB[20]),
	.D(DMout[20]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[19]  (
	.Q(DMOUTWB[19]),
	.D(DMout[19]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[18]  (
	.Q(DMOUTWB[18]),
	.D(DMout[18]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[17]  (
	.Q(DMOUTWB[17]),
	.D(DMout[17]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[16]  (
	.Q(DMOUTWB[16]),
	.D(DMout[16]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[15]  (
	.Q(DMOUTWB[15]),
	.D(DMout[15]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[14]  (
	.Q(DMOUTWB[14]),
	.D(DMout[14]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[13]  (
	.Q(DMOUTWB[13]),
	.D(DMout[13]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[12]  (
	.Q(DMOUTWB[12]),
	.D(DMout[12]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[11]  (
	.Q(DMOUTWB[11]),
	.D(DMout[11]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[10]  (
	.Q(DMOUTWB[10]),
	.D(DMout[10]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[9]  (
	.Q(DMOUTWB[9]),
	.D(DMout[9]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[8]  (
	.Q(DMOUTWB[8]),
	.D(DMout[8]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[7]  (
	.Q(DMOUTWB[7]),
	.D(DMout[7]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[6]  (
	.Q(DMOUTWB[6]),
	.D(DMout[6]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[35]  (
	.Q(DMOUTWB[35]),
	.D(DMout[35]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[34]  (
	.Q(DMOUTWB[34]),
	.D(DMout[34]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[33]  (
	.Q(DMOUTWB[33]),
	.D(DMout[33]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[32]  (
	.Q(DMOUTWB[32]),
	.D(DMout[32]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[31]  (
	.Q(DMOUTWB[31]),
	.D(DMout[31]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[30]  (
	.Q(DMOUTWB[30]),
	.D(DMout[30]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[29]  (
	.Q(DMOUTWB[29]),
	.D(DMout[29]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[28]  (
	.Q(DMOUTWB[28]),
	.D(DMout[28]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[27]  (
	.Q(DMOUTWB[27]),
	.D(DMout[27]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[26]  (
	.Q(DMOUTWB[26]),
	.D(DMout[26]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[25]  (
	.Q(DMOUTWB[25]),
	.D(DMout[25]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[24]  (
	.Q(DMOUTWB[24]),
	.D(DMout[24]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[23]  (
	.Q(DMOUTWB[23]),
	.D(DMout[23]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[22]  (
	.Q(DMOUTWB[22]),
	.D(DMout[22]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[21]  (
	.Q(DMOUTWB[21]),
	.D(DMout[21]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[50]  (
	.Q(DMOUTWB[50]),
	.D(DMout[50]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[49]  (
	.Q(DMOUTWB[49]),
	.D(DMout[49]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[48]  (
	.Q(DMOUTWB[48]),
	.D(DMout[48]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[47]  (
	.Q(DMOUTWB[47]),
	.D(DMout[47]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[46]  (
	.Q(DMOUTWB[46]),
	.D(DMout[46]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[45]  (
	.Q(DMOUTWB[45]),
	.D(DMout[45]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[44]  (
	.Q(DMOUTWB[44]),
	.D(DMout[44]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[43]  (
	.Q(DMOUTWB[43]),
	.D(DMout[43]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[42]  (
	.Q(DMOUTWB[42]),
	.D(DMout[42]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[41]  (
	.Q(DMOUTWB[41]),
	.D(DMout[41]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[40]  (
	.Q(DMOUTWB[40]),
	.D(DMout[40]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[39]  (
	.Q(DMOUTWB[39]),
	.D(DMout[39]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[38]  (
	.Q(DMOUTWB[38]),
	.D(DMout[38]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[37]  (
	.Q(DMOUTWB[37]),
	.D(DMout[37]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[36]  (
	.Q(DMOUTWB[36]),
	.D(DMout[36]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[1]  (
	.Q(ALUOUTWB[1]),
	.D(ALUOUTMEM[1]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[0]  (
	.Q(ALUOUTWB[0]),
	.D(ALUOUTMEM[0]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[63]  (
	.Q(DMOUTWB[63]),
	.D(DMout[63]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[62]  (
	.Q(DMOUTWB[62]),
	.D(DMout[62]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[61]  (
	.Q(DMOUTWB[61]),
	.D(DMout[61]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[60]  (
	.Q(DMOUTWB[60]),
	.D(DMout[60]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[59]  (
	.Q(DMOUTWB[59]),
	.D(DMout[59]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[58]  (
	.Q(DMOUTWB[58]),
	.D(DMout[58]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[57]  (
	.Q(DMOUTWB[57]),
	.D(DMout[57]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[56]  (
	.Q(DMOUTWB[56]),
	.D(DMout[56]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[55]  (
	.Q(DMOUTWB[55]),
	.D(DMout[55]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[54]  (
	.Q(DMOUTWB[54]),
	.D(DMout[54]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[53]  (
	.Q(DMOUTWB[53]),
	.D(DMout[53]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[52]  (
	.Q(DMOUTWB[52]),
	.D(DMout[52]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:24
  FDC \dmout_out_Z[51]  (
	.Q(DMOUTWB[51]),
	.D(DMout[51]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[16]  (
	.Q(ALUOUTWB[16]),
	.D(ALUOUTMEM[16]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[15]  (
	.Q(ALUOUTWB[15]),
	.D(ALUOUTMEM[15]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[14]  (
	.Q(ALUOUTWB[14]),
	.D(ALUOUTMEM[14]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[13]  (
	.Q(ALUOUTWB[13]),
	.D(ALUOUTMEM[13]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[12]  (
	.Q(ALUOUTWB[12]),
	.D(ALUOUTMEM[12]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[11]  (
	.Q(ALUOUTWB[11]),
	.D(ALUOUTMEM[11]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[10]  (
	.Q(ALUOUTWB[10]),
	.D(ALUOUTMEM[10]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[9]  (
	.Q(ALUOUTWB[9]),
	.D(ALUOUTMEM[9]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[8]  (
	.Q(ALUOUTWB[8]),
	.D(ALUOUTMEM[8]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[7]  (
	.Q(ALUOUTWB[7]),
	.D(ALUOUTMEM[7]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[6]  (
	.Q(ALUOUTWB[6]),
	.D(ALUOUTMEM[6]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[5]  (
	.Q(ALUOUTWB[5]),
	.D(ALUOUTMEM[5]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[4]  (
	.Q(ALUOUTWB[4]),
	.D(ALUOUTMEM[4]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[3]  (
	.Q(ALUOUTWB[3]),
	.D(ALUOUTMEM[3]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[2]  (
	.Q(ALUOUTWB[2]),
	.D(ALUOUTMEM[2]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[31]  (
	.Q(ALUOUTWB[31]),
	.D(ALUOUTMEM[31]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[30]  (
	.Q(ALUOUTWB[30]),
	.D(ALUOUTMEM[30]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[29]  (
	.Q(ALUOUTWB[29]),
	.D(ALUOUTMEM[29]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[28]  (
	.Q(ALUOUTWB[28]),
	.D(ALUOUTMEM[28]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[27]  (
	.Q(ALUOUTWB[27]),
	.D(ALUOUTMEM[27]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[26]  (
	.Q(ALUOUTWB[26]),
	.D(ALUOUTMEM[26]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[25]  (
	.Q(ALUOUTWB[25]),
	.D(ALUOUTMEM[25]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[24]  (
	.Q(ALUOUTWB[24]),
	.D(ALUOUTMEM[24]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[23]  (
	.Q(ALUOUTWB[23]),
	.D(ALUOUTMEM[23]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[22]  (
	.Q(ALUOUTWB[22]),
	.D(ALUOUTMEM[22]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[21]  (
	.Q(ALUOUTWB[21]),
	.D(ALUOUTMEM[21]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[20]  (
	.Q(ALUOUTWB[20]),
	.D(ALUOUTMEM[20]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[19]  (
	.Q(ALUOUTWB[19]),
	.D(ALUOUTMEM[19]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[18]  (
	.Q(ALUOUTWB[18]),
	.D(ALUOUTMEM[18]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[17]  (
	.Q(ALUOUTWB[17]),
	.D(ALUOUTMEM[17]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[46]  (
	.Q(ALUOUTWB[46]),
	.D(ALUOUTMEM[46]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[45]  (
	.Q(ALUOUTWB[45]),
	.D(ALUOUTMEM[45]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[44]  (
	.Q(ALUOUTWB[44]),
	.D(ALUOUTMEM[44]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[43]  (
	.Q(ALUOUTWB[43]),
	.D(ALUOUTMEM[43]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[42]  (
	.Q(ALUOUTWB[42]),
	.D(ALUOUTMEM[42]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[41]  (
	.Q(ALUOUTWB[41]),
	.D(ALUOUTMEM[41]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[40]  (
	.Q(ALUOUTWB[40]),
	.D(ALUOUTMEM[40]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[39]  (
	.Q(ALUOUTWB[39]),
	.D(ALUOUTMEM[39]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[38]  (
	.Q(ALUOUTWB[38]),
	.D(ALUOUTMEM[38]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[37]  (
	.Q(ALUOUTWB[37]),
	.D(ALUOUTMEM[37]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[36]  (
	.Q(ALUOUTWB[36]),
	.D(ALUOUTMEM[36]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[35]  (
	.Q(ALUOUTWB[35]),
	.D(ALUOUTMEM[35]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[34]  (
	.Q(ALUOUTWB[34]),
	.D(ALUOUTMEM[34]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[33]  (
	.Q(ALUOUTWB[33]),
	.D(ALUOUTMEM[33]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[32]  (
	.Q(ALUOUTWB[32]),
	.D(ALUOUTMEM[32]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[61]  (
	.Q(ALUOUTWB[61]),
	.D(ALUOUTMEM[61]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[60]  (
	.Q(ALUOUTWB[60]),
	.D(ALUOUTMEM[60]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[59]  (
	.Q(ALUOUTWB[59]),
	.D(ALUOUTMEM[59]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[58]  (
	.Q(ALUOUTWB[58]),
	.D(ALUOUTMEM[58]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[57]  (
	.Q(ALUOUTWB[57]),
	.D(ALUOUTMEM[57]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[56]  (
	.Q(ALUOUTWB[56]),
	.D(ALUOUTMEM[56]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[55]  (
	.Q(ALUOUTWB[55]),
	.D(ALUOUTMEM[55]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[54]  (
	.Q(ALUOUTWB[54]),
	.D(ALUOUTMEM[54]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[53]  (
	.Q(ALUOUTWB[53]),
	.D(ALUOUTMEM[53]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[52]  (
	.Q(ALUOUTWB[52]),
	.D(ALUOUTMEM[52]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[51]  (
	.Q(ALUOUTWB[51]),
	.D(ALUOUTMEM[51]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[50]  (
	.Q(ALUOUTWB[50]),
	.D(ALUOUTMEM[50]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[49]  (
	.Q(ALUOUTWB[49]),
	.D(ALUOUTMEM[49]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[48]  (
	.Q(ALUOUTWB[48]),
	.D(ALUOUTMEM[48]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[47]  (
	.Q(ALUOUTWB[47]),
	.D(ALUOUTMEM[47]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:32
  FDC \writeregister_out_Z[4]  (
	.Q(WRWB[4]),
	.D(WRMEM[4]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:32
  FDC \writeregister_out_Z[3]  (
	.Q(WRWB[3]),
	.D(WRMEM[3]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:32
  FDC \writeregister_out_Z[2]  (
	.Q(WRWB[2]),
	.D(WRMEM[2]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:32
  FDC \writeregister_out_Z[1]  (
	.Q(WRWB[1]),
	.D(WRMEM[1]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:32
  FDC \writeregister_out_Z[0]  (
	.Q(WRWB[0]),
	.D(WRMEM[0]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[63]  (
	.Q(ALUOUTWB[63]),
	.D(ALUOUTMEM[63]),
	.C(clk),
	.CLR(rst_n_0_i)
);
// @8:28
  FDC \aluout_out_Z[62]  (
	.Q(ALUOUTWB[62]),
	.D(ALUOUTMEM[62]),
	.C(clk),
	.CLR(rst_n_0_i)
);
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
endmodule /* MEM_WB */

module MUX (
  WRITEDATAWB,
  DMOUTWB,
  ALUOUTWB,
  MEMTOREGWB
)
;
output [63:0] WRITEDATAWB ;
input [63:0] DMOUTWB ;
input [63:0] ALUOUTWB ;
input MEMTOREGWB ;
wire MEMTOREGWB ;
wire VCC ;
wire GND ;
// @5:115
  LUT3 \out[0]  (
	.I0(ALUOUTWB[0]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[0]),
	.O(WRITEDATAWB[0])
);
defparam \out[0] .INIT=8'hE2;
// @5:115
  LUT3 \out[1]  (
	.I0(ALUOUTWB[1]),
	.I1(DMOUTWB[1]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[1])
);
defparam \out[1] .INIT=8'hCA;
// @5:115
  LUT3 \out[2]  (
	.I0(ALUOUTWB[2]),
	.I1(DMOUTWB[2]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[2])
);
defparam \out[2] .INIT=8'hCA;
// @5:115
  LUT3 \out[3]  (
	.I0(ALUOUTWB[3]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[3]),
	.O(WRITEDATAWB[3])
);
defparam \out[3] .INIT=8'hE2;
// @5:115
  LUT3 \out[4]  (
	.I0(ALUOUTWB[4]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[4]),
	.O(WRITEDATAWB[4])
);
defparam \out[4] .INIT=8'hE2;
// @5:115
  LUT3 \out[5]  (
	.I0(ALUOUTWB[5]),
	.I1(DMOUTWB[5]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[5])
);
defparam \out[5] .INIT=8'hCA;
// @5:115
  LUT3 \out[6]  (
	.I0(ALUOUTWB[6]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[6]),
	.O(WRITEDATAWB[6])
);
defparam \out[6] .INIT=8'hE2;
// @5:115
  LUT3 \out[7]  (
	.I0(ALUOUTWB[7]),
	.I1(DMOUTWB[7]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[7])
);
defparam \out[7] .INIT=8'hCA;
// @5:115
  LUT3 \out[8]  (
	.I0(ALUOUTWB[8]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[8]),
	.O(WRITEDATAWB[8])
);
defparam \out[8] .INIT=8'hE2;
// @5:115
  LUT3 \out[9]  (
	.I0(ALUOUTWB[9]),
	.I1(DMOUTWB[9]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[9])
);
defparam \out[9] .INIT=8'hCA;
// @5:115
  LUT3 \out[10]  (
	.I0(ALUOUTWB[10]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[10]),
	.O(WRITEDATAWB[10])
);
defparam \out[10] .INIT=8'hE2;
// @5:115
  LUT3 \out[12]  (
	.I0(ALUOUTWB[12]),
	.I1(DMOUTWB[12]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[12])
);
defparam \out[12] .INIT=8'hCA;
// @5:115
  LUT3 \out[14]  (
	.I0(ALUOUTWB[14]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[14]),
	.O(WRITEDATAWB[14])
);
defparam \out[14] .INIT=8'hE2;
// @5:115
  LUT3 \out[18]  (
	.I0(ALUOUTWB[18]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[18]),
	.O(WRITEDATAWB[18])
);
defparam \out[18] .INIT=8'hE2;
// @5:115
  LUT3 \out[19]  (
	.I0(ALUOUTWB[19]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[19]),
	.O(WRITEDATAWB[19])
);
defparam \out[19] .INIT=8'hE2;
// @5:115
  LUT3 \out[22]  (
	.I0(ALUOUTWB[22]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[22]),
	.O(WRITEDATAWB[22])
);
defparam \out[22] .INIT=8'hE2;
// @5:115
  LUT3 \out[24]  (
	.I0(ALUOUTWB[24]),
	.I1(DMOUTWB[24]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[24])
);
defparam \out[24] .INIT=8'hCA;
// @5:115
  LUT3 \out[28]  (
	.I0(ALUOUTWB[28]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[28]),
	.O(WRITEDATAWB[28])
);
defparam \out[28] .INIT=8'hE2;
// @5:115
  LUT3 \out[29]  (
	.I0(ALUOUTWB[29]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[29]),
	.O(WRITEDATAWB[29])
);
defparam \out[29] .INIT=8'hE2;
// @5:115
  LUT3 \out[30]  (
	.I0(ALUOUTWB[30]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[30]),
	.O(WRITEDATAWB[30])
);
defparam \out[30] .INIT=8'hE2;
// @5:115
  LUT3 \out[31]  (
	.I0(ALUOUTWB[31]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[31]),
	.O(WRITEDATAWB[31])
);
defparam \out[31] .INIT=8'hE2;
// @5:115
  LUT3 \out[32]  (
	.I0(ALUOUTWB[32]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[32]),
	.O(WRITEDATAWB[32])
);
defparam \out[32] .INIT=8'hE2;
// @5:115
  LUT3 \out[33]  (
	.I0(ALUOUTWB[33]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[33]),
	.O(WRITEDATAWB[33])
);
defparam \out[33] .INIT=8'hE2;
// @5:115
  LUT3 \out[34]  (
	.I0(ALUOUTWB[34]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[34]),
	.O(WRITEDATAWB[34])
);
defparam \out[34] .INIT=8'hE2;
// @5:115
  LUT3 \out[38]  (
	.I0(ALUOUTWB[38]),
	.I1(DMOUTWB[38]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[38])
);
defparam \out[38] .INIT=8'hCA;
// @5:115
  LUT3 \out[39]  (
	.I0(ALUOUTWB[39]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[39]),
	.O(WRITEDATAWB[39])
);
defparam \out[39] .INIT=8'hE2;
// @5:115
  LUT3 \out[48]  (
	.I0(ALUOUTWB[48]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[48]),
	.O(WRITEDATAWB[48])
);
defparam \out[48] .INIT=8'hE2;
// @5:115
  LUT3 \out[50]  (
	.I0(ALUOUTWB[50]),
	.I1(DMOUTWB[50]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[50])
);
defparam \out[50] .INIT=8'hCA;
// @5:115
  LUT3 \out[52]  (
	.I0(ALUOUTWB[52]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[52]),
	.O(WRITEDATAWB[52])
);
defparam \out[52] .INIT=8'hE2;
// @5:115
  LUT3 \out[55]  (
	.I0(ALUOUTWB[55]),
	.I1(DMOUTWB[55]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[55])
);
defparam \out[55] .INIT=8'hCA;
// @5:115
  LUT3 \out[56]  (
	.I0(ALUOUTWB[56]),
	.I1(DMOUTWB[56]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[56])
);
defparam \out[56] .INIT=8'hCA;
// @5:115
  LUT3 \out[57]  (
	.I0(ALUOUTWB[57]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[57]),
	.O(WRITEDATAWB[57])
);
defparam \out[57] .INIT=8'hE2;
// @5:115
  LUT3 \out[60]  (
	.I0(ALUOUTWB[60]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[60]),
	.O(WRITEDATAWB[60])
);
defparam \out[60] .INIT=8'hE2;
// @5:115
  LUT3 \out[61]  (
	.I0(ALUOUTWB[61]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[61]),
	.O(WRITEDATAWB[61])
);
defparam \out[61] .INIT=8'hE2;
// @5:115
  LUT3 \out[62]  (
	.I0(ALUOUTWB[62]),
	.I1(DMOUTWB[62]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[62])
);
defparam \out[62] .INIT=8'hCA;
// @5:115
  LUT3 \out[63]  (
	.I0(ALUOUTWB[63]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[63]),
	.O(WRITEDATAWB[63])
);
defparam \out[63] .INIT=8'hE2;
  VCC VCC_cZ (
	.P(VCC)
);
  GND GND_cZ (
	.G(GND)
);
// @5:115
  LUT3 \out_lut6_2_o6[20]  (
	.I0(ALUOUTWB[20]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[20]),
	.O(WRITEDATAWB[20])
);
defparam \out_lut6_2_o6[20] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o5[20]  (
	.I0(ALUOUTWB[13]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[13]),
	.O(WRITEDATAWB[13])
);
defparam \out_lut6_2_o5[20] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o6[26]  (
	.I0(ALUOUTWB[26]),
	.I1(DMOUTWB[26]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[26])
);
defparam \out_lut6_2_o6[26] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o5[26]  (
	.I0(ALUOUTWB[23]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[23]),
	.O(WRITEDATAWB[23])
);
defparam \out_lut6_2_o5[26] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o6[35]  (
	.I0(ALUOUTWB[35]),
	.I1(DMOUTWB[35]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[35])
);
defparam \out_lut6_2_o6[35] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o5[35]  (
	.I0(ALUOUTWB[25]),
	.I1(DMOUTWB[25]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[25])
);
defparam \out_lut6_2_o5[35] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o6[37]  (
	.I0(ALUOUTWB[37]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[37]),
	.O(WRITEDATAWB[37])
);
defparam \out_lut6_2_o6[37] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o5[37]  (
	.I0(ALUOUTWB[11]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[11]),
	.O(WRITEDATAWB[11])
);
defparam \out_lut6_2_o5[37] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o6[42]  (
	.I0(ALUOUTWB[42]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[42]),
	.O(WRITEDATAWB[42])
);
defparam \out_lut6_2_o6[42] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o5[42]  (
	.I0(ALUOUTWB[36]),
	.I1(DMOUTWB[36]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[36])
);
defparam \out_lut6_2_o5[42] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o6[44]  (
	.I0(ALUOUTWB[44]),
	.I1(DMOUTWB[44]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[44])
);
defparam \out_lut6_2_o6[44] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o5[44]  (
	.I0(ALUOUTWB[15]),
	.I1(DMOUTWB[15]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[15])
);
defparam \out_lut6_2_o5[44] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o6[46]  (
	.I0(ALUOUTWB[46]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[46]),
	.O(WRITEDATAWB[46])
);
defparam \out_lut6_2_o6[46] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o5[46]  (
	.I0(ALUOUTWB[27]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[27]),
	.O(WRITEDATAWB[27])
);
defparam \out_lut6_2_o5[46] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o6[47]  (
	.I0(ALUOUTWB[47]),
	.I1(DMOUTWB[47]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[47])
);
defparam \out_lut6_2_o6[47] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o5[47]  (
	.I0(ALUOUTWB[40]),
	.I1(DMOUTWB[40]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[40])
);
defparam \out_lut6_2_o5[47] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o6[49]  (
	.I0(ALUOUTWB[49]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[49]),
	.O(WRITEDATAWB[49])
);
defparam \out_lut6_2_o6[49] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o5[49]  (
	.I0(ALUOUTWB[41]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[41]),
	.O(WRITEDATAWB[41])
);
defparam \out_lut6_2_o5[49] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o6[51]  (
	.I0(ALUOUTWB[51]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[51]),
	.O(WRITEDATAWB[51])
);
defparam \out_lut6_2_o6[51] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o5[51]  (
	.I0(ALUOUTWB[43]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[43]),
	.O(WRITEDATAWB[43])
);
defparam \out_lut6_2_o5[51] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o6[53]  (
	.I0(ALUOUTWB[53]),
	.I1(DMOUTWB[53]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[53])
);
defparam \out_lut6_2_o6[53] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o5[53]  (
	.I0(ALUOUTWB[16]),
	.I1(DMOUTWB[16]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[16])
);
defparam \out_lut6_2_o5[53] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o6[54]  (
	.I0(ALUOUTWB[54]),
	.I1(DMOUTWB[54]),
	.I2(MEMTOREGWB),
	.O(WRITEDATAWB[54])
);
defparam \out_lut6_2_o6[54] .INIT=8'hCA;
// @5:115
  LUT3 \out_lut6_2_o5[54]  (
	.I0(ALUOUTWB[21]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[21]),
	.O(WRITEDATAWB[21])
);
defparam \out_lut6_2_o5[54] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o6[58]  (
	.I0(ALUOUTWB[58]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[58]),
	.O(WRITEDATAWB[58])
);
defparam \out_lut6_2_o6[58] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o5[58]  (
	.I0(ALUOUTWB[17]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[17]),
	.O(WRITEDATAWB[17])
);
defparam \out_lut6_2_o5[58] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o6[59]  (
	.I0(ALUOUTWB[59]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[59]),
	.O(WRITEDATAWB[59])
);
defparam \out_lut6_2_o6[59] .INIT=8'hE2;
// @5:115
  LUT3 \out_lut6_2_o5[59]  (
	.I0(ALUOUTWB[45]),
	.I1(MEMTOREGWB),
	.I2(DMOUTWB[45]),
	.O(WRITEDATAWB[45])
);
defparam \out_lut6_2_o5[59] .INIT=8'hE2;
endmodule /* MUX */

(* haps_dut_top_srp_name="top" , haps_dut_fpga_name="FB1_uD" , haps_dut_hierarchy=1 *)module FB1_uD_dut (
  rst_n,
  clk,
  IMMID,
  ALUOUTMEM,
  RD2MEM,
  DMout,
  MEMWRITEMEM,
  MEMREADMEM,
  WRMEM,
  REGWRITEMEM,
  DMOUTWB,
  WRWB,
  MEMTOREGWB,
  REGWRITEWB,
  WRITEDATAWB,
  IMMID_21_to_21,
  IMMID_23_to_23,
  IMMID_27_to_27,
  MEMREADEX_aptn_ft,
  MEMREADEX_aptn_ft_0,
  MEMREADMEM_aptn_ft,
  REGWRITEWB_aptn_s,
  REGWRITEWB_aptn_s_0,
  ALUOUTMEM_aptn_ft,
  WREX_aptn_ft,
  WREX_aptn_ft_0,
  WRITEDATAWB_aptn_s,
  WRMEM_aptn_ft,
  WRWB_aptn_s,
  ufpga_lock_clk_o,
  ufpga_lock_ce_o,
  ufpga_lock_cdo_o,
  CDO_6
)
;
(* haps_dut_bit_port=1 *)input rst_n ;
(* haps_dut_bit_port=1 , WIRE=1 *)input clk ;
(* haps_dut_bit_port=1 *)output [52:52] IMMID ;
(* haps_dut_bit_port=1 *)input [63:0] ALUOUTMEM ;
(* haps_dut_bit_port=1 *)input [63:0] RD2MEM ;
(* haps_dut_bit_port=1 , WIRE=1 *)output [63:0] DMout ;
(* haps_dut_bit_port=1 *)input MEMWRITEMEM ;
(* haps_dut_bit_port=1 *)input MEMREADMEM ;
(* haps_dut_bit_port=1 *)input [4:0] WRMEM ;
(* haps_dut_bit_port=1 *)input REGWRITEMEM ;
(* haps_dut_bit_port=1 *)output [63:0] DMOUTWB ;
(* haps_dut_bit_port=1 *)output [4:0] WRWB ;
(* haps_dut_bit_port=1 , WIRE=1 *)output MEMTOREGWB ;
(* haps_dut_bit_port=1 , WIRE=1 *)output REGWRITEWB ;
(* haps_dut_bit_port=1 *)output [63:0] WRITEDATAWB ;
(* haps_dut_bit_port=1 *)output [21:21] IMMID_21_to_21 ;
(* haps_dut_bit_port=1 *)output [23:23] IMMID_23_to_23 ;
(* haps_dut_bit_port=1 *)output [27:27] IMMID_27_to_27 ;
(* haps_dut_bit_port=1 *)input MEMREADEX_aptn_ft ;
(* haps_dut_bit_port=1 *)output MEMREADEX_aptn_ft_0 ;
(* haps_dut_bit_port=1 *)output MEMREADMEM_aptn_ft ;
(* haps_dut_bit_port=1 *)output REGWRITEWB_aptn_s ;
(* haps_dut_bit_port=1 *)output REGWRITEWB_aptn_s_0 ;
(* haps_dut_bit_port=1 *)output [10:0] ALUOUTMEM_aptn_ft ;
(* haps_dut_bit_port=1 *)input [3:0] WREX_aptn_ft ;
(* haps_dut_bit_port=1 *)output [3:0] WREX_aptn_ft_0 ;
(* haps_dut_bit_port=1 *)output [63:0] WRITEDATAWB_aptn_s ;
(* haps_dut_bit_port=1 *)output [4:0] WRMEM_aptn_ft ;
(* haps_dut_bit_port=1 *)output [4:0] WRWB_aptn_s ;
inout ufpga_lock_clk_o /* synthesis syn_tristate = 1 */ ;
inout ufpga_lock_ce_o /* synthesis syn_tristate = 1 */ ;
input ufpga_lock_cdo_o ;
output CDO_6 ;
wire rst_n ;
wire clk ;
wire MEMWRITEMEM ;
wire MEMREADMEM ;
wire REGWRITEMEM ;
wire MEMTOREGWB ;
wire REGWRITEWB ;
wire MEMREADEX_aptn_ft ;
wire MEMREADEX_aptn_ft_0 ;
wire MEMREADMEM_aptn_ft ;
wire REGWRITEWB_aptn_s ;
wire REGWRITEWB_aptn_s_0 ;
wire ufpga_lock_clk_o ;
wire ufpga_lock_ce_o ;
wire ufpga_lock_cdo_o ;
wire CDO_6 ;
wire [63:0] ALUOUTWB;
wire GND ;
wire aptn_reset_sync_rst_n_0_0 ;
wire rst_n_0 ;
wire aptn_reset_sync_rst_n_0 ;
wire aptn_reset_sync_rst_n_1 ;
wire aptn_reset_sync_rst_n_2 ;
wire aptn_reset_sync_rst_n_3 ;
wire aptn_reset_sync_rst_n_4 ;
wire rst_n_0_i ;
wire VCC ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
(* srp_build_pop_hier_unique_name="aptn_reset_sync_rst_n" , srp_build_pop_hier_opt_prefix="aptn_reset_sync" *)  FD aptn_reset_sync_rst_n_3_Z (
	.Q(aptn_reset_sync_rst_n_2),
	.D(aptn_reset_sync_rst_n_3),
	.C(clk)
);
defparam aptn_reset_sync_rst_n_3_Z.INIT=1'b0;
(* srp_build_pop_hier_unique_name="aptn_reset_sync_rst_n" , srp_build_pop_hier_opt_prefix="aptn_reset_sync" *)  FD aptn_reset_sync_rst_n_4_Z (
	.Q(aptn_reset_sync_rst_n_3),
	.D(aptn_reset_sync_rst_n_4),
	.C(clk)
);
defparam aptn_reset_sync_rst_n_4_Z.INIT=1'b0;
(* srp_build_pop_hier_unique_name="aptn_reset_sync_rst_n" , srp_build_pop_hier_opt_prefix="aptn_reset_sync" *)  FD aptn_reset_sync_rst_n_5_Z (
	.Q(aptn_reset_sync_rst_n_4),
	.D(rst_n),
	.C(clk)
);
defparam aptn_reset_sync_rst_n_5_Z.INIT=1'b0;
(* srp_build_pop_hier_unique_name="aptn_reset_sync_rst_n" , srp_build_pop_hier_opt_prefix="aptn_reset_sync" *)  FD aptn_reset_sync_rst_n_Z (
	.Q(rst_n_0),
	.D(aptn_reset_sync_rst_n_0_0),
	.C(clk)
);
defparam aptn_reset_sync_rst_n_Z.INIT=1'b0;
(* srp_build_pop_hier_unique_name="aptn_reset_sync_rst_n" , srp_build_pop_hier_opt_prefix="aptn_reset_sync" *)  FD aptn_reset_sync_rst_n_0_Z (
	.Q(aptn_reset_sync_rst_n_0_0),
	.D(aptn_reset_sync_rst_n_0),
	.C(clk)
);
defparam aptn_reset_sync_rst_n_0_Z.INIT=1'b0;
(* srp_build_pop_hier_unique_name="aptn_reset_sync_rst_n" , srp_build_pop_hier_opt_prefix="aptn_reset_sync" *)  FD aptn_reset_sync_rst_n_1_Z (
	.Q(aptn_reset_sync_rst_n_0),
	.D(aptn_reset_sync_rst_n_1),
	.C(clk)
);
defparam aptn_reset_sync_rst_n_1_Z.INIT=1'b0;
(* srp_build_pop_hier_unique_name="aptn_reset_sync_rst_n" , srp_build_pop_hier_opt_prefix="aptn_reset_sync" *)  FD aptn_reset_sync_rst_n_2_Z (
	.Q(aptn_reset_sync_rst_n_1),
	.D(aptn_reset_sync_rst_n_2),
	.C(clk)
);
defparam aptn_reset_sync_rst_n_2_Z.INIT=1'b0;
// @18:1
  INV \aptn_reset_sync_rst_n_RNIMJ38.O  (
	.I(rst_n_0),
	.O(rst_n_0_i)
);
// @5:109
  DM dm1 (
	.RD2MEM(RD2MEM[63:0]),
	.ALUOUTMEM({ALUOUTMEM[63:11], ALUOUTMEM_aptn_ft[10:0]}),
	.DMout(DMout[63:0]),
	.rst_n_0_i(rst_n_0_i),
	.clk(clk),
	.rst_n_0(rst_n_0),
	.MEMREADMEM(MEMREADMEM_aptn_ft),
	.MEMWRITEMEM(MEMWRITEMEM),
	.ufpga_lock_clk_o(ufpga_lock_clk_o),
	.ufpga_lock_ce_o(ufpga_lock_ce_o),
	.ufpga_lock_cdo_o(ufpga_lock_cdo_o),
	.CDO_6(CDO_6)
);
// @5:110
  MEM_WB memwb1 (
	.ALUOUTMEM({ALUOUTMEM[63:11], ALUOUTMEM_aptn_ft[10:0]}),
	.ALUOUTWB(ALUOUTWB[63:0]),
	.WRMEM(WRMEM_aptn_ft[4:0]),
	.WRWB(WRWB_aptn_s[4:0]),
	.DMout(DMout[63:0]),
	.DMOUTWB(DMOUTWB[63:0]),
	.MEMREADMEM(MEMREADMEM_aptn_ft),
	.MEMTOREGWB(MEMTOREGWB),
	.rst_n_0_i(rst_n_0_i),
	.clk(clk),
	.REGWRITEMEM(REGWRITEMEM),
	.REGWRITEWB(REGWRITEWB_aptn_s_0)
);
// @5:115
  MUX mux2 (
	.WRITEDATAWB(WRITEDATAWB_aptn_s[63:0]),
	.DMOUTWB(DMOUTWB[63:0]),
	.ALUOUTWB(ALUOUTWB[63:0]),
	.MEMTOREGWB(MEMTOREGWB)
);
assign IMMID[52] = GND;
assign ALUOUTMEM_aptn_ft[0] = ALUOUTMEM[0];
assign ALUOUTMEM_aptn_ft[1] = ALUOUTMEM[1];
assign ALUOUTMEM_aptn_ft[2] = ALUOUTMEM[2];
assign ALUOUTMEM_aptn_ft[3] = ALUOUTMEM[3];
assign ALUOUTMEM_aptn_ft[4] = ALUOUTMEM[4];
assign ALUOUTMEM_aptn_ft[5] = ALUOUTMEM[5];
assign ALUOUTMEM_aptn_ft[6] = ALUOUTMEM[6];
assign ALUOUTMEM_aptn_ft[7] = ALUOUTMEM[7];
assign ALUOUTMEM_aptn_ft[8] = ALUOUTMEM[8];
assign ALUOUTMEM_aptn_ft[9] = ALUOUTMEM[9];
assign ALUOUTMEM_aptn_ft[10] = ALUOUTMEM[10];
assign MEMREADMEM_aptn_ft = MEMREADMEM;
assign WRMEM_aptn_ft[0] = WRMEM[0];
assign WRMEM_aptn_ft[1] = WRMEM[1];
assign WRMEM_aptn_ft[2] = WRMEM[2];
assign WRMEM_aptn_ft[3] = WRMEM[3];
assign WRMEM_aptn_ft[4] = WRMEM[4];
assign WRWB[0] = WRWB_aptn_s[0];
assign WRWB[1] = WRWB_aptn_s[1];
assign WRWB[2] = WRWB_aptn_s[2];
assign WRWB[3] = WRWB_aptn_s[3];
assign WRWB[4] = WRWB_aptn_s[4];
assign REGWRITEWB = REGWRITEWB_aptn_s_0;
assign WRITEDATAWB[0] = WRITEDATAWB_aptn_s[0];
assign WRITEDATAWB[1] = WRITEDATAWB_aptn_s[1];
assign WRITEDATAWB[2] = WRITEDATAWB_aptn_s[2];
assign WRITEDATAWB[3] = WRITEDATAWB_aptn_s[3];
assign WRITEDATAWB[4] = WRITEDATAWB_aptn_s[4];
assign WRITEDATAWB[5] = WRITEDATAWB_aptn_s[5];
assign WRITEDATAWB[6] = WRITEDATAWB_aptn_s[6];
assign WRITEDATAWB[7] = WRITEDATAWB_aptn_s[7];
assign WRITEDATAWB[8] = WRITEDATAWB_aptn_s[8];
assign WRITEDATAWB[9] = WRITEDATAWB_aptn_s[9];
assign WRITEDATAWB[10] = WRITEDATAWB_aptn_s[10];
assign WRITEDATAWB[11] = WRITEDATAWB_aptn_s[11];
assign WRITEDATAWB[12] = WRITEDATAWB_aptn_s[12];
assign WRITEDATAWB[13] = WRITEDATAWB_aptn_s[13];
assign WRITEDATAWB[14] = WRITEDATAWB_aptn_s[14];
assign WRITEDATAWB[15] = WRITEDATAWB_aptn_s[15];
assign WRITEDATAWB[16] = WRITEDATAWB_aptn_s[16];
assign WRITEDATAWB[17] = WRITEDATAWB_aptn_s[17];
assign WRITEDATAWB[18] = WRITEDATAWB_aptn_s[18];
assign WRITEDATAWB[19] = WRITEDATAWB_aptn_s[19];
assign WRITEDATAWB[20] = WRITEDATAWB_aptn_s[20];
assign WRITEDATAWB[21] = WRITEDATAWB_aptn_s[21];
assign WRITEDATAWB[22] = WRITEDATAWB_aptn_s[22];
assign WRITEDATAWB[23] = WRITEDATAWB_aptn_s[23];
assign WRITEDATAWB[24] = WRITEDATAWB_aptn_s[24];
assign WRITEDATAWB[25] = WRITEDATAWB_aptn_s[25];
assign WRITEDATAWB[26] = WRITEDATAWB_aptn_s[26];
assign WRITEDATAWB[27] = WRITEDATAWB_aptn_s[27];
assign WRITEDATAWB[28] = WRITEDATAWB_aptn_s[28];
assign WRITEDATAWB[29] = WRITEDATAWB_aptn_s[29];
assign WRITEDATAWB[30] = WRITEDATAWB_aptn_s[30];
assign WRITEDATAWB[31] = WRITEDATAWB_aptn_s[31];
assign WRITEDATAWB[32] = WRITEDATAWB_aptn_s[32];
assign WRITEDATAWB[33] = WRITEDATAWB_aptn_s[33];
assign WRITEDATAWB[34] = WRITEDATAWB_aptn_s[34];
assign WRITEDATAWB[35] = WRITEDATAWB_aptn_s[35];
assign WRITEDATAWB[36] = WRITEDATAWB_aptn_s[36];
assign WRITEDATAWB[37] = WRITEDATAWB_aptn_s[37];
assign WRITEDATAWB[38] = WRITEDATAWB_aptn_s[38];
assign WRITEDATAWB[39] = WRITEDATAWB_aptn_s[39];
assign WRITEDATAWB[40] = WRITEDATAWB_aptn_s[40];
assign WRITEDATAWB[41] = WRITEDATAWB_aptn_s[41];
assign WRITEDATAWB[42] = WRITEDATAWB_aptn_s[42];
assign WRITEDATAWB[43] = WRITEDATAWB_aptn_s[43];
assign WRITEDATAWB[44] = WRITEDATAWB_aptn_s[44];
assign WRITEDATAWB[45] = WRITEDATAWB_aptn_s[45];
assign WRITEDATAWB[46] = WRITEDATAWB_aptn_s[46];
assign WRITEDATAWB[47] = WRITEDATAWB_aptn_s[47];
assign WRITEDATAWB[48] = WRITEDATAWB_aptn_s[48];
assign WRITEDATAWB[49] = WRITEDATAWB_aptn_s[49];
assign WRITEDATAWB[50] = WRITEDATAWB_aptn_s[50];
assign WRITEDATAWB[51] = WRITEDATAWB_aptn_s[51];
assign WRITEDATAWB[52] = WRITEDATAWB_aptn_s[52];
assign WRITEDATAWB[53] = WRITEDATAWB_aptn_s[53];
assign WRITEDATAWB[54] = WRITEDATAWB_aptn_s[54];
assign WRITEDATAWB[55] = WRITEDATAWB_aptn_s[55];
assign WRITEDATAWB[56] = WRITEDATAWB_aptn_s[56];
assign WRITEDATAWB[57] = WRITEDATAWB_aptn_s[57];
assign WRITEDATAWB[58] = WRITEDATAWB_aptn_s[58];
assign WRITEDATAWB[59] = WRITEDATAWB_aptn_s[59];
assign WRITEDATAWB[60] = WRITEDATAWB_aptn_s[60];
assign WRITEDATAWB[61] = WRITEDATAWB_aptn_s[61];
assign WRITEDATAWB[62] = WRITEDATAWB_aptn_s[62];
assign WRITEDATAWB[63] = WRITEDATAWB_aptn_s[63];
assign IMMID_21_to_21[21] = GND;
assign IMMID_23_to_23[23] = GND;
assign IMMID_27_to_27[27] = GND;
assign MEMREADEX_aptn_ft_0 = MEMREADEX_aptn_ft;
assign REGWRITEWB_aptn_s = REGWRITEWB_aptn_s_0;
assign WREX_aptn_ft_0[0] = WREX_aptn_ft[0];
assign WREX_aptn_ft_0[1] = WREX_aptn_ft[1];
assign WREX_aptn_ft_0[2] = WREX_aptn_ft[2];
assign WREX_aptn_ft_0[3] = WREX_aptn_ft[3];
endmodule /* FB1_uD_dut */

(* slppartitionflownetlist=1 , speedgrade="-1-e" , V7="D7" , V10="D10" , V11="D11" , V12="D12" , V17="D17" , V22="D22" , V27="D27" , V32="D32" , VR_IOBANK_83="D1" , VR_IOBANK_88="D1" , VR_IOBANK_60="D2" , VR_IOBANK_61="D3" , VR_IOBANK_62="D4" , VR_IOBANK_63="D5" , VR_IOBANK_19="D6" , VR_IOBANK_20="D7" , VR_IOBANK_21="D8" , VR_IOBANK_22="D9" , VR_IOBANK_23="D10" , VR_IOBANK_34="D11" , VR_IOBANK_66="D12" , VR_IOBANK_64="D13" , VR_IOBANK_24="D14" , VR_IOBANK_25="D15" , VR_IOBANK_26="D16" , VR_IOBANK_27="D17" , VR_IOBANK_28="D18" , VR_IOBANK_35="D19" , VR_IOBANK_36="D20" , VR_IOBANK_37="D21" , VR_IOBANK_38="D22" , VR_IOBANK_74="D23" , VR_IOBANK_75="D24" , VR_IOBANK_76="D25" , VR_IOBANK_77="D26" , VR_IOBANK_78="D27" , VR_IOBANK_59="D28" , VR_IOBANK_73="D29" , VR_IOBANK_93="D30" , VR_IOBANK_98="D30" , VR_IOBANK_72="D31" , VR_IOBANK_33="D32" , VR_IOBANK_32="D33" , VR_IOBANK_31="D34" , VR_IOBANK_30="D35" , VR_IOBANK_29="D36" , VR_IOBANK_69="1.2v" , VR_IOBANK_70="1.2v" , VR_IOBANK_71="1.2v" , VR_IOBANK_65="1.8v" , haps_dut_cell_name="FB1_uD_dut" , haps_dut_top_srp_name="top" , min_row=1 , min_col=1 , max_row=1 , max_col=1 , VR_IOBANK_237="unknown" , VR_IOBANK_236="unknown" , VR_IOBANK_235="unknown" , VR_IOBANK_232="unknown" , VR_IOBANK_231="unknown" , VR_IOBANK_230="unknown" , VR_IOBANK_227="unknown" , VR_IOBANK_226="unknown" , VR_IOBANK_225="unknown" , VR_IOBANK_222="unknown" , VR_IOBANK_221="unknown" , VR_IOBANK_220="unknown" *)module FB1_uD (
  rst_n,
  clk,
  IMMID,
  ALUOUTMEM,
  DMout,
  MEMWRITEMEM,
  MEMREADMEM,
  WRMEM,
  REGWRITEMEM,
  DMOUTWB,
  WRWB,
  MEMTOREGWB,
  REGWRITEWB_0,
  WRITEDATAWB,
  IMMID_21_to_21,
  IMMID_23_to_23,
  IMMID_27_to_27,
  MEMREADEX_aptn_ft,
  MEMREADEX_aptn_ft_0,
  MEMREADMEM_aptn_ft,
  REGWRITEWB_aptn_s,
  REGWRITEWB_aptn_s_0,
  ALUOUTMEM_aptn_ft,
  WREX_aptn_ft,
  WREX_aptn_ft_0,
  WRITEDATAWB_aptn_s,
  WRMEM_aptn_ft,
  WRWB_aptn_s,
  cpm_r_HSTDM_4_FB1_CI1_N_17,
  cpm_r_HSTDM_4_FB1_CI1_N_18,
  pin_E34,
  cpm_r_HSTDM_4_FB1_CI1_P_17,
  cpm_r_HSTDM_4_FB1_CI1_P_18,
  pin_F34,
  pin_B32,
  cpm_r_HSTDM_4_FB1_DI3_N_8,
  cpm_r_HSTDM_4_FB1_DI3_N_7,
  pin_B33,
  cpm_r_HSTDM_4_FB1_DI3_P_8,
  cpm_r_HSTDM_4_FB1_DI3_P_7,
  cpm_r_HSTDM_4_FB1_C2_C_0,
  cpm_r_HSTDM_4_FB1_C2_C_1,
  pin_M48,
  pin_M49,
  cpm_r_HSTDM_4_FB1_C2_C_6,
  cpm_r_HSTDM_4_FB1_C2_D_2,
  cpm_r_HSTDM_4_FB1_C2_D_3,
  RD2MEM_3,
  RD2MEM_5,
  RD2MEM_12,
  RD2MEM_15,
  RD2MEM_25,
  RD2MEM_27,
  RD2MEM_35,
  RD2MEM_40,
  RD2MEM_47,
  RD2MEM_49,
  RD2MEM_60,
  RD2MEM_63,
  UMR3_SIB_LINK_IN,
  UMR3_SIB_LINK_OUT,
  AFPGA_GLNK_OUT,
  AFPGA_LOCK_CDO_GLNK_I,
  AFPGA_LOCK_CLK_I,
  AFPGA_LOCK_CE_I,
  AFPGA_LOCK_CDi_O,
  REF_CLK_P,
  REF_CLK_N,
  REF_RESET,
  DUMMY_PORT,
  DUMMY_GSR_PORT,
  MNGLINK_TX,
  MNGLINK_RX,
  GT1_REFCLK_P,
  GT1_REFCLK_N,
  GT1_TXP,
  GT1_TXN,
  GT1_RXP,
  GT1_RXN,
  DBG_DOUT_0,
  DBG_DOUT_1,
  DBG_DOUT_2,
  DBG_DOUT_3,
  DBG_DOUT_4,
  DBG_DOUT_5,
  DBG_DOUT_6,
  DBG_DOUT_7,
  DBG_RXP,
  DBG_RXN,
  DBG_TXP,
  DBG_TXN,
  DBG_REFCLKP_0,
  DBG_REFCLKN_0,
  clk_0
)
;
input rst_n ;
(* WIRE=1 *)input clk ;
output [52:52] IMMID ;
input [63:0] ALUOUTMEM ;
(* WIRE=1 *)output [63:0] DMout ;
input MEMWRITEMEM ;
input MEMREADMEM ;
input [4:0] WRMEM ;
input REGWRITEMEM ;
output [63:0] DMOUTWB ;
output [4:0] WRWB ;
(* WIRE=1 *)output MEMTOREGWB ;
(* WIRE=1 *)output REGWRITEWB_0 ;
output [63:0] WRITEDATAWB ;
output [21:21] IMMID_21_to_21 ;
output [23:23] IMMID_23_to_23 ;
output [27:27] IMMID_27_to_27 ;
input MEMREADEX_aptn_ft ;
output MEMREADEX_aptn_ft_0 ;
output MEMREADMEM_aptn_ft ;
output REGWRITEWB_aptn_s ;
output REGWRITEWB_aptn_s_0 ;
output [10:0] ALUOUTMEM_aptn_ft ;
input [3:0] WREX_aptn_ft ;
output [3:0] WREX_aptn_ft_0 ;
output [63:0] WRITEDATAWB_aptn_s ;
output [4:0] WRMEM_aptn_ft ;
output [4:0] WRWB_aptn_s ;
input cpm_r_HSTDM_4_FB1_CI1_N_17 ;
input cpm_r_HSTDM_4_FB1_CI1_N_18 ;
input pin_E34 ;
input cpm_r_HSTDM_4_FB1_CI1_P_17 ;
input cpm_r_HSTDM_4_FB1_CI1_P_18 ;
input pin_F34 ;
input pin_B32 ;
input cpm_r_HSTDM_4_FB1_DI3_N_8 ;
input cpm_r_HSTDM_4_FB1_DI3_N_7 ;
input pin_B33 ;
input cpm_r_HSTDM_4_FB1_DI3_P_8 ;
input cpm_r_HSTDM_4_FB1_DI3_P_7 ;
input cpm_r_HSTDM_4_FB1_C2_C_0 ;
input cpm_r_HSTDM_4_FB1_C2_C_1 ;
input pin_M48 ;
input pin_M49 ;
input cpm_r_HSTDM_4_FB1_C2_C_6 ;
input cpm_r_HSTDM_4_FB1_C2_D_2 ;
input cpm_r_HSTDM_4_FB1_C2_D_3 ;
input [3:3] RD2MEM_3 ;
input [5:5] RD2MEM_5 ;
input [12:12] RD2MEM_12 ;
input [15:15] RD2MEM_15 ;
input [25:25] RD2MEM_25 ;
input [27:27] RD2MEM_27 ;
input [35:35] RD2MEM_35 ;
input [40:40] RD2MEM_40 ;
input [47:47] RD2MEM_47 ;
input [49:49] RD2MEM_49 ;
input [60:60] RD2MEM_60 ;
input [63:63] RD2MEM_63 ;
input [1:0] UMR3_SIB_LINK_IN ;
output [1:0] UMR3_SIB_LINK_OUT ;
output AFPGA_GLNK_OUT ;
input [0:0] AFPGA_LOCK_CDO_GLNK_I ;
input AFPGA_LOCK_CLK_I ;
input AFPGA_LOCK_CE_I ;
output AFPGA_LOCK_CDi_O ;
input REF_CLK_P ;
input REF_CLK_N ;
input REF_RESET ;
output DUMMY_PORT ;
output DUMMY_GSR_PORT ;
output MNGLINK_TX ;
input MNGLINK_RX ;
input GT1_REFCLK_P ;
input GT1_REFCLK_N ;
output [0:3] GT1_TXP ;
output [0:3] GT1_TXN ;
input [0:3] GT1_RXP ;
input [0:3] GT1_RXN ;
output DBG_DOUT_0 ;
output DBG_DOUT_1 ;
output DBG_DOUT_2 ;
output DBG_DOUT_3 ;
output DBG_DOUT_4 ;
output DBG_DOUT_5 ;
output DBG_DOUT_6 ;
output DBG_DOUT_7 ;
input [7:0] DBG_RXP ;
input [7:0] DBG_RXN ;
output [7:0] DBG_TXP ;
output [7:0] DBG_TXN ;
input [3:0] DBG_REFCLKP_0 ;
input [3:0] DBG_REFCLKN_0 ;
input clk_0 ;
wire rst_n ;
wire clk ;
wire MEMWRITEMEM ;
wire MEMREADMEM ;
wire REGWRITEMEM ;
wire MEMTOREGWB ;
wire REGWRITEWB_0 ;
wire MEMREADEX_aptn_ft ;
wire MEMREADEX_aptn_ft_0 ;
wire MEMREADMEM_aptn_ft ;
wire REGWRITEWB_aptn_s ;
wire REGWRITEWB_aptn_s_0 ;
wire cpm_r_HSTDM_4_FB1_CI1_N_17 ;
wire cpm_r_HSTDM_4_FB1_CI1_N_18 ;
wire pin_E34 ;
wire cpm_r_HSTDM_4_FB1_CI1_P_17 ;
wire cpm_r_HSTDM_4_FB1_CI1_P_18 ;
wire pin_F34 ;
wire pin_B32 ;
wire cpm_r_HSTDM_4_FB1_DI3_N_8 ;
wire cpm_r_HSTDM_4_FB1_DI3_N_7 ;
wire pin_B33 ;
wire cpm_r_HSTDM_4_FB1_DI3_P_8 ;
wire cpm_r_HSTDM_4_FB1_DI3_P_7 ;
wire cpm_r_HSTDM_4_FB1_C2_C_0 ;
wire cpm_r_HSTDM_4_FB1_C2_C_1 ;
wire pin_M48 ;
wire pin_M49 ;
wire cpm_r_HSTDM_4_FB1_C2_C_6 ;
wire cpm_r_HSTDM_4_FB1_C2_D_2 ;
wire cpm_r_HSTDM_4_FB1_C2_D_3 ;
wire AFPGA_GLNK_OUT ;
wire AFPGA_LOCK_CLK_I ;
wire AFPGA_LOCK_CE_I ;
wire AFPGA_LOCK_CDi_O ;
wire REF_CLK_P ;
wire REF_CLK_N ;
wire REF_RESET ;
wire DUMMY_PORT ;
wire DUMMY_GSR_PORT ;
wire MNGLINK_TX ;
wire MNGLINK_RX ;
wire GT1_REFCLK_P ;
wire GT1_REFCLK_N ;
wire DBG_DOUT_0 ;
wire DBG_DOUT_1 ;
wire DBG_DOUT_2 ;
wire DBG_DOUT_3 ;
wire DBG_DOUT_4 ;
wire DBG_DOUT_5 ;
wire DBG_DOUT_6 ;
wire DBG_DOUT_7 ;
wire clk_0 ;
wire [62:0] RD2MEM;
wire [31:0] haps_system_memory_data_out;
wire [31:0] hstdm_memory_system_capim_data_out;
wire [31:0] hstdm_controller_system_capim_data_out;
wire [27:0] haps_system_memory_interface_raddr_raw;
wire [2:0] hstdm_controller_sim_flags_out;
wire [1:0] hstdm_controller_training_ctrl_tx_out;
wire [1:0] hstdm_controller_self_test_start_rx_out;
wire [3:0] hstdm_controller_infopipe_data_out;
wire [5:4] hstdm_bitslice_ctrl_bank36_VTC_RDY;
wire [5:4] hstdm_bitslice_ctrl_bank36_DLY_RDY;
wire [319:0] hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT6;
wire [319:0] hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT5;
wire [319:0] hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT4;
wire [319:0] hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT3;
wire [319:0] hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT2;
wire [319:0] hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT1;
wire [319:0] hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT0;
wire [319:0] hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT6;
wire [319:0] hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT5;
wire [319:0] hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT4;
wire [319:0] hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT3;
wire [319:0] hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT2;
wire [319:0] hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT1;
wire [319:0] hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT0;
wire [5:5] hstdm_bitslice_ctrl_bank69_VTC_RDY;
wire [5:5] hstdm_bitslice_ctrl_bank69_DLY_RDY;
wire [319:0] hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT6;
wire [319:0] hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT5;
wire [319:0] hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT4;
wire [319:0] hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT3;
wire [319:0] hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT2;
wire [319:0] hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT1;
wire [319:0] hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT0;
wire [319:0] hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT6;
wire [319:0] hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT5;
wire [319:0] hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT4;
wire [319:0] hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT3;
wire [319:0] hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT2;
wire [319:0] hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT1;
wire [319:0] hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT0;
wire [3:2] hstdm_bitslice_ctrl_bank71_VTC_RDY;
wire [3:2] hstdm_bitslice_ctrl_bank71_DLY_RDY;
wire [319:0] hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT6;
wire [319:0] hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT5;
wire [319:0] hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT4;
wire [319:0] hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT3;
wire [319:0] hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT2;
wire [319:0] hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT1;
wire [319:0] hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT0;
wire [319:0] hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT6;
wire [319:0] hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT5;
wire [319:0] hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT4;
wire [319:0] hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT3;
wire [319:0] hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT2;
wire [319:0] hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT1;
wire [319:0] hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT0;
wire [39:0] hstdm_clkgen_1200_rx_bank69_block8_TX_BIT_CTRL_OUT;
wire [39:0] hstdm_clkgen_1200_rx_bank69_block8_RX_BIT_CTRL_OUT;
wire [39:0] hstdm_clkgen_1200_rx_bank71_block9_TX_BIT_CTRL_OUT;
wire [39:0] hstdm_clkgen_1200_rx_bank71_block9_RX_BIT_CTRL_OUT;
wire [39:0] hstdm_clkgen_1200_rx_bank36_block10_TX_BIT_CTRL_OUT;
wire [39:0] hstdm_clkgen_1200_rx_bank36_block10_RX_BIT_CTRL_OUT;
wire [47:0] hstdm_trainer_8_tdata_out;
wire [2:0] hstdm_trainer_8_flags_out;
wire [7:0] hstdm_trainer_8_idelay_cnt_out;
wire [3:0] hstdm_trainer_8_train_word_out;
wire [3:0] hstdm_trainer_8_bitslip_pulse_out;
wire [3:0] hstdm_trainer_8_bitslip_reset_out;
wire [3:0] hstdm_trainer_8_idelay_pulse_out;
wire [3:0] hstdm_trainer_8_idelay_reset_out;
wire [3:0] hstdm_trainer_8_train_bit_out;
wire [6:0] hstdm_training_monitor_8_flags_out;
wire [3:0] hstdm_training_monitor_8_infopipe_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_CI1_N_17_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_CI1_N_17_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_CI1_N_17_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_CI1_N_17_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_CI1_N_17_RX_BIT_CTRL_OUT;
wire [7:0] cpm_rcv_HSTDM_4_FB1_CI1_P_17_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_CI1_P_17_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_CI1_P_17_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_CI1_P_17_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_CI1_P_17_RX_BIT_CTRL_OUT;
wire [7:0] cpm_rcv_HSTDM_4_FB1_CI1_N_18_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_CI1_N_18_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_CI1_N_18_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_CI1_N_18_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_CI1_N_18_RX_BIT_CTRL_OUT;
wire [7:0] cpm_rcv_HSTDM_4_FB1_CI1_P_18_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_CI1_P_18_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_CI1_P_18_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_CI1_P_18_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_CI1_P_18_RX_BIT_CTRL_OUT;
wire [47:0] hstdm_trainer_9_tdata_out;
wire [2:0] hstdm_trainer_9_flags_out;
wire [7:0] hstdm_trainer_9_idelay_cnt_out;
wire [3:0] hstdm_trainer_9_train_word_out;
wire [3:0] hstdm_trainer_9_bitslip_pulse_out;
wire [3:0] hstdm_trainer_9_bitslip_reset_out;
wire [3:0] hstdm_trainer_9_idelay_pulse_out;
wire [3:0] hstdm_trainer_9_idelay_reset_out;
wire [3:0] hstdm_trainer_9_train_bit_out;
wire [6:0] hstdm_training_monitor_9_flags_out;
wire [3:0] hstdm_training_monitor_9_infopipe_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_DI3_N_8_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_DI3_N_8_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_DI3_N_8_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_DI3_N_8_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_DI3_N_8_RX_BIT_CTRL_OUT;
wire [7:0] cpm_rcv_HSTDM_4_FB1_DI3_P_8_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_DI3_P_8_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_DI3_P_8_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_DI3_P_8_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_DI3_P_8_RX_BIT_CTRL_OUT;
wire [7:0] cpm_rcv_HSTDM_4_FB1_DI3_N_7_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_DI3_N_7_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_DI3_N_7_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_DI3_N_7_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_DI3_N_7_RX_BIT_CTRL_OUT;
wire [7:0] cpm_rcv_HSTDM_4_FB1_DI3_P_7_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_DI3_P_7_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_DI3_P_7_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_DI3_P_7_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_DI3_P_7_RX_BIT_CTRL_OUT;
wire [47:0] hstdm_trainer_10_tdata_out;
wire [2:0] hstdm_trainer_10_flags_out;
wire [7:0] hstdm_trainer_10_idelay_cnt_out;
wire [4:0] hstdm_trainer_10_train_word_out;
wire [4:0] hstdm_trainer_10_bitslip_pulse_out;
wire [4:0] hstdm_trainer_10_bitslip_reset_out;
wire [4:0] hstdm_trainer_10_idelay_pulse_out;
wire [4:0] hstdm_trainer_10_idelay_reset_out;
wire [4:0] hstdm_trainer_10_train_bit_out;
wire [6:0] hstdm_training_monitor_10_flags_out;
wire [3:0] hstdm_training_monitor_10_infopipe_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_C2_C_6_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_C2_C_6_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_C2_C_6_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_C2_C_6_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_C2_C_6_RX_BIT_CTRL_OUT;
wire [7:0] cpm_rcv_HSTDM_4_FB1_C2_C_1_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_C2_C_1_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_C2_C_1_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_C2_C_1_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_C2_C_1_RX_BIT_CTRL_OUT;
wire [7:0] cpm_rcv_HSTDM_4_FB1_C2_C_0_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_C2_C_0_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_C2_C_0_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_C2_C_0_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_C2_C_0_RX_BIT_CTRL_OUT;
wire [7:0] cpm_rcv_HSTDM_4_FB1_C2_D_3_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_C2_D_3_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_C2_D_3_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_C2_D_3_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_C2_D_3_RX_BIT_CTRL_OUT;
wire [7:0] cpm_rcv_HSTDM_4_FB1_C2_D_2_training_data_out;
wire [7:0] cpm_rcv_HSTDM_4_FB1_C2_D_2_idelay_cnt_out;
wire [3:0] cpm_rcv_HSTDM_4_FB1_C2_D_2_flags_out;
wire [39:0] cpm_rcv_HSTDM_4_FB1_C2_D_2_TX_BIT_CTRL_OUT;
wire [39:0] cpm_rcv_HSTDM_4_FB1_C2_D_2_RX_BIT_CTRL_OUT;
wire [3:0] pipe_hstdm_controller_infopipe_data_out;
wire [3:0] pipe_hstdm_training_monitor_9_infopipe_data_out;
wire [3:0] pipe_hstdm_training_monitor_9_infopipe_data_out_0;
wire [3:0] pipe_hstdm_training_monitor_10_infopipe_data_out;
wire [3:0] pipe_hstdm_training_monitor_10_infopipe_data_out_0;
wire [3:0] pipe_hstdm_training_monitor_10_infopipe_data_out_1;
wire [27:0] hstdm_system_capim_interface_mem_data_out;
wire [27:0] hstdm_system_capim_interface_ctrl_data_out;
wire [7:0] flags_out;
wire [7:7] flags_out_2;
wire [5:0] RIU_ADDR_1;
wire [15:0] RIU_WR_DATA_1;
wire [5:0] RIU_ADDR_0;
wire [15:0] RIU_WR_DATA_0;
wire [5:0] RIU_ADDR;
wire [15:0] RIU_WR_DATA;
wire [7:0] DLY_RDY_1;
wire [7:0] DLY_RDY_0;
wire [7:0] VTC_RDY_1;
wire [7:0] VTC_RDY_0;
wire [7:0] DLY_RDY;
wire [7:0] VTC_RDY;
wire [7:7] flags_out_1;
wire [7:7] flags_out_0;
wire [63:0] ALUOUTMEM_c;
wire [4:0] WRMEM_c;
wire [3:0] WREX_aptn_ft_c;
wire [3:3] RD2MEM_3_c;
wire [5:5] RD2MEM_5_c;
wire [12:12] RD2MEM_12_c;
wire [15:15] RD2MEM_15_c;
wire [25:25] RD2MEM_25_c;
wire [27:27] RD2MEM_27_c;
wire [35:35] RD2MEM_35_c;
wire [40:40] RD2MEM_40_c;
wire [47:47] RD2MEM_47_c;
wire [49:49] RD2MEM_49_c;
wire [60:60] RD2MEM_60_c;
wire [63:63] RD2MEM_63_c;
wire [1:0] UMR3_SIB_LINK_IN_c;
wire [0:0] AFPGA_LOCK_CDO_GLNK_I_c;
wire [52:52] IMMID_c;
wire [63:0] DMout_c;
wire [63:0] DMOUTWB_c;
wire [4:0] WRWB_c;
wire [63:0] WRITEDATAWB_c;
wire [21:21] IMMID_21_to_21_c;
wire [23:23] IMMID_23_to_23_c;
wire [27:27] IMMID_27_to_27_c;
wire [10:0] ALUOUTMEM_aptn_ft_c;
wire [3:0] WREX_aptn_ft_0_c;
wire [63:0] WRITEDATAWB_aptn_s_c;
wire [4:0] WRMEM_aptn_ft_c;
wire [4:0] WRWB_aptn_s_c;
wire [1:0] UMR3_SIB_LINK_OUT_c;
wire GND ;
wire VCC ;
wire ufpga_lock_cdo_o ;
wire ufpga_lock_clk_o ;
wire ufpga_lock_ce_o ;
wire umr3_clk ;
wire umr3_reset ;
wire umr2_clk ;
wire hstdm_refclk_100 ;
wire haps_system_memory_interface_enable_in ;
wire haps_system_memory_interface_rd_raw ;
wire haps_system_memory_interface_wr_raw ;
wire hstdm_reset ;
wire hstdm_reset_rx ;
wire hstdm_training_done_net ;
wire hstdm_controller_training_ctrl_rx_out ;
wire hstdm_controller_reset_tx_out ;
wire hstdm_controller_reset_erd_flag_out ;
wire hstdm_controller_infopipe_empty_out ;
wire hstdm_controller_reset_clock_out ;
wire hstdm_simulation_net ;
wire hstdm_clkgeninst_SIMULATION_DISABLE_TRAINING ;
wire hstdm_txclk_1200_bank36_net ;
wire hstdm_txclk_1200_bank36_div2_net ;
wire hstdm_txclk_1200_bank36_div4_net ;
wire hstdm_txclk_1200_bank36_clkoutphy_net ;
wire hstdm_idlyctrlclk_1200_bank36 ;
wire hstdm_plllocked_bank36 ;
wire hstdm_dly_rst_bank36 ;
wire hstdm_bs_rst_bank36 ;
wire hstdm_bsc_rst_bank36 ;
wire hstdm_clkgen_1200_bank36_RIU_CLK ;
wire hstdm_clkgen_1200_bank36_BSC_EN_VTC ;
wire hstdm_txclk_1200_bank69_net ;
wire hstdm_txclk_1200_bank69_div2_net ;
wire hstdm_txclk_1200_bank69_div4_net ;
wire hstdm_txclk_1200_bank69_clkoutphy_net ;
wire hstdm_idlyctrlclk_1200_bank69 ;
wire hstdm_plllocked_bank69 ;
wire hstdm_dly_rst_bank69 ;
wire hstdm_bs_rst_bank69 ;
wire hstdm_bsc_rst_bank69 ;
wire hstdm_clkgen_1200_bank69_RIU_CLK ;
wire hstdm_clkgen_1200_bank69_BSC_EN_VTC ;
wire hstdm_txclk_1200_bank71_net ;
wire hstdm_txclk_1200_bank71_div2_net ;
wire hstdm_txclk_1200_bank71_div4_net ;
wire hstdm_txclk_1200_bank71_clkoutphy_net ;
wire hstdm_idlyctrlclk_1200_bank71 ;
wire hstdm_plllocked_bank71 ;
wire hstdm_dly_rst_bank71 ;
wire hstdm_bs_rst_bank71 ;
wire hstdm_bsc_rst_bank71 ;
wire hstdm_clkgen_1200_bank71_RIU_CLK ;
wire hstdm_clkgen_1200_bank71_BSC_EN_VTC ;
wire hstdm_rxclk_1200_bank69_block8_div4_net ;
wire hstdm_rxclk_1200_bank69_block8_div2_net ;
wire hstdm_rxclk_1200_bank69_block8_fifo_rd_clk_net ;
wire hstdm_rxclk_1200_bank71_block9_div4_net ;
wire hstdm_rxclk_1200_bank71_block9_div2_net ;
wire hstdm_rxclk_1200_bank71_block9_fifo_rd_clk_net ;
wire hstdm_rxclk_1200_bank36_block10_div4_net ;
wire hstdm_rxclk_1200_bank36_block10_div2_net ;
wire hstdm_rxclk_1200_bank36_block10_fifo_rd_clk_net ;
wire hstdm_trainer_8_tdatardy_out ;
wire hstdm_trainer_8_train_pulse_out ;
wire hstdm_training_monitor_8_req_done_out ;
wire hstdm_training_monitor_8_disable_output ;
wire hstdm_training_monitor_8_train_out ;
wire hstdm_training_monitor_8_infopipe_empty_out ;
wire cpm_rcv_HSTDM_4_FB1_CI1_N_17_channel_rdy_out ;
wire cpm_rcv_HSTDM_4_FB1_CI1_P_17_channel_rdy_out ;
wire cpm_rcv_HSTDM_4_FB1_CI1_N_18_channel_rdy_out ;
wire cpm_rcv_HSTDM_4_FB1_CI1_P_18_channel_rdy_out ;
wire hstdm_trainer_9_tdatardy_out ;
wire hstdm_trainer_9_train_pulse_out ;
wire hstdm_training_monitor_9_req_done_out ;
wire hstdm_training_monitor_9_disable_output ;
wire hstdm_training_monitor_9_train_out ;
wire hstdm_training_monitor_9_infopipe_empty_out ;
wire cpm_rcv_HSTDM_4_FB1_DI3_N_8_channel_rdy_out ;
wire cpm_rcv_HSTDM_4_FB1_DI3_P_8_channel_rdy_out ;
wire cpm_rcv_HSTDM_4_FB1_DI3_N_7_channel_rdy_out ;
wire cpm_rcv_HSTDM_4_FB1_DI3_P_7_channel_rdy_out ;
wire hstdm_trainer_10_tdatardy_out ;
wire hstdm_trainer_10_train_pulse_out ;
wire hstdm_training_monitor_10_req_done_out ;
wire hstdm_training_monitor_10_disable_output ;
wire hstdm_training_monitor_10_train_out ;
wire hstdm_training_monitor_10_infopipe_empty_out ;
wire cpm_rcv_HSTDM_4_FB1_C2_C_6_channel_rdy_out ;
wire cpm_rcv_HSTDM_4_FB1_C2_C_1_channel_rdy_out ;
wire cpm_rcv_HSTDM_4_FB1_C2_C_0_channel_rdy_out ;
wire cpm_rcv_HSTDM_4_FB1_C2_D_3_channel_rdy_out ;
wire cpm_rcv_HSTDM_4_FB1_C2_D_2_channel_rdy_out ;
wire pipe_hstdm_training_monitor_8_infopipe_empty_out ;
wire pipe_hstdm_training_monitor_10_infopipe_empty_out ;
wire pipe_hstdm_training_monitor_10_infopipe_empty_out_0 ;
wire hstdm_memory_infopipe_empty_out ;
wire pipe_hstdm_memory_infopipe_empty_out ;
wire pipe_hstdm_memory_infopipe_empty_out_0 ;
wire pipe_hstdm_memory_infopipe_empty_out_1 ;
wire hstdm_memory_req_done_out ;
wire hstdm_system_capim_interface_enable_memory_out ;
wire hstdm_system_capim_interface_enable_ctrl_out ;
wire hstdm_system_capim_interface_mem_rd_out ;
wire hstdm_system_capim_interface_mem_wr_out ;
wire hstdm_system_capim_interface_ctrl_rd_out ;
wire hstdm_system_capim_interface_ctrl_wr_out ;
wire BSC_RDY_1 ;
wire RIU_NIBBLE_SEL_LOWER_1 ;
wire RIU_NIBBLE_SEL_UPPER_1 ;
wire RIU_WR_EN_1 ;
wire BSC_RDY_0 ;
wire RIU_NIBBLE_SEL_LOWER_0 ;
wire RIU_NIBBLE_SEL_UPPER_0 ;
wire RIU_WR_EN_0 ;
wire BSC_RDY ;
wire RIU_NIBBLE_SEL_LOWER ;
wire RIU_NIBBLE_SEL_UPPER ;
wire RIU_WR_EN ;
wire rxclk_1 ;
wire rxclk_0 ;
wire rxclk ;
wire rst_n_c ;
wire MEMWRITEMEM_c ;
wire MEMREADMEM_c ;
wire REGWRITEMEM_c ;
wire MEMREADEX_aptn_ft_c ;
wire AFPGA_LOCK_CLK_I_c ;
wire AFPGA_LOCK_CE_I_c ;
wire REF_RESET_c ;
wire MNGLINK_RX_c ;
wire MEMTOREGWB_c ;
wire REGWRITEWB_0_c ;
wire MEMREADEX_aptn_ft_0_c ;
wire MEMREADMEM_aptn_ft_c ;
wire REGWRITEWB_aptn_s_c ;
wire REGWRITEWB_aptn_s_0_c ;
wire AFPGA_GLNK_OUT_c ;
wire AFPGA_LOCK_CDi_O_c ;
wire DUMMY_PORT_c ;
wire DUMMY_GSR_PORT_c ;
wire MNGLINK_TX_c ;
wire clk_bufg ;
wire clkz ;
wire cpm_r_HSTDM_4_FB1_CI1_N_17z ;
wire cpm_r_HSTDM_4_FB1_CI1_N_18z ;
wire cpm_r_HSTDM_4_FB1_CI1_P_17z ;
wire cpm_r_HSTDM_4_FB1_CI1_P_18z ;
wire pin_F34z ;
wire cpm_r_HSTDM_4_FB1_DI3_N_8z ;
wire cpm_r_HSTDM_4_FB1_DI3_N_7z ;
wire pin_B33z ;
wire cpm_r_HSTDM_4_FB1_DI3_P_8z ;
wire cpm_r_HSTDM_4_FB1_DI3_P_7z ;
wire cpm_r_HSTDM_4_FB1_C2_C_0z ;
wire cpm_r_HSTDM_4_FB1_C2_C_1z ;
wire pin_M48z ;
wire cpm_r_HSTDM_4_FB1_C2_C_6z ;
wire cpm_r_HSTDM_4_FB1_C2_D_2z ;
wire cpm_r_HSTDM_4_FB1_C2_D_3z ;
wire CDO_6 ;
  GND GND_cZ (
	.G(GND)
);
  VCC VCC_cZ (
	.P(VCC)
);
(* haps_ip_type="haps_system_memory" *)  haps_system_memory_32s_28s_32s_haps_system_memoryDini_147s_114s_113s_1s_Z2_FB1_uD haps_system_memory (
	.umr_clk(umr3_clk),
	.umr_reset(umr3_reset),
	.raddr_raw({GND, GND, GND, GND, haps_system_memory_interface_raddr_raw[27:0]}),
	.wr_raw(haps_system_memory_interface_wr_raw),
	.rd_raw(haps_system_memory_interface_rd_raw),
	.enable_in(haps_system_memory_interface_enable_in),
	.data_out(haps_system_memory_data_out[31:0])
);
(* haps_ip_type="hstdm_controller" *)  hstdm_controller_0s_1048576s_3s_4s_12s_48s_32s_2s_FB1_uD hstdm_controller (
	.umr_clk(umr3_clk),
	.umr_reset(umr3_reset),
	.infopipe_clk(umr2_clk),
	.resetn_from_user_in(GND),
	.locked_in(VCC),
	.reset_clock_out(hstdm_controller_reset_clock_out),
	.reset_hstdm_out(hstdm_reset),
	.training_done_out(hstdm_training_done_net),
	.infopipe_empty_in(pipe_hstdm_training_monitor_8_infopipe_empty_out),
	.infopipe_data_out(hstdm_controller_infopipe_data_out[3:0]),
	.infopipe_empty_out(hstdm_controller_infopipe_empty_out),
	.infopipe_data_in({GND, GND, GND, GND}),
	.req_done_in(hstdm_memory_req_done_out),
	.resetn_to_user_in(VCC),
	.flags_in({VCC, hstdm_training_monitor_10_flags_out[6:0]}),
	.flags_out({flags_out_2[7], flags_out[6:0]}),
	.self_test_start_rx_out(hstdm_controller_self_test_start_rx_out[1:0]),
	.reset_erd_flag_out(hstdm_controller_reset_erd_flag_out),
	.reset_tx_out(hstdm_controller_reset_tx_out),
	.training_ctrl_tx_out(hstdm_controller_training_ctrl_tx_out[1:0]),
	.reset_rx_out(hstdm_reset_rx),
	.training_ctrl_rx_out(hstdm_controller_training_ctrl_rx_out),
	.system_capim_data_in({GND, GND, GND, GND, hstdm_system_capim_interface_ctrl_data_out[27:0]}),
	.system_capim_wr_in(hstdm_system_capim_interface_ctrl_wr_out),
	.system_capim_rd_in(hstdm_system_capim_interface_ctrl_rd_out),
	.system_capim_enable_in(hstdm_system_capim_interface_enable_ctrl_out),
	.system_capim_data_out(hstdm_controller_system_capim_data_out[31:0]),
	.SIMULATION(hstdm_simulation_net),
	.SIMULATION_DISABLE_TRAINING(hstdm_clkgeninst_SIMULATION_DISABLE_TRAINING),
	.sim_flags_out(hstdm_controller_sim_flags_out[2:0])
);
(* haps_ip_type="hstdm_simulation" *)  hstdm_simulation_FB1_uD hstdm_clkgeninst (
	.umr_clk(umr3_clk),
	.umr_reset(umr3_reset),
	.sim_flags_in(hstdm_controller_sim_flags_out[2:0]),
	.SIMULATION(hstdm_simulation_net),
	.SIMULATION_DISABLE_TRAINING(hstdm_clkgeninst_SIMULATION_DISABLE_TRAINING)
);
(* haps_ip_type="hstdm_clkgen_local" *)  hstdm_ultrascale_plle3_Z1_FB1_uD hstdm_clkgen_1200_bank36 (
	.clk_in(hstdm_refclk_100),
	.reset_in(hstdm_reset),
	.txclk(hstdm_txclk_1200_bank36_net),
	.txclkdiv2(hstdm_txclk_1200_bank36_div2_net),
	.txclkdiv4(hstdm_txclk_1200_bank36_div4_net),
	.idlyctrlclk(hstdm_idlyctrlclk_1200_bank36),
	.clkoutphy(hstdm_txclk_1200_bank36_clkoutphy_net),
	.locked(hstdm_plllocked_bank36),
	.RST_DLY(hstdm_dly_rst_bank36),
	.BS_RST(hstdm_bs_rst_bank36),
	.BSC_RST(hstdm_bsc_rst_bank36),
	.DLY_RDY({VCC, VCC, GND, GND, VCC, VCC, VCC, VCC}),
	.VTC_RDY({VCC, VCC, GND, GND, VCC, VCC, VCC, VCC}),
	.BSC_EN_VTC(hstdm_clkgen_1200_bank36_BSC_EN_VTC),
	.BSC_RDY(BSC_RDY_1),
	.RIU_CLK(hstdm_clkgen_1200_bank36_RIU_CLK),
	.RIU_NIBBLE_SEL_UPPER(RIU_NIBBLE_SEL_UPPER_1),
	.RIU_NIBBLE_SEL_LOWER(RIU_NIBBLE_SEL_LOWER_1),
	.RIU_WR_EN(RIU_WR_EN_1),
	.RIU_ADDR(RIU_ADDR_1[5:0]),
	.RIU_WR_DATA(RIU_WR_DATA_1[15:0])
);
(* haps_ip_type="hstdm_clkgen_local" *)  hstdm_ultrascale_plle3_Z1_0_FB1_uD hstdm_clkgen_1200_bank69 (
	.clk_in(hstdm_refclk_100),
	.reset_in(hstdm_reset),
	.txclk(hstdm_txclk_1200_bank69_net),
	.txclkdiv2(hstdm_txclk_1200_bank69_div2_net),
	.txclkdiv4(hstdm_txclk_1200_bank69_div4_net),
	.idlyctrlclk(hstdm_idlyctrlclk_1200_bank69),
	.clkoutphy(hstdm_txclk_1200_bank69_clkoutphy_net),
	.locked(hstdm_plllocked_bank69),
	.RST_DLY(hstdm_dly_rst_bank69),
	.BS_RST(hstdm_bs_rst_bank69),
	.BSC_RST(hstdm_bsc_rst_bank69),
	.DLY_RDY({VCC, VCC, GND, VCC, VCC, VCC, VCC, VCC}),
	.VTC_RDY({VCC, VCC, GND, VCC, VCC, VCC, VCC, VCC}),
	.BSC_EN_VTC(hstdm_clkgen_1200_bank69_BSC_EN_VTC),
	.BSC_RDY(BSC_RDY_0),
	.RIU_CLK(hstdm_clkgen_1200_bank69_RIU_CLK),
	.RIU_NIBBLE_SEL_UPPER(RIU_NIBBLE_SEL_UPPER_0),
	.RIU_NIBBLE_SEL_LOWER(RIU_NIBBLE_SEL_LOWER_0),
	.RIU_WR_EN(RIU_WR_EN_0),
	.RIU_ADDR(RIU_ADDR_0[5:0]),
	.RIU_WR_DATA(RIU_WR_DATA_0[15:0])
);
(* haps_ip_type="hstdm_clkgen_local" *)  hstdm_ultrascale_plle3_Z1_1_FB1_uD hstdm_clkgen_1200_bank71 (
	.clk_in(hstdm_refclk_100),
	.reset_in(hstdm_reset),
	.txclk(hstdm_txclk_1200_bank71_net),
	.txclkdiv2(hstdm_txclk_1200_bank71_div2_net),
	.txclkdiv4(hstdm_txclk_1200_bank71_div4_net),
	.idlyctrlclk(hstdm_idlyctrlclk_1200_bank71),
	.clkoutphy(hstdm_txclk_1200_bank71_clkoutphy_net),
	.locked(hstdm_plllocked_bank71),
	.RST_DLY(hstdm_dly_rst_bank71),
	.BS_RST(hstdm_bs_rst_bank71),
	.BSC_RST(hstdm_bsc_rst_bank71),
	.DLY_RDY({VCC, VCC, VCC, VCC, GND, GND, VCC, VCC}),
	.VTC_RDY({VCC, VCC, VCC, VCC, GND, GND, VCC, VCC}),
	.BSC_EN_VTC(hstdm_clkgen_1200_bank71_BSC_EN_VTC),
	.BSC_RDY(BSC_RDY),
	.RIU_CLK(hstdm_clkgen_1200_bank71_RIU_CLK),
	.RIU_NIBBLE_SEL_UPPER(RIU_NIBBLE_SEL_UPPER),
	.RIU_NIBBLE_SEL_LOWER(RIU_NIBBLE_SEL_LOWER),
	.RIU_WR_EN(RIU_WR_EN),
	.RIU_ADDR(RIU_ADDR[5:0]),
	.RIU_WR_DATA(RIU_WR_DATA[15:0])
);
(* haps_ip_type="hstdm_native_bitslice_ctrl" *)  hstdm_ultrascale_bitslice_control_8s_40s_DIV2_48s_0s_16s_0s_0s_32s_ULTRASCALE_PLUS_Z1_FB1_uD hstdm_bitslice_ctrl_bank36 (
	.RX_BIT_CTRL_OUT0(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT0[319:0]),
	.RX_BIT_CTRL_OUT1(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT1[319:0]),
	.RX_BIT_CTRL_OUT2(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT2[319:0]),
	.RX_BIT_CTRL_OUT3(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT3[319:0]),
	.RX_BIT_CTRL_OUT4(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT4[319:0]),
	.RX_BIT_CTRL_OUT5(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT5[319:0]),
	.RX_BIT_CTRL_OUT6(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT6[319:0]),
	.TX_BIT_CTRL_OUT0(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT0[319:0]),
	.TX_BIT_CTRL_OUT1(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT1[319:0]),
	.TX_BIT_CTRL_OUT2(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT2[319:0]),
	.TX_BIT_CTRL_OUT3(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT3[319:0]),
	.TX_BIT_CTRL_OUT4(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT4[319:0]),
	.TX_BIT_CTRL_OUT5(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT5[319:0]),
	.TX_BIT_CTRL_OUT6(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT6[319:0]),
	.RX_BIT_CTRL_IN0({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_C2_C_6_RX_BIT_CTRL_OUT[39:0], hstdm_clkgen_1200_rx_bank36_block10_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN2({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_C2_D_2_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_C2_D_3_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_C2_C_0_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_C2_C_1_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN0({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_C2_C_6_TX_BIT_CTRL_OUT[39:0], hstdm_clkgen_1200_rx_bank36_block10_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN2({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_C2_D_2_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_C2_D_3_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_C2_C_0_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_C2_C_1_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DLY_RDY({DLY_RDY_1[7:6], hstdm_bitslice_ctrl_bank36_DLY_RDY[5:4], DLY_RDY_0[3:2], DLY_RDY_1[1:0]}),
	.VTC_RDY({VTC_RDY_1[7:6], hstdm_bitslice_ctrl_bank36_VTC_RDY[5:4], VTC_RDY_0[3:2], VTC_RDY_1[1:0]}),
	.PLL_CLK(hstdm_txclk_1200_bank36_clkoutphy_net),
	.RST(hstdm_bsc_rst_bank36),
	.EN_VTC(GND),
	.RIU_ADDR({GND, GND, GND, GND, GND, GND}),
	.RIU_CLK(hstdm_clkgen_1200_bank36_RIU_CLK),
	.RIU_NIBBLE_SEL_LOWER(GND),
	.RIU_NIBBLE_SEL_UPPER(GND),
	.RIU_WR_DATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RIU_WR_EN(GND)
);
(* haps_ip_type="hstdm_native_bitslice_ctrl" *)  hstdm_ultrascale_bitslice_control_8s_40s_DIV2_32s_0s_32s_0s_0s_0s_ULTRASCALE_PLUS_Z1_FB1_uD hstdm_bitslice_ctrl_bank69 (
	.RX_BIT_CTRL_OUT0(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT0[319:0]),
	.RX_BIT_CTRL_OUT1(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT1[319:0]),
	.RX_BIT_CTRL_OUT2(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT2[319:0]),
	.RX_BIT_CTRL_OUT3(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT3[319:0]),
	.RX_BIT_CTRL_OUT4(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT4[319:0]),
	.RX_BIT_CTRL_OUT5(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT5[319:0]),
	.RX_BIT_CTRL_OUT6(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT6[319:0]),
	.TX_BIT_CTRL_OUT0(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT0[319:0]),
	.TX_BIT_CTRL_OUT1(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT1[319:0]),
	.TX_BIT_CTRL_OUT2(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT2[319:0]),
	.TX_BIT_CTRL_OUT3(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT3[319:0]),
	.TX_BIT_CTRL_OUT4(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT4[319:0]),
	.TX_BIT_CTRL_OUT5(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT5[319:0]),
	.TX_BIT_CTRL_OUT6(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT6[319:0]),
	.RX_BIT_CTRL_IN0({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, hstdm_clkgen_1200_rx_bank69_block8_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN2({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_CI1_P_18_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_CI1_N_18_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_CI1_P_17_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_CI1_N_17_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN0({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, hstdm_clkgen_1200_rx_bank69_block8_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN2({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_CI1_P_18_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_CI1_N_18_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_CI1_P_17_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_CI1_N_17_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DLY_RDY({DLY_RDY_0[7:6], hstdm_bitslice_ctrl_bank69_DLY_RDY[5], DLY_RDY_0[4], DLY_RDY[3:2], DLY_RDY_0[1:0]}),
	.VTC_RDY({VTC_RDY_0[7:6], hstdm_bitslice_ctrl_bank69_VTC_RDY[5], VTC_RDY_0[4], VTC_RDY[3:2], VTC_RDY_0[1:0]}),
	.PLL_CLK(hstdm_txclk_1200_bank69_clkoutphy_net),
	.RST(hstdm_bsc_rst_bank69),
	.EN_VTC(GND),
	.RIU_ADDR({GND, GND, GND, GND, GND, GND}),
	.RIU_CLK(hstdm_clkgen_1200_bank69_RIU_CLK),
	.RIU_NIBBLE_SEL_LOWER(GND),
	.RIU_NIBBLE_SEL_UPPER(GND),
	.RIU_WR_DATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RIU_WR_EN(GND)
);
(* haps_ip_type="hstdm_native_bitslice_ctrl" *)  hstdm_ultrascale_bitslice_control_8s_40s_DIV2_12s_0s_8s_0s_0s_4s_ULTRASCALE_PLUS_Z1_FB1_uD hstdm_bitslice_ctrl_bank71 (
	.RX_BIT_CTRL_OUT0(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT0[319:0]),
	.RX_BIT_CTRL_OUT1(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT1[319:0]),
	.RX_BIT_CTRL_OUT2(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT2[319:0]),
	.RX_BIT_CTRL_OUT3(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT3[319:0]),
	.RX_BIT_CTRL_OUT4(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT4[319:0]),
	.RX_BIT_CTRL_OUT5(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT5[319:0]),
	.RX_BIT_CTRL_OUT6(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT6[319:0]),
	.TX_BIT_CTRL_OUT0(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT0[319:0]),
	.TX_BIT_CTRL_OUT1(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT1[319:0]),
	.TX_BIT_CTRL_OUT2(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT2[319:0]),
	.TX_BIT_CTRL_OUT3(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT3[319:0]),
	.TX_BIT_CTRL_OUT4(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT4[319:0]),
	.TX_BIT_CTRL_OUT5(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT5[319:0]),
	.TX_BIT_CTRL_OUT6(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT6[319:0]),
	.RX_BIT_CTRL_IN0({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, hstdm_clkgen_1200_rx_bank71_block9_RX_BIT_CTRL_OUT[39:0], cpm_rcv_HSTDM_4_FB1_DI3_P_7_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_DI3_N_7_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN2({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_DI3_P_8_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_DI3_N_8_RX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN0({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, hstdm_clkgen_1200_rx_bank71_block9_TX_BIT_CTRL_OUT[39:0], cpm_rcv_HSTDM_4_FB1_DI3_P_7_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN1({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_DI3_N_7_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN2({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_DI3_P_8_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN3({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, cpm_rcv_HSTDM_4_FB1_DI3_N_8_TX_BIT_CTRL_OUT[39:0], GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN4({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN5({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.TX_BIT_CTRL_IN6({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.DLY_RDY({DLY_RDY[7:4], hstdm_bitslice_ctrl_bank71_DLY_RDY[3:2], DLY_RDY[1:0]}),
	.VTC_RDY({VTC_RDY[7:4], hstdm_bitslice_ctrl_bank71_VTC_RDY[3:2], VTC_RDY[1:0]}),
	.PLL_CLK(hstdm_txclk_1200_bank71_clkoutphy_net),
	.RST(hstdm_bsc_rst_bank71),
	.EN_VTC(GND),
	.RIU_ADDR({GND, GND, GND, GND, GND, GND}),
	.RIU_CLK(hstdm_clkgen_1200_bank71_RIU_CLK),
	.RIU_NIBBLE_SEL_LOWER(GND),
	.RIU_NIBBLE_SEL_UPPER(GND),
	.RIU_WR_DATA({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND}),
	.RIU_WR_EN(GND)
);
(* haps_ip_type="hstdm_clkgen_rx" *)  hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uD hstdm_clkgen_1200_rx_bank69_block8 (
	.rxclk(rxclk_1),
	.rxclkdiv2(hstdm_rxclk_1200_bank69_block8_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank69_block8_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank69_block8_fifo_rd_clk_net),
	.rxclk_io(pin_F34z),
	.reset(hstdm_reset_rx),
	.disable_rxclk(GND),
	.RX_BIT_CTRL_OUT(hstdm_clkgen_1200_rx_bank69_block8_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(hstdm_clkgen_1200_rx_bank69_block8_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT0[239:200]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT0[239:200]),
	.RST_DLY(hstdm_dly_rst_bank69),
	.BS_RST(hstdm_bs_rst_bank69)
);
(* haps_ip_type="hstdm_ibuf_clock" *)  IBUFDS ibufds_pin_F34 (
	.O(pin_F34z),
	.I(pin_F34),
	.IB(pin_E34)
);
defparam ibufds_pin_F34.IOSTANDARD="DIFF_SSTL12_DCI";
(* haps_ip_type="hstdm_clkgen_rx" *)  hstdm_rx_clkgen_4s_1200s_1s_150s_0s_300s_40s_ULTRASCALE_PLUS_0_Z1_FB1_uD hstdm_clkgen_1200_rx_bank71_block9 (
	.rxclk(rxclk_0),
	.rxclkdiv2(hstdm_rxclk_1200_bank71_block9_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank71_block9_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank71_block9_fifo_rd_clk_net),
	.rxclk_io(pin_B33z),
	.reset(hstdm_reset_rx),
	.disable_rxclk(GND),
	.RX_BIT_CTRL_OUT(hstdm_clkgen_1200_rx_bank71_block9_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(hstdm_clkgen_1200_rx_bank71_block9_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT0[159:120]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT0[159:120]),
	.RST_DLY(hstdm_dly_rst_bank71),
	.BS_RST(hstdm_bs_rst_bank71)
);
(* haps_ip_type="hstdm_ibuf_clock" *)  IBUFDS ibufds_pin_B33 (
	.O(pin_B33z),
	.I(pin_B33),
	.IB(pin_B32)
);
defparam ibufds_pin_B33.IOSTANDARD="DIFF_SSTL12_DCI";
(* haps_ip_type="hstdm_clkgen_rx" *)  hstdm_rx_clkgen_4s_1200s_1s_150s_1s_300s_40s_ULTRASCALE_PLUS_0_Z1_0_FB1_uD hstdm_clkgen_1200_rx_bank36_block10 (
	.rxclk(rxclk),
	.rxclkdiv2(hstdm_rxclk_1200_bank36_block10_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank36_block10_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank36_block10_fifo_rd_clk_net),
	.rxclk_io(pin_M48z),
	.reset(hstdm_reset_rx),
	.disable_rxclk(GND),
	.RX_BIT_CTRL_OUT(hstdm_clkgen_1200_rx_bank36_block10_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(hstdm_clkgen_1200_rx_bank36_block10_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT0[199:160]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT0[199:160]),
	.RST_DLY(hstdm_dly_rst_bank36),
	.BS_RST(hstdm_bs_rst_bank36)
);
(* haps_ip_type="hstdm_ibuf_clock" *)  IBUFDS ibufds_pin_M48 (
	.O(pin_M48z),
	.I(pin_M48),
	.IB(pin_M49)
);
defparam ibufds_pin_M48.IOSTANDARD="DIFF_POD12_DCI";
(* haps_ip_type="hstdm_trainer" *)  hstdm_rx_trainer_Z1_FB1_uD hstdm_trainer_8 (
	.rxclkdiv4(hstdm_rxclk_1200_bank69_block8_div4_net),
	.reset_in(hstdm_reset_rx),
	.train_in(hstdm_training_monitor_8_train_out),
	.data_in({cpm_rcv_HSTDM_4_FB1_CI1_P_18_training_data_out[7:0], cpm_rcv_HSTDM_4_FB1_CI1_N_18_training_data_out[7:0], cpm_rcv_HSTDM_4_FB1_CI1_P_17_training_data_out[7:0], cpm_rcv_HSTDM_4_FB1_CI1_N_17_training_data_out[7:0]}),
	.idelay_cnt_in({cpm_rcv_HSTDM_4_FB1_CI1_P_18_idelay_cnt_out[7:0], cpm_rcv_HSTDM_4_FB1_CI1_N_18_idelay_cnt_out[7:0], cpm_rcv_HSTDM_4_FB1_CI1_P_17_idelay_cnt_out[7:0], cpm_rcv_HSTDM_4_FB1_CI1_N_17_idelay_cnt_out[7:0]}),
	.channel_rdy_in({cpm_rcv_HSTDM_4_FB1_CI1_P_18_channel_rdy_out, cpm_rcv_HSTDM_4_FB1_CI1_N_18_channel_rdy_out, cpm_rcv_HSTDM_4_FB1_CI1_P_17_channel_rdy_out, cpm_rcv_HSTDM_4_FB1_CI1_N_17_channel_rdy_out}),
	.channel_word_in({cpm_rcv_HSTDM_4_FB1_CI1_P_18_flags_out[0], cpm_rcv_HSTDM_4_FB1_CI1_N_18_flags_out[0], cpm_rcv_HSTDM_4_FB1_CI1_P_17_flags_out[0], cpm_rcv_HSTDM_4_FB1_CI1_N_17_flags_out[0]}),
	.train_pulse_out(hstdm_trainer_8_train_pulse_out),
	.train_bit_out(hstdm_trainer_8_train_bit_out[3:0]),
	.idelay_reset_out(hstdm_trainer_8_idelay_reset_out[3:0]),
	.idelay_pulse_out(hstdm_trainer_8_idelay_pulse_out[3:0]),
	.bitslip_reset_out(hstdm_trainer_8_bitslip_reset_out[3:0]),
	.bitslip_pulse_out(hstdm_trainer_8_bitslip_pulse_out[3:0]),
	.train_word_out(hstdm_trainer_8_train_word_out[3:0]),
	.idelay_cnt_out(hstdm_trainer_8_idelay_cnt_out[7:0]),
	.flags_out(hstdm_trainer_8_flags_out[2:0]),
	.tdata_out(hstdm_trainer_8_tdata_out[47:0]),
	.tdatardy_out(hstdm_trainer_8_tdatardy_out),
	.req_done_in(hstdm_training_monitor_8_req_done_out),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_training_monitor" *)  hstdm_training_monitor_Z1_FB1_uD hstdm_training_monitor_8 (
	.infopipe_empty_in(hstdm_training_monitor_9_infopipe_empty_out),
	.infopipe_data_out(hstdm_training_monitor_8_infopipe_data_out[3:0]),
	.infopipe_empty_out(hstdm_training_monitor_8_infopipe_empty_out),
	.infopipe_data_in(pipe_hstdm_controller_infopipe_data_out[3:0]),
	.reset_in(hstdm_reset_rx),
	.rxclkdiv4(hstdm_rxclk_1200_bank69_block8_div4_net),
	.infopipe_clk(umr2_clk),
	.training_ctrl_rx_in(hstdm_controller_training_ctrl_rx_out),
	.training_ctrl_tx_in(hstdm_controller_training_ctrl_tx_out[1:0]),
	.training_done_in(hstdm_training_done_net),
	.train_out(hstdm_training_monitor_8_train_out),
	.disable_output(hstdm_training_monitor_8_disable_output),
	.tdata_in(hstdm_trainer_8_tdata_out[47:0]),
	.tdatardy_in(hstdm_trainer_8_tdatardy_out),
	.req_done_out(hstdm_training_monitor_8_req_done_out),
	.bsc_rdy_in(VCC),
	.flags_channels_in({cpm_rcv_HSTDM_4_FB1_CI1_P_18_flags_out[3], cpm_rcv_HSTDM_4_FB1_CI1_N_18_flags_out[3], cpm_rcv_HSTDM_4_FB1_CI1_P_17_flags_out[3], cpm_rcv_HSTDM_4_FB1_CI1_N_17_flags_out[3], cpm_rcv_HSTDM_4_FB1_CI1_P_18_flags_out[2], cpm_rcv_HSTDM_4_FB1_CI1_N_18_flags_out[2], cpm_rcv_HSTDM_4_FB1_CI1_P_17_flags_out[2], cpm_rcv_HSTDM_4_FB1_CI1_N_17_flags_out[2], cpm_rcv_HSTDM_4_FB1_CI1_P_18_flags_out[1], cpm_rcv_HSTDM_4_FB1_CI1_N_18_flags_out[1], cpm_rcv_HSTDM_4_FB1_CI1_P_17_flags_out[1], cpm_rcv_HSTDM_4_FB1_CI1_N_17_flags_out[1], cpm_rcv_HSTDM_4_FB1_CI1_P_18_flags_out[0], cpm_rcv_HSTDM_4_FB1_CI1_N_18_flags_out[0], cpm_rcv_HSTDM_4_FB1_CI1_P_17_flags_out[0], cpm_rcv_HSTDM_4_FB1_CI1_N_17_flags_out[0]}),
	.flags_trainer_in(hstdm_trainer_8_flags_out[2:0]),
	.flags_in({VCC, GND, VCC, VCC, GND, GND, GND, GND}),
	.flags_out({flags_out_1[7], hstdm_training_monitor_8_flags_out[6:0]})
);
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_FB1_uD cpm_rcv_HSTDM_4_FB1_CI1_N_17 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank69_block8_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank69_block8_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank69_block8_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_CI1_N_17z),
	.data_out(RD2MEM[23:20]),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_CI1_N_17_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_CI1_N_17_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_8_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_8_idelay_reset_out[0]),
	.idelay_pulse_in(hstdm_trainer_8_idelay_pulse_out[0]),
	.bitslip_reset_in(hstdm_trainer_8_bitslip_reset_out[0]),
	.bitslip_pulse_in(hstdm_trainer_8_bitslip_pulse_out[0]),
	.train_word_in(hstdm_trainer_8_train_word_out[0]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_CI1_N_17_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_8_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_CI1_N_17_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_8_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_CI1_N_17_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_CI1_N_17_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT5[239:200]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT5[239:200]),
	.RST_DLY(hstdm_dly_rst_bank69),
	.BS_RST(hstdm_bs_rst_bank69),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_CI1_N_17 (
	.O(cpm_r_HSTDM_4_FB1_CI1_N_17z),
	.I(cpm_r_HSTDM_4_FB1_CI1_N_17)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_CI1_N_17.IOSTANDARD="SSTL12_DCI";
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_0_FB1_uD cpm_rcv_HSTDM_4_FB1_CI1_P_17 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank69_block8_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank69_block8_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank69_block8_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_CI1_P_17z),
	.data_out({RD2MEM[29:28], RD2MEM[26], RD2MEM[24]}),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_CI1_P_17_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_CI1_P_17_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_8_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_8_idelay_reset_out[1]),
	.idelay_pulse_in(hstdm_trainer_8_idelay_pulse_out[1]),
	.bitslip_reset_in(hstdm_trainer_8_bitslip_reset_out[1]),
	.bitslip_pulse_in(hstdm_trainer_8_bitslip_pulse_out[1]),
	.train_word_in(hstdm_trainer_8_train_word_out[1]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_CI1_P_17_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_8_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_CI1_P_17_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_8_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_CI1_P_17_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_CI1_P_17_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT4[239:200]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT4[239:200]),
	.RST_DLY(hstdm_dly_rst_bank69),
	.BS_RST(hstdm_bs_rst_bank69),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_CI1_P_17 (
	.O(cpm_r_HSTDM_4_FB1_CI1_P_17z),
	.I(cpm_r_HSTDM_4_FB1_CI1_P_17)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_CI1_P_17.IOSTANDARD="SSTL12_DCI";
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_1_FB1_uD cpm_rcv_HSTDM_4_FB1_CI1_N_18 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank69_block8_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank69_block8_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank69_block8_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_CI1_N_18z),
	.data_out(RD2MEM[33:30]),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_CI1_N_18_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_CI1_N_18_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_8_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_8_idelay_reset_out[2]),
	.idelay_pulse_in(hstdm_trainer_8_idelay_pulse_out[2]),
	.bitslip_reset_in(hstdm_trainer_8_bitslip_reset_out[2]),
	.bitslip_pulse_in(hstdm_trainer_8_bitslip_pulse_out[2]),
	.train_word_in(hstdm_trainer_8_train_word_out[2]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_CI1_N_18_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_8_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_CI1_N_18_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_8_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_CI1_N_18_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_CI1_N_18_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT3[239:200]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT3[239:200]),
	.RST_DLY(hstdm_dly_rst_bank69),
	.BS_RST(hstdm_bs_rst_bank69),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_CI1_N_18 (
	.O(cpm_r_HSTDM_4_FB1_CI1_N_18z),
	.I(cpm_r_HSTDM_4_FB1_CI1_N_18)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_CI1_N_18.IOSTANDARD="SSTL12_DCI";
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_2_FB1_uD cpm_rcv_HSTDM_4_FB1_CI1_P_18 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank69_block8_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank69_block8_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank69_block8_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_CI1_P_18z),
	.data_out({RD2MEM[38:36], RD2MEM[34]}),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_CI1_P_18_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_CI1_P_18_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_8_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_8_idelay_reset_out[3]),
	.idelay_pulse_in(hstdm_trainer_8_idelay_pulse_out[3]),
	.bitslip_reset_in(hstdm_trainer_8_bitslip_reset_out[3]),
	.bitslip_pulse_in(hstdm_trainer_8_bitslip_pulse_out[3]),
	.train_word_in(hstdm_trainer_8_train_word_out[3]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_CI1_P_18_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_8_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_CI1_P_18_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_8_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_CI1_P_18_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_CI1_P_18_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank69_RX_BIT_CTRL_OUT2[239:200]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank69_TX_BIT_CTRL_OUT2[239:200]),
	.RST_DLY(hstdm_dly_rst_bank69),
	.BS_RST(hstdm_bs_rst_bank69),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_CI1_P_18 (
	.O(cpm_r_HSTDM_4_FB1_CI1_P_18z),
	.I(cpm_r_HSTDM_4_FB1_CI1_P_18)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_CI1_P_18.IOSTANDARD="SSTL12_DCI";
(* haps_ip_type="hstdm_trainer" *)  hstdm_rx_trainer_Z1_0_FB1_uD hstdm_trainer_9 (
	.rxclkdiv4(hstdm_rxclk_1200_bank71_block9_div4_net),
	.reset_in(hstdm_reset_rx),
	.train_in(hstdm_training_monitor_9_train_out),
	.data_in({cpm_rcv_HSTDM_4_FB1_DI3_P_7_training_data_out[7:0], cpm_rcv_HSTDM_4_FB1_DI3_N_7_training_data_out[7:0], cpm_rcv_HSTDM_4_FB1_DI3_P_8_training_data_out[7:0], cpm_rcv_HSTDM_4_FB1_DI3_N_8_training_data_out[7:0]}),
	.idelay_cnt_in({cpm_rcv_HSTDM_4_FB1_DI3_P_7_idelay_cnt_out[7:0], cpm_rcv_HSTDM_4_FB1_DI3_N_7_idelay_cnt_out[7:0], cpm_rcv_HSTDM_4_FB1_DI3_P_8_idelay_cnt_out[7:0], cpm_rcv_HSTDM_4_FB1_DI3_N_8_idelay_cnt_out[7:0]}),
	.channel_rdy_in({cpm_rcv_HSTDM_4_FB1_DI3_P_7_channel_rdy_out, cpm_rcv_HSTDM_4_FB1_DI3_N_7_channel_rdy_out, cpm_rcv_HSTDM_4_FB1_DI3_P_8_channel_rdy_out, cpm_rcv_HSTDM_4_FB1_DI3_N_8_channel_rdy_out}),
	.channel_word_in({cpm_rcv_HSTDM_4_FB1_DI3_P_7_flags_out[0], cpm_rcv_HSTDM_4_FB1_DI3_N_7_flags_out[0], cpm_rcv_HSTDM_4_FB1_DI3_P_8_flags_out[0], cpm_rcv_HSTDM_4_FB1_DI3_N_8_flags_out[0]}),
	.train_pulse_out(hstdm_trainer_9_train_pulse_out),
	.train_bit_out(hstdm_trainer_9_train_bit_out[3:0]),
	.idelay_reset_out(hstdm_trainer_9_idelay_reset_out[3:0]),
	.idelay_pulse_out(hstdm_trainer_9_idelay_pulse_out[3:0]),
	.bitslip_reset_out(hstdm_trainer_9_bitslip_reset_out[3:0]),
	.bitslip_pulse_out(hstdm_trainer_9_bitslip_pulse_out[3:0]),
	.train_word_out(hstdm_trainer_9_train_word_out[3:0]),
	.idelay_cnt_out(hstdm_trainer_9_idelay_cnt_out[7:0]),
	.flags_out(hstdm_trainer_9_flags_out[2:0]),
	.tdata_out(hstdm_trainer_9_tdata_out[47:0]),
	.tdatardy_out(hstdm_trainer_9_tdatardy_out),
	.req_done_in(hstdm_training_monitor_9_req_done_out),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_training_monitor" *)  hstdm_training_monitor_Z1_0_FB1_uD hstdm_training_monitor_9 (
	.infopipe_empty_in(pipe_hstdm_training_monitor_10_infopipe_empty_out_0),
	.infopipe_data_out(hstdm_training_monitor_9_infopipe_data_out[3:0]),
	.infopipe_empty_out(hstdm_training_monitor_9_infopipe_empty_out),
	.infopipe_data_in(hstdm_training_monitor_8_infopipe_data_out[3:0]),
	.reset_in(hstdm_reset_rx),
	.rxclkdiv4(hstdm_rxclk_1200_bank71_block9_div4_net),
	.infopipe_clk(umr2_clk),
	.training_ctrl_rx_in(hstdm_controller_training_ctrl_rx_out),
	.training_ctrl_tx_in(hstdm_controller_training_ctrl_tx_out[1:0]),
	.training_done_in(hstdm_training_done_net),
	.train_out(hstdm_training_monitor_9_train_out),
	.disable_output(hstdm_training_monitor_9_disable_output),
	.tdata_in(hstdm_trainer_9_tdata_out[47:0]),
	.tdatardy_in(hstdm_trainer_9_tdatardy_out),
	.req_done_out(hstdm_training_monitor_9_req_done_out),
	.bsc_rdy_in(VCC),
	.flags_channels_in({cpm_rcv_HSTDM_4_FB1_DI3_P_7_flags_out[3], cpm_rcv_HSTDM_4_FB1_DI3_N_7_flags_out[3], cpm_rcv_HSTDM_4_FB1_DI3_P_8_flags_out[3], cpm_rcv_HSTDM_4_FB1_DI3_N_8_flags_out[3], cpm_rcv_HSTDM_4_FB1_DI3_P_7_flags_out[2], cpm_rcv_HSTDM_4_FB1_DI3_N_7_flags_out[2], cpm_rcv_HSTDM_4_FB1_DI3_P_8_flags_out[2], cpm_rcv_HSTDM_4_FB1_DI3_N_8_flags_out[2], cpm_rcv_HSTDM_4_FB1_DI3_P_7_flags_out[1], cpm_rcv_HSTDM_4_FB1_DI3_N_7_flags_out[1], cpm_rcv_HSTDM_4_FB1_DI3_P_8_flags_out[1], cpm_rcv_HSTDM_4_FB1_DI3_N_8_flags_out[1], cpm_rcv_HSTDM_4_FB1_DI3_P_7_flags_out[0], cpm_rcv_HSTDM_4_FB1_DI3_N_7_flags_out[0], cpm_rcv_HSTDM_4_FB1_DI3_P_8_flags_out[0], cpm_rcv_HSTDM_4_FB1_DI3_N_8_flags_out[0]}),
	.flags_trainer_in(hstdm_trainer_9_flags_out[2:0]),
	.flags_in({VCC, hstdm_training_monitor_8_flags_out[6:0]}),
	.flags_out({flags_out_0[7], hstdm_training_monitor_9_flags_out[6:0]})
);
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_3_FB1_uD cpm_rcv_HSTDM_4_FB1_DI3_N_8 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank71_block9_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank71_block9_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank71_block9_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_DI3_N_8z),
	.data_out({RD2MEM[4], RD2MEM[2:0]}),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_DI3_N_8_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_DI3_N_8_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_9_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_9_idelay_reset_out[0]),
	.idelay_pulse_in(hstdm_trainer_9_idelay_pulse_out[0]),
	.bitslip_reset_in(hstdm_trainer_9_bitslip_reset_out[0]),
	.bitslip_pulse_in(hstdm_trainer_9_bitslip_pulse_out[0]),
	.train_word_in(hstdm_trainer_9_train_word_out[0]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_DI3_N_8_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_9_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_DI3_N_8_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_9_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_DI3_N_8_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_DI3_N_8_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT3[119:80]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT3[119:80]),
	.RST_DLY(hstdm_dly_rst_bank71),
	.BS_RST(hstdm_bs_rst_bank71),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_DI3_N_8 (
	.O(cpm_r_HSTDM_4_FB1_DI3_N_8z),
	.I(cpm_r_HSTDM_4_FB1_DI3_N_8)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_DI3_N_8.IOSTANDARD="SSTL12_DCI";
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_4_FB1_uD cpm_rcv_HSTDM_4_FB1_DI3_P_8 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank71_block9_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank71_block9_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank71_block9_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_DI3_P_8z),
	.data_out(RD2MEM[9:6]),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_DI3_P_8_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_DI3_P_8_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_9_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_9_idelay_reset_out[1]),
	.idelay_pulse_in(hstdm_trainer_9_idelay_pulse_out[1]),
	.bitslip_reset_in(hstdm_trainer_9_bitslip_reset_out[1]),
	.bitslip_pulse_in(hstdm_trainer_9_bitslip_pulse_out[1]),
	.train_word_in(hstdm_trainer_9_train_word_out[1]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_DI3_P_8_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_9_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_DI3_P_8_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_9_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_DI3_P_8_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_DI3_P_8_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT2[119:80]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT2[119:80]),
	.RST_DLY(hstdm_dly_rst_bank71),
	.BS_RST(hstdm_bs_rst_bank71),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_DI3_P_8 (
	.O(cpm_r_HSTDM_4_FB1_DI3_P_8z),
	.I(cpm_r_HSTDM_4_FB1_DI3_P_8)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_DI3_P_8.IOSTANDARD="SSTL12_DCI";
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_5_FB1_uD cpm_rcv_HSTDM_4_FB1_DI3_N_7 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank71_block9_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank71_block9_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank71_block9_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_DI3_N_7z),
	.data_out({RD2MEM[14:13], RD2MEM[11:10]}),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_DI3_N_7_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_DI3_N_7_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_9_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_9_idelay_reset_out[2]),
	.idelay_pulse_in(hstdm_trainer_9_idelay_pulse_out[2]),
	.bitslip_reset_in(hstdm_trainer_9_bitslip_reset_out[2]),
	.bitslip_pulse_in(hstdm_trainer_9_bitslip_pulse_out[2]),
	.train_word_in(hstdm_trainer_9_train_word_out[2]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_DI3_N_7_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_9_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_DI3_N_7_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_9_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_DI3_N_7_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_DI3_N_7_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT1[119:80]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT1[119:80]),
	.RST_DLY(hstdm_dly_rst_bank71),
	.BS_RST(hstdm_bs_rst_bank71),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_DI3_N_7 (
	.O(cpm_r_HSTDM_4_FB1_DI3_N_7z),
	.I(cpm_r_HSTDM_4_FB1_DI3_N_7)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_DI3_N_7.IOSTANDARD="SSTL12_DCI";
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_6_FB1_uD cpm_rcv_HSTDM_4_FB1_DI3_P_7 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank71_block9_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank71_block9_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank71_block9_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_DI3_P_7z),
	.data_out(RD2MEM[19:16]),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_DI3_P_7_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_DI3_P_7_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_9_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_9_idelay_reset_out[3]),
	.idelay_pulse_in(hstdm_trainer_9_idelay_pulse_out[3]),
	.bitslip_reset_in(hstdm_trainer_9_bitslip_reset_out[3]),
	.bitslip_pulse_in(hstdm_trainer_9_bitslip_pulse_out[3]),
	.train_word_in(hstdm_trainer_9_train_word_out[3]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_DI3_P_7_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_9_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_DI3_P_7_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_9_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_DI3_P_7_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_DI3_P_7_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank71_RX_BIT_CTRL_OUT0[119:80]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank71_TX_BIT_CTRL_OUT0[119:80]),
	.RST_DLY(hstdm_dly_rst_bank71),
	.BS_RST(hstdm_bs_rst_bank71),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_DI3_P_7 (
	.O(cpm_r_HSTDM_4_FB1_DI3_P_7z),
	.I(cpm_r_HSTDM_4_FB1_DI3_P_7)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_DI3_P_7.IOSTANDARD="SSTL12_DCI";
(* haps_ip_type="hstdm_trainer" *)  hstdm_rx_trainer_Z1_1_FB1_uD hstdm_trainer_10 (
	.rxclkdiv4(hstdm_rxclk_1200_bank36_block10_div4_net),
	.reset_in(hstdm_reset_rx),
	.train_in(hstdm_training_monitor_10_train_out),
	.data_in({cpm_rcv_HSTDM_4_FB1_C2_D_2_training_data_out[7:0], cpm_rcv_HSTDM_4_FB1_C2_D_3_training_data_out[7:0], cpm_rcv_HSTDM_4_FB1_C2_C_0_training_data_out[7:0], cpm_rcv_HSTDM_4_FB1_C2_C_1_training_data_out[7:0], cpm_rcv_HSTDM_4_FB1_C2_C_6_training_data_out[7:0]}),
	.idelay_cnt_in({cpm_rcv_HSTDM_4_FB1_C2_D_2_idelay_cnt_out[7:0], cpm_rcv_HSTDM_4_FB1_C2_D_3_idelay_cnt_out[7:0], cpm_rcv_HSTDM_4_FB1_C2_C_0_idelay_cnt_out[7:0], cpm_rcv_HSTDM_4_FB1_C2_C_1_idelay_cnt_out[7:0], cpm_rcv_HSTDM_4_FB1_C2_C_6_idelay_cnt_out[7:0]}),
	.channel_rdy_in({cpm_rcv_HSTDM_4_FB1_C2_D_2_channel_rdy_out, cpm_rcv_HSTDM_4_FB1_C2_D_3_channel_rdy_out, cpm_rcv_HSTDM_4_FB1_C2_C_0_channel_rdy_out, cpm_rcv_HSTDM_4_FB1_C2_C_1_channel_rdy_out, cpm_rcv_HSTDM_4_FB1_C2_C_6_channel_rdy_out}),
	.channel_word_in({cpm_rcv_HSTDM_4_FB1_C2_D_2_flags_out[0], cpm_rcv_HSTDM_4_FB1_C2_D_3_flags_out[0], cpm_rcv_HSTDM_4_FB1_C2_C_0_flags_out[0], cpm_rcv_HSTDM_4_FB1_C2_C_1_flags_out[0], cpm_rcv_HSTDM_4_FB1_C2_C_6_flags_out[0]}),
	.train_pulse_out(hstdm_trainer_10_train_pulse_out),
	.train_bit_out(hstdm_trainer_10_train_bit_out[4:0]),
	.idelay_reset_out(hstdm_trainer_10_idelay_reset_out[4:0]),
	.idelay_pulse_out(hstdm_trainer_10_idelay_pulse_out[4:0]),
	.bitslip_reset_out(hstdm_trainer_10_bitslip_reset_out[4:0]),
	.bitslip_pulse_out(hstdm_trainer_10_bitslip_pulse_out[4:0]),
	.train_word_out(hstdm_trainer_10_train_word_out[4:0]),
	.idelay_cnt_out(hstdm_trainer_10_idelay_cnt_out[7:0]),
	.flags_out(hstdm_trainer_10_flags_out[2:0]),
	.tdata_out(hstdm_trainer_10_tdata_out[47:0]),
	.tdatardy_out(hstdm_trainer_10_tdatardy_out),
	.req_done_in(hstdm_training_monitor_10_req_done_out),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_training_monitor" *)  hstdm_training_monitor_Z1_1_FB1_uD hstdm_training_monitor_10 (
	.infopipe_empty_in(pipe_hstdm_memory_infopipe_empty_out_1),
	.infopipe_data_out(hstdm_training_monitor_10_infopipe_data_out[3:0]),
	.infopipe_empty_out(hstdm_training_monitor_10_infopipe_empty_out),
	.infopipe_data_in(pipe_hstdm_training_monitor_9_infopipe_data_out_0[3:0]),
	.reset_in(hstdm_reset_rx),
	.rxclkdiv4(hstdm_rxclk_1200_bank36_block10_div4_net),
	.infopipe_clk(umr2_clk),
	.training_ctrl_rx_in(hstdm_controller_training_ctrl_rx_out),
	.training_ctrl_tx_in(hstdm_controller_training_ctrl_tx_out[1:0]),
	.training_done_in(hstdm_training_done_net),
	.train_out(hstdm_training_monitor_10_train_out),
	.disable_output(hstdm_training_monitor_10_disable_output),
	.tdata_in(hstdm_trainer_10_tdata_out[47:0]),
	.tdatardy_in(hstdm_trainer_10_tdatardy_out),
	.req_done_out(hstdm_training_monitor_10_req_done_out),
	.bsc_rdy_in(VCC),
	.flags_channels_in({cpm_rcv_HSTDM_4_FB1_C2_D_2_flags_out[3], cpm_rcv_HSTDM_4_FB1_C2_D_3_flags_out[3], cpm_rcv_HSTDM_4_FB1_C2_C_0_flags_out[3], cpm_rcv_HSTDM_4_FB1_C2_C_1_flags_out[3], cpm_rcv_HSTDM_4_FB1_C2_C_6_flags_out[3], cpm_rcv_HSTDM_4_FB1_C2_D_2_flags_out[2], cpm_rcv_HSTDM_4_FB1_C2_D_3_flags_out[2], cpm_rcv_HSTDM_4_FB1_C2_C_0_flags_out[2], cpm_rcv_HSTDM_4_FB1_C2_C_1_flags_out[2], cpm_rcv_HSTDM_4_FB1_C2_C_6_flags_out[2], cpm_rcv_HSTDM_4_FB1_C2_D_2_flags_out[1], cpm_rcv_HSTDM_4_FB1_C2_D_3_flags_out[1], cpm_rcv_HSTDM_4_FB1_C2_C_0_flags_out[1], cpm_rcv_HSTDM_4_FB1_C2_C_1_flags_out[1], cpm_rcv_HSTDM_4_FB1_C2_C_6_flags_out[1], cpm_rcv_HSTDM_4_FB1_C2_D_2_flags_out[0], cpm_rcv_HSTDM_4_FB1_C2_D_3_flags_out[0], cpm_rcv_HSTDM_4_FB1_C2_C_0_flags_out[0], cpm_rcv_HSTDM_4_FB1_C2_C_1_flags_out[0], cpm_rcv_HSTDM_4_FB1_C2_C_6_flags_out[0]}),
	.flags_trainer_in(hstdm_trainer_10_flags_out[2:0]),
	.flags_in({VCC, hstdm_training_monitor_9_flags_out[6:0]}),
	.flags_out({flags_out[7], hstdm_training_monitor_10_flags_out[6:0]})
);
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_7_FB1_uD cpm_rcv_HSTDM_4_FB1_C2_C_6 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank36_block10_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank36_block10_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank36_block10_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_C2_C_6z),
	.data_out({RD2MEM[43:41], RD2MEM[39]}),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_C2_C_6_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_C2_C_6_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_10_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_10_idelay_reset_out[0]),
	.idelay_pulse_in(hstdm_trainer_10_idelay_pulse_out[0]),
	.bitslip_reset_in(hstdm_trainer_10_bitslip_reset_out[0]),
	.bitslip_pulse_in(hstdm_trainer_10_bitslip_pulse_out[0]),
	.train_word_in(hstdm_trainer_10_train_word_out[0]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_C2_C_6_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_10_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_C2_C_6_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_10_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_C2_C_6_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_C2_C_6_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT0[239:200]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT0[239:200]),
	.RST_DLY(hstdm_dly_rst_bank36),
	.BS_RST(hstdm_bs_rst_bank36),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_C2_C_6 (
	.O(cpm_r_HSTDM_4_FB1_C2_C_6z),
	.I(cpm_r_HSTDM_4_FB1_C2_C_6)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_C2_C_6.IOSTANDARD="POD12_DCI";
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_8_FB1_uD cpm_rcv_HSTDM_4_FB1_C2_C_1 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank36_block10_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank36_block10_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank36_block10_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_C2_C_1z),
	.data_out({RD2MEM[48], RD2MEM[46:44]}),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_C2_C_1_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_C2_C_1_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_10_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_10_idelay_reset_out[1]),
	.idelay_pulse_in(hstdm_trainer_10_idelay_pulse_out[1]),
	.bitslip_reset_in(hstdm_trainer_10_bitslip_reset_out[1]),
	.bitslip_pulse_in(hstdm_trainer_10_bitslip_pulse_out[1]),
	.train_word_in(hstdm_trainer_10_train_word_out[1]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_C2_C_1_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_10_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_C2_C_1_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_10_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_C2_C_1_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_C2_C_1_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT5[199:160]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT5[199:160]),
	.RST_DLY(hstdm_dly_rst_bank36),
	.BS_RST(hstdm_bs_rst_bank36),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_C2_C_1 (
	.O(cpm_r_HSTDM_4_FB1_C2_C_1z),
	.I(cpm_r_HSTDM_4_FB1_C2_C_1)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_C2_C_1.IOSTANDARD="POD12_DCI";
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_9_FB1_uD cpm_rcv_HSTDM_4_FB1_C2_C_0 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank36_block10_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank36_block10_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank36_block10_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_C2_C_0z),
	.data_out(RD2MEM[53:50]),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_C2_C_0_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_C2_C_0_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_10_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_10_idelay_reset_out[2]),
	.idelay_pulse_in(hstdm_trainer_10_idelay_pulse_out[2]),
	.bitslip_reset_in(hstdm_trainer_10_bitslip_reset_out[2]),
	.bitslip_pulse_in(hstdm_trainer_10_bitslip_pulse_out[2]),
	.train_word_in(hstdm_trainer_10_train_word_out[2]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_C2_C_0_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_10_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_C2_C_0_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_10_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_C2_C_0_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_C2_C_0_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT4[199:160]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT4[199:160]),
	.RST_DLY(hstdm_dly_rst_bank36),
	.BS_RST(hstdm_bs_rst_bank36),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_C2_C_0 (
	.O(cpm_r_HSTDM_4_FB1_C2_C_0z),
	.I(cpm_r_HSTDM_4_FB1_C2_C_0)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_C2_C_0.IOSTANDARD="POD12_DCI";
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_10_FB1_uD cpm_rcv_HSTDM_4_FB1_C2_D_3 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank36_block10_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank36_block10_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank36_block10_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_C2_D_3z),
	.data_out(RD2MEM[57:54]),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_C2_D_3_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_C2_D_3_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_10_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_10_idelay_reset_out[3]),
	.idelay_pulse_in(hstdm_trainer_10_idelay_pulse_out[3]),
	.bitslip_reset_in(hstdm_trainer_10_bitslip_reset_out[3]),
	.bitslip_pulse_in(hstdm_trainer_10_bitslip_pulse_out[3]),
	.train_word_in(hstdm_trainer_10_train_word_out[3]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_C2_D_3_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_10_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_C2_D_3_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_10_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_C2_D_3_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_C2_D_3_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT3[199:160]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT3[199:160]),
	.RST_DLY(hstdm_dly_rst_bank36),
	.BS_RST(hstdm_bs_rst_bank36),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_C2_D_3 (
	.O(cpm_r_HSTDM_4_FB1_C2_D_3z),
	.I(cpm_r_HSTDM_4_FB1_C2_D_3)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_C2_D_3.IOSTANDARD="POD12_DCI";
(* n_hstdm_low_latency=1 , haps_ip_type="hstdm_rx" *)  hstdm_rx_Z3_11_FB1_uD cpm_rcv_HSTDM_4_FB1_C2_D_2 (
	.rxclk(GND),
	.rxclkdiv2(hstdm_rxclk_1200_bank36_block10_div2_net),
	.rxclkdiv4(hstdm_rxclk_1200_bank36_block10_div4_net),
	.fifo_rd_clk(hstdm_rxclk_1200_bank36_block10_fifo_rd_clk_net),
	.cpm_data(cpm_r_HSTDM_4_FB1_C2_D_2z),
	.data_out({RD2MEM[62:61], RD2MEM[59:58]}),
	.training_data_out(cpm_rcv_HSTDM_4_FB1_C2_D_2_training_data_out[7:0]),
	.flags_out(cpm_rcv_HSTDM_4_FB1_C2_D_2_flags_out[3:0]),
	.train_pulse_in(hstdm_trainer_10_train_pulse_out),
	.train_bit_in(GND),
	.idelay_reset_in(hstdm_trainer_10_idelay_reset_out[4]),
	.idelay_pulse_in(hstdm_trainer_10_idelay_pulse_out[4]),
	.bitslip_reset_in(hstdm_trainer_10_bitslip_reset_out[4]),
	.bitslip_pulse_in(hstdm_trainer_10_bitslip_pulse_out[4]),
	.train_word_in(hstdm_trainer_10_train_word_out[4]),
	.channel_rdy_out(cpm_rcv_HSTDM_4_FB1_C2_D_2_channel_rdy_out),
	.idelay_cnt_in(hstdm_trainer_10_idelay_cnt_out[7:0]),
	.idelay_cnt_out(cpm_rcv_HSTDM_4_FB1_C2_D_2_idelay_cnt_out[7:0]),
	.self_test_start_rx({GND, hstdm_controller_self_test_start_rx_out[0]}),
	.reset_erd_flag_in(GND),
	.disable_output(hstdm_training_monitor_10_disable_output),
	.RX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_C2_D_2_RX_BIT_CTRL_OUT[39:0]),
	.TX_BIT_CTRL_OUT(cpm_rcv_HSTDM_4_FB1_C2_D_2_TX_BIT_CTRL_OUT[39:0]),
	.RX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_RX_BIT_CTRL_OUT2[199:160]),
	.TX_BIT_CTRL_IN(hstdm_bitslice_ctrl_bank36_TX_BIT_CTRL_OUT2[199:160]),
	.RST_DLY(hstdm_dly_rst_bank36),
	.BS_RST(hstdm_bs_rst_bank36),
	.SIMULATION(hstdm_simulation_net)
);
(* haps_ip_type="hstdm_ibuf_data" *)  IBUF ibuf_cpm_r_HSTDM_4_FB1_C2_D_2 (
	.O(cpm_r_HSTDM_4_FB1_C2_D_2z),
	.I(cpm_r_HSTDM_4_FB1_C2_D_2)
);
defparam ibuf_cpm_r_HSTDM_4_FB1_C2_D_2.IOSTANDARD="POD12_DCI";
(* haps_ip_type="hstdm_memory" *)  hstdm_memory_Z1_FB1_uD hstdm_memory (
	.umr_clk(umr3_clk),
	.umr_reset(umr3_reset),
	.hstdm_reset_in(hstdm_reset),
	.infopipe_clk(umr2_clk),
	.infopipe_empty_out(hstdm_memory_infopipe_empty_out),
	.infopipe_data_in(pipe_hstdm_training_monitor_10_infopipe_data_out_1[3:0]),
	.req_done_out(hstdm_memory_req_done_out),
	.system_capim_data_in({GND, GND, GND, GND, hstdm_system_capim_interface_mem_data_out[27:0]}),
	.system_capim_wr_in(hstdm_system_capim_interface_mem_wr_out),
	.system_capim_rd_in(hstdm_system_capim_interface_mem_rd_out),
	.system_capim_enable_in(hstdm_system_capim_interface_enable_memory_out),
	.system_capim_data_out(hstdm_memory_system_capim_data_out[31:0]),
	.SIMULATION(GND)
);
  IBUF rst_n_ibuf (
	.O(rst_n_c),
	.I(rst_n)
);
defparam rst_n_ibuf.IOSTANDARD="POD12_DCI";
  IBUF \ALUOUTMEM_ibuf[0]  (
	.O(ALUOUTMEM_c[0]),
	.I(ALUOUTMEM[0])
);
defparam \ALUOUTMEM_ibuf[0] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[1]  (
	.O(ALUOUTMEM_c[1]),
	.I(ALUOUTMEM[1])
);
defparam \ALUOUTMEM_ibuf[1] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[2]  (
	.O(ALUOUTMEM_c[2]),
	.I(ALUOUTMEM[2])
);
defparam \ALUOUTMEM_ibuf[2] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[3]  (
	.O(ALUOUTMEM_c[3]),
	.I(ALUOUTMEM[3])
);
defparam \ALUOUTMEM_ibuf[3] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[4]  (
	.O(ALUOUTMEM_c[4]),
	.I(ALUOUTMEM[4])
);
defparam \ALUOUTMEM_ibuf[4] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[5]  (
	.O(ALUOUTMEM_c[5]),
	.I(ALUOUTMEM[5])
);
defparam \ALUOUTMEM_ibuf[5] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[6]  (
	.O(ALUOUTMEM_c[6]),
	.I(ALUOUTMEM[6])
);
defparam \ALUOUTMEM_ibuf[6] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[7]  (
	.O(ALUOUTMEM_c[7]),
	.I(ALUOUTMEM[7])
);
defparam \ALUOUTMEM_ibuf[7] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[8]  (
	.O(ALUOUTMEM_c[8]),
	.I(ALUOUTMEM[8])
);
defparam \ALUOUTMEM_ibuf[8] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[9]  (
	.O(ALUOUTMEM_c[9]),
	.I(ALUOUTMEM[9])
);
defparam \ALUOUTMEM_ibuf[9] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[10]  (
	.O(ALUOUTMEM_c[10]),
	.I(ALUOUTMEM[10])
);
defparam \ALUOUTMEM_ibuf[10] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[11]  (
	.O(ALUOUTMEM_c[11]),
	.I(ALUOUTMEM[11])
);
defparam \ALUOUTMEM_ibuf[11] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[12]  (
	.O(ALUOUTMEM_c[12]),
	.I(ALUOUTMEM[12])
);
defparam \ALUOUTMEM_ibuf[12] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[13]  (
	.O(ALUOUTMEM_c[13]),
	.I(ALUOUTMEM[13])
);
defparam \ALUOUTMEM_ibuf[13] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[14]  (
	.O(ALUOUTMEM_c[14]),
	.I(ALUOUTMEM[14])
);
defparam \ALUOUTMEM_ibuf[14] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[15]  (
	.O(ALUOUTMEM_c[15]),
	.I(ALUOUTMEM[15])
);
defparam \ALUOUTMEM_ibuf[15] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[16]  (
	.O(ALUOUTMEM_c[16]),
	.I(ALUOUTMEM[16])
);
defparam \ALUOUTMEM_ibuf[16] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[17]  (
	.O(ALUOUTMEM_c[17]),
	.I(ALUOUTMEM[17])
);
defparam \ALUOUTMEM_ibuf[17] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[18]  (
	.O(ALUOUTMEM_c[18]),
	.I(ALUOUTMEM[18])
);
defparam \ALUOUTMEM_ibuf[18] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[19]  (
	.O(ALUOUTMEM_c[19]),
	.I(ALUOUTMEM[19])
);
defparam \ALUOUTMEM_ibuf[19] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[20]  (
	.O(ALUOUTMEM_c[20]),
	.I(ALUOUTMEM[20])
);
defparam \ALUOUTMEM_ibuf[20] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[21]  (
	.O(ALUOUTMEM_c[21]),
	.I(ALUOUTMEM[21])
);
defparam \ALUOUTMEM_ibuf[21] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[22]  (
	.O(ALUOUTMEM_c[22]),
	.I(ALUOUTMEM[22])
);
defparam \ALUOUTMEM_ibuf[22] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[23]  (
	.O(ALUOUTMEM_c[23]),
	.I(ALUOUTMEM[23])
);
defparam \ALUOUTMEM_ibuf[23] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[24]  (
	.O(ALUOUTMEM_c[24]),
	.I(ALUOUTMEM[24])
);
defparam \ALUOUTMEM_ibuf[24] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[25]  (
	.O(ALUOUTMEM_c[25]),
	.I(ALUOUTMEM[25])
);
defparam \ALUOUTMEM_ibuf[25] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[26]  (
	.O(ALUOUTMEM_c[26]),
	.I(ALUOUTMEM[26])
);
defparam \ALUOUTMEM_ibuf[26] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[27]  (
	.O(ALUOUTMEM_c[27]),
	.I(ALUOUTMEM[27])
);
defparam \ALUOUTMEM_ibuf[27] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[28]  (
	.O(ALUOUTMEM_c[28]),
	.I(ALUOUTMEM[28])
);
defparam \ALUOUTMEM_ibuf[28] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[29]  (
	.O(ALUOUTMEM_c[29]),
	.I(ALUOUTMEM[29])
);
defparam \ALUOUTMEM_ibuf[29] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[30]  (
	.O(ALUOUTMEM_c[30]),
	.I(ALUOUTMEM[30])
);
defparam \ALUOUTMEM_ibuf[30] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[31]  (
	.O(ALUOUTMEM_c[31]),
	.I(ALUOUTMEM[31])
);
defparam \ALUOUTMEM_ibuf[31] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[32]  (
	.O(ALUOUTMEM_c[32]),
	.I(ALUOUTMEM[32])
);
defparam \ALUOUTMEM_ibuf[32] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[33]  (
	.O(ALUOUTMEM_c[33]),
	.I(ALUOUTMEM[33])
);
defparam \ALUOUTMEM_ibuf[33] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[34]  (
	.O(ALUOUTMEM_c[34]),
	.I(ALUOUTMEM[34])
);
defparam \ALUOUTMEM_ibuf[34] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[35]  (
	.O(ALUOUTMEM_c[35]),
	.I(ALUOUTMEM[35])
);
defparam \ALUOUTMEM_ibuf[35] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[36]  (
	.O(ALUOUTMEM_c[36]),
	.I(ALUOUTMEM[36])
);
defparam \ALUOUTMEM_ibuf[36] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[37]  (
	.O(ALUOUTMEM_c[37]),
	.I(ALUOUTMEM[37])
);
defparam \ALUOUTMEM_ibuf[37] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[38]  (
	.O(ALUOUTMEM_c[38]),
	.I(ALUOUTMEM[38])
);
defparam \ALUOUTMEM_ibuf[38] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[39]  (
	.O(ALUOUTMEM_c[39]),
	.I(ALUOUTMEM[39])
);
defparam \ALUOUTMEM_ibuf[39] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[40]  (
	.O(ALUOUTMEM_c[40]),
	.I(ALUOUTMEM[40])
);
defparam \ALUOUTMEM_ibuf[40] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[41]  (
	.O(ALUOUTMEM_c[41]),
	.I(ALUOUTMEM[41])
);
defparam \ALUOUTMEM_ibuf[41] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[42]  (
	.O(ALUOUTMEM_c[42]),
	.I(ALUOUTMEM[42])
);
defparam \ALUOUTMEM_ibuf[42] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[43]  (
	.O(ALUOUTMEM_c[43]),
	.I(ALUOUTMEM[43])
);
defparam \ALUOUTMEM_ibuf[43] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[44]  (
	.O(ALUOUTMEM_c[44]),
	.I(ALUOUTMEM[44])
);
defparam \ALUOUTMEM_ibuf[44] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[45]  (
	.O(ALUOUTMEM_c[45]),
	.I(ALUOUTMEM[45])
);
defparam \ALUOUTMEM_ibuf[45] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[46]  (
	.O(ALUOUTMEM_c[46]),
	.I(ALUOUTMEM[46])
);
defparam \ALUOUTMEM_ibuf[46] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[47]  (
	.O(ALUOUTMEM_c[47]),
	.I(ALUOUTMEM[47])
);
defparam \ALUOUTMEM_ibuf[47] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[48]  (
	.O(ALUOUTMEM_c[48]),
	.I(ALUOUTMEM[48])
);
defparam \ALUOUTMEM_ibuf[48] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[49]  (
	.O(ALUOUTMEM_c[49]),
	.I(ALUOUTMEM[49])
);
defparam \ALUOUTMEM_ibuf[49] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[50]  (
	.O(ALUOUTMEM_c[50]),
	.I(ALUOUTMEM[50])
);
defparam \ALUOUTMEM_ibuf[50] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[51]  (
	.O(ALUOUTMEM_c[51]),
	.I(ALUOUTMEM[51])
);
defparam \ALUOUTMEM_ibuf[51] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[52]  (
	.O(ALUOUTMEM_c[52]),
	.I(ALUOUTMEM[52])
);
defparam \ALUOUTMEM_ibuf[52] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[53]  (
	.O(ALUOUTMEM_c[53]),
	.I(ALUOUTMEM[53])
);
defparam \ALUOUTMEM_ibuf[53] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[54]  (
	.O(ALUOUTMEM_c[54]),
	.I(ALUOUTMEM[54])
);
defparam \ALUOUTMEM_ibuf[54] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[55]  (
	.O(ALUOUTMEM_c[55]),
	.I(ALUOUTMEM[55])
);
defparam \ALUOUTMEM_ibuf[55] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[56]  (
	.O(ALUOUTMEM_c[56]),
	.I(ALUOUTMEM[56])
);
defparam \ALUOUTMEM_ibuf[56] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[57]  (
	.O(ALUOUTMEM_c[57]),
	.I(ALUOUTMEM[57])
);
defparam \ALUOUTMEM_ibuf[57] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[58]  (
	.O(ALUOUTMEM_c[58]),
	.I(ALUOUTMEM[58])
);
defparam \ALUOUTMEM_ibuf[58] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[59]  (
	.O(ALUOUTMEM_c[59]),
	.I(ALUOUTMEM[59])
);
defparam \ALUOUTMEM_ibuf[59] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[60]  (
	.O(ALUOUTMEM_c[60]),
	.I(ALUOUTMEM[60])
);
defparam \ALUOUTMEM_ibuf[60] .IOSTANDARD="LVCMOS12";
  IBUF \ALUOUTMEM_ibuf[61]  (
	.O(ALUOUTMEM_c[61]),
	.I(ALUOUTMEM[61])
);
defparam \ALUOUTMEM_ibuf[61] .IOSTANDARD="SSTL12_DCI";
  IBUF \ALUOUTMEM_ibuf[62]  (
	.O(ALUOUTMEM_c[62]),
	.I(ALUOUTMEM[62])
);
defparam \ALUOUTMEM_ibuf[62] .IOSTANDARD="POD12_DCI";
  IBUF \ALUOUTMEM_ibuf[63]  (
	.O(ALUOUTMEM_c[63]),
	.I(ALUOUTMEM[63])
);
defparam \ALUOUTMEM_ibuf[63] .IOSTANDARD="POD12_DCI";
  IBUF MEMWRITEMEM_ibuf (
	.O(MEMWRITEMEM_c),
	.I(MEMWRITEMEM)
);
defparam MEMWRITEMEM_ibuf.IOSTANDARD="LVCMOS12";
  IBUF MEMREADMEM_ibuf (
	.O(MEMREADMEM_c),
	.I(MEMREADMEM)
);
defparam MEMREADMEM_ibuf.IOSTANDARD="LVCMOS12";
  IBUF \WRMEM_ibuf[0]  (
	.O(WRMEM_c[0]),
	.I(WRMEM[0])
);
defparam \WRMEM_ibuf[0] .IOSTANDARD="LVCMOS12";
  IBUF \WRMEM_ibuf[1]  (
	.O(WRMEM_c[1]),
	.I(WRMEM[1])
);
defparam \WRMEM_ibuf[1] .IOSTANDARD="LVCMOS12";
  IBUF \WRMEM_ibuf[2]  (
	.O(WRMEM_c[2]),
	.I(WRMEM[2])
);
defparam \WRMEM_ibuf[2] .IOSTANDARD="LVCMOS12";
  IBUF \WRMEM_ibuf[3]  (
	.O(WRMEM_c[3]),
	.I(WRMEM[3])
);
defparam \WRMEM_ibuf[3] .IOSTANDARD="LVCMOS12";
  IBUF \WRMEM_ibuf[4]  (
	.O(WRMEM_c[4]),
	.I(WRMEM[4])
);
defparam \WRMEM_ibuf[4] .IOSTANDARD="LVCMOS12";
  IBUF REGWRITEMEM_ibuf (
	.O(REGWRITEMEM_c),
	.I(REGWRITEMEM)
);
defparam REGWRITEMEM_ibuf.IOSTANDARD="LVCMOS12";
  IBUF MEMREADEX_aptn_ft_ibuf (
	.O(MEMREADEX_aptn_ft_c),
	.I(MEMREADEX_aptn_ft)
);
defparam MEMREADEX_aptn_ft_ibuf.IOSTANDARD="POD12_DCI";
  IBUF \WREX_aptn_ft_ibuf[0]  (
	.O(WREX_aptn_ft_c[0]),
	.I(WREX_aptn_ft[0])
);
defparam \WREX_aptn_ft_ibuf[0] .IOSTANDARD="POD12_DCI";
  IBUF \WREX_aptn_ft_ibuf[1]  (
	.O(WREX_aptn_ft_c[1]),
	.I(WREX_aptn_ft[1])
);
defparam \WREX_aptn_ft_ibuf[1] .IOSTANDARD="POD12_DCI";
  IBUF \WREX_aptn_ft_ibuf[2]  (
	.O(WREX_aptn_ft_c[2]),
	.I(WREX_aptn_ft[2])
);
defparam \WREX_aptn_ft_ibuf[2] .IOSTANDARD="POD12_DCI";
  IBUF \WREX_aptn_ft_ibuf[3]  (
	.O(WREX_aptn_ft_c[3]),
	.I(WREX_aptn_ft[3])
);
defparam \WREX_aptn_ft_ibuf[3] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_3_ibuf[3]  (
	.O(RD2MEM_3_c[3]),
	.I(RD2MEM_3[3])
);
defparam \RD2MEM_3_ibuf[3] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_5_ibuf[5]  (
	.O(RD2MEM_5_c[5]),
	.I(RD2MEM_5[5])
);
defparam \RD2MEM_5_ibuf[5] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_12_ibuf[12]  (
	.O(RD2MEM_12_c[12]),
	.I(RD2MEM_12[12])
);
defparam \RD2MEM_12_ibuf[12] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_15_ibuf[15]  (
	.O(RD2MEM_15_c[15]),
	.I(RD2MEM_15[15])
);
defparam \RD2MEM_15_ibuf[15] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_25_ibuf[25]  (
	.O(RD2MEM_25_c[25]),
	.I(RD2MEM_25[25])
);
defparam \RD2MEM_25_ibuf[25] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_27_ibuf[27]  (
	.O(RD2MEM_27_c[27]),
	.I(RD2MEM_27[27])
);
defparam \RD2MEM_27_ibuf[27] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_35_ibuf[35]  (
	.O(RD2MEM_35_c[35]),
	.I(RD2MEM_35[35])
);
defparam \RD2MEM_35_ibuf[35] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_40_ibuf[40]  (
	.O(RD2MEM_40_c[40]),
	.I(RD2MEM_40[40])
);
defparam \RD2MEM_40_ibuf[40] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_47_ibuf[47]  (
	.O(RD2MEM_47_c[47]),
	.I(RD2MEM_47[47])
);
defparam \RD2MEM_47_ibuf[47] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_49_ibuf[49]  (
	.O(RD2MEM_49_c[49]),
	.I(RD2MEM_49[49])
);
defparam \RD2MEM_49_ibuf[49] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_60_ibuf[60]  (
	.O(RD2MEM_60_c[60]),
	.I(RD2MEM_60[60])
);
defparam \RD2MEM_60_ibuf[60] .IOSTANDARD="POD12_DCI";
  IBUF \RD2MEM_63_ibuf[63]  (
	.O(RD2MEM_63_c[63]),
	.I(RD2MEM_63[63])
);
defparam \RD2MEM_63_ibuf[63] .IOSTANDARD="POD12_DCI";
  IBUF \UMR3_SIB_LINK_IN_ibuf[0]  (
	.O(UMR3_SIB_LINK_IN_c[0]),
	.I(UMR3_SIB_LINK_IN[0])
);
defparam \UMR3_SIB_LINK_IN_ibuf[0] .IOSTANDARD="LVDCI_18";
  IBUF \UMR3_SIB_LINK_IN_ibuf[1]  (
	.O(UMR3_SIB_LINK_IN_c[1]),
	.I(UMR3_SIB_LINK_IN[1])
);
defparam \UMR3_SIB_LINK_IN_ibuf[1] .IOSTANDARD="LVDCI_18";
  IBUF \AFPGA_LOCK_CDO_GLNK_I_ibuf[0]  (
	.O(AFPGA_LOCK_CDO_GLNK_I_c[0]),
	.I(AFPGA_LOCK_CDO_GLNK_I[0])
);
defparam \AFPGA_LOCK_CDO_GLNK_I_ibuf[0] .IOSTANDARD="LVCMOS18";
  IBUF AFPGA_LOCK_CLK_I_ibuf (
	.O(AFPGA_LOCK_CLK_I_c),
	.I(AFPGA_LOCK_CLK_I)
);
defparam AFPGA_LOCK_CLK_I_ibuf.IOSTANDARD="LVCMOS18";
  IBUF AFPGA_LOCK_CE_I_ibuf (
	.O(AFPGA_LOCK_CE_I_c),
	.I(AFPGA_LOCK_CE_I)
);
defparam AFPGA_LOCK_CE_I_ibuf.IOSTANDARD="LVCMOS18";
  IBUF REF_RESET_ibuf (
	.O(REF_RESET_c),
	.I(REF_RESET)
);
defparam REF_RESET_ibuf.IOSTANDARD="LVCMOS18";
  IBUF MNGLINK_RX_ibuf (
	.O(MNGLINK_RX_c),
	.I(MNGLINK_RX)
);
defparam MNGLINK_RX_ibuf.IOSTANDARD="LVCMOS18";
  OBUF \IMMID_obuf[52]  (
	.O(IMMID[52]),
	.I(IMMID_c[52])
);
defparam \IMMID_obuf[52] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[0]  (
	.O(DMout[0]),
	.I(DMout_c[0])
);
defparam \DMout_obuf[0] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[1]  (
	.O(DMout[1]),
	.I(DMout_c[1])
);
defparam \DMout_obuf[1] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[2]  (
	.O(DMout[2]),
	.I(DMout_c[2])
);
defparam \DMout_obuf[2] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[3]  (
	.O(DMout[3]),
	.I(DMout_c[3])
);
defparam \DMout_obuf[3] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[4]  (
	.O(DMout[4]),
	.I(DMout_c[4])
);
defparam \DMout_obuf[4] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[5]  (
	.O(DMout[5]),
	.I(DMout_c[5])
);
defparam \DMout_obuf[5] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[6]  (
	.O(DMout[6]),
	.I(DMout_c[6])
);
defparam \DMout_obuf[6] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[7]  (
	.O(DMout[7]),
	.I(DMout_c[7])
);
defparam \DMout_obuf[7] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[8]  (
	.O(DMout[8]),
	.I(DMout_c[8])
);
defparam \DMout_obuf[8] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[9]  (
	.O(DMout[9]),
	.I(DMout_c[9])
);
defparam \DMout_obuf[9] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[10]  (
	.O(DMout[10]),
	.I(DMout_c[10])
);
defparam \DMout_obuf[10] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[11]  (
	.O(DMout[11]),
	.I(DMout_c[11])
);
defparam \DMout_obuf[11] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[12]  (
	.O(DMout[12]),
	.I(DMout_c[12])
);
defparam \DMout_obuf[12] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[13]  (
	.O(DMout[13]),
	.I(DMout_c[13])
);
defparam \DMout_obuf[13] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[14]  (
	.O(DMout[14]),
	.I(DMout_c[14])
);
defparam \DMout_obuf[14] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[15]  (
	.O(DMout[15]),
	.I(DMout_c[15])
);
defparam \DMout_obuf[15] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[16]  (
	.O(DMout[16]),
	.I(DMout_c[16])
);
defparam \DMout_obuf[16] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[17]  (
	.O(DMout[17]),
	.I(DMout_c[17])
);
defparam \DMout_obuf[17] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[18]  (
	.O(DMout[18]),
	.I(DMout_c[18])
);
defparam \DMout_obuf[18] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[19]  (
	.O(DMout[19]),
	.I(DMout_c[19])
);
defparam \DMout_obuf[19] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[20]  (
	.O(DMout[20]),
	.I(DMout_c[20])
);
defparam \DMout_obuf[20] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[21]  (
	.O(DMout[21]),
	.I(DMout_c[21])
);
defparam \DMout_obuf[21] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[22]  (
	.O(DMout[22]),
	.I(DMout_c[22])
);
defparam \DMout_obuf[22] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[23]  (
	.O(DMout[23]),
	.I(DMout_c[23])
);
defparam \DMout_obuf[23] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[24]  (
	.O(DMout[24]),
	.I(DMout_c[24])
);
defparam \DMout_obuf[24] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[25]  (
	.O(DMout[25]),
	.I(DMout_c[25])
);
defparam \DMout_obuf[25] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[26]  (
	.O(DMout[26]),
	.I(DMout_c[26])
);
defparam \DMout_obuf[26] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[27]  (
	.O(DMout[27]),
	.I(DMout_c[27])
);
defparam \DMout_obuf[27] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[28]  (
	.O(DMout[28]),
	.I(DMout_c[28])
);
defparam \DMout_obuf[28] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[29]  (
	.O(DMout[29]),
	.I(DMout_c[29])
);
defparam \DMout_obuf[29] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[30]  (
	.O(DMout[30]),
	.I(DMout_c[30])
);
defparam \DMout_obuf[30] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[31]  (
	.O(DMout[31]),
	.I(DMout_c[31])
);
defparam \DMout_obuf[31] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[32]  (
	.O(DMout[32]),
	.I(DMout_c[32])
);
defparam \DMout_obuf[32] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[33]  (
	.O(DMout[33]),
	.I(DMout_c[33])
);
defparam \DMout_obuf[33] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[34]  (
	.O(DMout[34]),
	.I(DMout_c[34])
);
defparam \DMout_obuf[34] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[35]  (
	.O(DMout[35]),
	.I(DMout_c[35])
);
defparam \DMout_obuf[35] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[36]  (
	.O(DMout[36]),
	.I(DMout_c[36])
);
defparam \DMout_obuf[36] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[37]  (
	.O(DMout[37]),
	.I(DMout_c[37])
);
defparam \DMout_obuf[37] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[38]  (
	.O(DMout[38]),
	.I(DMout_c[38])
);
defparam \DMout_obuf[38] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[39]  (
	.O(DMout[39]),
	.I(DMout_c[39])
);
defparam \DMout_obuf[39] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[40]  (
	.O(DMout[40]),
	.I(DMout_c[40])
);
defparam \DMout_obuf[40] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[41]  (
	.O(DMout[41]),
	.I(DMout_c[41])
);
defparam \DMout_obuf[41] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[42]  (
	.O(DMout[42]),
	.I(DMout_c[42])
);
defparam \DMout_obuf[42] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[43]  (
	.O(DMout[43]),
	.I(DMout_c[43])
);
defparam \DMout_obuf[43] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[44]  (
	.O(DMout[44]),
	.I(DMout_c[44])
);
defparam \DMout_obuf[44] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[45]  (
	.O(DMout[45]),
	.I(DMout_c[45])
);
defparam \DMout_obuf[45] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[46]  (
	.O(DMout[46]),
	.I(DMout_c[46])
);
defparam \DMout_obuf[46] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[47]  (
	.O(DMout[47]),
	.I(DMout_c[47])
);
defparam \DMout_obuf[47] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[48]  (
	.O(DMout[48]),
	.I(DMout_c[48])
);
defparam \DMout_obuf[48] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[49]  (
	.O(DMout[49]),
	.I(DMout_c[49])
);
defparam \DMout_obuf[49] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[50]  (
	.O(DMout[50]),
	.I(DMout_c[50])
);
defparam \DMout_obuf[50] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[51]  (
	.O(DMout[51]),
	.I(DMout_c[51])
);
defparam \DMout_obuf[51] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[52]  (
	.O(DMout[52]),
	.I(DMout_c[52])
);
defparam \DMout_obuf[52] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[53]  (
	.O(DMout[53]),
	.I(DMout_c[53])
);
defparam \DMout_obuf[53] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[54]  (
	.O(DMout[54]),
	.I(DMout_c[54])
);
defparam \DMout_obuf[54] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[55]  (
	.O(DMout[55]),
	.I(DMout_c[55])
);
defparam \DMout_obuf[55] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[56]  (
	.O(DMout[56]),
	.I(DMout_c[56])
);
defparam \DMout_obuf[56] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[57]  (
	.O(DMout[57]),
	.I(DMout_c[57])
);
defparam \DMout_obuf[57] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[58]  (
	.O(DMout[58]),
	.I(DMout_c[58])
);
defparam \DMout_obuf[58] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[59]  (
	.O(DMout[59]),
	.I(DMout_c[59])
);
defparam \DMout_obuf[59] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[60]  (
	.O(DMout[60]),
	.I(DMout_c[60])
);
defparam \DMout_obuf[60] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[61]  (
	.O(DMout[61]),
	.I(DMout_c[61])
);
defparam \DMout_obuf[61] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[62]  (
	.O(DMout[62]),
	.I(DMout_c[62])
);
defparam \DMout_obuf[62] .IOSTANDARD="LVCMOS18";
  OBUF \DMout_obuf[63]  (
	.O(DMout[63]),
	.I(DMout_c[63])
);
defparam \DMout_obuf[63] .IOSTANDARD="LVCMOS18";
  OBUF \DMOUTWB_obuf[0]  (
	.O(DMOUTWB[0]),
	.I(DMOUTWB_c[0])
);
defparam \DMOUTWB_obuf[0] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[0] .SLEW="FAST";
defparam \DMOUTWB_obuf[0] .DRIVE=12;
  OBUF \DMOUTWB_obuf[1]  (
	.O(DMOUTWB[1]),
	.I(DMOUTWB_c[1])
);
defparam \DMOUTWB_obuf[1] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[1] .SLEW="FAST";
defparam \DMOUTWB_obuf[1] .DRIVE=12;
  OBUF \DMOUTWB_obuf[2]  (
	.O(DMOUTWB[2]),
	.I(DMOUTWB_c[2])
);
defparam \DMOUTWB_obuf[2] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[2] .SLEW="FAST";
defparam \DMOUTWB_obuf[2] .DRIVE=12;
  OBUF \DMOUTWB_obuf[3]  (
	.O(DMOUTWB[3]),
	.I(DMOUTWB_c[3])
);
defparam \DMOUTWB_obuf[3] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[3] .SLEW="FAST";
defparam \DMOUTWB_obuf[3] .DRIVE=12;
  OBUF \DMOUTWB_obuf[4]  (
	.O(DMOUTWB[4]),
	.I(DMOUTWB_c[4])
);
defparam \DMOUTWB_obuf[4] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[4] .SLEW="FAST";
defparam \DMOUTWB_obuf[4] .DRIVE=12;
  OBUF \DMOUTWB_obuf[5]  (
	.O(DMOUTWB[5]),
	.I(DMOUTWB_c[5])
);
defparam \DMOUTWB_obuf[5] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[5] .SLEW="FAST";
defparam \DMOUTWB_obuf[5] .DRIVE=12;
  OBUF \DMOUTWB_obuf[6]  (
	.O(DMOUTWB[6]),
	.I(DMOUTWB_c[6])
);
defparam \DMOUTWB_obuf[6] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[6] .SLEW="FAST";
defparam \DMOUTWB_obuf[6] .DRIVE=12;
  OBUF \DMOUTWB_obuf[7]  (
	.O(DMOUTWB[7]),
	.I(DMOUTWB_c[7])
);
defparam \DMOUTWB_obuf[7] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[7] .SLEW="FAST";
defparam \DMOUTWB_obuf[7] .DRIVE=12;
  OBUF \DMOUTWB_obuf[8]  (
	.O(DMOUTWB[8]),
	.I(DMOUTWB_c[8])
);
defparam \DMOUTWB_obuf[8] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[8] .SLEW="FAST";
defparam \DMOUTWB_obuf[8] .DRIVE=12;
  OBUF \DMOUTWB_obuf[9]  (
	.O(DMOUTWB[9]),
	.I(DMOUTWB_c[9])
);
defparam \DMOUTWB_obuf[9] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[9] .SLEW="FAST";
defparam \DMOUTWB_obuf[9] .DRIVE=12;
  OBUF \DMOUTWB_obuf[10]  (
	.O(DMOUTWB[10]),
	.I(DMOUTWB_c[10])
);
defparam \DMOUTWB_obuf[10] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[10] .SLEW="FAST";
defparam \DMOUTWB_obuf[10] .DRIVE=12;
  OBUF \DMOUTWB_obuf[11]  (
	.O(DMOUTWB[11]),
	.I(DMOUTWB_c[11])
);
defparam \DMOUTWB_obuf[11] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[11] .SLEW="FAST";
defparam \DMOUTWB_obuf[11] .DRIVE=12;
  OBUF \DMOUTWB_obuf[12]  (
	.O(DMOUTWB[12]),
	.I(DMOUTWB_c[12])
);
defparam \DMOUTWB_obuf[12] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[12] .SLEW="FAST";
defparam \DMOUTWB_obuf[12] .DRIVE=12;
  OBUF \DMOUTWB_obuf[13]  (
	.O(DMOUTWB[13]),
	.I(DMOUTWB_c[13])
);
defparam \DMOUTWB_obuf[13] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[13] .SLEW="FAST";
defparam \DMOUTWB_obuf[13] .DRIVE=12;
  OBUF \DMOUTWB_obuf[14]  (
	.O(DMOUTWB[14]),
	.I(DMOUTWB_c[14])
);
defparam \DMOUTWB_obuf[14] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[14] .SLEW="FAST";
defparam \DMOUTWB_obuf[14] .DRIVE=12;
  OBUF \DMOUTWB_obuf[15]  (
	.O(DMOUTWB[15]),
	.I(DMOUTWB_c[15])
);
defparam \DMOUTWB_obuf[15] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[15] .SLEW="FAST";
defparam \DMOUTWB_obuf[15] .DRIVE=12;
  OBUF \DMOUTWB_obuf[16]  (
	.O(DMOUTWB[16]),
	.I(DMOUTWB_c[16])
);
defparam \DMOUTWB_obuf[16] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[16] .SLEW="FAST";
defparam \DMOUTWB_obuf[16] .DRIVE=12;
  OBUF \DMOUTWB_obuf[17]  (
	.O(DMOUTWB[17]),
	.I(DMOUTWB_c[17])
);
defparam \DMOUTWB_obuf[17] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[17] .SLEW="FAST";
defparam \DMOUTWB_obuf[17] .DRIVE=12;
  OBUF \DMOUTWB_obuf[18]  (
	.O(DMOUTWB[18]),
	.I(DMOUTWB_c[18])
);
defparam \DMOUTWB_obuf[18] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[18] .SLEW="FAST";
defparam \DMOUTWB_obuf[18] .DRIVE=12;
  OBUF \DMOUTWB_obuf[19]  (
	.O(DMOUTWB[19]),
	.I(DMOUTWB_c[19])
);
defparam \DMOUTWB_obuf[19] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[19] .SLEW="FAST";
defparam \DMOUTWB_obuf[19] .DRIVE=12;
  OBUF \DMOUTWB_obuf[20]  (
	.O(DMOUTWB[20]),
	.I(DMOUTWB_c[20])
);
defparam \DMOUTWB_obuf[20] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[20] .SLEW="FAST";
defparam \DMOUTWB_obuf[20] .DRIVE=12;
  OBUF \DMOUTWB_obuf[21]  (
	.O(DMOUTWB[21]),
	.I(DMOUTWB_c[21])
);
defparam \DMOUTWB_obuf[21] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[21] .SLEW="FAST";
defparam \DMOUTWB_obuf[21] .DRIVE=12;
  OBUF \DMOUTWB_obuf[22]  (
	.O(DMOUTWB[22]),
	.I(DMOUTWB_c[22])
);
defparam \DMOUTWB_obuf[22] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[22] .SLEW="FAST";
defparam \DMOUTWB_obuf[22] .DRIVE=12;
  OBUF \DMOUTWB_obuf[23]  (
	.O(DMOUTWB[23]),
	.I(DMOUTWB_c[23])
);
defparam \DMOUTWB_obuf[23] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[23] .SLEW="FAST";
defparam \DMOUTWB_obuf[23] .DRIVE=12;
  OBUF \DMOUTWB_obuf[24]  (
	.O(DMOUTWB[24]),
	.I(DMOUTWB_c[24])
);
defparam \DMOUTWB_obuf[24] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[24] .SLEW="FAST";
defparam \DMOUTWB_obuf[24] .DRIVE=12;
  OBUF \DMOUTWB_obuf[25]  (
	.O(DMOUTWB[25]),
	.I(DMOUTWB_c[25])
);
defparam \DMOUTWB_obuf[25] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[25] .SLEW="FAST";
defparam \DMOUTWB_obuf[25] .DRIVE=12;
  OBUF \DMOUTWB_obuf[26]  (
	.O(DMOUTWB[26]),
	.I(DMOUTWB_c[26])
);
defparam \DMOUTWB_obuf[26] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[26] .SLEW="FAST";
defparam \DMOUTWB_obuf[26] .DRIVE=12;
  OBUF \DMOUTWB_obuf[27]  (
	.O(DMOUTWB[27]),
	.I(DMOUTWB_c[27])
);
defparam \DMOUTWB_obuf[27] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[27] .SLEW="FAST";
defparam \DMOUTWB_obuf[27] .DRIVE=12;
  OBUF \DMOUTWB_obuf[28]  (
	.O(DMOUTWB[28]),
	.I(DMOUTWB_c[28])
);
defparam \DMOUTWB_obuf[28] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[28] .SLEW="FAST";
defparam \DMOUTWB_obuf[28] .DRIVE=12;
  OBUF \DMOUTWB_obuf[29]  (
	.O(DMOUTWB[29]),
	.I(DMOUTWB_c[29])
);
defparam \DMOUTWB_obuf[29] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[29] .SLEW="FAST";
defparam \DMOUTWB_obuf[29] .DRIVE=12;
  OBUF \DMOUTWB_obuf[30]  (
	.O(DMOUTWB[30]),
	.I(DMOUTWB_c[30])
);
defparam \DMOUTWB_obuf[30] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[30] .SLEW="FAST";
defparam \DMOUTWB_obuf[30] .DRIVE=12;
  OBUF \DMOUTWB_obuf[31]  (
	.O(DMOUTWB[31]),
	.I(DMOUTWB_c[31])
);
defparam \DMOUTWB_obuf[31] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[31] .SLEW="FAST";
defparam \DMOUTWB_obuf[31] .DRIVE=12;
  OBUF \DMOUTWB_obuf[32]  (
	.O(DMOUTWB[32]),
	.I(DMOUTWB_c[32])
);
defparam \DMOUTWB_obuf[32] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[32] .SLEW="FAST";
defparam \DMOUTWB_obuf[32] .DRIVE=12;
  OBUF \DMOUTWB_obuf[33]  (
	.O(DMOUTWB[33]),
	.I(DMOUTWB_c[33])
);
defparam \DMOUTWB_obuf[33] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[33] .SLEW="FAST";
defparam \DMOUTWB_obuf[33] .DRIVE=12;
  OBUF \DMOUTWB_obuf[34]  (
	.O(DMOUTWB[34]),
	.I(DMOUTWB_c[34])
);
defparam \DMOUTWB_obuf[34] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[34] .SLEW="FAST";
defparam \DMOUTWB_obuf[34] .DRIVE=12;
  OBUF \DMOUTWB_obuf[35]  (
	.O(DMOUTWB[35]),
	.I(DMOUTWB_c[35])
);
defparam \DMOUTWB_obuf[35] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[35] .SLEW="FAST";
defparam \DMOUTWB_obuf[35] .DRIVE=12;
  OBUF \DMOUTWB_obuf[36]  (
	.O(DMOUTWB[36]),
	.I(DMOUTWB_c[36])
);
defparam \DMOUTWB_obuf[36] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[36] .SLEW="FAST";
defparam \DMOUTWB_obuf[36] .DRIVE=12;
  OBUF \DMOUTWB_obuf[37]  (
	.O(DMOUTWB[37]),
	.I(DMOUTWB_c[37])
);
defparam \DMOUTWB_obuf[37] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[37] .SLEW="FAST";
defparam \DMOUTWB_obuf[37] .DRIVE=12;
  OBUF \DMOUTWB_obuf[38]  (
	.O(DMOUTWB[38]),
	.I(DMOUTWB_c[38])
);
defparam \DMOUTWB_obuf[38] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[38] .SLEW="FAST";
defparam \DMOUTWB_obuf[38] .DRIVE=12;
  OBUF \DMOUTWB_obuf[39]  (
	.O(DMOUTWB[39]),
	.I(DMOUTWB_c[39])
);
defparam \DMOUTWB_obuf[39] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[39] .SLEW="FAST";
defparam \DMOUTWB_obuf[39] .DRIVE=12;
  OBUF \DMOUTWB_obuf[40]  (
	.O(DMOUTWB[40]),
	.I(DMOUTWB_c[40])
);
defparam \DMOUTWB_obuf[40] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[40] .SLEW="FAST";
defparam \DMOUTWB_obuf[40] .DRIVE=12;
  OBUF \DMOUTWB_obuf[41]  (
	.O(DMOUTWB[41]),
	.I(DMOUTWB_c[41])
);
defparam \DMOUTWB_obuf[41] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[41] .SLEW="FAST";
defparam \DMOUTWB_obuf[41] .DRIVE=12;
  OBUF \DMOUTWB_obuf[42]  (
	.O(DMOUTWB[42]),
	.I(DMOUTWB_c[42])
);
defparam \DMOUTWB_obuf[42] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[42] .SLEW="FAST";
defparam \DMOUTWB_obuf[42] .DRIVE=12;
  OBUF \DMOUTWB_obuf[43]  (
	.O(DMOUTWB[43]),
	.I(DMOUTWB_c[43])
);
defparam \DMOUTWB_obuf[43] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[43] .SLEW="FAST";
defparam \DMOUTWB_obuf[43] .DRIVE=12;
  OBUF \DMOUTWB_obuf[44]  (
	.O(DMOUTWB[44]),
	.I(DMOUTWB_c[44])
);
defparam \DMOUTWB_obuf[44] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[44] .SLEW="FAST";
defparam \DMOUTWB_obuf[44] .DRIVE=12;
  OBUF \DMOUTWB_obuf[45]  (
	.O(DMOUTWB[45]),
	.I(DMOUTWB_c[45])
);
defparam \DMOUTWB_obuf[45] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[45] .SLEW="FAST";
defparam \DMOUTWB_obuf[45] .DRIVE=12;
  OBUF \DMOUTWB_obuf[46]  (
	.O(DMOUTWB[46]),
	.I(DMOUTWB_c[46])
);
defparam \DMOUTWB_obuf[46] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[46] .SLEW="FAST";
defparam \DMOUTWB_obuf[46] .DRIVE=12;
  OBUF \DMOUTWB_obuf[47]  (
	.O(DMOUTWB[47]),
	.I(DMOUTWB_c[47])
);
defparam \DMOUTWB_obuf[47] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[47] .SLEW="FAST";
defparam \DMOUTWB_obuf[47] .DRIVE=12;
  OBUF \DMOUTWB_obuf[48]  (
	.O(DMOUTWB[48]),
	.I(DMOUTWB_c[48])
);
defparam \DMOUTWB_obuf[48] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[48] .SLEW="FAST";
defparam \DMOUTWB_obuf[48] .DRIVE=12;
  OBUF \DMOUTWB_obuf[49]  (
	.O(DMOUTWB[49]),
	.I(DMOUTWB_c[49])
);
defparam \DMOUTWB_obuf[49] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[49] .SLEW="FAST";
defparam \DMOUTWB_obuf[49] .DRIVE=12;
  OBUF \DMOUTWB_obuf[50]  (
	.O(DMOUTWB[50]),
	.I(DMOUTWB_c[50])
);
defparam \DMOUTWB_obuf[50] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[50] .SLEW="FAST";
defparam \DMOUTWB_obuf[50] .DRIVE=12;
  OBUF \DMOUTWB_obuf[51]  (
	.O(DMOUTWB[51]),
	.I(DMOUTWB_c[51])
);
defparam \DMOUTWB_obuf[51] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[51] .SLEW="FAST";
defparam \DMOUTWB_obuf[51] .DRIVE=12;
  OBUF \DMOUTWB_obuf[52]  (
	.O(DMOUTWB[52]),
	.I(DMOUTWB_c[52])
);
defparam \DMOUTWB_obuf[52] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[52] .SLEW="FAST";
defparam \DMOUTWB_obuf[52] .DRIVE=12;
  OBUF \DMOUTWB_obuf[53]  (
	.O(DMOUTWB[53]),
	.I(DMOUTWB_c[53])
);
defparam \DMOUTWB_obuf[53] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[53] .SLEW="FAST";
defparam \DMOUTWB_obuf[53] .DRIVE=12;
  OBUF \DMOUTWB_obuf[54]  (
	.O(DMOUTWB[54]),
	.I(DMOUTWB_c[54])
);
defparam \DMOUTWB_obuf[54] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[54] .SLEW="FAST";
defparam \DMOUTWB_obuf[54] .DRIVE=12;
  OBUF \DMOUTWB_obuf[55]  (
	.O(DMOUTWB[55]),
	.I(DMOUTWB_c[55])
);
defparam \DMOUTWB_obuf[55] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[55] .SLEW="FAST";
defparam \DMOUTWB_obuf[55] .DRIVE=12;
  OBUF \DMOUTWB_obuf[56]  (
	.O(DMOUTWB[56]),
	.I(DMOUTWB_c[56])
);
defparam \DMOUTWB_obuf[56] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[56] .SLEW="FAST";
defparam \DMOUTWB_obuf[56] .DRIVE=12;
  OBUF \DMOUTWB_obuf[57]  (
	.O(DMOUTWB[57]),
	.I(DMOUTWB_c[57])
);
defparam \DMOUTWB_obuf[57] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[57] .SLEW="FAST";
defparam \DMOUTWB_obuf[57] .DRIVE=12;
  OBUF \DMOUTWB_obuf[58]  (
	.O(DMOUTWB[58]),
	.I(DMOUTWB_c[58])
);
defparam \DMOUTWB_obuf[58] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[58] .SLEW="FAST";
defparam \DMOUTWB_obuf[58] .DRIVE=12;
  OBUF \DMOUTWB_obuf[59]  (
	.O(DMOUTWB[59]),
	.I(DMOUTWB_c[59])
);
defparam \DMOUTWB_obuf[59] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[59] .SLEW="FAST";
defparam \DMOUTWB_obuf[59] .DRIVE=12;
  OBUF \DMOUTWB_obuf[60]  (
	.O(DMOUTWB[60]),
	.I(DMOUTWB_c[60])
);
defparam \DMOUTWB_obuf[60] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[60] .SLEW="FAST";
defparam \DMOUTWB_obuf[60] .DRIVE=12;
  OBUF \DMOUTWB_obuf[61]  (
	.O(DMOUTWB[61]),
	.I(DMOUTWB_c[61])
);
defparam \DMOUTWB_obuf[61] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[61] .SLEW="FAST";
defparam \DMOUTWB_obuf[61] .DRIVE=12;
  OBUF \DMOUTWB_obuf[62]  (
	.O(DMOUTWB[62]),
	.I(DMOUTWB_c[62])
);
defparam \DMOUTWB_obuf[62] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[62] .SLEW="FAST";
defparam \DMOUTWB_obuf[62] .DRIVE=12;
  OBUF \DMOUTWB_obuf[63]  (
	.O(DMOUTWB[63]),
	.I(DMOUTWB_c[63])
);
defparam \DMOUTWB_obuf[63] .IOSTANDARD="POD12_DCI";
defparam \DMOUTWB_obuf[63] .SLEW="FAST";
defparam \DMOUTWB_obuf[63] .DRIVE=12;
  OBUF \WRWB_obuf[0]  (
	.O(WRWB[0]),
	.I(WRWB_c[0])
);
defparam \WRWB_obuf[0] .IOSTANDARD="POD12_DCI";
defparam \WRWB_obuf[0] .SLEW="FAST";
defparam \WRWB_obuf[0] .DRIVE=12;
  OBUF \WRWB_obuf[1]  (
	.O(WRWB[1]),
	.I(WRWB_c[1])
);
defparam \WRWB_obuf[1] .IOSTANDARD="POD12_DCI";
defparam \WRWB_obuf[1] .SLEW="FAST";
defparam \WRWB_obuf[1] .DRIVE=12;
  OBUF \WRWB_obuf[2]  (
	.O(WRWB[2]),
	.I(WRWB_c[2])
);
defparam \WRWB_obuf[2] .IOSTANDARD="POD12_DCI";
defparam \WRWB_obuf[2] .SLEW="FAST";
defparam \WRWB_obuf[2] .DRIVE=12;
  OBUF \WRWB_obuf[3]  (
	.O(WRWB[3]),
	.I(WRWB_c[3])
);
defparam \WRWB_obuf[3] .IOSTANDARD="POD12_DCI";
defparam \WRWB_obuf[3] .SLEW="FAST";
defparam \WRWB_obuf[3] .DRIVE=12;
  OBUF \WRWB_obuf[4]  (
	.O(WRWB[4]),
	.I(WRWB_c[4])
);
defparam \WRWB_obuf[4] .IOSTANDARD="POD12_DCI";
defparam \WRWB_obuf[4] .SLEW="FAST";
defparam \WRWB_obuf[4] .DRIVE=12;
  OBUF MEMTOREGWB_obuf (
	.O(MEMTOREGWB),
	.I(MEMTOREGWB_c)
);
defparam MEMTOREGWB_obuf.IOSTANDARD="LVCMOS18";
  OBUF REGWRITEWB_0_obuf (
	.O(REGWRITEWB_0),
	.I(REGWRITEWB_0_c)
);
defparam REGWRITEWB_0_obuf.IOSTANDARD="POD12_DCI";
defparam REGWRITEWB_0_obuf.SLEW="FAST";
defparam REGWRITEWB_0_obuf.DRIVE=12;
  OBUF \WRITEDATAWB_obuf[0]  (
	.O(WRITEDATAWB[0]),
	.I(WRITEDATAWB_c[0])
);
defparam \WRITEDATAWB_obuf[0] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[0] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[0] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[1]  (
	.O(WRITEDATAWB[1]),
	.I(WRITEDATAWB_c[1])
);
defparam \WRITEDATAWB_obuf[1] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[1] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[1] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[2]  (
	.O(WRITEDATAWB[2]),
	.I(WRITEDATAWB_c[2])
);
defparam \WRITEDATAWB_obuf[2] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[2] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[2] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[3]  (
	.O(WRITEDATAWB[3]),
	.I(WRITEDATAWB_c[3])
);
defparam \WRITEDATAWB_obuf[3] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[3] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[3] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[4]  (
	.O(WRITEDATAWB[4]),
	.I(WRITEDATAWB_c[4])
);
defparam \WRITEDATAWB_obuf[4] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[4] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[4] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[5]  (
	.O(WRITEDATAWB[5]),
	.I(WRITEDATAWB_c[5])
);
defparam \WRITEDATAWB_obuf[5] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[5] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[5] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[6]  (
	.O(WRITEDATAWB[6]),
	.I(WRITEDATAWB_c[6])
);
defparam \WRITEDATAWB_obuf[6] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[6] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[6] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[7]  (
	.O(WRITEDATAWB[7]),
	.I(WRITEDATAWB_c[7])
);
defparam \WRITEDATAWB_obuf[7] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[7] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[7] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[8]  (
	.O(WRITEDATAWB[8]),
	.I(WRITEDATAWB_c[8])
);
defparam \WRITEDATAWB_obuf[8] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[8] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[8] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[9]  (
	.O(WRITEDATAWB[9]),
	.I(WRITEDATAWB_c[9])
);
defparam \WRITEDATAWB_obuf[9] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[9] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[9] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[10]  (
	.O(WRITEDATAWB[10]),
	.I(WRITEDATAWB_c[10])
);
defparam \WRITEDATAWB_obuf[10] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[10] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[10] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[11]  (
	.O(WRITEDATAWB[11]),
	.I(WRITEDATAWB_c[11])
);
defparam \WRITEDATAWB_obuf[11] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[11] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[11] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[12]  (
	.O(WRITEDATAWB[12]),
	.I(WRITEDATAWB_c[12])
);
defparam \WRITEDATAWB_obuf[12] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[12] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[12] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[13]  (
	.O(WRITEDATAWB[13]),
	.I(WRITEDATAWB_c[13])
);
defparam \WRITEDATAWB_obuf[13] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[13] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[13] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[14]  (
	.O(WRITEDATAWB[14]),
	.I(WRITEDATAWB_c[14])
);
defparam \WRITEDATAWB_obuf[14] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[14] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[14] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[15]  (
	.O(WRITEDATAWB[15]),
	.I(WRITEDATAWB_c[15])
);
defparam \WRITEDATAWB_obuf[15] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[15] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[15] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[16]  (
	.O(WRITEDATAWB[16]),
	.I(WRITEDATAWB_c[16])
);
defparam \WRITEDATAWB_obuf[16] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[16] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[16] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[17]  (
	.O(WRITEDATAWB[17]),
	.I(WRITEDATAWB_c[17])
);
defparam \WRITEDATAWB_obuf[17] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[17] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[17] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[18]  (
	.O(WRITEDATAWB[18]),
	.I(WRITEDATAWB_c[18])
);
defparam \WRITEDATAWB_obuf[18] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[18] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[18] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[19]  (
	.O(WRITEDATAWB[19]),
	.I(WRITEDATAWB_c[19])
);
defparam \WRITEDATAWB_obuf[19] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[19] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[19] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[20]  (
	.O(WRITEDATAWB[20]),
	.I(WRITEDATAWB_c[20])
);
defparam \WRITEDATAWB_obuf[20] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[20] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[20] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[21]  (
	.O(WRITEDATAWB[21]),
	.I(WRITEDATAWB_c[21])
);
defparam \WRITEDATAWB_obuf[21] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[21] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[21] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[22]  (
	.O(WRITEDATAWB[22]),
	.I(WRITEDATAWB_c[22])
);
defparam \WRITEDATAWB_obuf[22] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[22] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[22] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[23]  (
	.O(WRITEDATAWB[23]),
	.I(WRITEDATAWB_c[23])
);
defparam \WRITEDATAWB_obuf[23] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[23] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[23] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[24]  (
	.O(WRITEDATAWB[24]),
	.I(WRITEDATAWB_c[24])
);
defparam \WRITEDATAWB_obuf[24] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[24] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[24] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[25]  (
	.O(WRITEDATAWB[25]),
	.I(WRITEDATAWB_c[25])
);
defparam \WRITEDATAWB_obuf[25] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[25] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[25] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[26]  (
	.O(WRITEDATAWB[26]),
	.I(WRITEDATAWB_c[26])
);
defparam \WRITEDATAWB_obuf[26] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[26] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[26] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[27]  (
	.O(WRITEDATAWB[27]),
	.I(WRITEDATAWB_c[27])
);
defparam \WRITEDATAWB_obuf[27] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[27] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[27] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[28]  (
	.O(WRITEDATAWB[28]),
	.I(WRITEDATAWB_c[28])
);
defparam \WRITEDATAWB_obuf[28] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[28] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[28] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[29]  (
	.O(WRITEDATAWB[29]),
	.I(WRITEDATAWB_c[29])
);
defparam \WRITEDATAWB_obuf[29] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[29] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[29] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[30]  (
	.O(WRITEDATAWB[30]),
	.I(WRITEDATAWB_c[30])
);
defparam \WRITEDATAWB_obuf[30] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[30] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[30] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[31]  (
	.O(WRITEDATAWB[31]),
	.I(WRITEDATAWB_c[31])
);
defparam \WRITEDATAWB_obuf[31] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[31] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[31] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[32]  (
	.O(WRITEDATAWB[32]),
	.I(WRITEDATAWB_c[32])
);
defparam \WRITEDATAWB_obuf[32] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[32] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[32] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[33]  (
	.O(WRITEDATAWB[33]),
	.I(WRITEDATAWB_c[33])
);
defparam \WRITEDATAWB_obuf[33] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[33] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[33] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[34]  (
	.O(WRITEDATAWB[34]),
	.I(WRITEDATAWB_c[34])
);
defparam \WRITEDATAWB_obuf[34] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[34] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[34] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[35]  (
	.O(WRITEDATAWB[35]),
	.I(WRITEDATAWB_c[35])
);
defparam \WRITEDATAWB_obuf[35] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[35] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[35] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[36]  (
	.O(WRITEDATAWB[36]),
	.I(WRITEDATAWB_c[36])
);
defparam \WRITEDATAWB_obuf[36] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[36] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[36] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[37]  (
	.O(WRITEDATAWB[37]),
	.I(WRITEDATAWB_c[37])
);
defparam \WRITEDATAWB_obuf[37] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[37] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[37] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[38]  (
	.O(WRITEDATAWB[38]),
	.I(WRITEDATAWB_c[38])
);
defparam \WRITEDATAWB_obuf[38] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[38] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[38] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[39]  (
	.O(WRITEDATAWB[39]),
	.I(WRITEDATAWB_c[39])
);
defparam \WRITEDATAWB_obuf[39] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[39] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[39] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[40]  (
	.O(WRITEDATAWB[40]),
	.I(WRITEDATAWB_c[40])
);
defparam \WRITEDATAWB_obuf[40] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[40] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[40] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[41]  (
	.O(WRITEDATAWB[41]),
	.I(WRITEDATAWB_c[41])
);
defparam \WRITEDATAWB_obuf[41] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[41] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[41] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[42]  (
	.O(WRITEDATAWB[42]),
	.I(WRITEDATAWB_c[42])
);
defparam \WRITEDATAWB_obuf[42] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[42] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[42] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[43]  (
	.O(WRITEDATAWB[43]),
	.I(WRITEDATAWB_c[43])
);
defparam \WRITEDATAWB_obuf[43] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[43] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[43] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[44]  (
	.O(WRITEDATAWB[44]),
	.I(WRITEDATAWB_c[44])
);
defparam \WRITEDATAWB_obuf[44] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[44] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[44] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[45]  (
	.O(WRITEDATAWB[45]),
	.I(WRITEDATAWB_c[45])
);
defparam \WRITEDATAWB_obuf[45] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[45] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[45] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[46]  (
	.O(WRITEDATAWB[46]),
	.I(WRITEDATAWB_c[46])
);
defparam \WRITEDATAWB_obuf[46] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[46] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[46] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[47]  (
	.O(WRITEDATAWB[47]),
	.I(WRITEDATAWB_c[47])
);
defparam \WRITEDATAWB_obuf[47] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[47] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[47] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[48]  (
	.O(WRITEDATAWB[48]),
	.I(WRITEDATAWB_c[48])
);
defparam \WRITEDATAWB_obuf[48] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[48] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[48] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[49]  (
	.O(WRITEDATAWB[49]),
	.I(WRITEDATAWB_c[49])
);
defparam \WRITEDATAWB_obuf[49] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[49] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[49] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[50]  (
	.O(WRITEDATAWB[50]),
	.I(WRITEDATAWB_c[50])
);
defparam \WRITEDATAWB_obuf[50] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[50] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[50] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[51]  (
	.O(WRITEDATAWB[51]),
	.I(WRITEDATAWB_c[51])
);
defparam \WRITEDATAWB_obuf[51] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[51] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[51] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[52]  (
	.O(WRITEDATAWB[52]),
	.I(WRITEDATAWB_c[52])
);
defparam \WRITEDATAWB_obuf[52] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[52] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[52] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[53]  (
	.O(WRITEDATAWB[53]),
	.I(WRITEDATAWB_c[53])
);
defparam \WRITEDATAWB_obuf[53] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[53] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[53] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[54]  (
	.O(WRITEDATAWB[54]),
	.I(WRITEDATAWB_c[54])
);
defparam \WRITEDATAWB_obuf[54] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[54] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[54] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[55]  (
	.O(WRITEDATAWB[55]),
	.I(WRITEDATAWB_c[55])
);
defparam \WRITEDATAWB_obuf[55] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[55] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[55] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[56]  (
	.O(WRITEDATAWB[56]),
	.I(WRITEDATAWB_c[56])
);
defparam \WRITEDATAWB_obuf[56] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[56] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[56] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[57]  (
	.O(WRITEDATAWB[57]),
	.I(WRITEDATAWB_c[57])
);
defparam \WRITEDATAWB_obuf[57] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[57] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[57] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[58]  (
	.O(WRITEDATAWB[58]),
	.I(WRITEDATAWB_c[58])
);
defparam \WRITEDATAWB_obuf[58] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[58] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[58] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[59]  (
	.O(WRITEDATAWB[59]),
	.I(WRITEDATAWB_c[59])
);
defparam \WRITEDATAWB_obuf[59] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[59] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[59] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[60]  (
	.O(WRITEDATAWB[60]),
	.I(WRITEDATAWB_c[60])
);
defparam \WRITEDATAWB_obuf[60] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[60] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[60] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[61]  (
	.O(WRITEDATAWB[61]),
	.I(WRITEDATAWB_c[61])
);
defparam \WRITEDATAWB_obuf[61] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[61] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[61] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[62]  (
	.O(WRITEDATAWB[62]),
	.I(WRITEDATAWB_c[62])
);
defparam \WRITEDATAWB_obuf[62] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[62] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[62] .DRIVE=12;
  OBUF \WRITEDATAWB_obuf[63]  (
	.O(WRITEDATAWB[63]),
	.I(WRITEDATAWB_c[63])
);
defparam \WRITEDATAWB_obuf[63] .IOSTANDARD="POD12_DCI";
defparam \WRITEDATAWB_obuf[63] .SLEW="FAST";
defparam \WRITEDATAWB_obuf[63] .DRIVE=12;
  OBUF \IMMID_21_to_21_obuf[21]  (
	.O(IMMID_21_to_21[21]),
	.I(IMMID_21_to_21_c[21])
);
defparam \IMMID_21_to_21_obuf[21] .IOSTANDARD="LVCMOS18";
  OBUF \IMMID_23_to_23_obuf[23]  (
	.O(IMMID_23_to_23[23]),
	.I(IMMID_23_to_23_c[23])
);
defparam \IMMID_23_to_23_obuf[23] .IOSTANDARD="LVCMOS18";
  OBUF \IMMID_27_to_27_obuf[27]  (
	.O(IMMID_27_to_27[27]),
	.I(IMMID_27_to_27_c[27])
);
defparam \IMMID_27_to_27_obuf[27] .IOSTANDARD="LVCMOS18";
  OBUF MEMREADEX_aptn_ft_0_obuf (
	.O(MEMREADEX_aptn_ft_0),
	.I(MEMREADEX_aptn_ft_0_c)
);
defparam MEMREADEX_aptn_ft_0_obuf.IOSTANDARD="LVCMOS12";
  OBUF MEMREADMEM_aptn_ft_obuf (
	.O(MEMREADMEM_aptn_ft),
	.I(MEMREADMEM_aptn_ft_c)
);
defparam MEMREADMEM_aptn_ft_obuf.IOSTANDARD="POD12_DCI";
defparam MEMREADMEM_aptn_ft_obuf.SLEW="FAST";
defparam MEMREADMEM_aptn_ft_obuf.DRIVE=12;
  OBUF REGWRITEWB_aptn_s_obuf (
	.O(REGWRITEWB_aptn_s),
	.I(REGWRITEWB_aptn_s_c)
);
defparam REGWRITEWB_aptn_s_obuf.IOSTANDARD="LVCMOS12";
  OBUF REGWRITEWB_aptn_s_0_obuf (
	.O(REGWRITEWB_aptn_s_0),
	.I(REGWRITEWB_aptn_s_0_c)
);
defparam REGWRITEWB_aptn_s_0_obuf.IOSTANDARD="LVCMOS18";
  OBUF \ALUOUTMEM_aptn_ft_obuf[0]  (
	.O(ALUOUTMEM_aptn_ft[0]),
	.I(ALUOUTMEM_aptn_ft_c[0])
);
defparam \ALUOUTMEM_aptn_ft_obuf[0] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[0] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[0] .DRIVE=12;
  OBUF \ALUOUTMEM_aptn_ft_obuf[1]  (
	.O(ALUOUTMEM_aptn_ft[1]),
	.I(ALUOUTMEM_aptn_ft_c[1])
);
defparam \ALUOUTMEM_aptn_ft_obuf[1] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[1] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[1] .DRIVE=12;
  OBUF \ALUOUTMEM_aptn_ft_obuf[2]  (
	.O(ALUOUTMEM_aptn_ft[2]),
	.I(ALUOUTMEM_aptn_ft_c[2])
);
defparam \ALUOUTMEM_aptn_ft_obuf[2] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[2] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[2] .DRIVE=12;
  OBUF \ALUOUTMEM_aptn_ft_obuf[3]  (
	.O(ALUOUTMEM_aptn_ft[3]),
	.I(ALUOUTMEM_aptn_ft_c[3])
);
defparam \ALUOUTMEM_aptn_ft_obuf[3] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[3] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[3] .DRIVE=12;
  OBUF \ALUOUTMEM_aptn_ft_obuf[4]  (
	.O(ALUOUTMEM_aptn_ft[4]),
	.I(ALUOUTMEM_aptn_ft_c[4])
);
defparam \ALUOUTMEM_aptn_ft_obuf[4] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[4] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[4] .DRIVE=12;
  OBUF \ALUOUTMEM_aptn_ft_obuf[5]  (
	.O(ALUOUTMEM_aptn_ft[5]),
	.I(ALUOUTMEM_aptn_ft_c[5])
);
defparam \ALUOUTMEM_aptn_ft_obuf[5] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[5] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[5] .DRIVE=12;
  OBUF \ALUOUTMEM_aptn_ft_obuf[6]  (
	.O(ALUOUTMEM_aptn_ft[6]),
	.I(ALUOUTMEM_aptn_ft_c[6])
);
defparam \ALUOUTMEM_aptn_ft_obuf[6] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[6] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[6] .DRIVE=12;
  OBUF \ALUOUTMEM_aptn_ft_obuf[7]  (
	.O(ALUOUTMEM_aptn_ft[7]),
	.I(ALUOUTMEM_aptn_ft_c[7])
);
defparam \ALUOUTMEM_aptn_ft_obuf[7] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[7] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[7] .DRIVE=12;
  OBUF \ALUOUTMEM_aptn_ft_obuf[8]  (
	.O(ALUOUTMEM_aptn_ft[8]),
	.I(ALUOUTMEM_aptn_ft_c[8])
);
defparam \ALUOUTMEM_aptn_ft_obuf[8] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[8] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[8] .DRIVE=12;
  OBUF \ALUOUTMEM_aptn_ft_obuf[9]  (
	.O(ALUOUTMEM_aptn_ft[9]),
	.I(ALUOUTMEM_aptn_ft_c[9])
);
defparam \ALUOUTMEM_aptn_ft_obuf[9] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[9] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[9] .DRIVE=12;
  OBUF \ALUOUTMEM_aptn_ft_obuf[10]  (
	.O(ALUOUTMEM_aptn_ft[10]),
	.I(ALUOUTMEM_aptn_ft_c[10])
);
defparam \ALUOUTMEM_aptn_ft_obuf[10] .IOSTANDARD="POD12_DCI";
defparam \ALUOUTMEM_aptn_ft_obuf[10] .SLEW="FAST";
defparam \ALUOUTMEM_aptn_ft_obuf[10] .DRIVE=12;
  OBUF \WREX_aptn_ft_0_obuf[0]  (
	.O(WREX_aptn_ft_0[0]),
	.I(WREX_aptn_ft_0_c[0])
);
defparam \WREX_aptn_ft_0_obuf[0] .IOSTANDARD="LVCMOS12";
  OBUF \WREX_aptn_ft_0_obuf[1]  (
	.O(WREX_aptn_ft_0[1]),
	.I(WREX_aptn_ft_0_c[1])
);
defparam \WREX_aptn_ft_0_obuf[1] .IOSTANDARD="LVCMOS12";
  OBUF \WREX_aptn_ft_0_obuf[2]  (
	.O(WREX_aptn_ft_0[2]),
	.I(WREX_aptn_ft_0_c[2])
);
defparam \WREX_aptn_ft_0_obuf[2] .IOSTANDARD="LVCMOS12";
  OBUF \WREX_aptn_ft_0_obuf[3]  (
	.O(WREX_aptn_ft_0[3]),
	.I(WREX_aptn_ft_0_c[3])
);
defparam \WREX_aptn_ft_0_obuf[3] .IOSTANDARD="LVCMOS12";
  OBUF \WRITEDATAWB_aptn_s_obuf[0]  (
	.O(WRITEDATAWB_aptn_s[0]),
	.I(WRITEDATAWB_aptn_s_c[0])
);
defparam \WRITEDATAWB_aptn_s_obuf[0] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[1]  (
	.O(WRITEDATAWB_aptn_s[1]),
	.I(WRITEDATAWB_aptn_s_c[1])
);
defparam \WRITEDATAWB_aptn_s_obuf[1] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[2]  (
	.O(WRITEDATAWB_aptn_s[2]),
	.I(WRITEDATAWB_aptn_s_c[2])
);
defparam \WRITEDATAWB_aptn_s_obuf[2] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[3]  (
	.O(WRITEDATAWB_aptn_s[3]),
	.I(WRITEDATAWB_aptn_s_c[3])
);
defparam \WRITEDATAWB_aptn_s_obuf[3] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[4]  (
	.O(WRITEDATAWB_aptn_s[4]),
	.I(WRITEDATAWB_aptn_s_c[4])
);
defparam \WRITEDATAWB_aptn_s_obuf[4] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[5]  (
	.O(WRITEDATAWB_aptn_s[5]),
	.I(WRITEDATAWB_aptn_s_c[5])
);
defparam \WRITEDATAWB_aptn_s_obuf[5] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[6]  (
	.O(WRITEDATAWB_aptn_s[6]),
	.I(WRITEDATAWB_aptn_s_c[6])
);
defparam \WRITEDATAWB_aptn_s_obuf[6] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[7]  (
	.O(WRITEDATAWB_aptn_s[7]),
	.I(WRITEDATAWB_aptn_s_c[7])
);
defparam \WRITEDATAWB_aptn_s_obuf[7] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[8]  (
	.O(WRITEDATAWB_aptn_s[8]),
	.I(WRITEDATAWB_aptn_s_c[8])
);
defparam \WRITEDATAWB_aptn_s_obuf[8] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[9]  (
	.O(WRITEDATAWB_aptn_s[9]),
	.I(WRITEDATAWB_aptn_s_c[9])
);
defparam \WRITEDATAWB_aptn_s_obuf[9] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[10]  (
	.O(WRITEDATAWB_aptn_s[10]),
	.I(WRITEDATAWB_aptn_s_c[10])
);
defparam \WRITEDATAWB_aptn_s_obuf[10] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[11]  (
	.O(WRITEDATAWB_aptn_s[11]),
	.I(WRITEDATAWB_aptn_s_c[11])
);
defparam \WRITEDATAWB_aptn_s_obuf[11] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[12]  (
	.O(WRITEDATAWB_aptn_s[12]),
	.I(WRITEDATAWB_aptn_s_c[12])
);
defparam \WRITEDATAWB_aptn_s_obuf[12] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[13]  (
	.O(WRITEDATAWB_aptn_s[13]),
	.I(WRITEDATAWB_aptn_s_c[13])
);
defparam \WRITEDATAWB_aptn_s_obuf[13] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[14]  (
	.O(WRITEDATAWB_aptn_s[14]),
	.I(WRITEDATAWB_aptn_s_c[14])
);
defparam \WRITEDATAWB_aptn_s_obuf[14] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[15]  (
	.O(WRITEDATAWB_aptn_s[15]),
	.I(WRITEDATAWB_aptn_s_c[15])
);
defparam \WRITEDATAWB_aptn_s_obuf[15] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[16]  (
	.O(WRITEDATAWB_aptn_s[16]),
	.I(WRITEDATAWB_aptn_s_c[16])
);
defparam \WRITEDATAWB_aptn_s_obuf[16] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[17]  (
	.O(WRITEDATAWB_aptn_s[17]),
	.I(WRITEDATAWB_aptn_s_c[17])
);
defparam \WRITEDATAWB_aptn_s_obuf[17] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[18]  (
	.O(WRITEDATAWB_aptn_s[18]),
	.I(WRITEDATAWB_aptn_s_c[18])
);
defparam \WRITEDATAWB_aptn_s_obuf[18] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[19]  (
	.O(WRITEDATAWB_aptn_s[19]),
	.I(WRITEDATAWB_aptn_s_c[19])
);
defparam \WRITEDATAWB_aptn_s_obuf[19] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[20]  (
	.O(WRITEDATAWB_aptn_s[20]),
	.I(WRITEDATAWB_aptn_s_c[20])
);
defparam \WRITEDATAWB_aptn_s_obuf[20] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[21]  (
	.O(WRITEDATAWB_aptn_s[21]),
	.I(WRITEDATAWB_aptn_s_c[21])
);
defparam \WRITEDATAWB_aptn_s_obuf[21] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[22]  (
	.O(WRITEDATAWB_aptn_s[22]),
	.I(WRITEDATAWB_aptn_s_c[22])
);
defparam \WRITEDATAWB_aptn_s_obuf[22] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[23]  (
	.O(WRITEDATAWB_aptn_s[23]),
	.I(WRITEDATAWB_aptn_s_c[23])
);
defparam \WRITEDATAWB_aptn_s_obuf[23] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[24]  (
	.O(WRITEDATAWB_aptn_s[24]),
	.I(WRITEDATAWB_aptn_s_c[24])
);
defparam \WRITEDATAWB_aptn_s_obuf[24] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[25]  (
	.O(WRITEDATAWB_aptn_s[25]),
	.I(WRITEDATAWB_aptn_s_c[25])
);
defparam \WRITEDATAWB_aptn_s_obuf[25] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[26]  (
	.O(WRITEDATAWB_aptn_s[26]),
	.I(WRITEDATAWB_aptn_s_c[26])
);
defparam \WRITEDATAWB_aptn_s_obuf[26] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[27]  (
	.O(WRITEDATAWB_aptn_s[27]),
	.I(WRITEDATAWB_aptn_s_c[27])
);
defparam \WRITEDATAWB_aptn_s_obuf[27] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[28]  (
	.O(WRITEDATAWB_aptn_s[28]),
	.I(WRITEDATAWB_aptn_s_c[28])
);
defparam \WRITEDATAWB_aptn_s_obuf[28] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[29]  (
	.O(WRITEDATAWB_aptn_s[29]),
	.I(WRITEDATAWB_aptn_s_c[29])
);
defparam \WRITEDATAWB_aptn_s_obuf[29] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[30]  (
	.O(WRITEDATAWB_aptn_s[30]),
	.I(WRITEDATAWB_aptn_s_c[30])
);
defparam \WRITEDATAWB_aptn_s_obuf[30] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[31]  (
	.O(WRITEDATAWB_aptn_s[31]),
	.I(WRITEDATAWB_aptn_s_c[31])
);
defparam \WRITEDATAWB_aptn_s_obuf[31] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[32]  (
	.O(WRITEDATAWB_aptn_s[32]),
	.I(WRITEDATAWB_aptn_s_c[32])
);
defparam \WRITEDATAWB_aptn_s_obuf[32] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[33]  (
	.O(WRITEDATAWB_aptn_s[33]),
	.I(WRITEDATAWB_aptn_s_c[33])
);
defparam \WRITEDATAWB_aptn_s_obuf[33] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[34]  (
	.O(WRITEDATAWB_aptn_s[34]),
	.I(WRITEDATAWB_aptn_s_c[34])
);
defparam \WRITEDATAWB_aptn_s_obuf[34] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[35]  (
	.O(WRITEDATAWB_aptn_s[35]),
	.I(WRITEDATAWB_aptn_s_c[35])
);
defparam \WRITEDATAWB_aptn_s_obuf[35] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[36]  (
	.O(WRITEDATAWB_aptn_s[36]),
	.I(WRITEDATAWB_aptn_s_c[36])
);
defparam \WRITEDATAWB_aptn_s_obuf[36] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[37]  (
	.O(WRITEDATAWB_aptn_s[37]),
	.I(WRITEDATAWB_aptn_s_c[37])
);
defparam \WRITEDATAWB_aptn_s_obuf[37] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[38]  (
	.O(WRITEDATAWB_aptn_s[38]),
	.I(WRITEDATAWB_aptn_s_c[38])
);
defparam \WRITEDATAWB_aptn_s_obuf[38] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[39]  (
	.O(WRITEDATAWB_aptn_s[39]),
	.I(WRITEDATAWB_aptn_s_c[39])
);
defparam \WRITEDATAWB_aptn_s_obuf[39] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[40]  (
	.O(WRITEDATAWB_aptn_s[40]),
	.I(WRITEDATAWB_aptn_s_c[40])
);
defparam \WRITEDATAWB_aptn_s_obuf[40] .IOSTANDARD="SSTL12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[41]  (
	.O(WRITEDATAWB_aptn_s[41]),
	.I(WRITEDATAWB_aptn_s_c[41])
);
defparam \WRITEDATAWB_aptn_s_obuf[41] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[42]  (
	.O(WRITEDATAWB_aptn_s[42]),
	.I(WRITEDATAWB_aptn_s_c[42])
);
defparam \WRITEDATAWB_aptn_s_obuf[42] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[43]  (
	.O(WRITEDATAWB_aptn_s[43]),
	.I(WRITEDATAWB_aptn_s_c[43])
);
defparam \WRITEDATAWB_aptn_s_obuf[43] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[44]  (
	.O(WRITEDATAWB_aptn_s[44]),
	.I(WRITEDATAWB_aptn_s_c[44])
);
defparam \WRITEDATAWB_aptn_s_obuf[44] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[45]  (
	.O(WRITEDATAWB_aptn_s[45]),
	.I(WRITEDATAWB_aptn_s_c[45])
);
defparam \WRITEDATAWB_aptn_s_obuf[45] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[46]  (
	.O(WRITEDATAWB_aptn_s[46]),
	.I(WRITEDATAWB_aptn_s_c[46])
);
defparam \WRITEDATAWB_aptn_s_obuf[46] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[47]  (
	.O(WRITEDATAWB_aptn_s[47]),
	.I(WRITEDATAWB_aptn_s_c[47])
);
defparam \WRITEDATAWB_aptn_s_obuf[47] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[48]  (
	.O(WRITEDATAWB_aptn_s[48]),
	.I(WRITEDATAWB_aptn_s_c[48])
);
defparam \WRITEDATAWB_aptn_s_obuf[48] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[49]  (
	.O(WRITEDATAWB_aptn_s[49]),
	.I(WRITEDATAWB_aptn_s_c[49])
);
defparam \WRITEDATAWB_aptn_s_obuf[49] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[50]  (
	.O(WRITEDATAWB_aptn_s[50]),
	.I(WRITEDATAWB_aptn_s_c[50])
);
defparam \WRITEDATAWB_aptn_s_obuf[50] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[51]  (
	.O(WRITEDATAWB_aptn_s[51]),
	.I(WRITEDATAWB_aptn_s_c[51])
);
defparam \WRITEDATAWB_aptn_s_obuf[51] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[52]  (
	.O(WRITEDATAWB_aptn_s[52]),
	.I(WRITEDATAWB_aptn_s_c[52])
);
defparam \WRITEDATAWB_aptn_s_obuf[52] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[53]  (
	.O(WRITEDATAWB_aptn_s[53]),
	.I(WRITEDATAWB_aptn_s_c[53])
);
defparam \WRITEDATAWB_aptn_s_obuf[53] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[54]  (
	.O(WRITEDATAWB_aptn_s[54]),
	.I(WRITEDATAWB_aptn_s_c[54])
);
defparam \WRITEDATAWB_aptn_s_obuf[54] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[55]  (
	.O(WRITEDATAWB_aptn_s[55]),
	.I(WRITEDATAWB_aptn_s_c[55])
);
defparam \WRITEDATAWB_aptn_s_obuf[55] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[56]  (
	.O(WRITEDATAWB_aptn_s[56]),
	.I(WRITEDATAWB_aptn_s_c[56])
);
defparam \WRITEDATAWB_aptn_s_obuf[56] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[57]  (
	.O(WRITEDATAWB_aptn_s[57]),
	.I(WRITEDATAWB_aptn_s_c[57])
);
defparam \WRITEDATAWB_aptn_s_obuf[57] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[58]  (
	.O(WRITEDATAWB_aptn_s[58]),
	.I(WRITEDATAWB_aptn_s_c[58])
);
defparam \WRITEDATAWB_aptn_s_obuf[58] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[59]  (
	.O(WRITEDATAWB_aptn_s[59]),
	.I(WRITEDATAWB_aptn_s_c[59])
);
defparam \WRITEDATAWB_aptn_s_obuf[59] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[60]  (
	.O(WRITEDATAWB_aptn_s[60]),
	.I(WRITEDATAWB_aptn_s_c[60])
);
defparam \WRITEDATAWB_aptn_s_obuf[60] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[61]  (
	.O(WRITEDATAWB_aptn_s[61]),
	.I(WRITEDATAWB_aptn_s_c[61])
);
defparam \WRITEDATAWB_aptn_s_obuf[61] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[62]  (
	.O(WRITEDATAWB_aptn_s[62]),
	.I(WRITEDATAWB_aptn_s_c[62])
);
defparam \WRITEDATAWB_aptn_s_obuf[62] .IOSTANDARD="POD12_DCI";
  OBUF \WRITEDATAWB_aptn_s_obuf[63]  (
	.O(WRITEDATAWB_aptn_s[63]),
	.I(WRITEDATAWB_aptn_s_c[63])
);
defparam \WRITEDATAWB_aptn_s_obuf[63] .IOSTANDARD="POD12_DCI";
  OBUF \WRMEM_aptn_ft_obuf[0]  (
	.O(WRMEM_aptn_ft[0]),
	.I(WRMEM_aptn_ft_c[0])
);
defparam \WRMEM_aptn_ft_obuf[0] .IOSTANDARD="POD12_DCI";
defparam \WRMEM_aptn_ft_obuf[0] .SLEW="FAST";
defparam \WRMEM_aptn_ft_obuf[0] .DRIVE=12;
  OBUF \WRMEM_aptn_ft_obuf[1]  (
	.O(WRMEM_aptn_ft[1]),
	.I(WRMEM_aptn_ft_c[1])
);
defparam \WRMEM_aptn_ft_obuf[1] .IOSTANDARD="POD12_DCI";
defparam \WRMEM_aptn_ft_obuf[1] .SLEW="FAST";
defparam \WRMEM_aptn_ft_obuf[1] .DRIVE=12;
  OBUF \WRMEM_aptn_ft_obuf[2]  (
	.O(WRMEM_aptn_ft[2]),
	.I(WRMEM_aptn_ft_c[2])
);
defparam \WRMEM_aptn_ft_obuf[2] .IOSTANDARD="POD12_DCI";
defparam \WRMEM_aptn_ft_obuf[2] .SLEW="FAST";
defparam \WRMEM_aptn_ft_obuf[2] .DRIVE=12;
  OBUF \WRMEM_aptn_ft_obuf[3]  (
	.O(WRMEM_aptn_ft[3]),
	.I(WRMEM_aptn_ft_c[3])
);
defparam \WRMEM_aptn_ft_obuf[3] .IOSTANDARD="POD12_DCI";
defparam \WRMEM_aptn_ft_obuf[3] .SLEW="FAST";
defparam \WRMEM_aptn_ft_obuf[3] .DRIVE=12;
  OBUF \WRMEM_aptn_ft_obuf[4]  (
	.O(WRMEM_aptn_ft[4]),
	.I(WRMEM_aptn_ft_c[4])
);
defparam \WRMEM_aptn_ft_obuf[4] .IOSTANDARD="POD12_DCI";
defparam \WRMEM_aptn_ft_obuf[4] .SLEW="FAST";
defparam \WRMEM_aptn_ft_obuf[4] .DRIVE=12;
  OBUF \WRWB_aptn_s_obuf[0]  (
	.O(WRWB_aptn_s[0]),
	.I(WRWB_aptn_s_c[0])
);
defparam \WRWB_aptn_s_obuf[0] .IOSTANDARD="POD12_DCI";
  OBUF \WRWB_aptn_s_obuf[1]  (
	.O(WRWB_aptn_s[1]),
	.I(WRWB_aptn_s_c[1])
);
defparam \WRWB_aptn_s_obuf[1] .IOSTANDARD="POD12_DCI";
  OBUF \WRWB_aptn_s_obuf[2]  (
	.O(WRWB_aptn_s[2]),
	.I(WRWB_aptn_s_c[2])
);
defparam \WRWB_aptn_s_obuf[2] .IOSTANDARD="POD12_DCI";
  OBUF \WRWB_aptn_s_obuf[3]  (
	.O(WRWB_aptn_s[3]),
	.I(WRWB_aptn_s_c[3])
);
defparam \WRWB_aptn_s_obuf[3] .IOSTANDARD="POD12_DCI";
  OBUF \WRWB_aptn_s_obuf[4]  (
	.O(WRWB_aptn_s[4]),
	.I(WRWB_aptn_s_c[4])
);
defparam \WRWB_aptn_s_obuf[4] .IOSTANDARD="POD12_DCI";
  OBUF \UMR3_SIB_LINK_OUT_obuf[0]  (
	.O(UMR3_SIB_LINK_OUT[0]),
	.I(UMR3_SIB_LINK_OUT_c[0])
);
defparam \UMR3_SIB_LINK_OUT_obuf[0] .IOSTANDARD="LVDCI_18";
  OBUF \UMR3_SIB_LINK_OUT_obuf[1]  (
	.O(UMR3_SIB_LINK_OUT[1]),
	.I(UMR3_SIB_LINK_OUT_c[1])
);
defparam \UMR3_SIB_LINK_OUT_obuf[1] .IOSTANDARD="LVDCI_18";
  OBUF AFPGA_GLNK_OUT_obuf (
	.O(AFPGA_GLNK_OUT),
	.I(AFPGA_GLNK_OUT_c)
);
defparam AFPGA_GLNK_OUT_obuf.IOSTANDARD="LVCMOS18";
  OBUF AFPGA_LOCK_CDi_O_obuf (
	.O(AFPGA_LOCK_CDi_O),
	.I(AFPGA_LOCK_CDi_O_c)
);
defparam AFPGA_LOCK_CDi_O_obuf.IOSTANDARD="LVCMOS18";
  OBUF DUMMY_PORT_obuf (
	.O(DUMMY_PORT),
	.I(DUMMY_PORT_c)
);
defparam DUMMY_PORT_obuf.IOSTANDARD="LVCMOS18";
  OBUF DUMMY_GSR_PORT_obuf (
	.O(DUMMY_GSR_PORT),
	.I(DUMMY_GSR_PORT_c)
);
defparam DUMMY_GSR_PORT_obuf.IOSTANDARD="LVCMOS18";
  OBUF MNGLINK_TX_obuf (
	.O(MNGLINK_TX),
	.I(MNGLINK_TX_c)
);
defparam MNGLINK_TX_obuf.IOSTANDARD="LVCMOS18";
  OBUF DBG_DOUT_0_obuf (
	.O(DBG_DOUT_0),
	.I(GND)
);
defparam DBG_DOUT_0_obuf.IOSTANDARD="LVCMOS18";
  OBUF DBG_DOUT_1_obuf (
	.O(DBG_DOUT_1),
	.I(GND)
);
defparam DBG_DOUT_1_obuf.IOSTANDARD="LVCMOS18";
  OBUF DBG_DOUT_2_obuf (
	.O(DBG_DOUT_2),
	.I(GND)
);
defparam DBG_DOUT_2_obuf.IOSTANDARD="LVCMOS18";
  OBUF DBG_DOUT_3_obuf (
	.O(DBG_DOUT_3),
	.I(GND)
);
defparam DBG_DOUT_3_obuf.IOSTANDARD="LVCMOS18";
  OBUF DBG_DOUT_4_obuf (
	.O(DBG_DOUT_4),
	.I(GND)
);
defparam DBG_DOUT_4_obuf.IOSTANDARD="LVCMOS18";
  OBUF DBG_DOUT_5_obuf (
	.O(DBG_DOUT_5),
	.I(GND)
);
defparam DBG_DOUT_5_obuf.IOSTANDARD="LVCMOS18";
  OBUF DBG_DOUT_6_obuf (
	.O(DBG_DOUT_6),
	.I(GND)
);
defparam DBG_DOUT_6_obuf.IOSTANDARD="LVCMOS18";
  OBUF DBG_DOUT_7_obuf (
	.O(DBG_DOUT_7),
	.I(GND)
);
defparam DBG_DOUT_7_obuf.IOSTANDARD="LVCMOS18";
  BUFG clk_bufg_cZ (
	.I(clk_bufg),
	.O(clkz)
);
  IBUFGDS clk_ibufgds (
	.O(clk_bufg),
	.I(clk),
	.IB(clk_0)
);
defparam clk_ibufgds.IOSTANDARD="DIFF_POD12_DCI";
  FD \pipelineReg_hstdm_training_monitor_9_infopipe_data_out_Z[2]  (
	.Q(pipe_hstdm_training_monitor_9_infopipe_data_out[2]),
	.D(hstdm_training_monitor_9_infopipe_data_out[2]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0_Z[1]  (
	.Q(pipe_hstdm_training_monitor_9_infopipe_data_out_0[1]),
	.D(pipe_hstdm_training_monitor_9_infopipe_data_out[1]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_9_infopipe_data_out_Z[1]  (
	.Q(pipe_hstdm_training_monitor_9_infopipe_data_out[1]),
	.D(hstdm_training_monitor_9_infopipe_data_out[1]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0_Z[0]  (
	.Q(pipe_hstdm_training_monitor_9_infopipe_data_out_0[0]),
	.D(pipe_hstdm_training_monitor_9_infopipe_data_out[0]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_9_infopipe_data_out_Z[0]  (
	.Q(pipe_hstdm_training_monitor_9_infopipe_data_out[0]),
	.D(hstdm_training_monitor_9_infopipe_data_out[0]),
	.C(umr2_clk)
);
  FD pipelineReg_hstdm_training_monitor_10_infopipe_empty_out_0_Z (
	.Q(pipe_hstdm_training_monitor_10_infopipe_empty_out_0),
	.D(pipe_hstdm_training_monitor_10_infopipe_empty_out),
	.C(umr2_clk)
);
  FD pipelineReg_hstdm_training_monitor_10_infopipe_empty_out_Z (
	.Q(pipe_hstdm_training_monitor_10_infopipe_empty_out),
	.D(hstdm_training_monitor_10_infopipe_empty_out),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_controller_infopipe_data_out_Z[3]  (
	.Q(pipe_hstdm_controller_infopipe_data_out[3]),
	.D(hstdm_controller_infopipe_data_out[3]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_controller_infopipe_data_out_Z[2]  (
	.Q(pipe_hstdm_controller_infopipe_data_out[2]),
	.D(hstdm_controller_infopipe_data_out[2]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_controller_infopipe_data_out_Z[1]  (
	.Q(pipe_hstdm_controller_infopipe_data_out[1]),
	.D(hstdm_controller_infopipe_data_out[1]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_controller_infopipe_data_out_Z[0]  (
	.Q(pipe_hstdm_controller_infopipe_data_out[0]),
	.D(hstdm_controller_infopipe_data_out[0]),
	.C(umr2_clk)
);
  FD pipelineReg_hstdm_training_monitor_8_infopipe_empty_out_Z (
	.Q(pipe_hstdm_training_monitor_8_infopipe_empty_out),
	.D(hstdm_training_monitor_8_infopipe_empty_out),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_0_Z[2]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out_0[2]),
	.D(pipe_hstdm_training_monitor_10_infopipe_data_out[2]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_Z[2]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out[2]),
	.D(hstdm_training_monitor_10_infopipe_data_out[2]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_1_Z[1]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out_1[1]),
	.D(pipe_hstdm_training_monitor_10_infopipe_data_out_0[1]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_0_Z[1]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out_0[1]),
	.D(pipe_hstdm_training_monitor_10_infopipe_data_out[1]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_Z[1]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out[1]),
	.D(hstdm_training_monitor_10_infopipe_data_out[1]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_1_Z[0]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out_1[0]),
	.D(pipe_hstdm_training_monitor_10_infopipe_data_out_0[0]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_0_Z[0]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out_0[0]),
	.D(pipe_hstdm_training_monitor_10_infopipe_data_out[0]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_Z[0]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out[0]),
	.D(hstdm_training_monitor_10_infopipe_data_out[0]),
	.C(umr2_clk)
);
  FD pipelineReg_hstdm_memory_infopipe_empty_out_1_Z (
	.Q(pipe_hstdm_memory_infopipe_empty_out_1),
	.D(pipe_hstdm_memory_infopipe_empty_out_0),
	.C(umr2_clk)
);
  FD pipelineReg_hstdm_memory_infopipe_empty_out_0_Z (
	.Q(pipe_hstdm_memory_infopipe_empty_out_0),
	.D(pipe_hstdm_memory_infopipe_empty_out),
	.C(umr2_clk)
);
  FD pipelineReg_hstdm_memory_infopipe_empty_out_Z (
	.Q(pipe_hstdm_memory_infopipe_empty_out),
	.D(hstdm_memory_infopipe_empty_out),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0_Z[3]  (
	.Q(pipe_hstdm_training_monitor_9_infopipe_data_out_0[3]),
	.D(pipe_hstdm_training_monitor_9_infopipe_data_out[3]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_9_infopipe_data_out_Z[3]  (
	.Q(pipe_hstdm_training_monitor_9_infopipe_data_out[3]),
	.D(hstdm_training_monitor_9_infopipe_data_out[3]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_9_infopipe_data_out_0_Z[2]  (
	.Q(pipe_hstdm_training_monitor_9_infopipe_data_out_0[2]),
	.D(pipe_hstdm_training_monitor_9_infopipe_data_out[2]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_1_Z[3]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out_1[3]),
	.D(pipe_hstdm_training_monitor_10_infopipe_data_out_0[3]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_0_Z[3]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out_0[3]),
	.D(pipe_hstdm_training_monitor_10_infopipe_data_out[3]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_Z[3]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out[3]),
	.D(hstdm_training_monitor_10_infopipe_data_out[3]),
	.C(umr2_clk)
);
  FD \pipelineReg_hstdm_training_monitor_10_infopipe_data_out_1_Z[2]  (
	.Q(pipe_hstdm_training_monitor_10_infopipe_data_out_1[2]),
	.D(pipe_hstdm_training_monitor_10_infopipe_data_out_0[2]),
	.C(umr2_clk)
);
(* haps_ip_type="bsa19_system_ip_wrapper" *)  bsa19_system_ip_wrapper_256s_0_25s_1_1_1_1_1611514078 sysip_inst (
	.hstdm_system_capim_interface_ctrl_data_out(hstdm_system_capim_interface_ctrl_data_out[27:0]),
	.hstdm_controller_system_capim_data_out(hstdm_controller_system_capim_data_out[31:0]),
	.hstdm_system_capim_interface_mem_data_out(hstdm_system_capim_interface_mem_data_out[27:0]),
	.hstdm_memory_system_capim_data_out(hstdm_memory_system_capim_data_out[31:0]),
	.haps_system_memory_interface_raddr_raw(haps_system_memory_interface_raddr_raw[27:0]),
	.haps_system_memory_data_out(haps_system_memory_data_out[31:0]),
	.DBG_REFCLKN_0(DBG_REFCLKN_0[3:0]),
	.DBG_REFCLKP_0(DBG_REFCLKP_0[3:0]),
	.DBG_TXN(DBG_TXN[7:0]),
	.DBG_TXP(DBG_TXP[7:0]),
	.DBG_RXN(DBG_RXN[7:0]),
	.DBG_RXP(DBG_RXP[7:0]),
	.GT1_RXN({GT1_RXN[3], GT1_RXN[2], GT1_RXN[1], GT1_RXN[0]}),
	.GT1_RXP({GT1_RXP[3], GT1_RXP[2], GT1_RXP[1], GT1_RXP[0]}),
	.GT1_TXN({GT1_TXN[3], GT1_TXN[2], GT1_TXN[1], GT1_TXN[0]}),
	.GT1_TXP({GT1_TXP[3], GT1_TXP[2], GT1_TXP[1], GT1_TXP[0]}),
	.AFPGA_LOCK_CDO_GLNK_I_c_0(AFPGA_LOCK_CDO_GLNK_I_c[0]),
	.UMR3_SIB_LINK_OUT_c(UMR3_SIB_LINK_OUT_c[1:0]),
	.UMR3_SIB_LINK_IN_c(UMR3_SIB_LINK_IN_c[1:0]),
	.hstdm_refclk_100(hstdm_refclk_100),
	.umr3_clk(umr3_clk),
	.umr2_clk(umr2_clk),
	.ufpga_lock_cdi_i(CDO_6),
	.umr3_reset(umr3_reset),
	.hstdm_system_capim_interface_enable_ctrl_out(hstdm_system_capim_interface_enable_ctrl_out),
	.hstdm_system_capim_interface_ctrl_wr_out(hstdm_system_capim_interface_ctrl_wr_out),
	.hstdm_system_capim_interface_ctrl_rd_out(hstdm_system_capim_interface_ctrl_rd_out),
	.hstdm_system_capim_interface_enable_memory_out(hstdm_system_capim_interface_enable_memory_out),
	.hstdm_system_capim_interface_mem_wr_out(hstdm_system_capim_interface_mem_wr_out),
	.hstdm_system_capim_interface_mem_rd_out(hstdm_system_capim_interface_mem_rd_out),
	.haps_system_memory_interface_enable_in(haps_system_memory_interface_enable_in),
	.haps_system_memory_interface_wr_raw(haps_system_memory_interface_wr_raw),
	.haps_system_memory_interface_rd_raw(haps_system_memory_interface_rd_raw),
	.ufpga_lock_cdo_o(ufpga_lock_cdo_o),
	.ufpga_lock_ce_o(ufpga_lock_ce_o),
	.ufpga_lock_clk_o(ufpga_lock_clk_o),
	.DUMMY_GSR_PORT_c(DUMMY_GSR_PORT_c),
	.GT1_REFCLK_N(GT1_REFCLK_N),
	.GT1_REFCLK_P(GT1_REFCLK_P),
	.MNGLINK_RX_c(MNGLINK_RX_c),
	.MNGLINK_TX_c(MNGLINK_TX_c),
	.DUMMY_PORT_c(DUMMY_PORT_c),
	.REF_RESET_c(REF_RESET_c),
	.REF_CLK_N(REF_CLK_N),
	.REF_CLK_P(REF_CLK_P),
	.AFPGA_LOCK_CDi_O_c(AFPGA_LOCK_CDi_O_c),
	.AFPGA_LOCK_CE_I_c(AFPGA_LOCK_CE_I_c),
	.AFPGA_LOCK_CLK_I_c(AFPGA_LOCK_CLK_I_c),
	.AFPGA_GLNK_OUT_c(AFPGA_GLNK_OUT_c)
);
(* haps_dut_fpga_name="FB1_uD" , haps_dut_hierarchy=1 *)  FB1_uD_dut dut_inst (
	.rst_n(rst_n_c),
	.clk(clkz),
	.IMMID(IMMID_c[52]),
	.ALUOUTMEM(ALUOUTMEM_c[63:0]),
	.RD2MEM({RD2MEM_63_c[63], RD2MEM[62:61], RD2MEM_60_c[60], RD2MEM[59:50], RD2MEM_49_c[49], RD2MEM[48], RD2MEM_47_c[47], RD2MEM[46:41], RD2MEM_40_c[40], RD2MEM[39:36], RD2MEM_35_c[35], RD2MEM[34:28], RD2MEM_27_c[27], RD2MEM[26], RD2MEM_25_c[25], RD2MEM[24:16], RD2MEM_15_c[15], RD2MEM[14:13], RD2MEM_12_c[12], RD2MEM[11:6], RD2MEM_5_c[5], RD2MEM[4], RD2MEM_3_c[3], RD2MEM[2:0]}),
	.DMout(DMout_c[63:0]),
	.MEMWRITEMEM(MEMWRITEMEM_c),
	.MEMREADMEM(MEMREADMEM_c),
	.WRMEM(WRMEM_c[4:0]),
	.REGWRITEMEM(REGWRITEMEM_c),
	.DMOUTWB(DMOUTWB_c[63:0]),
	.WRWB(WRWB_c[4:0]),
	.MEMTOREGWB(MEMTOREGWB_c),
	.REGWRITEWB(REGWRITEWB_0_c),
	.WRITEDATAWB(WRITEDATAWB_c[63:0]),
	.IMMID_21_to_21(IMMID_21_to_21_c[21]),
	.IMMID_23_to_23(IMMID_23_to_23_c[23]),
	.IMMID_27_to_27(IMMID_27_to_27_c[27]),
	.MEMREADEX_aptn_ft(MEMREADEX_aptn_ft_c),
	.MEMREADEX_aptn_ft_0(MEMREADEX_aptn_ft_0_c),
	.MEMREADMEM_aptn_ft(MEMREADMEM_aptn_ft_c),
	.REGWRITEWB_aptn_s(REGWRITEWB_aptn_s_c),
	.REGWRITEWB_aptn_s_0(REGWRITEWB_aptn_s_0_c),
	.ALUOUTMEM_aptn_ft(ALUOUTMEM_aptn_ft_c[10:0]),
	.WREX_aptn_ft(WREX_aptn_ft_c[3:0]),
	.WREX_aptn_ft_0(WREX_aptn_ft_0_c[3:0]),
	.WRITEDATAWB_aptn_s(WRITEDATAWB_aptn_s_c[63:0]),
	.WRMEM_aptn_ft(WRMEM_aptn_ft_c[4:0]),
	.WRWB_aptn_s(WRWB_aptn_s_c[4:0]),
	.ufpga_lock_clk_o(ufpga_lock_clk_o),
	.ufpga_lock_ce_o(ufpga_lock_ce_o),
	.ufpga_lock_cdo_o(ufpga_lock_cdo_o),
	.CDO_6(CDO_6)
);
endmodule /* FB1_uD */

