   1              	 .syntax unified
   2              	 .cpu cortex-m4
   3              	 .eabi_attribute 27,3
   4              	 .fpu fpv4-sp-d16
   5              	 .eabi_attribute 20,1
   6              	 .eabi_attribute 21,1
   7              	 .eabi_attribute 23,3
   8              	 .eabi_attribute 24,1
   9              	 .eabi_attribute 25,1
  10              	 .eabi_attribute 26,1
  11              	 .eabi_attribute 30,6
  12              	 .eabi_attribute 34,1
  13              	 .eabi_attribute 18,4
  14              	 .thumb
  15              	 .file "ecatslv.c"
  16              	 .text
  17              	.Ltext0:
  18              	 .cfi_sections .debug_frame
  19              	 .section .text.NVIC_EnableIRQ,"ax",%progbits
  20              	 .align 2
  21              	 .thumb
  22              	 .thumb_func
  24              	NVIC_EnableIRQ:
  25              	.LFB108:
  26              	 .file 1 "C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include/core_cm4.h"
   1:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  * @version  V4.30
   5:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  * @date     20. October 2015
   6:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Copyright (c) 2009 - 2015 ARM LIMITED
   8:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
   9:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    All rights reserved.
  10:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  11:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  12:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions of source code must retain the above copyright
  13:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  14:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  15:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  16:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      documentation and/or other materials provided with the distribution.
  17:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  18:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      to endorse or promote products derived from this software without
  19:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      specific prior written permission.
  20:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    *
  21:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  22:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  23:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  24:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  25:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  26:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  27:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  28:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  29:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  30:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  31:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  32:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    ---------------------------------------------------------------------------*/
  33:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  34:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  35:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  36:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  #pragma system_include         /* treat file as system include file for MISRA check */
  37:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  38:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  39:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
  40:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  41:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  42:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  43:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  44:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #include <stdint.h>
  45:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  46:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
  47:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
  48:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
  49:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  50:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
  51:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  52:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  53:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  54:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  55:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  56:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  57:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  58:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  59:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  60:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  61:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  62:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
  63:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  64:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  65:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
  66:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  *                 CMSIS definitions
  67:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
  68:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
  69:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup Cortex_M4
  70:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
  71:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
  72:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  73:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*  CMSIS CM4 definitions */
  74:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x04U)                                      /*!< [31:16] CMSIS H
  75:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x1EU)                                      /*!< [15:0]  CMSIS H
  76:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  77:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )        /*!< CMSIS HAL versi
  78:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  79:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CORTEX_M                (0x04U)                                      /*!< Cortex-M Core *
  80:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  81:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  82:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if   defined ( __CC_ARM )
  83:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  84:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  85:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  86:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  87:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  88:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  89:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  90:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static __inline
  91:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  92:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
  93:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  94:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  95:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
  96:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
  97:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
  98:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  99:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
 100:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 101:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 102:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 103:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
 104:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 105:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 106:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 107:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 108:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 109:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 110:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 111:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 112:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __packed
 113:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __ASM            _asm                                      /*!< asm keyword for COSMIC Co
 114:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __INLINE         inline                                    /*!< inline keyword for COSMIC
 115:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define __STATIC_INLINE  static inline
 116:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 117:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #else
 118:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #error Unknown compiler
 119:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 120:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 121:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
 122:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
 123:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
 124:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if defined ( __CC_ARM )
 125:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
 126:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 127:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 129:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 132:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 133:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 135:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 136:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined(__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
 137:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARM_PCS_VFP
 138:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1)
 139:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 141:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 142:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 144:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 145:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 147:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 148:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 149:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 150:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 151:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 153:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 156:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 157:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 159:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 160:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 161:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __ARMVFP__
 162:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 163:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 164:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 165:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 166:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 167:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 168:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 169:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 170:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 171:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 172:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TMS470__ )
 173:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 174:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 175:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 176:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 177:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 178:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 179:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 180:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 181:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 182:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 183:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 184:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __TASKING__ )
 185:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if defined __FPU_VFP__
 186:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 187:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 188:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 189:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 190:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 191:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 192:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 193:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 194:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 195:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 196:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 197:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 198:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #if (__FPU_PRESENT == 1U)
 199:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       1U
 200:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #else
 201:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 202:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****       #define __FPU_USED       0U
 203:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #endif
 204:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #else
 205:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_USED         0U
 206:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 207:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 208:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 209:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 210:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmInstr.h"                /* Core Instruction Access */
 211:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmFunc.h"                 /* Core Function Access */
 212:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #include "core_cmSimd.h"                 /* Compiler specific SIMD Intrinsics */
 213:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 214:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 215:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }
 216:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 217:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 218:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 219:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 220:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 221:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 222:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 223:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 224:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 225:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 226:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  extern "C" {
 227:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 228:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 229:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* check device defines and use defaults */
 230:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 231:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __CM4_REV
 232:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 233:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 234:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 235:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 236:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 237:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 238:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 239:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 240:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 241:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 242:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
 243:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 244:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 245:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 246:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 247:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          4U
 248:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 249:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 250:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 251:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 252:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 253:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 254:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #endif
 255:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 256:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 257:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 258:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 259:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 260:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 261:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 262:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 263:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 264:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
 265:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #ifdef __cplusplus
 266:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 267:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #else
 268:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 269:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
 270:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 271:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 272:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 273:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* following defines should be used for structure members */
 274:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 275:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 276:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 277:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 278:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 279:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 280:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 281:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 282:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
 283:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  *                 Register Abstraction
 284:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   Core Register contain:
 285:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register
 286:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Register
 287:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core SCB Register
 288:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Register
 289:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Register
 290:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core MPU Register
 291:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core FPU Register
 292:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
 293:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 294:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 295:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 296:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
 297:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 298:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 299:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 300:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 301:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Core Register type definitions.
 302:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 303:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 304:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 305:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 306:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 307:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 308:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 309:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 310:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   struct
 311:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   {
 312:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 313:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 314:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 315:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 316:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 317:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 318:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 319:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 320:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 321:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 322:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } APSR_Type;
 323:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 324:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* APSR Register Definitions */
 325:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 326:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 327:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 328:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 329:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 330:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 331:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 332:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 333:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 334:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 335:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 336:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 337:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 338:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 339:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 340:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 341:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 342:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 343:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 344:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 345:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 346:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 347:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 348:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 349:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   struct
 350:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   {
 351:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 352:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 353:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 354:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 355:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } IPSR_Type;
 356:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 357:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* IPSR Register Definitions */
 358:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 359:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 360:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 361:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 362:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 363:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 364:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 365:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 366:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 367:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   struct
 368:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   {
 369:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 370:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved */
 371:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 372:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 373:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0) */
 374:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0) */
 375:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 376:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 377:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 378:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 379:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 380:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 381:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 382:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } xPSR_Type;
 383:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 384:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* xPSR Register Definitions */
 385:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 386:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 387:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 388:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 389:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 390:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 391:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 392:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 393:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 394:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 395:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 396:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 397:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 398:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 399:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 400:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Pos                        25U                                            /*!< xPSR
 401:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_IT_Msk                        (3UL << xPSR_IT_Pos)                           /*!< xPSR
 402:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 403:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 404:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 405:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 406:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 407:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 408:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 409:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 410:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 411:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 412:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 413:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 414:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 415:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 416:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef union
 417:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 418:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   struct
 419:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   {
 420:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 421:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 422:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 423:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 424:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 425:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 426:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } CONTROL_Type;
 427:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 428:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* CONTROL Register Definitions */
 429:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 430:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 431:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 432:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 433:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 434:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 435:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 436:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 437:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 438:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 439:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 440:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 441:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 442:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 443:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 444:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 445:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 446:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 447:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 448:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 449:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 450:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 451:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 452:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 453:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 454:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 455:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 456:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RSERVED1[24U];
 457:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 458:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 459:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 460:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 461:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 462:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 463:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 464:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 465:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 466:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }  NVIC_Type;
 467:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 468:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 469:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 470:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 471:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 472:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 473:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 474:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 475:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 476:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 477:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 478:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 479:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 480:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 481:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 482:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 483:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 484:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 485:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 486:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 487:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 488:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 489:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 490:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 491:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 492:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 493:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 494:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 495:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 496:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 497:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 498:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 499:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 500:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 501:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 502:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 503:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 504:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 505:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 506:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 507:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 508:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } SCB_Type;
 509:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 510:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 511:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 512:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 513:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 514:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 515:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 516:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 517:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 518:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 519:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 520:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 521:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 522:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 523:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 524:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 525:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 526:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 527:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 528:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 529:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 530:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 531:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 532:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 533:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 534:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 535:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 536:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 537:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 538:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 539:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 540:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 541:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 542:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 543:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 544:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 545:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 546:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 547:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 548:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 549:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 550:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 551:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 552:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 553:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 554:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 555:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 556:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 557:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 558:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 559:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 560:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 561:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 562:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 563:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 564:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 565:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 566:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 567:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 568:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 569:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 570:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 571:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 572:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 573:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 574:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 575:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 576:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 577:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 578:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 579:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 580:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 581:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 582:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 583:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 584:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 585:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 586:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 587:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 588:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 589:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 590:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 591:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 592:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 593:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 594:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 595:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 596:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 597:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 598:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 599:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 600:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 601:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 602:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 603:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 604:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 605:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 606:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 607:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 608:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 609:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 610:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 611:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 612:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 613:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 614:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 615:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 616:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 617:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 618:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 619:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 620:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 621:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 622:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 623:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 624:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 625:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 626:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 627:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 628:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 629:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 630:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 631:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 632:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 633:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 634:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 635:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 636:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 637:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 638:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 639:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 640:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 641:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 642:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 643:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 644:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 645:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 646:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 647:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 648:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 649:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 650:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 651:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 652:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 653:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 654:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 655:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 656:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 657:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 658:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 659:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 660:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 661:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 662:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 663:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 664:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 665:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 666:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 667:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 668:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 669:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 670:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 671:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 672:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 673:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 674:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 675:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 676:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 677:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 678:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 679:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 680:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 681:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 682:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 683:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 684:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 685:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 686:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 687:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 688:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 689:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 690:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 691:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 692:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 693:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 694:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 695:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 696:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 697:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 698:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 699:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 700:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 701:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 702:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 703:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 704:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 705:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 706:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 707:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 708:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 709:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } SCnSCB_Type;
 710:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 711:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 712:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 713:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 714:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 715:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 716:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 717:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 718:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 719:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 720:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 721:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 722:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 723:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 724:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 725:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 726:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 727:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 728:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 729:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 730:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 731:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 732:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 733:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 734:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 735:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 736:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 737:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 738:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 739:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 740:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 741:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 742:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 743:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 744:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 745:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 746:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 747:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 748:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 749:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 750:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } SysTick_Type;
 751:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 752:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 753:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 754:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 755:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 756:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 757:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 758:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 759:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 760:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 761:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 762:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 763:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 764:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 765:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 766:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 767:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 768:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 769:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 770:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 771:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 772:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 773:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 774:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 775:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 776:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 777:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 778:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 779:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 780:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 781:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 782:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 783:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 784:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 785:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 786:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 787:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 788:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 789:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 790:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 791:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 792:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 793:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 794:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 795:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 796:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 797:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 798:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __OM  union
 799:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   {
 800:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 801:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 802:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 803:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 804:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 805:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 806:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 807:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 808:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 809:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 810:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[29U];
 811:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t IWR;                    /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register *
 812:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t IRR;                    /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register */
 813:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t IMCR;                   /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 814:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 815:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 816:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 817:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 818:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 819:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 820:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 821:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 822:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 823:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 824:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 825:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 826:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 827:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 828:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 829:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 830:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } ITM_Type;
 831:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 832:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 833:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 834:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL /*<< ITM_TPR_PRIVMASK_Pos*/)            /*!< ITM 
 835:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 836:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 837:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 838:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 839:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 840:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 841:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 842:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 843:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 844:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 845:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 846:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 847:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 848:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 849:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 850:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 851:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 852:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 853:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 854:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 855:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 856:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 857:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 858:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 859:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 860:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 861:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 862:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 863:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 864:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Write Register Definitions */
 865:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0U                                            /*!< ITM 
 866:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL /*<< ITM_IWR_ATVALIDM_Pos*/)              /*!< ITM 
 867:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 868:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Read Register Definitions */
 869:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0U                                            /*!< ITM 
 870:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL /*<< ITM_IRR_ATREADYM_Pos*/)              /*!< ITM 
 871:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 872:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 873:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0U                                            /*!< ITM 
 874:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL /*<< ITM_IMCR_INTEGRATION_Pos*/)          /*!< ITM 
 875:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 876:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 877:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 878:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 879:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 880:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 881:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 882:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 883:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 884:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 885:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 886:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 887:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 888:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 889:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 890:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 891:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 892:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 893:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
 894:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 895:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 896:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
 897:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 898:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
 899:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
 900:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
 901:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 902:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 903:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 904:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 905:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 906:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 907:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 908:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 909:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 910:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 911:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 912:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 913:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 914:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 915:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 916:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 917:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 918:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 919:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 920:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 921:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 922:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 923:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 924:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } DWT_Type;
 925:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 926:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Control Register Definitions */
 927:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 928:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 929:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 930:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 931:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 932:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 933:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 934:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 935:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 936:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 937:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 938:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 939:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 940:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 941:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 942:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 943:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 944:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 945:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 946:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 947:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 948:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 949:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 950:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 951:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 952:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 953:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 954:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 955:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 956:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 957:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 958:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 959:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 960:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 961:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 962:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 963:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 964:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 965:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 966:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 967:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 968:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 969:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 970:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 971:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 972:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 973:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 974:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 975:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 976:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 977:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 978:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 979:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 980:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 981:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 982:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 983:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 984:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 985:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 986:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 987:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 988:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 989:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 990:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 991:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 992:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 993:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 994:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
 995:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
 996:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
 997:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 998:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
 999:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1000:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1001:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1002:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1003:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1004:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1005:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1006:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1007:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1008:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1009:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1010:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1011:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1012:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1013:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1014:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1015:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1016:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1017:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1018:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1019:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1020:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1021:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1022:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1023:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1024:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1025:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1026:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1027:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1028:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1029:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1030:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1031:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1032:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1033:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1034:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1035:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1036:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1037:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1038:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1039:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1040:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1041:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1042:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1043:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1044:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1045:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1046:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1047:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1048:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1049:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1050:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1051:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1052:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1053:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1054:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1055:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1056:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1057:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1058:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1059:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER */
1060:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1061:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1062:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1063:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1064:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1065:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1066:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1067:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1068:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1069:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1070:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1071:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1072:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } TPI_Type;
1073:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1074:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1075:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1076:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1077:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1078:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1079:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1080:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1081:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1082:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1083:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1084:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1085:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1086:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1087:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1088:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1089:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1090:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1091:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1092:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1093:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1094:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1095:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1096:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1097:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1098:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1099:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1100:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1101:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1102:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1103:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1104:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1105:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1106:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1107:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1108:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1109:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1110:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1111:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1112:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1113:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1114:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1115:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1116:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1117:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1118:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1119:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1120:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1121:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1122:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1123:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1124:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1125:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1126:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1127:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1128:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1129:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0U                                         /*!< TPI ITA
1130:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR2_ATREADY_Pos*/)    /*!< TPI ITA
1131:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1132:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1133:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1134:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1135:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1136:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1137:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1138:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1139:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1140:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1141:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1142:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1143:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1144:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1145:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1146:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1147:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1148:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1149:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1150:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1151:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1152:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1153:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1154:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1155:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0U                                         /*!< TPI ITA
1156:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL /*<< TPI_ITATBCTR0_ATREADY_Pos*/)    /*!< TPI ITA
1157:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1158:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1159:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1160:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1161:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1162:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1163:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1164:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1165:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1166:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1167:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1168:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1169:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1170:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1171:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1172:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1173:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1174:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1175:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1176:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1177:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1178:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1179:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1180:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1181:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1182:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4U                                         /*!< TPI DEV
1183:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1184:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1185:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0U                                         /*!< TPI DEV
1186:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1187:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1188:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1189:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1190:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1191:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1192:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1193:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1194:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1195:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1196:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1197:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1198:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1199:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1200:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1201:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1202:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1203:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1204:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1205:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1206:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1207:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1208:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1209:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1210:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1211:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1212:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1213:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1214:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1215:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } MPU_Type;
1216:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1217:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Type Register Definitions */
1218:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1219:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1220:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1221:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1222:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1223:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1224:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1225:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1226:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1227:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Control Register Definitions */
1228:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1229:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1230:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1231:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1232:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1233:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1234:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1235:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1236:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1237:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1238:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1239:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1240:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1241:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1242:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1243:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1244:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1245:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1246:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1247:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1248:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1249:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1250:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1251:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1252:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1253:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1254:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1255:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1256:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1257:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1258:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1259:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1260:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1261:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1262:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1263:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1264:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1265:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1266:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1267:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1268:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1269:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1270:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1271:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1272:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1273:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1274:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1275:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1276:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1277:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1278:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1279:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1280:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1281:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1282:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1283:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
1284:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1285:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1286:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1287:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1288:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1289:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1290:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1291:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1292:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1293:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1294:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1295:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1296:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1297:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1298:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1299:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1300:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1301:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1302:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1303:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1304:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1305:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } FPU_Type;
1306:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1307:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1308:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1309:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1310:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1311:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1312:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1313:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1314:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1315:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1316:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1317:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1318:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1319:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1320:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1321:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1322:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1323:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1324:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1325:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1326:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1327:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1328:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1329:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1330:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1331:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1332:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1333:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1334:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1335:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1336:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1337:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1338:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1339:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1340:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1341:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1342:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1343:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1344:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1345:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1346:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1347:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1348:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1349:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1350:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1351:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1352:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1353:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1354:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1355:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1356:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1357:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1358:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1359:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1360:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1361:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1362:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1363:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1364:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1365:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1366:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1367:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1368:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1369:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1370:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1371:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1372:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1373:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1374:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1375:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1376:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1377:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1378:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1379:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1380:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1381:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1382:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1383:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1384:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1385:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1386:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1387:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1388:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1389:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1390:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1391:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
1392:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1393:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1394:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1395:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1396:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1397:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1398:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1399:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1400:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1401:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1402:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1403:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1404:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** typedef struct
1405:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1406:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1407:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1408:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1409:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1410:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** } CoreDebug_Type;
1411:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1412:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1413:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1414:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1415:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1416:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1417:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1418:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1419:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1420:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1421:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1422:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1423:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1424:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1425:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1426:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1427:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1428:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1429:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1430:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1431:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1432:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1433:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1434:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1435:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1436:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1437:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1438:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1439:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1440:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1441:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1442:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1443:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1444:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1445:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1446:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1447:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1448:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1449:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1450:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1451:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1452:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1453:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1454:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1455:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1456:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1457:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1458:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1459:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1460:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1461:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1462:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1463:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1464:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1465:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1466:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1467:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1468:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1469:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1470:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1471:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1472:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1473:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1474:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1475:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1476:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1477:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1478:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1479:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1480:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1481:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1482:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1483:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1484:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1485:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1486:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1487:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1488:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1489:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1490:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1491:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1492:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1493:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1494:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1495:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1496:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1497:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1498:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1499:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1500:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1501:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1502:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1503:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1504:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1505:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1506:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1507:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1508:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1509:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of the bit field.
1510:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted value.
1511:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
1512:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define _VAL2FLD(field, value)    ((value << field ## _Pos) & field ## _Msk)
1513:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1514:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1515:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1516:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1517:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param[in] value  Value of register.
1518:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1519:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
1520:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define _FLD2VAL(field, value)    ((value & field ## _Msk) >> field ## _Pos)
1521:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1522:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1523:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1524:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1525:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1526:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1527:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1528:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1529:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1530:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1531:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1532:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1533:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1534:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1535:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1536:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1537:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1538:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1539:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1540:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1541:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1542:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1543:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1544:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1545:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1546:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1547:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1548:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1549:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1550:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1551:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if (__MPU_PRESENT == 1U)
1552:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1553:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1554:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
1555:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1556:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #if (__FPU_PRESENT == 1U)
1557:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1558:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1559:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** #endif
1560:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1561:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*@} */
1562:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1563:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1564:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1565:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /*******************************************************************************
1566:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1567:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   Core Function Interface contains:
1568:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core NVIC Functions
1569:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core SysTick Functions
1570:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core Debug Functions
1571:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   - Core Register Access Functions
1572:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  ******************************************************************************/
1573:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1574:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1575:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** */
1576:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1577:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1578:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1579:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1580:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1581:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1582:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1583:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1584:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   @{
1585:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1586:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1587:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1588:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Set Priority Grouping
1589:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1590:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1591:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****            Only values from 0..7 are used.
1592:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1593:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1594:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1595:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1596:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1597:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1598:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t reg_value;
1599:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1600:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1601:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1602:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1603:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
1604:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1605:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****                 (PriorityGroupTmp << 8U)                      );              /* Insert write key a
1606:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
1607:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }
1608:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1609:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1610:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1611:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Get Priority Grouping
1612:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1613:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1614:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1615:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1616:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
1617:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1618:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }
1619:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1620:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1621:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1622:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Enable External Interrupt
1623:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \details Enables a device-specific interrupt in the NVIC interrupt controller.
1624:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1625:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1626:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1627:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
  27              	 .loc 1 1627 0
  28              	 .cfi_startproc
  29              	 
  30              	 
  31              	 
  32 0000 80B4     	 push {r7}
  33              	.LCFI0:
  34              	 .cfi_def_cfa_offset 4
  35              	 .cfi_offset 7,-4
  36 0002 83B0     	 sub sp,sp,#12
  37              	.LCFI1:
  38              	 .cfi_def_cfa_offset 16
  39 0004 00AF     	 add r7,sp,#0
  40              	.LCFI2:
  41              	 .cfi_def_cfa_register 7
  42 0006 0346     	 mov r3,r0
  43 0008 FB71     	 strb r3,[r7,#7]
1628:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  44              	 .loc 1 1628 0
  45 000a 0849     	 ldr r1,.L2
  46 000c 97F90730 	 ldrsb r3,[r7,#7]
  47 0010 5B09     	 lsrs r3,r3,#5
  48 0012 FA79     	 ldrb r2,[r7,#7]
  49 0014 02F01F02 	 and r2,r2,#31
  50 0018 0120     	 movs r0,#1
  51 001a 00FA02F2 	 lsl r2,r0,r2
  52 001e 41F82320 	 str r2,[r1,r3,lsl#2]
1629:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }
  53              	 .loc 1 1629 0
  54 0022 0C37     	 adds r7,r7,#12
  55              	.LCFI3:
  56              	 .cfi_def_cfa_offset 4
  57 0024 BD46     	 mov sp,r7
  58              	.LCFI4:
  59              	 .cfi_def_cfa_register 13
  60              	 
  61 0026 5DF8047B 	 ldr r7,[sp],#4
  62              	.LCFI5:
  63              	 .cfi_restore 7
  64              	 .cfi_def_cfa_offset 0
  65 002a 7047     	 bx lr
  66              	.L3:
  67              	 .align 2
  68              	.L2:
  69 002c 00E100E0 	 .word -536813312
  70              	 .cfi_endproc
  71              	.LFE108:
  73              	 .section .text.NVIC_DisableIRQ,"ax",%progbits
  74              	 .align 2
  75              	 .thumb
  76              	 .thumb_func
  78              	NVIC_DisableIRQ:
  79              	.LFB109:
1630:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1631:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** 
1632:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** /**
1633:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \brief   Disable External Interrupt
1634:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \details Disables a device-specific interrupt in the NVIC interrupt controller.
1635:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   \param [in]      IRQn  External interrupt number. Value cannot be negative.
1636:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****  */
1637:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1638:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** {
  80              	 .loc 1 1638 0
  81              	 .cfi_startproc
  82              	 
  83              	 
  84              	 
  85 0000 80B4     	 push {r7}
  86              	.LCFI6:
  87              	 .cfi_def_cfa_offset 4
  88              	 .cfi_offset 7,-4
  89 0002 83B0     	 sub sp,sp,#12
  90              	.LCFI7:
  91              	 .cfi_def_cfa_offset 16
  92 0004 00AF     	 add r7,sp,#0
  93              	.LCFI8:
  94              	 .cfi_def_cfa_register 7
  95 0006 0346     	 mov r3,r0
  96 0008 FB71     	 strb r3,[r7,#7]
1639:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h ****   NVIC->ICER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0
  97              	 .loc 1 1639 0
  98 000a 0949     	 ldr r1,.L5
  99 000c 97F90730 	 ldrsb r3,[r7,#7]
 100 0010 5B09     	 lsrs r3,r3,#5
 101 0012 FA79     	 ldrb r2,[r7,#7]
 102 0014 02F01F02 	 and r2,r2,#31
 103 0018 0120     	 movs r0,#1
 104 001a 00FA02F2 	 lsl r2,r0,r2
 105 001e 2033     	 adds r3,r3,#32
 106 0020 41F82320 	 str r2,[r1,r3,lsl#2]
1640:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Include\core_cm4.h **** }
 107              	 .loc 1 1640 0
 108 0024 0C37     	 adds r7,r7,#12
 109              	.LCFI9:
 110              	 .cfi_def_cfa_offset 4
 111 0026 BD46     	 mov sp,r7
 112              	.LCFI10:
 113              	 .cfi_def_cfa_register 13
 114              	 
 115 0028 5DF8047B 	 ldr r7,[sp],#4
 116              	.LCFI11:
 117              	 .cfi_restore 7
 118              	 .cfi_def_cfa_offset 0
 119 002c 7047     	 bx lr
 120              	.L6:
 121 002e 00BF     	 .align 2
 122              	.L5:
 123 0030 00E100E0 	 .word -536813312
 124              	 .cfi_endproc
 125              	.LFE109:
 127              	 .section .text.XMC_ECAT_GetALEventRegister,"ax",%progbits
 128              	 .align 2
 129              	 .thumb
 130              	 .thumb_func
 132              	XMC_ECAT_GetALEventRegister:
 133              	.LFB129:
 134              	 .file 2 "C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc/xmc_ecat.h"
   1:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
   2:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
   3:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @file xmc_ecat.h
   4:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @date 2015-12-27
   5:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
   6:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @cond
   7:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
   8:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * XMClib v2.1.8 - XMC Peripheral Driver Library 
   9:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  10:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Copyright (c) 2015-2016, Infineon Technologies AG
  11:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * All rights reserved.                        
  12:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *                                             
  13:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  14:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * following conditions are met:   
  15:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *                                                                              
  16:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Redistributions of source code must retain the above copyright notice, this list of conditions a
  17:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * disclaimer.                        
  18:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * 
  19:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Redistributions in binary form must reproduce the above copyright notice, this list of condition
  20:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * disclaimer in the documentation and/or other materials provided with the distribution.          
  21:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * 
  22:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Neither the name of the copyright holders nor the names of its contributors may be used to endor
  23:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * products derived from this software without specific prior written permission.                  
  24:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *                                                                              
  25:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  26:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  27:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  28:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  29:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  30:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  31:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                            
  32:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *                                                                              
  33:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  34:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Infineon Technologies AG dave@infineon.com).                                                    
  35:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
  36:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  37:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Change History
  38:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * --------------
  39:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  40:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * 2015-12-27:
  41:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *     - Initial Version<br>
  42:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  43:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @endcond
  44:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
  45:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  46:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
  47:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @addtogroup XMClib XMC Peripheral Library
  48:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @{
  49:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
  50:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  51:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
  52:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @addtogroup ECAT
  53:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @brief EtherCAT Low level driver for XMC4800/XMC4300 series.
  54:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  55:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * EtherCAT is an Ethernet-based fieldbus system.
  56:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The EtherCAT Slave Controller (ECAT) read the data addressed to them while the telegram passes t
  57:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * An EtherCAT Slave Controller (ESC) takes care of the EtherCAT communication as an interface betw
  58:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * fieldbus and the slave application. EtherCAT uses standard IEEE 802.3 Ethernet frames, thus a st
  59:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * controller can be used and no special hardware is required on master side. EtherCAT has a reserv
  60:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * 0x88A4 that distinguishes it from other Ethernet frames. Thus, EtherCAT can run in parallel to o
  61:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * protocols. EtherCAT does not require the IP protocol, however it can be encapsulated in IP/UDP. 
  62:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Slave Controller processes the frame in hardware. Thus, communication performance is independent
  63:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * power.
  64:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
  65:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The XMC_ECAT low level driver provides functions to configure and initialize the ECAT hardware p
  66:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * For EHTERCAT stack integration, the necessary hardware accees layer APIs shall be explicitly imp
  67:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * upon the stack provider. The XMC_ECAT lld layer provides only the hardware initialization functi
  68:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * basic functionalities.
  69:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @{
  70:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
  71:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  72:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #ifndef XMC_ECAT_H
  73:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #define XMC_ECAT_H
  74:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  75:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**************************************************************************************************
  76:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * HEADER FILES
  77:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
  78:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  79:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #include "xmc_common.h"
  80:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  81:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #if defined (ECAT0)
  82:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  83:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #include "xmc_ecat_map.h"
  84:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  85:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**************************************************************************************************
  86:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * MACROS
  87:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
  88:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  89:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**************************************************************************************************
  90:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * ENUMS
  91:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
  92:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
  93:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
  94:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * ECAT status return values
  95:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
  96:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** typedef enum XMC_ECAT_STATUS
  97:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
  98:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_STATUS_OK    = 0U, /**< Driver accepted application request */
  99:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_STATUS_BUSY  = 1U, /**< Driver is busy and cannot handle request */
 100:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_STATUS_ERROR = 2U  /**< Driver could not fulfil application request */
 101:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** } XMC_ECAT_STATUS_t;
 102:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 103:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 104:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * EtherCAT event enumeration types
 105:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 106:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** typedef enum XMC_ECAT_EVENT
 107:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
 108:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_AL_CONTROL = ECAT_AL_EVENT_MASK_AL_CE_MASK_Msk, /**< Application control event mas
 109:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_DC_LATCH = ECAT_AL_EVENT_MASK_DC_LE_MASK_Msk,  /**< Distributed Clock latch event 
 110:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_DC_SYNC0 = ECAT_AL_EVENT_MASK_ST_S0_MASK_Msk, /**< State of distributed clock sync
 111:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_DC_SYNC1 = ECAT_AL_EVENT_MASK_ST_S1_MASK_Msk, /**< State of distributed clock sync
 112:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM_ACTIVATION_REGISTER = ECAT_AL_EVENT_MASK_SM_A_MASK_Msk, /**< SyncManager activa
 113:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_EEPROM = ECAT_AL_EVENT_MASK_EEP_E_MASK_Msk, /**< EEPROM Emulation event mask*/
 114:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_WATCHDOG = ECAT_AL_EVENT_MASK_WP_D_MASK_Msk, /**< WATCHDOG process data event mask
 115:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM0 = ECAT_AL_EVENT_MASK_SMI_0_MASK_Msk, /**< Sync Manager 0 event mask*/
 116:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM1 = ECAT_AL_EVENT_MASK_SMI_1_MASK_Msk, /**< Sync Manager 1 event mask*/
 117:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM2 = ECAT_AL_EVENT_MASK_SMI_2_MASK_Msk, /**< Sync Manager 2 event mask*/
 118:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM3 = ECAT_AL_EVENT_MASK_SMI_3_MASK_Msk, /**< Sync Manager 3 event mask*/
 119:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM4 = ECAT_AL_EVENT_MASK_SMI_4_MASK_Msk, /**< Sync Manager 4 event mask*/
 120:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM5 = ECAT_AL_EVENT_MASK_SMI_5_MASK_Msk, /**< Sync Manager 5 event mask*/
 121:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM6 = ECAT_AL_EVENT_MASK_SMI_6_MASK_Msk, /**< Sync Manager 6 event mask*/
 122:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   XMC_ECAT_EVENT_SM7 = ECAT_AL_EVENT_MASK_SMI_7_MASK_Msk  /**< Sync Manager 7 event mask*/
 123:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** } XMC_ECAT_EVENT_t;
 124:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 125:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**************************************************************************************************
 126:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * DATA STRUCTURES
 127:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
 128:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 129:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /* Anonymous structure/union guard start */
 130:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #if defined (__CC_ARM)
 131:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #pragma push
 132:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #pragma anon_unions
 133:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #elif defined (__TASKING__)
 134:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #pragma warning 586
 135:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #endif
 136:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 137:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 138:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * ECAT port control data structure
 139:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 140:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** typedef struct XMC_ECAT_PORT_CTRL
 141:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
 142:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   union 
 143:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   {
 144:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     struct
 145:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     {
 146:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t enable_rstreq: 1;     /**< Master can trigger a reset of the XMC4700 / XMC4800 (::bo
 147:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 7;                   /**< Reserved bits */
 148:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t latch_input0: 2;      /**< Latch input 0 selection (::XMC_ECAT_PORT_LATCHIN0_t) */
 149:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 2;                   /**< Reserved bits */
 150:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t latch_input1: 2;      /**< Latch input 1 selection (::XMC_ECAT_PORT_LATCHIN1_t) */
 151:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 2;                   /**< Reserved bits */
 152:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t phyaddr_offset: 5;    /**< Ethernet PHY address offset, address of port 0 */
 153:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 1;                   /**< Reserved bits */
 154:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t mdio: 2;              /**< Bidirectional, push-pull management data I/O line (::XMC_
 155:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 8;                   /**< Reserved bits */
 156:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     };
 157:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 158:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t raw;
 159:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   } common;
 160:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 161:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   union 
 162:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   {  
 163:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     struct
 164:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     {
 165:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd0: 2;     /**< Receive data bit 0 (::XMC_ECAT_PORT0_CTRL_RXD0_t) */
 166:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd1: 2;     /**< Receive data bit 1 (::XMC_ECAT_PORT0_CTRL_RXD1_t) */
 167:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd2: 2;     /**< Receive data bit 2 (::XMC_ECAT_PORT0_CTRL_RXD2_t) */
 168:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd3: 2;     /**< Receive data bit 3 (::XMC_ECAT_PORT0_CTRL_RXD3_t) */
 169:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_err: 2;   /**< RX Error (::XMC_ECAT_PORT0_CTRL_RX_ERR_t) */
 170:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_dv: 2;    /**< RX Data valid (::XMC_ECAT_PORT0_CTRL_RX_DV_t) */
 171:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_clk: 2;   /**< RX Clock (::XMC_ECAT_PORT0_CTRL_RX_CLK_t) */
 172:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 2;          /**< Reserved bits */
 173:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t link: 2;     /**< Link status (::XMC_ECAT_PORT0_CTRL_LINK_t) */
 174:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 10;         /**< Reserved bits */
 175:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t tx_clk: 2;   /**< TX Clock (::XMC_ECAT_PORT0_CTRL_TX_CLK_t) */
 176:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t tx_shift: 2; /**< TX signal delay (::XMC_ECAT_PORT0_CTRL_TX_SHIFT_t) */
 177:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     };
 178:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 179:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t raw;
 180:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   } port0;
 181:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 182:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   union 
 183:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   {      
 184:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     struct
 185:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     {
 186:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd0: 2;     /**< Receive data bit 0 (::XMC_ECAT_PORT_CTRL_RXD0_t) */
 187:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd1: 2;     /**< Receive data bit 1 (::XMC_ECAT_PORT_CTRL_RXD1_t) */
 188:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd2: 2;     /**< Receive data bit 2 (::XMC_ECAT_PORT_CTRL_RXD2_t) */
 189:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rxd3: 2;     /**< Receive data bit 3 (::XMC_ECAT_PORT_CTRL_RXD3_t) */
 190:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_err: 2;   /**< RX Error (::XMC_ECAT_PORT_CTRL_RX_ERR_t) */
 191:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_dv: 2;    /**< RX Data valid (::XMC_ECAT_PORT_CTRL_RX_DV_t) */
 192:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t rx_clk: 2;   /**< RX Clock (::XMC_ECAT_PORT_CTRL_RX_CLK_t) */
 193:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 2;          /**< Reserved bits */
 194:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t link: 2;     /**< Link status (::XMC_ECAT_PORT_CTRL_LINK_t) */
 195:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t: 10;         /**< Reserved bits */
 196:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t tx_clk: 2;   /**< TX Clock (::XMC_ECAT_PORT_CTRL_TX_CLK_t) */
 197:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****       uint32_t tx_shift: 2; /**< TX signal delay (::XMC_ECAT_PORT1_CTRL_TX_SHIFT_t) */
 198:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     };
 199:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 200:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t raw;
 201:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   } port1;
 202:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   
 203:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** } XMC_ECAT_PORT_CTRL_t;
 204:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 205:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 206:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * ECAT EEPROM configuration area data structure
 207:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 208:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** typedef union XMC_ECAT_CONFIG
 209:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
 210:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   struct
 211:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   {
 212:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t : 8;
 213:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 214:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t : 2;
 215:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t enable_dc_sync_out : 1;
 216:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t enable_dc_latch_in : 1;
 217:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t enable_enhanced_link_p0 : 1;
 218:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t enable_enhanced_link_p1 : 1;
 219:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t : 2;
 220:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 221:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t : 16;
 222:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 223:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint16_t sync_pulse_length; /**< Initialization value for Pulse Length of SYNC Signals register
 224:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 225:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint32_t : 16;
 226:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 227:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint16_t station_alias; /**< Initialization value for Configured Station Alias Address register
 228:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 229:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint16_t : 16;
 230:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 231:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint16_t : 16;
 232:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 233:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****     uint16_t checksum;
 234:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   };
 235:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 236:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   uint32_t dword[4]; /**< Four 32 bit double word equivalent to 8 16 bit configuration area word. *
 237:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** } XMC_ECAT_CONFIG_t;
 238:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 239:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /* Anonymous structure/union guard end */
 240:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #if defined (__CC_ARM)
 241:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #pragma pop
 242:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #elif defined (__TASKING__)
 243:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #pragma warning restore
 244:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #endif
 245:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 246:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**************************************************************************************************
 247:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * API PROTOTYPES
 248:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  **************************************************************************************************
 249:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 250:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #ifdef __cplusplus
 251:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** extern "C" {
 252:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** #endif
 253:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 254:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 255:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param config XMC_ECAT_CONFIG_t
 256:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return XMC_ECAT_STATUS_t ECAT Initialization status
 257:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 258:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 259:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Initialize the Ethernet MAC peripheral <br>
 260:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 261:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 262:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function sets the link speed, applies the duplex mode, sets auto-negotiation
 263:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * and loop-back settings.
 264:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 265:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_Init(XMC_ECAT_CONFIG_t *const config);
 266:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 267:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 268:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param None
 269:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 270:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 271:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 272:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Enable the EtherCAT peripheral <br>
 273:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 274:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 275:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function de-asserts the peripheral reset.
 276:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 277:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_Enable(void);
 278:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 279:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 280:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param None
 281:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 282:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 283:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 284:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Disable the EtherCAT peripheral <br>
 285:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 286:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 287:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function asserts the peripheral reset.
 288:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 289:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_Disable(void);
 290:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 291:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 292:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param phy_addr PHY address
 293:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param reg_addr Register address
 294:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param data The destination to which the read data needs to be copied to.
 295:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 296:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return XMC_ECAT_STATUS_t EtherCAT Read PHY API return status
 297:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 298:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 299:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Read a PHY register <br>
 300:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 301:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 302:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function reads a PHY register. It essentially polls busy bit during max
 303:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * PHY_TIMEOUT time and reads the information into 'data' when not busy.
 304:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 305:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** XMC_ECAT_STATUS_t XMC_ECAT_ReadPhy(uint8_t phy_addr, uint8_t reg_addr, uint16_t *data);
 306:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 307:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 308:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param phy_addr PHY address
 309:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param reg_addr Register address
 310:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param data The data to write
 311:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return XMC_ECAT_STATUS_t EtherCAT Write PHY API return status
 312:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 313:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 314:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Write a PHY register <br>
 315:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 316:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 317:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function reads a PHY register. It essentially writes the data and polls
 318:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * the busy bit until it is no longer busy.
 319:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 320:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** XMC_ECAT_STATUS_t XMC_ECAT_WritePhy(uint8_t phy_addr, uint8_t reg_addr, uint16_t data);
 321:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 322:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 323:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param port_ctrl Port control configuration
 324:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 325:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 326:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 327:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Set port control configuration <br>
 328:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 329:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 330:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function sets the port control by writing the configuration into the ECAT CON register.
 331:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 332:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 333:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** __STATIC_INLINE void XMC_ECAT_SetPortControl(const XMC_ECAT_PORT_CTRL_t port_ctrl)
 334:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
 335:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   ECAT0_CON->CON = (uint32_t)port_ctrl.common.raw;
 336:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   ECAT0_CON->CONP0 = (uint32_t)port_ctrl.port0.raw;
 337:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   ECAT0_CON->CONP1 = (uint32_t)port_ctrl.port1.raw;
 338:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** }
 339:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 340:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 341:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param event Single or logically OR'd events specified in the enum type @refXMC_ECAT_EVENT_t
 342:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 343:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 344:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 345:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Enable ECAT event(s) <br>
 346:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 347:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 348:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function can be used to enable ECAT event(s).
 349:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 350:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_EnableEvent(uint32_t event);
 351:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 352:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 353:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param event Single or logically OR'd events specified in the enum type @refXMC_ECAT_EVENT_t
 354:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 355:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 356:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 357:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Disable an ECAT event(s) <br>
 358:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 359:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 360:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function can be used to disable ECAT event(s).
 361:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 362:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_DisableEvent(uint32_t event);
 363:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 364:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 365:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param None
 366:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return uint32_t Event status
 367:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 368:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 369:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Get event status <br>
 370:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 371:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 372:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * The function returns the ECAT status and interrupt status as a single word. The user
 373:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * can then check the status of the events by using an appropriate mask.
 374:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 375:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** uint32_t XMC_ECAT_GetEventStatus(void);
 376:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 377:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 378:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 379:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param channel SyncManager channel number.
 380:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 381:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 382:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 383:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Disables selected SyncManager channel <br>
 384:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 385:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 386:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Sets bit 0 of the corresponding 0x807 register.
 387:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 388:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_DisableSyncManChannel(const uint8_t channel);
 389:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 390:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 391:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param channel SyncManager channel number.
 392:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return None
 393:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 394:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 395:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Enables selected SyncManager channel <br>
 396:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 397:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 398:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Resets bit 0 of the corresponding 0x807 register.
 399:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 400:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** void XMC_ECAT_EnableSyncManChannel(const uint8_t channel);
 401:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** 
 402:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** /**
 403:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @param None
 404:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * @return uint16_t Content of register 0x220-0x221
 405:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 406:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par<b>Description: </b><br>
 407:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Get content of AL event register <br>
 408:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  *
 409:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * \par
 410:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  * Get the first two bytes of the AL Event register (0x220-0x221).
 411:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****  */
 412:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** __STATIC_INLINE uint16_t XMC_ECAT_GetALEventRegister(void)
 413:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** {
 135              	 .loc 2 413 0
 136              	 .cfi_startproc
 137              	 
 138              	 
 139              	 
 140 0000 80B4     	 push {r7}
 141              	.LCFI12:
 142              	 .cfi_def_cfa_offset 4
 143              	 .cfi_offset 7,-4
 144 0002 00AF     	 add r7,sp,#0
 145              	.LCFI13:
 146              	 .cfi_def_cfa_register 7
 414:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h ****   return ((uint16_t)ECAT0->AL_EVENT_REQ);
 147              	 .loc 2 414 0
 148 0004 044B     	 ldr r3,.L9
 149 0006 D3F82032 	 ldr r3,[r3,#544]
 150 000a 9BB2     	 uxth r3,r3
 415:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/XMCLib/inc\xmc_ecat.h **** }
 151              	 .loc 2 415 0
 152 000c 1846     	 mov r0,r3
 153 000e BD46     	 mov sp,r7
 154              	.LCFI14:
 155              	 .cfi_def_cfa_register 13
 156              	 
 157 0010 5DF8047B 	 ldr r7,[sp],#4
 158              	.LCFI15:
 159              	 .cfi_restore 7
 160              	 .cfi_def_cfa_offset 0
 161 0014 7047     	 bx lr
 162              	.L10:
 163 0016 00BF     	 .align 2
 164              	.L9:
 165 0018 00000154 	 .word 1409351680
 166              	 .cfi_endproc
 167              	.LFE129:
 169              	 .section .text.HW_EscRead,"ax",%progbits
 170              	 .align 2
 171              	 .thumb
 172              	 .thumb_func
 174              	HW_EscRead:
 175              	.LFB162:
 176              	 .file 3 "C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC/xmc_eschw.h"
   1:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
   2:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @file xmc_eschw.h
   3:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @date 2015-02-05
   4:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
   5:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * NOTE:
   6:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * This file is copied by DAVE. Any manual modification done to this file will be lost when the cod
   7:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
   8:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @cond
   9:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  **************************************************************************************************
  10:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * ECAT_SSC v4.0.6 - ECAT_SSC APP initializes the XMC ESC and sets up the interface for Beckhoff Et
  11:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  12:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Copyright (c) 2016, Infineon Technologies AG
  13:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * All rights reserved.
  14:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  15:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Redistribution and use in source and binary forms, with or without modification,are permitted pr
  16:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * following conditions are met:
  17:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  18:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   Redistributions of source code must retain the above copyright notice, this list of conditions
  19:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   disclaimer.
  20:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  21:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   Redistributions in binary form must reproduce the above copyright notice, this list of conditi
  22:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   disclaimer in the documentation and/or other materials provided with the distribution.
  23:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  24:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   Neither the name of the copyright holders nor the names of its contributors may be used to end
  25:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *   products derived from this software without specific prior written permission.
  26:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  27:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR I
  28:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTI
  29:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE  FOR ANY DIRECT, IN
  30:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBS
  31:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THE
  32:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * WHETHER IN CONTRACT, STRICT LIABILITY,OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY
  33:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  35:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * To improve the quality of the software, users are encouraged to share modifications, enhancement
  36:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * with Infineon Technologies AG (dave@infineon.com).
  37:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  **************************************************************************************************
  38:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  39:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Change History
  40:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * --------------
  41:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  42:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * 2016-02-05:
  43:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *     - Initial version
  44:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  45:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @endcond
  46:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
  47:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
  48:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  49:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #ifndef XMC_ESCHW_H
  50:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define XMC_ESCHW_H
  51:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  52:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**************************************************************************************************
  53:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * HEADER FILES
  54:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  **************************************************************************************************
  55:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #include "SSC/Src/esc.h"
  56:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #include "xmc_ecat.h"
  57:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #include "../E_EEPROM_XMC4/e_eeprom_xmc4.h"
  58:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  59:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  /*************************************************************************************************
  60:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   * MACROS
  61:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   *************************************************************************************************
  62:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  63:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define ECAT_TIMER_INC_P_MS (1U) /**< Timer increment value */
  64:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  65:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define pEsc ((uint8_t *)ECAT0)  /**< EtherCAT module address */
  66:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  67:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** extern uint8_t aEepromData[];
  68:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  69:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**************************************************************************************************
  70:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * API Prototypes
  71:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  **************************************************************************************************
  72:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  73:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #ifdef __cplusplus
  74:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** extern "C" {
  75:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #endif
  76:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  77:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
  78:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @ingroup ECAT_SSC_apidoc
  79:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @{
  80:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
  81:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  82:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadDWord(DWordValue, Address)     ((DWordValue) = (UINT32)(((volatile UINT32 *)pEsc)
  83:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  84:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadDWordIsr(DWordValue, Address)  HW_EscReadDWord(DWordValue, Address)              
  85:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  86:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadWord(WordValue, Address)       ((WordValue) = (((volatile UINT16 *)pEsc)[((Addres
  87:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  88:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadWordIsr(WordValue, Address)    HW_EscReadWord(WordValue, Address)                
  89:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  90:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadByte(ByteValue, Address)       ((ByteValue) = (((volatile UINT8 *)pEsc)[(Address)
  91:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  92:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscReadByteIsr(ByteValue, Address)    HW_EscReadByte(ByteValue, Address)                
  93:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  94:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteDWord(DWordValue, Address)    ((((volatile UINT32 *)pEsc)[(Address>>2)]) = (DWor
  95:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  96:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteDWordIsr(DWordValue, Address) HW_EscWriteWord(DWordValue, Address)              
  97:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
  98:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteWord(WordValue, Address)      ((((volatile UINT16 *)pEsc)[((Address)>>1)]) = (Wo
  99:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 100:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteWordIsr(WordValue, Address)   HW_EscWriteWord(WordValue, Address)               
 101:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 102:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteByte(ByteValue, Address)      ((((volatile UINT8 *)pEsc)[(Address)]) = (ByteValu
 103:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 104:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** #define HW_EscWriteByteIsr(ByteValue, Address)   HW_EscWriteByte(ByteValue, Address)               
 105:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 106:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 107:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief 16Bit ESC read access
 108:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 109:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local destination buffer.
 110:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 111:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 112:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 113:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 114:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 115:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 116:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 117:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the 
 118:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 119:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 120:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscRead(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 121:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 177              	 .loc 3 121 0
 178              	 .cfi_startproc
 179              	 
 180              	 
 181 0000 80B5     	 push {r7,lr}
 182              	.LCFI16:
 183              	 .cfi_def_cfa_offset 8
 184              	 .cfi_offset 7,-8
 185              	 .cfi_offset 14,-4
 186 0002 82B0     	 sub sp,sp,#8
 187              	.LCFI17:
 188              	 .cfi_def_cfa_offset 16
 189 0004 00AF     	 add r7,sp,#0
 190              	.LCFI18:
 191              	 .cfi_def_cfa_register 7
 192 0006 7860     	 str r0,[r7,#4]
 193 0008 0B46     	 mov r3,r1
 194 000a 7B80     	 strh r3,[r7,#2]
 195 000c 1346     	 mov r3,r2
 196 000e 3B80     	 strh r3,[r7]
 122:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   memcpy(pData, &pEsc[Address], Len);
 197              	 .loc 3 122 0
 198 0010 7B88     	 ldrh r3,[r7,#2]
 199 0012 03F1A843 	 add r3,r3,#1409286144
 200 0016 03F58033 	 add r3,r3,#65536
 201 001a 3A88     	 ldrh r2,[r7]
 202 001c 7868     	 ldr r0,[r7,#4]
 203 001e 1946     	 mov r1,r3
 204 0020 FFF7FEFF 	 bl memcpy
 123:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 205              	 .loc 3 123 0
 206 0024 0837     	 adds r7,r7,#8
 207              	.LCFI19:
 208              	 .cfi_def_cfa_offset 8
 209 0026 BD46     	 mov sp,r7
 210              	.LCFI20:
 211              	 .cfi_def_cfa_register 13
 212              	 
 213 0028 80BD     	 pop {r7,pc}
 214              	 .cfi_endproc
 215              	.LFE162:
 217 002a 00BF     	 .section .text.HW_GetALEventRegister,"ax",%progbits
 218              	 .align 2
 219              	 .thumb
 220              	 .thumb_func
 222              	HW_GetALEventRegister:
 223              	.LFB168:
 124:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 125:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 126:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Interrupt specific 16Bit ESC read access
 127:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 128:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local destination buffer.
 129:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 130:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 131:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 132:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 133:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 134:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 135:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 136:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Reads from the EtherCAT Slave Controller. This function is used to access ESC registers and the 
 137:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 138:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 139:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscReadIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 140:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 141:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   HW_EscRead(pData, Address, Len);
 142:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 143:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 144:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 145:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Reads data from the ESC and copies to slave mailbox memory.
 146:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 147:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local destination buffer.
 148:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 149:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 150:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 151:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 152:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 153:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 154:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 155:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Reads data from the ESC and copies to slave mailbox memory. If the local mailbox memory is also 
 156:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * application memory this function is equal to HW_EscRead.
 157:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 158:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 159:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscReadMbxMem(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 160:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 161:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   HW_EscRead(pData, Address, Len);
 162:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 163:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 164:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 165:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief 16Bit ESC write access
 166:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 167:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local source buffer.
 168:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 169:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 170:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 171:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 172:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 173:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 174:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 175:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the
 176:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 177:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 178:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscWrite(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 179:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 180:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   memcpy(&pEsc[Address], pData, Len);
 181:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 182:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 183:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 184:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Interrupt specific 16Bit ESC write access
 185:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 186:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local source buffer.
 187:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 188:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 189:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 190:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 191:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 192:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 193:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 194:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Writes from the EtherCAT Slave Controller. This function is used to access ESC registers and the
 195:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 196:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 197:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscWriteIsr(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 198:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 199:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   HW_EscWrite(pData, Address, Len);
 200:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 201:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 202:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 203:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Writes data from the slave mailbox memory to ESC memory.
 204:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 205:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param pData Pointer to local source mailbox buffer.
 206:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Address EtherCAT Slave Controller address. Specifies the offset within the ESC memory are
 207:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param Len Access size in Bytes
 208:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 209:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 210:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 211:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 212:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 213:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Writes data from the slave mailbox memory to ESC memory. If the local mailbox memory is also loc
 214:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * application memory this function is equal to HW_EscWrite.
 215:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 216:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 217:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void HW_EscWriteMbxMem(MEM_ADDR *pData, UINT16 Address, UINT16 Len)
 218:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 219:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   HW_EscWrite(pData, Address, Len);
 220:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 221:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 222:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 223:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Get the first two bytes of the AL Event register
 224:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 225:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param None
 226:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 227:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return Content of register 0x220-0x221
 228:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 229:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 230:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 231:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 232:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 233:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 234:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE UINT16 HW_GetALEventRegister(void)
 235:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 224              	 .loc 3 235 0
 225              	 .cfi_startproc
 226              	 
 227              	 
 228 0000 80B5     	 push {r7,lr}
 229              	.LCFI21:
 230              	 .cfi_def_cfa_offset 8
 231              	 .cfi_offset 7,-8
 232              	 .cfi_offset 14,-4
 233 0002 00AF     	 add r7,sp,#0
 234              	.LCFI22:
 235              	 .cfi_def_cfa_register 7
 236:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   return XMC_ECAT_GetALEventRegister();
 236              	 .loc 3 236 0
 237 0004 FFF7FEFF 	 bl XMC_ECAT_GetALEventRegister
 238 0008 0346     	 mov r3,r0
 237:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 239              	 .loc 3 237 0
 240 000a 1846     	 mov r0,r3
 241 000c 80BD     	 pop {r7,pc}
 242              	 .cfi_endproc
 243              	.LFE168:
 245 000e 00BF     	 .section .text.ENABLE_ESC_INT,"ax",%progbits
 246              	 .align 2
 247              	 .thumb
 248              	 .thumb_func
 250              	ENABLE_ESC_INT:
 251              	.LFB170:
 238:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 239:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 240:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Get the first two bytes of the AL Event register from ISR.
 241:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 242:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param None
 243:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 244:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 245:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 246:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 247:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 248:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Special function for ESC access from interrupt service routines if required, otherwise this func
 249:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * HW_GetALEventRegister.
 250:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 251:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 252:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE UINT16 HW_GetALEventRegister_Isr(void)
 253:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 254:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   return HW_GetALEventRegister();
 255:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 256:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 257:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 258:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Enables EtherCAT interrupt
 259:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 260:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param None
 261:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 262:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 263:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 264:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 265:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 266:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Function to enable the XMC EtherCAT slave controller interrupt.
 267:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 268:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 269:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void ENABLE_ESC_INT(void)
 270:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 252              	 .loc 3 270 0
 253              	 .cfi_startproc
 254              	 
 255              	 
 256 0000 80B5     	 push {r7,lr}
 257              	.LCFI23:
 258              	 .cfi_def_cfa_offset 8
 259              	 .cfi_offset 7,-8
 260              	 .cfi_offset 14,-4
 261 0002 00AF     	 add r7,sp,#0
 262              	.LCFI24:
 263              	 .cfi_def_cfa_register 7
 271:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   NVIC_EnableIRQ(ECAT0_0_IRQn);
 264              	 .loc 3 271 0
 265 0004 6D20     	 movs r0,#109
 266 0006 FFF7FEFF 	 bl NVIC_EnableIRQ
 272:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 267              	 .loc 3 272 0
 268 000a 80BD     	 pop {r7,pc}
 269              	 .cfi_endproc
 270              	.LFE170:
 272              	 .section .text.DISABLE_ESC_INT,"ax",%progbits
 273              	 .align 2
 274              	 .thumb
 275              	 .thumb_func
 277              	DISABLE_ESC_INT:
 278              	.LFB171:
 273:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** 
 274:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** /**
 275:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @brief Disables EtherCAT interrupt
 276:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 277:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @param None
 278:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 279:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * @return None
 280:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * <BR>
 281:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 282:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * \par<b>Description:</b><br>
 283:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  * Function to disable the XMC EtherCAT slave controller interrupt.
 284:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  *
 285:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****  */
 286:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** __STATIC_INLINE void DISABLE_ESC_INT(void)
 287:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** {
 279              	 .loc 3 287 0
 280              	 .cfi_startproc
 281              	 
 282              	 
 283 0000 80B5     	 push {r7,lr}
 284              	.LCFI25:
 285              	 .cfi_def_cfa_offset 8
 286              	 .cfi_offset 7,-8
 287              	 .cfi_offset 14,-4
 288 0002 00AF     	 add r7,sp,#0
 289              	.LCFI26:
 290              	 .cfi_def_cfa_register 7
 288:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h ****   NVIC_DisableIRQ(ECAT0_0_IRQn);
 291              	 .loc 3 288 0
 292 0004 6D20     	 movs r0,#109
 293 0006 FFF7FEFF 	 bl NVIC_DisableIRQ
 289:C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Dave/Generated/ECAT_SSC\xmc_eschw.h **** }
 294              	 .loc 3 289 0
 295 000a 80BD     	 pop {r7,pc}
 296              	 .cfi_endproc
 297              	.LFE171:
 299              	 .comm bBootMode,1,1
 300              	 .comm bEcatOutputUpdateRunning,1,1
 301              	 .comm bEcatInputUpdateRunning,1,1
 302              	 .comm bEcatFirstOutputsReceived,1,1
 303              	 .comm bWdTrigger,1,1
 304              	 .comm bDcSyncActive,1,1
 305              	 .comm EsmTimeoutCounter,2,2
 306              	 .comm bDcRunning,1,1
 307              	 .comm u16SmSync0Counter,2,2
 308              	 .comm u16SmSync0Value,2,2
 309              	 .comm bSmSyncSequenceValid,1,1
 310              	 .comm i16WaitForPllRunningTimeout,2,2
 311              	 .comm i16WaitForPllRunningCnt,2,2
 312              	 .comm Sync0WdCounter,2,2
 313              	 .comm Sync0WdValue,2,2
 314              	 .comm Sync1WdCounter,2,2
 315              	 .comm Sync1WdValue,2,2
 316              	 .comm LatchInputSync0Value,2,2
 317              	 .comm LatchInputSync0Counter,2,2
 318              	 .comm bEscIntEnabled,1,1
 319              	 .comm b3BufferMode,1,1
 320              	 .comm bLocalErrorFlag,1,1
 321              	 .comm u16LocalErrorCode,2,2
 322              	 .comm bApplEsmPending,1,1
 323              	 .comm bEcatWaitForAlControlRes,1,1
 324              	 .comm nEcatStateTrans,2,2
 325              	 .comm u8EcatErrorLed,1,1
 326              	 .comm u8EcatRunLed,1,1
 327              	 .comm nPdInputSize,2,2
 328              	 .comm nPdOutputSize,2,2
 329              	 .comm nMaxSyncMan,1,1
 330              	 .comm nMaxEscAddress,2,2
 331              	 .comm nAlStatus,1,1
 332              	 .comm EcatWdValue,2,2
 333              	 .comm nEscAddrOutputData,2,2
 334              	 .comm nEscAddrInputData,2,2
 335              	 .comm u16ALEventMask,2,2
 336              	 .comm u8dummy,1,1
 337              	 .global SMActivate
 338              	 .section .bss.SMActivate,"aw",%nobits
 341              	SMActivate:
 342 0000 00       	 .space 1
 343              	 .comm SyncManInfo,8,4
 344              	 .global EepromLoaded
 345              	 .section .bss.EepromLoaded,"aw",%nobits
 348              	EepromLoaded:
 349 0000 00       	 .space 1
 350              	 .section .text.ResetALEventMask,"ax",%progbits
 351              	 .align 2
 352              	 .global ResetALEventMask
 353              	 .thumb
 354              	 .thumb_func
 356              	ResetALEventMask:
 357              	.LFB172:
 358              	 .file 4 "../SSC/Src/ecatslv.c"
   1:../SSC/Src/ecatslv.c **** /**
   2:../SSC/Src/ecatslv.c **** \addtogroup ESM EtherCAT State Machine
   3:../SSC/Src/ecatslv.c **** @{
   4:../SSC/Src/ecatslv.c **** */
   5:../SSC/Src/ecatslv.c **** 
   6:../SSC/Src/ecatslv.c **** /**
   7:../SSC/Src/ecatslv.c **** \file ecatslv.c
   8:../SSC/Src/ecatslv.c **** \author EthercatSSC@beckhoff.com
   9:../SSC/Src/ecatslv.c **** \brief Implementation
  10:../SSC/Src/ecatslv.c **** This file contains the EtherCAT State Machine.
  11:../SSC/Src/ecatslv.c **** 
  12:../SSC/Src/ecatslv.c **** \version 5.11
  13:../SSC/Src/ecatslv.c **** 
  14:../SSC/Src/ecatslv.c **** <br>Changes to version V5.10:<br>
  15:../SSC/Src/ecatslv.c **** V5.11 COE3: change 0x10F3.2 (Sync Error limit) from UINT32 to UINT16 (according to the ETG.1020)<br
  16:../SSC/Src/ecatslv.c **** V5.11 DIAG4: change parameter handling in DIAG_CreateNewMessage()<br>
  17:../SSC/Src/ecatslv.c **** V5.11 ECAT10: change PROTO handling to prevent compiler errors<br>
  18:../SSC/Src/ecatslv.c **** V5.11 ECAT4: enhance SM/Sync monitoring for input/output only slaves<br>
  19:../SSC/Src/ecatslv.c **** V5.11 ECAT5: "Add missing ""bEscAlEventEnbaled"" initialization if ""AL_EVENT_ENBALED"" is 0"""<br>
  20:../SSC/Src/ecatslv.c **** V5.11 ECAT7: add missing big endian swapping<br>
  21:../SSC/Src/ecatslv.c **** V5.11 ESC1: update max address calculation<br>
  22:../SSC/Src/ecatslv.c **** V5.11 ESM1: update calculation of subordinated cycles<br>
  23:../SSC/Src/ecatslv.c **** V5.11 ESM2: DC_SUPPORTED, Sync0 is not supported and Sync0 is generated according register values t
  24:../SSC/Src/ecatslv.c **** V5.11 ESM3: update checking of the user configured sync type<br>
  25:../SSC/Src/ecatslv.c **** V5.11 ESM4: prevent to go from ErrSafeOP to OP without re enabling Sync0/1<br>
  26:../SSC/Src/ecatslv.c **** V5.11 ESM5: DPRAM range was double checked<br>
  27:../SSC/Src/ecatslv.c **** V5.11 ESM6: in the SO transition wait by default until the master has send process data<br>
  28:../SSC/Src/ecatslv.c **** V5.11 HW1: "move hardware independent functions ""HW_DisableSyncManChannel()"", ""HW_EnableSyncManC
  29:../SSC/Src/ecatslv.c **** V5.11 HW2: check during ESM handling if the SM address and length is aligned according the ESC acce
  30:../SSC/Src/ecatslv.c **** V5.11 TEST9: "add behaviour 0x2020.7 (SDO requests on 0x3006.0 are set to pending until an FoE read
  31:../SSC/Src/ecatslv.c **** <br>Changes to version V5.01:<br>
  32:../SSC/Src/ecatslv.c **** V5.10 COE1: Define one entry description for all 0x1C3x objects and change data type of SI11,12,13 
  33:../SSC/Src/ecatslv.c **** V5.10 DIAG1: Define diagmessage textIDs<br>
  34:../SSC/Src/ecatslv.c **** V5.10 ECAT13: Update Synchronisation handling (FreeRun,SM Sync, Sync0, Sync1)<br>
  35:../SSC/Src/ecatslv.c ****               Compare DC UINT configuration (by ESC Config data) vs. DC activation register setting
  36:../SSC/Src/ecatslv.c ****               Update 0x1C3x entries<br>
  37:../SSC/Src/ecatslv.c **** V5.10 ESC2: Check if defined SM settings do not exceed the available DPRAM range (in error case AL 
  38:../SSC/Src/ecatslv.c **** V5.10 ESC3: Handle DC cControl register values in case of 32Bit ESC access (a Sync activation mask 
  39:../SSC/Src/ecatslv.c **** V5.10 ESC4: Mask lower 4 Bit of AL status to get Run led value<br>
  40:../SSC/Src/ecatslv.c ****             Invalid RunLed code was calculated if ESC set ECAT Run Led<br>
  41:../SSC/Src/ecatslv.c **** V5.10 ESC5: Add missing swapping<br>
  42:../SSC/Src/ecatslv.c **** V5.10 ESM2: Update "bApplEsmPending" flag during a transition to a lower state<br>
  43:../SSC/Src/ecatslv.c **** V5.10 ESM3: Add "volatile" directive for ESM dummy variables<br>
  44:../SSC/Src/ecatslv.c **** V5.10 HW5: Block ESC interrupts during Timer ISR<br>
  45:../SSC/Src/ecatslv.c **** V5.10 TEST9: Add option to prevent SM3 unlock during PS<br>
  46:../SSC/Src/ecatslv.c **** <br>Changes to version V5.0:<br>
  47:../SSC/Src/ecatslv.c **** V5.01 APPL3: Include library demo application<br>
  48:../SSC/Src/ecatslv.c **** V5.01 ESC2: Add missed value swapping<br>
  49:../SSC/Src/ecatslv.c **** V5.01 ESM1: Don't overwrite the error reason in case of an failed PS transition<br>
  50:../SSC/Src/ecatslv.c **** V5.01 ESM2: Don't check the "appl trigger" flag in case on an regular transition to a lower state (
  51:../SSC/Src/ecatslv.c **** V5.01 ESM3: Call Error acknowledge indication only if error was acknowledged by the master<br>
  52:../SSC/Src/ecatslv.c **** V5.01 HW3: Update blink code of an SM watchdog error<br>
  53:../SSC/Src/ecatslv.c **** <br>Changes to version V4.42:<br>
  54:../SSC/Src/ecatslv.c **** V5.0 ECAT1: Support Explicit Device ID.<br>
  55:../SSC/Src/ecatslv.c **** V5.0 ECAT2: Application specific functions are moved to application files.<br>
  56:../SSC/Src/ecatslv.c **** V5.0 ECAT3: Global dummy variables used for dummy ESC operations.<br>
  57:../SSC/Src/ecatslv.c **** V5.0 ESC1: ESC 32Bit Access added.<br>
  58:../SSC/Src/ecatslv.c **** V5.0 ESC2: Support ESC EtherCAT LED Indication.<br>
  59:../SSC/Src/ecatslv.c **** V5.0 ESC3: Support EEPROM Emulation.<br>
  60:../SSC/Src/ecatslv.c **** V5.0 ESM1: Update "LocalErrorFlag" handling.<br>
  61:../SSC/Src/ecatslv.c **** V5.0 ESM2: Update Error Acknowledge by ALControl INIT (without error acknowledge)<br>
  62:../SSC/Src/ecatslv.c **** V5.0 ESM3: Handle pending ESM transition<br>
  63:../SSC/Src/ecatslv.c **** V5.0 ESM4: ECAT_StateChange() will only be called form application. In case of an communication err
  64:../SSC/Src/ecatslv.c **** V5.0 MBX1: Support configuration without mailbox protocol support.<br>
  65:../SSC/Src/ecatslv.c **** V5.0 TEST1: Add test application. See Application Note ET9300 for more details.<br>
  66:../SSC/Src/ecatslv.c **** <br>Changes to version V4.40:<br>
  67:../SSC/Src/ecatslv.c **** V4.42 ESM1: Reset local error flag if master set the acknowledge bit (0x120.4)<br>
  68:../SSC/Src/ecatslv.c **** <br>Changes to version V4.30:<br>
  69:../SSC/Src/ecatslv.c **** V4.40 ESM5: Enable output SyncManager if local error acknowledged<br>
  70:../SSC/Src/ecatslv.c **** V4.40 HW0: Use common hardware access functions<br>
  71:../SSC/Src/ecatslv.c **** V4.40 PDO3: Add support if only input process data is used<br>
  72:../SSC/Src/ecatslv.c **** V4.40 ECAT4: Add read SM activation register to acknowledge SM Change event<br>
  73:../SSC/Src/ecatslv.c **** V4.40 PDO2: Check if max process data size was exceed<br>
  74:../SSC/Src/ecatslv.c **** V4.40 DIAG1: add diagnosis message support<br>
  75:../SSC/Src/ecatslv.c **** V4.40 ESM4: Change Check WD setup; add define OP_PD_REQUIRED (defines if process data required in s
  76:../SSC/Src/ecatslv.c **** V4.40 WD1: change WD behaviour depending if process data required in OP state<br>
  77:../SSC/Src/ecatslv.c **** V4.40 MBX4: Change processing order of mailbox SyncManager flags<br>
  78:../SSC/Src/ecatslv.c **** V4.40 ECAT1: Merge content of HW_Main (spihw.c /mcihw.c) to ECAT_Main<br>
  79:../SSC/Src/ecatslv.c **** V4.40 ECAT2: Added CheckIfLocalError() to check local flags and set ALStatus /Al Status code if req
  80:../SSC/Src/ecatslv.c **** V4.40 ESM2: Add AL_ControlRes() to complete pending state requests. Change SafeOP to OP state respo
  81:../SSC/Src/ecatslv.c **** V4.40 ESM1: Prevent double call of StopOutputHandler()<br>
  82:../SSC/Src/ecatslv.c **** V4.40 BOOT1: Enable Mailbox SyncManger on state change to BOOT state (to enable FoE)<br>
  83:../SSC/Src/ecatslv.c **** V4.40 ESM3: Change State machine behaviour according to ETG.1000 V1.0.2 (state change #26)<br>
  84:../SSC/Src/ecatslv.c **** V4.40 LED1: Set error blink code<br>
  85:../SSC/Src/ecatslv.c **** V4.40 TIMER1: Added DC_CheckWatchdog() triggered from ECAT_CheckTimer(). Change local Sync0 watchdo
  86:../SSC/Src/ecatslv.c **** V4.40 WD1: Change check process data watchdog settings<br>
  87:../SSC/Src/ecatslv.c **** <br>Changes to version V4.20:<br>
  88:../SSC/Src/ecatslv.c **** V4.30 OBJ 3: initialize the object dictionary in state change INIT->PREOP; clear object dictionary 
  89:../SSC/Src/ecatslv.c **** V4.30 SYNC: add 0x1C32:10; 0x1C33:10 (Sync0 cycle), change synchronisation control functionality<br
  90:../SSC/Src/ecatslv.c **** V4.30 CiA402: add CiA402_Init() call in state change from PREOP to SAFEOP if DC synchronisation is 
  91:../SSC/Src/ecatslv.c ****                    else the Init function is called when bus cycle time is calculated [CalcSMCycleT
  92:../SSC/Src/ecatslv.c ****                    trigger error handling if the EtherCAT state machine gets a transition from OP t
  93:../SSC/Src/ecatslv.c **** V4.20 ECAT 1: add LEGACY_MODE behaviour in ECAT_CheckWatchdog()<br>
  94:../SSC/Src/ecatslv.c **** V4.20 DC 1: Add DC pending state machine handling and Dc watchdog functionality<br>
  95:../SSC/Src/ecatslv.c **** V4.20 ESM 2: Add State transition from BOOT to INIT<br>
  96:../SSC/Src/ecatslv.c **** V4.20 ESM 1: Non LEGACY_MODE State change handling<br>
  97:../SSC/Src/ecatslv.c **** V4.11 Renamed the function parameter "code" of Function "SendSmFailedEmergency() to avoid<br>
  98:../SSC/Src/ecatslv.c **** problems with some compilers"<br>
  99:../SSC/Src/ecatslv.c **** V4.11 ECAT 1: Fixed a possible problem with state change Init -> SafeOP. The output syncmanager<br>
 100:../SSC/Src/ecatslv.c **** was enabled by the state change-flag and not by the actual state<br>
 101:../SSC/Src/ecatslv.c **** V4.11 LED 1: Clear the error LED during error acknowledgement<br>
 102:../SSC/Src/ecatslv.c **** V4.11 ESC 1: fixed size of MBXHEADER in the TFOEMBX struct <br>
 103:../SSC/Src/ecatslv.c **** <br>Changes to version V4.08:<br>
 104:../SSC/Src/ecatslv.c **** V4.10 ECAT 1: clear bEcatOutputsReceived in startMailboxhandler()<br>
 105:../SSC/Src/ecatslv.c **** V4.10 ECAT 2: clear bEcatOutputsReceived in stopMailboxhandler()<br>
 106:../SSC/Src/ecatslv.c **** V4.10 ECAT 3: when switching from INIT to BOOT the SM settings shall be checked<br>
 107:../SSC/Src/ecatslv.c **** V4.10 ECAT 4: APPL_StartInputHandler shall always be called and bEcatInputUpdateRunning shall alway
 108:../SSC/Src/ecatslv.c ****               in StartInputHandler independent of the input size<br>
 109:../SSC/Src/ecatslv.c **** V4.10 ECAT 5: AL_ControlInd: the error acknowledge behaviour was changed<br>
 110:../SSC/Src/ecatslv.c ****               according to the protocol enhancements and the conformance test<br>
 111:../SSC/Src/ecatslv.c **** V4.10 ECAT 6: AL_ControlInd: if a state transitions failed the corresponding stop function is<br>
 112:../SSC/Src/ecatslv.c ****               called to get a consistent set of variables<br>
 113:../SSC/Src/ecatslv.c **** V4.10 ECAT 7: the local application requested to leave the state OP so we have to disable the SM2<b
 114:../SSC/Src/ecatslv.c ****                    and make the state change from OP to SAFEOP by calling StopOutputHandler<br>
 115:../SSC/Src/ecatslv.c **** V4.10 ECAT 8: the AL Status Code has to be reset if the error was acknowledged by the master<br>
 116:../SSC/Src/ecatslv.c **** V4.10 ECAT 9: ECAT_StateChange: when waiting for a State Change response from the application the<b
 117:../SSC/Src/ecatslv.c ****               AL Status shall only be written if the final state was reached<br>
 118:../SSC/Src/ecatslv.c **** <br>Changes to version V4.07:<br>
 119:../SSC/Src/ecatslv.c **** V4.08 ECAT 1: The watchdog value was not rounded up<br>
 120:../SSC/Src/ecatslv.c **** V4.08 ECAT 2: The value of u16WdValue was not set 0 if the register 0x420 is 0<br>
 121:../SSC/Src/ecatslv.c **** V4.08 ECAT 3: The AlStatusCode is changed as parameter of the function AL_ControlInd<br>
 122:../SSC/Src/ecatslv.c **** V4.08 ECAT 4: In a state transition OP2PREOP, SAFEOP2INIT or OP2INIT is requested,<br>
 123:../SSC/Src/ecatslv.c ****               this was not working correctly if one of the application functions<br>
 124:../SSC/Src/ecatslv.c ****               APPL_StopInputHandler or APPL_StopOutputHandler were returning NOERROR_INWORK<br>
 125:../SSC/Src/ecatslv.c ****               (because only the first state transition was made in that case)<br>
 126:../SSC/Src/ecatslv.c **** V4.08 AOE 1:    AoE was added<br>
 127:../SSC/Src/ecatslv.c **** <br>Changes to version V4.06:<br>
 128:../SSC/Src/ecatslv.c **** V4.07 ECAT 1: The sources for SPI and MCI were merged (in ecat_def.h<br>
 129:../SSC/Src/ecatslv.c ****                    set the switch MCI_HW to 1 when using the MCI,<br>
 130:../SSC/Src/ecatslv.c ****                    set the switch SPI_HW to 1 when using the SPI<br>
 131:../SSC/Src/ecatslv.c **** <br>Changes to version V4.00:<br>
 132:../SSC/Src/ecatslv.c **** V4.01 ECAT 1: The Output sync Manager was not disabled when the state OP was left<br>
 133:../SSC/Src/ecatslv.c ****               by a local request (watchdog or io error)<br>
 134:../SSC/Src/ecatslv.c **** V4.01 ECAT 2: APPL_StopOutputHandler returns an UINT16<br>
 135:../SSC/Src/ecatslv.c **** V4.01 ECAT 3: TwinCAT compatibility mode: The state transition to OP is allowed when the<br>
 136:../SSC/Src/ecatslv.c ****                     WD-Trigger-Bit of the SM2-Control-Byte (0x814.6) is FALSE, in that case the<br>
 137:../SSC/Src/ecatslv.c ****                     watchdog will not be started before the outputs were received the first time<br
 138:../SSC/Src/ecatslv.c **** V4.01 ECAT 4: "else" was too much<br>
 139:../SSC/Src/ecatslv.c **** <br>Changes to version V3.20:<br>
 140:../SSC/Src/ecatslv.c **** V4.00 ECAT 1: The handling of the Sync Manager Parameter was included according to<br>
 141:../SSC/Src/ecatslv.c ****               the EtherCAT Guidelines and Protocol Enhancements Specification<br>
 142:../SSC/Src/ecatslv.c **** V4.00 ECAT 2: The output sync manager is initialized during the state transition<br>
 143:../SSC/Src/ecatslv.c ****               from PREOP to SAFEOP that the master can check if the slave could update<br>
 144:../SSC/Src/ecatslv.c ****               inputs and outputs before switching the slave to OP<br>
 145:../SSC/Src/ecatslv.c ****               behaviour according to the EtherCAT Guidelines and Protocol Enhancements Specificatio
 146:../SSC/Src/ecatslv.c **** V4.00 ECAT 3: The watchdog will be enabled in SAFE-OP that it can be checked if the last SM event<b
 147:../SSC/Src/ecatslv.c ****               was received during the watchdog time before switching to OP<br>
 148:../SSC/Src/ecatslv.c **** V4.00 ECAT 4: The function CheckSmChannelParameters is included in the function<br>
 149:../SSC/Src/ecatslv.c ****               CheckSmSettings to get a better overview<br>
 150:../SSC/Src/ecatslv.c **** V4.00 ECAT 5: In synchronous mode the slave should support 1- and 3-buffer mode, 3-buffer mode<br>
 151:../SSC/Src/ecatslv.c ****               should be the standard setting, because the controlling if the process data was updat
 152:../SSC/Src/ecatslv.c ****               should be done with the TxPDO Toggle, but the 1-buffer mode should be setable too,<br
 153:../SSC/Src/ecatslv.c ****               that the master could easily check if all slaves are synchronous by checking the<br>
 154:../SSC/Src/ecatslv.c ****               the working counter (if the outputs were not read or the inputs were not written<br>
 155:../SSC/Src/ecatslv.c ****               the ESC of the slave would not increment the working counter with expected value<br>
 156:../SSC/Src/ecatslv.c ****               if the 1-buffer mode is running)<br>
 157:../SSC/Src/ecatslv.c **** V4.00 ECAT 6: The function ECAT_StateChange was added, which the application should call if a local
 158:../SSC/Src/ecatslv.c ****                    is detected (with the parameters alStatus = STATE_SAFEOP, alStatusCode = error c
 159:../SSC/Src/ecatslv.c ****                    or gone (with the parameters alStatus = STATE_OP, alStatusCode = 0)<br>
 160:../SSC/Src/ecatslv.c ****                    or if one of the functions APPL_StartMailboxHandler, APPL_StopMailboxHandler, AP
 161:../SSC/Src/ecatslv.c ****                    APPL_StopInputHandler, APPL_StartOutputHandler, APPL_StopOutputHandler has retur
 162:../SSC/Src/ecatslv.c ****                    to acknowledge the last state transition (with the parameters alStatus = new AL-
 163:../SSC/Src/ecatslv.c ****                    new AL-Status-Code)<br>
 164:../SSC/Src/ecatslv.c **** V4.00 ECAT 7: The return values for the AL-StatusCode were changed to UINT16
 165:../SSC/Src/ecatslv.c **** */
 166:../SSC/Src/ecatslv.c **** 
 167:../SSC/Src/ecatslv.c **** /*-----------------------------------------------------------------------------------------
 168:../SSC/Src/ecatslv.c **** ------
 169:../SSC/Src/ecatslv.c **** ------    Includes
 170:../SSC/Src/ecatslv.c **** ------
 171:../SSC/Src/ecatslv.c **** -----------------------------------------------------------------------------------------*/
 172:../SSC/Src/ecatslv.c **** 
 173:../SSC/Src/ecatslv.c **** #define    _ECATSLV_    1
 174:../SSC/Src/ecatslv.c **** #include "ecatslv.h"
 175:../SSC/Src/ecatslv.c **** #undef    _ECATSLV_
 176:../SSC/Src/ecatslv.c **** /* ECATCHANGE_START(V5.11) ECAT10*/
 177:../SSC/Src/ecatslv.c **** /*remove definition of _ECATSLV_ (#ifdef is used in ecatslv.h)*/
 178:../SSC/Src/ecatslv.c **** /* ECATCHANGE_END(V5.11) ECAT10*/
 179:../SSC/Src/ecatslv.c **** 
 180:../SSC/Src/ecatslv.c **** #include "ecatappl.h"
 181:../SSC/Src/ecatslv.c **** 
 182:../SSC/Src/ecatslv.c **** #include    "bootmode.h"
 183:../SSC/Src/ecatslv.c **** 
 184:../SSC/Src/ecatslv.c **** 
 185:../SSC/Src/ecatslv.c **** 
 186:../SSC/Src/ecatslv.c **** #include "mailbox.h"
 187:../SSC/Src/ecatslv.c **** 
 188:../SSC/Src/ecatslv.c **** #include "ecatcoe.h"
 189:../SSC/Src/ecatslv.c **** #include "objdef.h"
 190:../SSC/Src/ecatslv.c **** 
 191:../SSC/Src/ecatslv.c **** 
 192:../SSC/Src/ecatslv.c **** 
 193:../SSC/Src/ecatslv.c **** #include "XMC_ESC.h"
 194:../SSC/Src/ecatslv.c **** 
 195:../SSC/Src/ecatslv.c **** /*--------------------------------------------------------------------------------------
 196:../SSC/Src/ecatslv.c **** ------
 197:../SSC/Src/ecatslv.c **** ------    local Types and Defines
 198:../SSC/Src/ecatslv.c **** ------
 199:../SSC/Src/ecatslv.c **** --------------------------------------------------------------------------------------*/
 200:../SSC/Src/ecatslv.c **** 
 201:../SSC/Src/ecatslv.c **** 
 202:../SSC/Src/ecatslv.c **** /*-----------------------------------------------------------------------------------------
 203:../SSC/Src/ecatslv.c **** ------
 204:../SSC/Src/ecatslv.c **** ------    local variables and constants
 205:../SSC/Src/ecatslv.c **** ------
 206:../SSC/Src/ecatslv.c **** -----------------------------------------------------------------------------------------*/
 207:../SSC/Src/ecatslv.c **** UINT16    u16ALEventMask;                      // Value which will be written to the 0x204 register
 208:../SSC/Src/ecatslv.c **** 
 209:../SSC/Src/ecatslv.c **** /*Dummy variable to trigger read or writes events in the ESC*/
 210:../SSC/Src/ecatslv.c ****     VARVOLATILE UINT8 u8dummy;
 211:../SSC/Src/ecatslv.c **** 
 212:../SSC/Src/ecatslv.c **** 
 213:../SSC/Src/ecatslv.c ****         VARVOLATILE UINT8 SMActivate = 0;
 214:../SSC/Src/ecatslv.c **** 
 215:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
 216:../SSC/Src/ecatslv.c **** TSYNCMAN		SyncManInfo;
 217:../SSC/Src/ecatslv.c **** 
 218:../SSC/Src/ecatslv.c **** //indicates if the EEPORM was loaded correct
 219:../SSC/Src/ecatslv.c **** BOOL EepromLoaded = FALSE;
 220:../SSC/Src/ecatslv.c **** /*-----------------------------------------------------------------------------------------
 221:../SSC/Src/ecatslv.c **** ------
 222:../SSC/Src/ecatslv.c **** ------    local functions
 223:../SSC/Src/ecatslv.c **** ------
 224:../SSC/Src/ecatslv.c **** -----------------------------------------------------------------------------------------*/
 225:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
 226:../SSC/Src/ecatslv.c **** /**
 227:../SSC/Src/ecatslv.c ****  \param    intMask        interrupt mask (disabled interrupt shall be zero)
 228:../SSC/Src/ecatslv.c **** 
 229:../SSC/Src/ecatslv.c ****  \brief    This function makes an logical and with the AL Event Mask register (0x204)
 230:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
 231:../SSC/Src/ecatslv.c **** void ResetALEventMask(UINT16 intMask)
 232:../SSC/Src/ecatslv.c **** {
 359              	 .loc 4 232 0
 360              	 .cfi_startproc
 361              	 
 362              	 
 363 0000 80B5     	 push {r7,lr}
 364              	.LCFI27:
 365              	 .cfi_def_cfa_offset 8
 366              	 .cfi_offset 7,-8
 367              	 .cfi_offset 14,-4
 368 0002 84B0     	 sub sp,sp,#16
 369              	.LCFI28:
 370              	 .cfi_def_cfa_offset 24
 371 0004 00AF     	 add r7,sp,#0
 372              	.LCFI29:
 373              	 .cfi_def_cfa_register 7
 374 0006 0346     	 mov r3,r0
 375 0008 FB80     	 strh r3,[r7,#6]
 233:../SSC/Src/ecatslv.c ****     UINT16 mask;
 234:../SSC/Src/ecatslv.c ****     HW_EscReadWord(mask, ESC_AL_EVENTMASK_OFFSET);
 376              	 .loc 4 234 0
 377 000a 084B     	 ldr r3,.L17
 378 000c 1B88     	 ldrh r3,[r3]
 379 000e FB81     	 strh r3,[r7,#14]
 235:../SSC/Src/ecatslv.c ****     
 236:../SSC/Src/ecatslv.c ****     mask &= intMask;
 380              	 .loc 4 236 0
 381 0010 FA89     	 ldrh r2,[r7,#14]
 382 0012 FB88     	 ldrh r3,[r7,#6]
 383 0014 1340     	 ands r3,r3,r2
 384 0016 FB81     	 strh r3,[r7,#14]
 237:../SSC/Src/ecatslv.c **** 
 238:../SSC/Src/ecatslv.c ****     DISABLE_ESC_INT();
 385              	 .loc 4 238 0
 386 0018 FFF7FEFF 	 bl DISABLE_ESC_INT
 239:../SSC/Src/ecatslv.c **** 
 240:../SSC/Src/ecatslv.c **** 
 241:../SSC/Src/ecatslv.c ****     HW_EscWriteWord(mask, ESC_AL_EVENTMASK_OFFSET);
 387              	 .loc 4 241 0
 388 001c 034A     	 ldr r2,.L17
 389 001e FB89     	 ldrh r3,[r7,#14]
 390 0020 1380     	 strh r3,[r2]
 242:../SSC/Src/ecatslv.c ****     ENABLE_ESC_INT();
 391              	 .loc 4 242 0
 392 0022 FFF7FEFF 	 bl ENABLE_ESC_INT
 243:../SSC/Src/ecatslv.c **** }
 393              	 .loc 4 243 0
 394 0026 1037     	 adds r7,r7,#16
 395              	.LCFI30:
 396              	 .cfi_def_cfa_offset 8
 397 0028 BD46     	 mov sp,r7
 398              	.LCFI31:
 399              	 .cfi_def_cfa_register 13
 400              	 
 401 002a 80BD     	 pop {r7,pc}
 402              	.L18:
 403              	 .align 2
 404              	.L17:
 405 002c 04020154 	 .word 1409352196
 406              	 .cfi_endproc
 407              	.LFE172:
 409              	 .section .text.SetALEventMask,"ax",%progbits
 410              	 .align 2
 411              	 .global SetALEventMask
 412              	 .thumb
 413              	 .thumb_func
 415              	SetALEventMask:
 416              	.LFB173:
 244:../SSC/Src/ecatslv.c **** 
 245:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
 246:../SSC/Src/ecatslv.c **** /**
 247:../SSC/Src/ecatslv.c ****  \param    intMask        interrupt mask (enabled interrupt shall be one)
 248:../SSC/Src/ecatslv.c **** 
 249:../SSC/Src/ecatslv.c ****   \brief    This function makes an logical or with the AL Event Mask register (0x204)
 250:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
 251:../SSC/Src/ecatslv.c **** void SetALEventMask(UINT16 intMask)
 252:../SSC/Src/ecatslv.c **** {
 417              	 .loc 4 252 0
 418              	 .cfi_startproc
 419              	 
 420              	 
 421 0000 80B5     	 push {r7,lr}
 422              	.LCFI32:
 423              	 .cfi_def_cfa_offset 8
 424              	 .cfi_offset 7,-8
 425              	 .cfi_offset 14,-4
 426 0002 84B0     	 sub sp,sp,#16
 427              	.LCFI33:
 428              	 .cfi_def_cfa_offset 24
 429 0004 00AF     	 add r7,sp,#0
 430              	.LCFI34:
 431              	 .cfi_def_cfa_register 7
 432 0006 0346     	 mov r3,r0
 433 0008 FB80     	 strh r3,[r7,#6]
 253:../SSC/Src/ecatslv.c ****     UINT16 mask;
 254:../SSC/Src/ecatslv.c ****     HW_EscReadWord(mask, ESC_AL_EVENTMASK_OFFSET);
 434              	 .loc 4 254 0
 435 000a 084B     	 ldr r3,.L20
 436 000c 1B88     	 ldrh r3,[r3]
 437 000e FB81     	 strh r3,[r7,#14]
 255:../SSC/Src/ecatslv.c ****     
 256:../SSC/Src/ecatslv.c ****     mask |= intMask;
 438              	 .loc 4 256 0
 439 0010 FA89     	 ldrh r2,[r7,#14]
 440 0012 FB88     	 ldrh r3,[r7,#6]
 441 0014 1343     	 orrs r3,r3,r2
 442 0016 FB81     	 strh r3,[r7,#14]
 257:../SSC/Src/ecatslv.c **** 
 258:../SSC/Src/ecatslv.c ****     DISABLE_ESC_INT();
 443              	 .loc 4 258 0
 444 0018 FFF7FEFF 	 bl DISABLE_ESC_INT
 259:../SSC/Src/ecatslv.c **** 
 260:../SSC/Src/ecatslv.c **** 
 261:../SSC/Src/ecatslv.c ****     HW_EscWriteWord(mask, ESC_AL_EVENTMASK_OFFSET);
 445              	 .loc 4 261 0
 446 001c 034A     	 ldr r2,.L20
 447 001e FB89     	 ldrh r3,[r7,#14]
 448 0020 1380     	 strh r3,[r2]
 262:../SSC/Src/ecatslv.c ****     ENABLE_ESC_INT();
 449              	 .loc 4 262 0
 450 0022 FFF7FEFF 	 bl ENABLE_ESC_INT
 263:../SSC/Src/ecatslv.c **** }
 451              	 .loc 4 263 0
 452 0026 1037     	 adds r7,r7,#16
 453              	.LCFI35:
 454              	 .cfi_def_cfa_offset 8
 455 0028 BD46     	 mov sp,r7
 456              	.LCFI36:
 457              	 .cfi_def_cfa_register 13
 458              	 
 459 002a 80BD     	 pop {r7,pc}
 460              	.L21:
 461              	 .align 2
 462              	.L20:
 463 002c 04020154 	 .word 1409352196
 464              	 .cfi_endproc
 465              	.LFE173:
 467              	 .section .text.UpdateEEPROMLoadedState,"ax",%progbits
 468              	 .align 2
 469              	 .global UpdateEEPROMLoadedState
 470              	 .thumb
 471              	 .thumb_func
 473              	UpdateEEPROMLoadedState:
 474              	.LFB174:
 264:../SSC/Src/ecatslv.c **** 
 265:../SSC/Src/ecatslv.c **** 
 266:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
 267:../SSC/Src/ecatslv.c **** /**
 268:../SSC/Src/ecatslv.c **** 
 269:../SSC/Src/ecatslv.c **** \brief    This function reads the EEPROM loaded state
 270:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
 271:../SSC/Src/ecatslv.c **** void UpdateEEPROMLoadedState(void)
 272:../SSC/Src/ecatslv.c **** {
 475              	 .loc 4 272 0
 476              	 .cfi_startproc
 477              	 
 478              	 
 479              	 
 480 0000 80B4     	 push {r7}
 481              	.LCFI37:
 482              	 .cfi_def_cfa_offset 4
 483              	 .cfi_offset 7,-4
 484 0002 83B0     	 sub sp,sp,#12
 485              	.LCFI38:
 486              	 .cfi_def_cfa_offset 16
 487 0004 00AF     	 add r7,sp,#0
 488              	.LCFI39:
 489              	 .cfi_def_cfa_register 7
 490              	.LBB2:
 273:../SSC/Src/ecatslv.c ****     {
 274:../SSC/Src/ecatslv.c ****        UINT16 TmpVar = 0;
 491              	 .loc 4 274 0
 492 0006 0023     	 movs r3,#0
 493 0008 FB80     	 strh r3,[r7,#6]
 275:../SSC/Src/ecatslv.c ****        //read EEPROM loaded information
 276:../SSC/Src/ecatslv.c ****        HW_EscReadWord(TmpVar, ESC_EEPROM_CONTROL_OFFSET);
 494              	 .loc 4 276 0
 495 000a 0C4B     	 ldr r3,.L26
 496 000c 1B88     	 ldrh r3,[r3]
 497 000e FB80     	 strh r3,[r7,#6]
 277:../SSC/Src/ecatslv.c ****        TmpVar = SWAPWORD(TmpVar);
 278:../SSC/Src/ecatslv.c **** 
 279:../SSC/Src/ecatslv.c ****        if (((TmpVar & ESC_EEPROM_ERROR_CRC) > 0)
 498              	 .loc 4 279 0
 499 0010 FB88     	 ldrh r3,[r7,#6]
 500 0012 03F40063 	 and r3,r3,#2048
 501 0016 002B     	 cmp r3,#0
 502 0018 04DC     	 bgt .L23
 280:../SSC/Src/ecatslv.c ****           || ((TmpVar & ESC_EEPROM_ERROR_LOAD) > 0))
 503              	 .loc 4 280 0
 504 001a FB88     	 ldrh r3,[r7,#6]
 505 001c 03F48053 	 and r3,r3,#4096
 506 0020 002B     	 cmp r3,#0
 507 0022 03DD     	 ble .L24
 508              	.L23:
 281:../SSC/Src/ecatslv.c ****        {
 282:../SSC/Src/ecatslv.c ****           EepromLoaded = FALSE;
 509              	 .loc 4 282 0
 510 0024 064B     	 ldr r3,.L26+4
 511 0026 0022     	 movs r2,#0
 512 0028 1A70     	 strb r2,[r3]
 513 002a 02E0     	 b .L22
 514              	.L24:
 283:../SSC/Src/ecatslv.c ****        }
 284:../SSC/Src/ecatslv.c ****        else
 285:../SSC/Src/ecatslv.c ****        {
 286:../SSC/Src/ecatslv.c ****           EepromLoaded = TRUE;
 515              	 .loc 4 286 0
 516 002c 044B     	 ldr r3,.L26+4
 517 002e 0122     	 movs r2,#1
 518 0030 1A70     	 strb r2,[r3]
 519              	.L22:
 520              	.LBE2:
 287:../SSC/Src/ecatslv.c ****        }
 288:../SSC/Src/ecatslv.c ****     }
 289:../SSC/Src/ecatslv.c **** }
 521              	 .loc 4 289 0
 522 0032 0C37     	 adds r7,r7,#12
 523              	.LCFI40:
 524              	 .cfi_def_cfa_offset 4
 525 0034 BD46     	 mov sp,r7
 526              	.LCFI41:
 527              	 .cfi_def_cfa_register 13
 528              	 
 529 0036 5DF8047B 	 ldr r7,[sp],#4
 530              	.LCFI42:
 531              	 .cfi_restore 7
 532              	 .cfi_def_cfa_offset 0
 533 003a 7047     	 bx lr
 534              	.L27:
 535              	 .align 2
 536              	.L26:
 537 003c 02050154 	 .word 1409352962
 538 0040 00000000 	 .word EepromLoaded
 539              	 .cfi_endproc
 540              	.LFE174:
 542              	 .section .text.GetSyncMan,"ax",%progbits
 543              	 .align 2
 544              	 .global GetSyncMan
 545              	 .thumb
 546              	 .thumb_func
 548              	GetSyncMan:
 549              	.LFB175:
 290:../SSC/Src/ecatslv.c **** 
 291:../SSC/Src/ecatslv.c **** 
 292:../SSC/Src/ecatslv.c **** /*-----------------------------------------------------------------------------------------
 293:../SSC/Src/ecatslv.c **** ------
 294:../SSC/Src/ecatslv.c **** ------    functions
 295:../SSC/Src/ecatslv.c **** ------
 296:../SSC/Src/ecatslv.c **** -----------------------------------------------------------------------------------------*/
 297:../SSC/Src/ecatslv.c **** 
 298:../SSC/Src/ecatslv.c **** 
 299:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
 300:../SSC/Src/ecatslv.c **** /**
 301:../SSC/Src/ecatslv.c ****  \param     channel        Sync Manager channel
 302:../SSC/Src/ecatslv.c **** 
 303:../SSC/Src/ecatslv.c ****  \return     pPdSyncMan        Pointer to the settings of requested SYNC Manager channel
 304:../SSC/Src/ecatslv.c **** 
 305:../SSC/Src/ecatslv.c ****  \brief    This function is called to read the SYNC Manager channel descriptions of the
 306:../SSC/Src/ecatslv.c ****              process data SYNC Managers.
 307:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
 308:../SSC/Src/ecatslv.c **** 
 309:../SSC/Src/ecatslv.c **** TSYNCMAN ESCMEM * GetSyncMan( UINT8 channel )
 310:../SSC/Src/ecatslv.c **** {
 550              	 .loc 4 310 0
 551              	 .cfi_startproc
 552              	 
 553              	 
 554 0000 80B5     	 push {r7,lr}
 555              	.LCFI43:
 556              	 .cfi_def_cfa_offset 8
 557              	 .cfi_offset 7,-8
 558              	 .cfi_offset 14,-4
 559 0002 82B0     	 sub sp,sp,#8
 560              	.LCFI44:
 561              	 .cfi_def_cfa_offset 16
 562 0004 00AF     	 add r7,sp,#0
 563              	.LCFI45:
 564              	 .cfi_def_cfa_register 7
 565 0006 0346     	 mov r3,r0
 566 0008 FB71     	 strb r3,[r7,#7]
 311:../SSC/Src/ecatslv.c ****     HW_EscRead((MEM_ADDR *)&SyncManInfo, ESC_SYNCMAN_REG_OFFSET + (channel * SIZEOF_SM_REGISTER), S
 567              	 .loc 4 311 0
 568 000a FB79     	 ldrb r3,[r7,#7]
 569 000c 03F58073 	 add r3,r3,#256
 570 0010 9BB2     	 uxth r3,r3
 571 0012 DB00     	 lsls r3,r3,#3
 572 0014 9BB2     	 uxth r3,r3
 573 0016 0548     	 ldr r0,.L30
 574 0018 1946     	 mov r1,r3
 575 001a 0822     	 movs r2,#8
 576 001c FFF7FEFF 	 bl HW_EscRead
 312:../SSC/Src/ecatslv.c **** 
 313:../SSC/Src/ecatslv.c **** 
 314:../SSC/Src/ecatslv.c ****     return &SyncManInfo;
 577              	 .loc 4 314 0
 578 0020 024B     	 ldr r3,.L30
 315:../SSC/Src/ecatslv.c **** }
 579              	 .loc 4 315 0
 580 0022 1846     	 mov r0,r3
 581 0024 0837     	 adds r7,r7,#8
 582              	.LCFI46:
 583              	 .cfi_def_cfa_offset 8
 584 0026 BD46     	 mov sp,r7
 585              	.LCFI47:
 586              	 .cfi_def_cfa_register 13
 587              	 
 588 0028 80BD     	 pop {r7,pc}
 589              	.L31:
 590 002a 00BF     	 .align 2
 591              	.L30:
 592 002c 00000000 	 .word SyncManInfo
 593              	 .cfi_endproc
 594              	.LFE175:
 596              	 .section .text.DisableSyncManChannel,"ax",%progbits
 597              	 .align 2
 598              	 .global DisableSyncManChannel
 599              	 .thumb
 600              	 .thumb_func
 602              	DisableSyncManChannel:
 603              	.LFB176:
 316:../SSC/Src/ecatslv.c **** 
 317:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
 318:../SSC/Src/ecatslv.c **** /**
 319:../SSC/Src/ecatslv.c ****  \param     channel        Sync Manager channel
 320:../SSC/Src/ecatslv.c **** 
 321:../SSC/Src/ecatslv.c ****  \brief    This function disables a Sync Manager channel
 322:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
 323:../SSC/Src/ecatslv.c **** void DisableSyncManChannel(UINT8 channel)
 324:../SSC/Src/ecatslv.c **** {
 604              	 .loc 4 324 0
 605              	 .cfi_startproc
 606              	 
 607              	 
 608              	 
 609 0000 80B4     	 push {r7}
 610              	.LCFI48:
 611              	 .cfi_def_cfa_offset 4
 612              	 .cfi_offset 7,-4
 613 0002 85B0     	 sub sp,sp,#20
 614              	.LCFI49:
 615              	 .cfi_def_cfa_offset 24
 616 0004 00AF     	 add r7,sp,#0
 617              	.LCFI50:
 618              	 .cfi_def_cfa_register 7
 619 0006 0346     	 mov r3,r0
 620 0008 FB71     	 strb r3,[r7,#7]
 325:../SSC/Src/ecatslv.c ****     UINT16 Offset;
 326:../SSC/Src/ecatslv.c ****     VARVOLATILE UINT8 smStatus = SM_SETTING_PDI_DISABLE;
 621              	 .loc 4 326 0
 622 000a 0123     	 movs r3,#1
 623 000c 7B73     	 strb r3,[r7,#13]
 327:../SSC/Src/ecatslv.c ****     Offset = (ESC_SM_PDICONTROL_OFFSET + (SIZEOF_SM_REGISTER*channel));
 624              	 .loc 4 327 0
 625 000e FB79     	 ldrb r3,[r7,#7]
 626 0010 9BB2     	 uxth r3,r3
 627 0012 DB00     	 lsls r3,r3,#3
 628 0014 9BB2     	 uxth r3,r3
 629 0016 03F60703 	 addw r3,r3,#2055
 630 001a FB81     	 strh r3,[r7,#14]
 328:../SSC/Src/ecatslv.c **** 
 329:../SSC/Src/ecatslv.c ****     HW_EscWriteByte(smStatus,Offset);
 631              	 .loc 4 329 0
 632 001c FB89     	 ldrh r3,[r7,#14]
 633 001e 03F1A843 	 add r3,r3,#1409286144
 634 0022 03F58033 	 add r3,r3,#65536
 635 0026 7A7B     	 ldrb r2,[r7,#13]
 636 0028 D2B2     	 uxtb r2,r2
 637 002a 1A70     	 strb r2,[r3]
 638              	.L33:
 330:../SSC/Src/ecatslv.c ****     
 331:../SSC/Src/ecatslv.c ****     /*wait until SyncManager is disabled*/
 332:../SSC/Src/ecatslv.c ****     do
 333:../SSC/Src/ecatslv.c ****     {
 334:../SSC/Src/ecatslv.c ****         HW_EscReadByte(smStatus, Offset);
 639              	 .loc 4 334 0 discriminator 1
 640 002c FB89     	 ldrh r3,[r7,#14]
 641 002e 03F1A843 	 add r3,r3,#1409286144
 642 0032 03F58033 	 add r3,r3,#65536
 643 0036 1B78     	 ldrb r3,[r3]
 644 0038 DBB2     	 uxtb r3,r3
 645 003a 7B73     	 strb r3,[r7,#13]
 335:../SSC/Src/ecatslv.c ****     }while(!(smStatus & SM_SETTING_PDI_DISABLE));
 646              	 .loc 4 335 0 discriminator 1
 647 003c 7B7B     	 ldrb r3,[r7,#13]
 648 003e DBB2     	 uxtb r3,r3
 649 0040 03F00103 	 and r3,r3,#1
 650 0044 002B     	 cmp r3,#0
 651 0046 F1D0     	 beq .L33
 336:../SSC/Src/ecatslv.c **** }
 652              	 .loc 4 336 0
 653 0048 1437     	 adds r7,r7,#20
 654              	.LCFI51:
 655              	 .cfi_def_cfa_offset 4
 656 004a BD46     	 mov sp,r7
 657              	.LCFI52:
 658              	 .cfi_def_cfa_register 13
 659              	 
 660 004c 5DF8047B 	 ldr r7,[sp],#4
 661              	.LCFI53:
 662              	 .cfi_restore 7
 663              	 .cfi_def_cfa_offset 0
 664 0050 7047     	 bx lr
 665              	 .cfi_endproc
 666              	.LFE176:
 668 0052 00BF     	 .section .text.EnableSyncManChannel,"ax",%progbits
 669              	 .align 2
 670              	 .global EnableSyncManChannel
 671              	 .thumb
 672              	 .thumb_func
 674              	EnableSyncManChannel:
 675              	.LFB177:
 337:../SSC/Src/ecatslv.c **** 
 338:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
 339:../SSC/Src/ecatslv.c **** /**
 340:../SSC/Src/ecatslv.c ****  \param     channel        Sync Manager channel
 341:../SSC/Src/ecatslv.c **** 
 342:../SSC/Src/ecatslv.c ****  \brief    This function enables a Sync Manager channel
 343:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
 344:../SSC/Src/ecatslv.c **** void EnableSyncManChannel(UINT8 channel)
 345:../SSC/Src/ecatslv.c **** {
 676              	 .loc 4 345 0
 677              	 .cfi_startproc
 678              	 
 679              	 
 680              	 
 681 0000 80B4     	 push {r7}
 682              	.LCFI54:
 683              	 .cfi_def_cfa_offset 4
 684              	 .cfi_offset 7,-4
 685 0002 85B0     	 sub sp,sp,#20
 686              	.LCFI55:
 687              	 .cfi_def_cfa_offset 24
 688 0004 00AF     	 add r7,sp,#0
 689              	.LCFI56:
 690              	 .cfi_def_cfa_register 7
 691 0006 0346     	 mov r3,r0
 692 0008 FB71     	 strb r3,[r7,#7]
 346:../SSC/Src/ecatslv.c ****     UINT16 Offset;
 347:../SSC/Src/ecatslv.c ****     VARVOLATILE UINT8 smStatus = 0x00;
 693              	 .loc 4 347 0
 694 000a 0023     	 movs r3,#0
 695 000c 7B73     	 strb r3,[r7,#13]
 348:../SSC/Src/ecatslv.c ****     Offset = (ESC_SM_PDICONTROL_OFFSET + (SIZEOF_SM_REGISTER*channel));
 696              	 .loc 4 348 0
 697 000e FB79     	 ldrb r3,[r7,#7]
 698 0010 9BB2     	 uxth r3,r3
 699 0012 DB00     	 lsls r3,r3,#3
 700 0014 9BB2     	 uxth r3,r3
 701 0016 03F60703 	 addw r3,r3,#2055
 702 001a FB81     	 strh r3,[r7,#14]
 349:../SSC/Src/ecatslv.c **** 
 350:../SSC/Src/ecatslv.c ****     HW_EscWriteByte(smStatus,Offset);
 703              	 .loc 4 350 0
 704 001c FB89     	 ldrh r3,[r7,#14]
 705 001e 03F1A843 	 add r3,r3,#1409286144
 706 0022 03F58033 	 add r3,r3,#65536
 707 0026 7A7B     	 ldrb r2,[r7,#13]
 708 0028 D2B2     	 uxtb r2,r2
 709 002a 1A70     	 strb r2,[r3]
 710              	.L35:
 351:../SSC/Src/ecatslv.c ****     
 352:../SSC/Src/ecatslv.c ****     /*wait until SyncManager is enabled*/
 353:../SSC/Src/ecatslv.c ****     do
 354:../SSC/Src/ecatslv.c ****     {
 355:../SSC/Src/ecatslv.c ****         HW_EscReadByte(smStatus,Offset);
 711              	 .loc 4 355 0 discriminator 1
 712 002c FB89     	 ldrh r3,[r7,#14]
 713 002e 03F1A843 	 add r3,r3,#1409286144
 714 0032 03F58033 	 add r3,r3,#65536
 715 0036 1B78     	 ldrb r3,[r3]
 716 0038 DBB2     	 uxtb r3,r3
 717 003a 7B73     	 strb r3,[r7,#13]
 356:../SSC/Src/ecatslv.c ****     }while((smStatus & SM_SETTING_PDI_DISABLE));
 718              	 .loc 4 356 0 discriminator 1
 719 003c 7B7B     	 ldrb r3,[r7,#13]
 720 003e DBB2     	 uxtb r3,r3
 721 0040 03F00103 	 and r3,r3,#1
 722 0044 002B     	 cmp r3,#0
 723 0046 F1D1     	 bne .L35
 357:../SSC/Src/ecatslv.c **** }
 724              	 .loc 4 357 0
 725 0048 1437     	 adds r7,r7,#20
 726              	.LCFI57:
 727              	 .cfi_def_cfa_offset 4
 728 004a BD46     	 mov sp,r7
 729              	.LCFI58:
 730              	 .cfi_def_cfa_register 13
 731              	 
 732 004c 5DF8047B 	 ldr r7,[sp],#4
 733              	.LCFI59:
 734              	 .cfi_restore 7
 735              	 .cfi_def_cfa_offset 0
 736 0050 7047     	 bx lr
 737              	 .cfi_endproc
 738              	.LFE177:
 740 0052 00BF     	 .section .text.CheckSmSettings,"ax",%progbits
 741              	 .align 2
 742              	 .global CheckSmSettings
 743              	 .thumb
 744              	 .thumb_func
 746              	CheckSmSettings:
 747              	.LFB178:
 358:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
 359:../SSC/Src/ecatslv.c **** 
 360:../SSC/Src/ecatslv.c **** 
 361:../SSC/Src/ecatslv.c **** 
 362:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
 363:../SSC/Src/ecatslv.c **** /**
 364:../SSC/Src/ecatslv.c ****  \param  maxChannel    last SM channel which should be checked
 365:../SSC/Src/ecatslv.c **** 
 366:../SSC/Src/ecatslv.c ****  \return                 0: okay else AL Status Code
 367:../SSC/Src/ecatslv.c **** 
 368:../SSC/Src/ecatslv.c ****  \brief    This function checks all SM channels
 369:../SSC/Src/ecatslv.c **** 
 370:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
 371:../SSC/Src/ecatslv.c **** 
 372:../SSC/Src/ecatslv.c **** UINT8    CheckSmSettings(UINT8 maxChannel)
 373:../SSC/Src/ecatslv.c **** {
 748              	 .loc 4 373 0
 749              	 .cfi_startproc
 750              	 
 751              	 
 752 0000 80B5     	 push {r7,lr}
 753              	.LCFI60:
 754              	 .cfi_def_cfa_offset 8
 755              	 .cfi_offset 7,-8
 756              	 .cfi_offset 14,-4
 757 0002 86B0     	 sub sp,sp,#24
 758              	.LCFI61:
 759              	 .cfi_def_cfa_offset 32
 760 0004 00AF     	 add r7,sp,#0
 761              	.LCFI62:
 762              	 .cfi_def_cfa_register 7
 763 0006 0346     	 mov r3,r0
 764 0008 FB71     	 strb r3,[r7,#7]
 374:../SSC/Src/ecatslv.c ****     UINT8 i;
 375:../SSC/Src/ecatslv.c ****     UINT8 result = 0;
 765              	 .loc 4 375 0
 766 000a 0023     	 movs r3,#0
 767 000c BB75     	 strb r3,[r7,#22]
 376:../SSC/Src/ecatslv.c ****     TSYNCMAN ESCMEM *pSyncMan;
 377:../SSC/Src/ecatslv.c ****     UINT16 SMLength = 0;
 768              	 .loc 4 377 0
 769 000e 0023     	 movs r3,#0
 770 0010 BB82     	 strh r3,[r7,#20]
 378:../SSC/Src/ecatslv.c ****     UINT16 SMAddress = 0;
 771              	 .loc 4 378 0
 772 0012 0023     	 movs r3,#0
 773 0014 7B82     	 strh r3,[r7,#18]
 379:../SSC/Src/ecatslv.c **** 
 380:../SSC/Src/ecatslv.c ****     //Check if max address defines are within the available ESC address range
 381:../SSC/Src/ecatslv.c ****     if((nMaxEscAddress < MAX_PD_WRITE_ADDRESS)
 774              	 .loc 4 381 0
 775 0016 A04B     	 ldr r3,.L87
 776 0018 1B88     	 ldrh r3,[r3]
 777 001a 42F6FE72 	 movw r2,#12286
 778 001e 9342     	 cmp r3,r2
 779 0020 11D9     	 bls .L37
 382:../SSC/Src/ecatslv.c ****         ||(nMaxEscAddress < MAX_PD_READ_ADDRESS)
 780              	 .loc 4 382 0
 781 0022 9D4B     	 ldr r3,.L87
 782 0024 1B88     	 ldrh r3,[r3]
 783 0026 42F6FE72 	 movw r2,#12286
 784 002a 9342     	 cmp r3,r2
 785 002c 0BD9     	 bls .L37
 383:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ESM5*/
 384:../SSC/Src/ecatslv.c ****         ||(nMaxEscAddress < MAX_MBX_WRITE_ADDRESS)
 786              	 .loc 4 384 0
 787 002e 9A4B     	 ldr r3,.L87
 788 0030 1B88     	 ldrh r3,[r3]
 789 0032 42F6FE72 	 movw r2,#12286
 790 0036 9342     	 cmp r3,r2
 791 0038 05D9     	 bls .L37
 385:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ESM5*/
 386:../SSC/Src/ecatslv.c ****         ||(nMaxEscAddress < MAX_MBX_READ_ADDRESS))
 792              	 .loc 4 386 0
 793 003a 974B     	 ldr r3,.L87
 794 003c 1B88     	 ldrh r3,[r3]
 795 003e 42F6FE72 	 movw r2,#12286
 796 0042 9342     	 cmp r3,r2
 797 0044 01D8     	 bhi .L38
 798              	.L37:
 387:../SSC/Src/ecatslv.c ****     {
 388:../SSC/Src/ecatslv.c ****         /*The defines for maximum SM addresses are invalid for the used ESC (change the defines in 
 389:../SSC/Src/ecatslv.c ****         It may be also required to adapt the SM settings in the ESI file*/
 390:../SSC/Src/ecatslv.c **** 
 391:../SSC/Src/ecatslv.c ****         return ALSTATUSCODE_NOVALIDFIRMWARE;
 799              	 .loc 4 391 0
 800 0046 1423     	 movs r3,#20
 801 0048 A7E1     	 b .L39
 802              	.L38:
 392:../SSC/Src/ecatslv.c ****     }
 393:../SSC/Src/ecatslv.c **** 
 394:../SSC/Src/ecatslv.c ****     /* check the Sync Manager Parameter for the Receive Mailbox (Sync Manager Channel 0) */
 395:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
 396:../SSC/Src/ecatslv.c ****     pSyncMan = GetSyncMan(MAILBOX_WRITE);
 803              	 .loc 4 396 0
 804 004a 0020     	 movs r0,#0
 805 004c FFF7FEFF 	 bl GetSyncMan
 806 0050 F860     	 str r0,[r7,#12]
 397:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
 398:../SSC/Src/ecatslv.c **** 
 399:../SSC/Src/ecatslv.c ****     SMLength = pSyncMan->Length;
 807              	 .loc 4 399 0
 808 0052 FB68     	 ldr r3,[r7,#12]
 809 0054 9A78     	 ldrb r2,[r3,#2]
 810 0056 DB78     	 ldrb r3,[r3,#3]
 811 0058 1B02     	 lsls r3,r3,#8
 812 005a 1343     	 orrs r3,r3,r2
 813 005c BB82     	 strh r3,[r7,#20]
 400:../SSC/Src/ecatslv.c ****     SMAddress = pSyncMan->PhysicalStartAddress;
 814              	 .loc 4 400 0
 815 005e FB68     	 ldr r3,[r7,#12]
 816 0060 1A78     	 ldrb r2,[r3]
 817 0062 5B78     	 ldrb r3,[r3,#1]
 818 0064 1B02     	 lsls r3,r3,#8
 819 0066 1343     	 orrs r3,r3,r2
 820 0068 7B82     	 strh r3,[r7,#18]
 401:../SSC/Src/ecatslv.c **** 
 402:../SSC/Src/ecatslv.c **** 
 403:../SSC/Src/ecatslv.c ****     if (!(pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE))
 821              	 .loc 4 403 0
 822 006a FB68     	 ldr r3,[r7,#12]
 823 006c 9B79     	 ldrb r3,[r3,#6]
 824 006e 03F00103 	 and r3,r3,#1
 825 0072 002B     	 cmp r3,#0
 826 0074 02D1     	 bne .L40
 404:../SSC/Src/ecatslv.c ****         /* receive mailbox is not enabled */
 405:../SSC/Src/ecatslv.c ****         result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 827              	 .loc 4 405 0
 828 0076 1623     	 movs r3,#22
 829 0078 BB75     	 strb r3,[r7,#22]
 830 007a 2BE0     	 b .L41
 831              	.L40:
 406:../SSC/Src/ecatslv.c ****     else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) != SM_SET
 832              	 .loc 4 406 0
 833 007c FB68     	 ldr r3,[r7,#12]
 834 007e 1B79     	 ldrb r3,[r3,#4]
 835 0080 03F00C03 	 and r3,r3,#12
 836 0084 042B     	 cmp r3,#4
 837 0086 02D0     	 beq .L42
 407:../SSC/Src/ecatslv.c ****        /* receive mailbox is not writable by the master*/
 408:../SSC/Src/ecatslv.c ****         result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 838              	 .loc 4 408 0
 839 0088 1623     	 movs r3,#22
 840 008a BB75     	 strb r3,[r7,#22]
 841 008c 22E0     	 b .L41
 842              	.L42:
 409:../SSC/Src/ecatslv.c ****     else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) != SM_SETTING_
 843              	 .loc 4 409 0
 844 008e FB68     	 ldr r3,[r7,#12]
 845 0090 1B79     	 ldrb r3,[r3,#4]
 846 0092 03F00203 	 and r3,r3,#2
 847 0096 002B     	 cmp r3,#0
 848 0098 02D1     	 bne .L43
 410:../SSC/Src/ecatslv.c ****         /* receive mailbox is not in one buffer mode */
 411:../SSC/Src/ecatslv.c ****         result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 849              	 .loc 4 411 0
 850 009a 1623     	 movs r3,#22
 851 009c BB75     	 strb r3,[r7,#22]
 852 009e 19E0     	 b .L41
 853              	.L43:
 412:../SSC/Src/ecatslv.c ****     else if ( SMLength < MIN_MBX_SIZE )
 854              	 .loc 4 412 0
 855 00a0 BB8A     	 ldrh r3,[r7,#20]
 856 00a2 212B     	 cmp r3,#33
 857 00a4 02D8     	 bhi .L44
 413:../SSC/Src/ecatslv.c ****         /* receive mailbox size is too small */
 414:../SSC/Src/ecatslv.c ****         result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 858              	 .loc 4 414 0
 859 00a6 1623     	 movs r3,#22
 860 00a8 BB75     	 strb r3,[r7,#22]
 861 00aa 13E0     	 b .L41
 862              	.L44:
 415:../SSC/Src/ecatslv.c ****     else if ( SMLength > MAX_MBX_SIZE )
 863              	 .loc 4 415 0
 864 00ac BB8A     	 ldrh r3,[r7,#20]
 865 00ae B3F5807F 	 cmp r3,#256
 866 00b2 02D9     	 bls .L45
 416:../SSC/Src/ecatslv.c ****         /* receive mailbox size is too great */
 417:../SSC/Src/ecatslv.c ****         result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 867              	 .loc 4 417 0
 868 00b4 1623     	 movs r3,#22
 869 00b6 BB75     	 strb r3,[r7,#22]
 870 00b8 0CE0     	 b .L41
 871              	.L45:
 418:../SSC/Src/ecatslv.c ****      else if ( SMAddress < MIN_MBX_WRITE_ADDRESS )
 872              	 .loc 4 418 0
 873 00ba 7B8A     	 ldrh r3,[r7,#18]
 874 00bc B3F5805F 	 cmp r3,#4096
 875 00c0 02D2     	 bcs .L46
 419:../SSC/Src/ecatslv.c ****         /* receive mailbox address is too small */
 420:../SSC/Src/ecatslv.c ****         result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 876              	 .loc 4 420 0
 877 00c2 1623     	 movs r3,#22
 878 00c4 BB75     	 strb r3,[r7,#22]
 879 00c6 05E0     	 b .L41
 880              	.L46:
 421:../SSC/Src/ecatslv.c ****     else if ( SMAddress > MAX_MBX_WRITE_ADDRESS)
 881              	 .loc 4 421 0
 882 00c8 7B8A     	 ldrh r3,[r7,#18]
 883 00ca B3F5405F 	 cmp r3,#12288
 884 00ce 01D3     	 bcc .L41
 422:../SSC/Src/ecatslv.c ****         /* receive mailbox address is too great */
 423:../SSC/Src/ecatslv.c ****         result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 885              	 .loc 4 423 0
 886 00d0 1623     	 movs r3,#22
 887 00d2 BB75     	 strb r3,[r7,#22]
 888              	.L41:
 424:../SSC/Src/ecatslv.c **** 
 425:../SSC/Src/ecatslv.c **** 
 426:../SSC/Src/ecatslv.c ****     if ( result == 0 )
 889              	 .loc 4 426 0
 890 00d4 BB7D     	 ldrb r3,[r7,#22]
 891 00d6 002B     	 cmp r3,#0
 892 00d8 44D1     	 bne .L47
 427:../SSC/Src/ecatslv.c ****     {
 428:../SSC/Src/ecatslv.c ****         /* check the Sync Manager Parameter for the Send Mailbox (Sync Manager Channel 1) */
 429:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
 430:../SSC/Src/ecatslv.c ****         pSyncMan = GetSyncMan(MAILBOX_READ);
 893              	 .loc 4 430 0
 894 00da 0120     	 movs r0,#1
 895 00dc FFF7FEFF 	 bl GetSyncMan
 896 00e0 F860     	 str r0,[r7,#12]
 431:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
 432:../SSC/Src/ecatslv.c **** 
 433:../SSC/Src/ecatslv.c ****     SMLength = pSyncMan->Length;
 897              	 .loc 4 433 0
 898 00e2 FB68     	 ldr r3,[r7,#12]
 899 00e4 9A78     	 ldrb r2,[r3,#2]
 900 00e6 DB78     	 ldrb r3,[r3,#3]
 901 00e8 1B02     	 lsls r3,r3,#8
 902 00ea 1343     	 orrs r3,r3,r2
 903 00ec BB82     	 strh r3,[r7,#20]
 434:../SSC/Src/ecatslv.c ****     SMAddress = pSyncMan->PhysicalStartAddress;
 904              	 .loc 4 434 0
 905 00ee FB68     	 ldr r3,[r7,#12]
 906 00f0 1A78     	 ldrb r2,[r3]
 907 00f2 5B78     	 ldrb r3,[r3,#1]
 908 00f4 1B02     	 lsls r3,r3,#8
 909 00f6 1343     	 orrs r3,r3,r2
 910 00f8 7B82     	 strh r3,[r7,#18]
 435:../SSC/Src/ecatslv.c **** 
 436:../SSC/Src/ecatslv.c **** 
 437:../SSC/Src/ecatslv.c ****       if (!(pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE))
 911              	 .loc 4 437 0
 912 00fa FB68     	 ldr r3,[r7,#12]
 913 00fc 9B79     	 ldrb r3,[r3,#6]
 914 00fe 03F00103 	 and r3,r3,#1
 915 0102 002B     	 cmp r3,#0
 916 0104 02D1     	 bne .L48
 438:../SSC/Src/ecatslv.c ****             /* send mailbox is not enabled */
 439:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 917              	 .loc 4 439 0
 918 0106 1623     	 movs r3,#22
 919 0108 BB75     	 strb r3,[r7,#22]
 920 010a 2BE0     	 b .L47
 921              	.L48:
 440:../SSC/Src/ecatslv.c ****         else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) != SM
 922              	 .loc 4 440 0
 923 010c FB68     	 ldr r3,[r7,#12]
 924 010e 1B79     	 ldrb r3,[r3,#4]
 925 0110 03F00C03 	 and r3,r3,#12
 926 0114 002B     	 cmp r3,#0
 927 0116 02D0     	 beq .L49
 441:../SSC/Src/ecatslv.c ****            /* receive mailbox is not readable by the master*/
 442:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 928              	 .loc 4 442 0
 929 0118 1623     	 movs r3,#22
 930 011a BB75     	 strb r3,[r7,#22]
 931 011c 22E0     	 b .L47
 932              	.L49:
 443:../SSC/Src/ecatslv.c ****         else if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) != SM_SETT
 933              	 .loc 4 443 0
 934 011e FB68     	 ldr r3,[r7,#12]
 935 0120 1B79     	 ldrb r3,[r3,#4]
 936 0122 03F00203 	 and r3,r3,#2
 937 0126 002B     	 cmp r3,#0
 938 0128 02D1     	 bne .L50
 444:../SSC/Src/ecatslv.c ****             /* receive mailbox is not in one buffer mode */
 445:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 939              	 .loc 4 445 0
 940 012a 1623     	 movs r3,#22
 941 012c BB75     	 strb r3,[r7,#22]
 942 012e 19E0     	 b .L47
 943              	.L50:
 446:../SSC/Src/ecatslv.c ****         else if ( SMLength < MIN_MBX_SIZE )
 944              	 .loc 4 446 0
 945 0130 BB8A     	 ldrh r3,[r7,#20]
 946 0132 212B     	 cmp r3,#33
 947 0134 02D8     	 bhi .L51
 447:../SSC/Src/ecatslv.c ****             /* send mailbox size is too small */
 448:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 948              	 .loc 4 448 0
 949 0136 1623     	 movs r3,#22
 950 0138 BB75     	 strb r3,[r7,#22]
 951 013a 13E0     	 b .L47
 952              	.L51:
 449:../SSC/Src/ecatslv.c ****         else if ( SMLength > MAX_MBX_SIZE )
 953              	 .loc 4 449 0
 954 013c BB8A     	 ldrh r3,[r7,#20]
 955 013e B3F5807F 	 cmp r3,#256
 956 0142 02D9     	 bls .L52
 450:../SSC/Src/ecatslv.c ****             /* send mailbox size is too great */
 451:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 957              	 .loc 4 451 0
 958 0144 1623     	 movs r3,#22
 959 0146 BB75     	 strb r3,[r7,#22]
 960 0148 0CE0     	 b .L47
 961              	.L52:
 452:../SSC/Src/ecatslv.c ****          else if ( SMAddress < MIN_MBX_READ_ADDRESS )
 962              	 .loc 4 452 0
 963 014a 7B8A     	 ldrh r3,[r7,#18]
 964 014c B3F5805F 	 cmp r3,#4096
 965 0150 02D2     	 bcs .L53
 453:../SSC/Src/ecatslv.c ****             /* send mailbox address is too small */
 454:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 966              	 .loc 4 454 0
 967 0152 1623     	 movs r3,#22
 968 0154 BB75     	 strb r3,[r7,#22]
 969 0156 05E0     	 b .L47
 970              	.L53:
 455:../SSC/Src/ecatslv.c ****         else if ( SMAddress > MAX_MBX_READ_ADDRESS )
 971              	 .loc 4 455 0
 972 0158 7B8A     	 ldrh r3,[r7,#18]
 973 015a B3F5405F 	 cmp r3,#12288
 974 015e 01D3     	 bcc .L47
 456:../SSC/Src/ecatslv.c ****             /* send mailbox address is too great */
 457:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_INVALIDMBXCFGINPREOP;
 975              	 .loc 4 457 0
 976 0160 1623     	 movs r3,#22
 977 0162 BB75     	 strb r3,[r7,#22]
 978              	.L47:
 458:../SSC/Src/ecatslv.c **** 
 459:../SSC/Src/ecatslv.c ****     }
 460:../SSC/Src/ecatslv.c **** 
 461:../SSC/Src/ecatslv.c ****     if ( result == 0 && maxChannel > PROCESS_DATA_IN )
 979              	 .loc 4 461 0
 980 0164 BB7D     	 ldrb r3,[r7,#22]
 981 0166 002B     	 cmp r3,#0
 982 0168 71D1     	 bne .L54
 983              	 .loc 4 461 0 is_stmt 0 discriminator 1
 984 016a FB79     	 ldrb r3,[r7,#7]
 985 016c 032B     	 cmp r3,#3
 986 016e 6ED9     	 bls .L54
 462:../SSC/Src/ecatslv.c ****     {
 463:../SSC/Src/ecatslv.c ****         /* b3BufferMode is only set, if inputs and outputs are running in 3-Buffer-Mode when leavin
 464:../SSC/Src/ecatslv.c ****         b3BufferMode = TRUE;
 987              	 .loc 4 464 0 is_stmt 1
 988 0170 4A4B     	 ldr r3,.L87+4
 989 0172 0122     	 movs r2,#1
 990 0174 1A70     	 strb r2,[r3]
 465:../SSC/Src/ecatslv.c ****         /* check the Sync Manager Parameter for the Inputs (Sync Manager Channel 2) */
 466:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
 467:../SSC/Src/ecatslv.c ****         pSyncMan = GetSyncMan(PROCESS_DATA_IN);
 991              	 .loc 4 467 0
 992 0176 0320     	 movs r0,#3
 993 0178 FFF7FEFF 	 bl GetSyncMan
 994 017c F860     	 str r0,[r7,#12]
 468:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
 469:../SSC/Src/ecatslv.c **** 
 470:../SSC/Src/ecatslv.c ****     SMLength = pSyncMan->Length;
 995              	 .loc 4 470 0
 996 017e FB68     	 ldr r3,[r7,#12]
 997 0180 9A78     	 ldrb r2,[r3,#2]
 998 0182 DB78     	 ldrb r3,[r3,#3]
 999 0184 1B02     	 lsls r3,r3,#8
 1000 0186 1343     	 orrs r3,r3,r2
 1001 0188 BB82     	 strh r3,[r7,#20]
 471:../SSC/Src/ecatslv.c ****     SMAddress = pSyncMan->PhysicalStartAddress;
 1002              	 .loc 4 471 0
 1003 018a FB68     	 ldr r3,[r7,#12]
 1004 018c 1A78     	 ldrb r2,[r3]
 1005 018e 5B78     	 ldrb r3,[r3,#1]
 1006 0190 1B02     	 lsls r3,r3,#8
 1007 0192 1343     	 orrs r3,r3,r2
 1008 0194 7B82     	 strh r3,[r7,#18]
 472:../SSC/Src/ecatslv.c **** 
 473:../SSC/Src/ecatslv.c **** 
 474:../SSC/Src/ecatslv.c ****         if ((pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE) != 0 && SMLe
 1009              	 .loc 4 474 0
 1010 0196 FB68     	 ldr r3,[r7,#12]
 1011 0198 9B79     	 ldrb r3,[r3,#6]
 1012 019a 03F00103 	 and r3,r3,#1
 1013 019e 002B     	 cmp r3,#0
 1014 01a0 05D0     	 beq .L55
 1015              	 .loc 4 474 0 is_stmt 0 discriminator 1
 1016 01a2 BB8A     	 ldrh r3,[r7,#20]
 1017 01a4 002B     	 cmp r3,#0
 1018 01a6 02D1     	 bne .L55
 475:../SSC/Src/ecatslv.c ****             /* the SM3 size is 0 and the SM3 is active */
 476:../SSC/Src/ecatslv.c ****             result = SYNCMANCHSETTINGS+1;
 1019              	 .loc 4 476 0 is_stmt 1
 1020 01a8 0423     	 movs r3,#4
 1021 01aa BB75     	 strb r3,[r7,#22]
 1022 01ac 4AE0     	 b .L56
 1023              	.L55:
 477:../SSC/Src/ecatslv.c ****         else if (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE)
 1024              	 .loc 4 477 0
 1025 01ae FB68     	 ldr r3,[r7,#12]
 1026 01b0 9B79     	 ldrb r3,[r3,#6]
 1027 01b2 03F00103 	 and r3,r3,#1
 1028 01b6 002B     	 cmp r3,#0
 1029 01b8 3BD0     	 beq .L57
 478:../SSC/Src/ecatslv.c ****         {
 479:../SSC/Src/ecatslv.c ****             /* Sync Manager Channel 3 is active, input size has to greater 0 */
 480:../SSC/Src/ecatslv.c ****             if ( SMLength != nPdInputSize || nPdInputSize == 0 || SMLength > MAX_PD_INPUT_SIZE)
 1030              	 .loc 4 480 0
 1031 01ba 394B     	 ldr r3,.L87+8
 1032 01bc 1B88     	 ldrh r3,[r3]
 1033 01be BA8A     	 ldrh r2,[r7,#20]
 1034 01c0 9A42     	 cmp r2,r3
 1035 01c2 06D1     	 bne .L58
 1036              	 .loc 4 480 0 is_stmt 0 discriminator 1
 1037 01c4 364B     	 ldr r3,.L87+8
 1038 01c6 1B88     	 ldrh r3,[r3]
 1039 01c8 002B     	 cmp r3,#0
 1040 01ca 02D0     	 beq .L58
 1041              	 .loc 4 480 0 discriminator 2
 1042 01cc BB8A     	 ldrh r3,[r7,#20]
 1043 01ce 442B     	 cmp r3,#68
 1044 01d0 02D9     	 bls .L59
 1045              	.L58:
 481:../SSC/Src/ecatslv.c ****                 /* sizes don't match */
 482:../SSC/Src/ecatslv.c ****                 result = SYNCMANCHSIZE+1;
 1046              	 .loc 4 482 0 is_stmt 1
 1047 01d2 0323     	 movs r3,#3
 1048 01d4 BB75     	 strb r3,[r7,#22]
 1049 01d6 35E0     	 b .L56
 1050              	.L59:
 483:../SSC/Src/ecatslv.c ****             else
 484:../SSC/Src/ecatslv.c ****                 /* sizes matches */
 485:../SSC/Src/ecatslv.c ****             if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) == SM_
 1051              	 .loc 4 485 0
 1052 01d8 FB68     	 ldr r3,[r7,#12]
 1053 01da 1B79     	 ldrb r3,[r3,#4]
 1054 01dc 03F00C03 	 and r3,r3,#12
 1055 01e0 002B     	 cmp r3,#0
 1056 01e2 23D1     	 bne .L61
 486:../SSC/Src/ecatslv.c ****             {
 487:../SSC/Src/ecatslv.c ****                 /* settings match */
 488:../SSC/Src/ecatslv.c ****                 if ( ( ( nAlStatus == STATE_PREOP )&&( SMAddress >= MIN_PD_READ_ADDRESS )&&( SMAddr
 1057              	 .loc 4 488 0
 1058 01e4 2F4B     	 ldr r3,.L87+12
 1059 01e6 1B78     	 ldrb r3,[r3]
 1060 01e8 022B     	 cmp r3,#2
 1061 01ea 07D1     	 bne .L62
 1062              	 .loc 4 488 0 is_stmt 0 discriminator 1
 1063 01ec 7B8A     	 ldrh r3,[r7,#18]
 1064 01ee B3F5805F 	 cmp r3,#4096
 1065 01f2 03D3     	 bcc .L62
 1066              	 .loc 4 488 0 discriminator 2
 1067 01f4 7B8A     	 ldrh r3,[r7,#18]
 1068 01f6 B3F5405F 	 cmp r3,#12288
 1069 01fa 08D3     	 bcc .L63
 1070              	.L62:
 489:../SSC/Src/ecatslv.c ****                    ||( ( nAlStatus != STATE_PREOP )&&( SMAddress == nEscAddrInputData ) )
 1071              	 .loc 4 489 0 is_stmt 1
 1072 01fc 294B     	 ldr r3,.L87+12
 1073 01fe 1B78     	 ldrb r3,[r3]
 1074 0200 022B     	 cmp r3,#2
 1075 0202 0FD0     	 beq .L64
 1076              	 .loc 4 489 0 is_stmt 0 discriminator 1
 1077 0204 284B     	 ldr r3,.L87+16
 1078 0206 1B88     	 ldrh r3,[r3]
 1079 0208 7A8A     	 ldrh r2,[r7,#18]
 1080 020a 9A42     	 cmp r2,r3
 1081 020c 0AD1     	 bne .L64
 1082              	.L63:
 490:../SSC/Src/ecatslv.c ****                     )
 491:../SSC/Src/ecatslv.c ****                 {
 492:../SSC/Src/ecatslv.c ****                     /* addresses match */
 493:../SSC/Src/ecatslv.c **** 
 494:../SSC/Src/ecatslv.c ****                     if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_MASK) == 
 1083              	 .loc 4 494 0 is_stmt 1
 1084 020e FB68     	 ldr r3,[r7,#12]
 1085 0210 1B79     	 ldrb r3,[r3,#4]
 1086 0212 03F00203 	 and r3,r3,#2
 1087 0216 002B     	 cmp r3,#0
 1088 0218 03D0     	 beq .L65
 495:../SSC/Src/ecatslv.c ****                         /* inputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
 496:../SSC/Src/ecatslv.c ****                         b3BufferMode = FALSE;
 1089              	 .loc 4 496 0
 1090 021a 204B     	 ldr r3,.L87+4
 1091 021c 0022     	 movs r2,#0
 1092 021e 1A70     	 strb r2,[r3]
 494:../SSC/Src/ecatslv.c ****                         /* inputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
 1093              	 .loc 4 494 0
 1094 0220 03E0     	 b .L66
 1095              	.L65:
 1096 0222 02E0     	 b .L66
 1097              	.L64:
 497:../SSC/Src/ecatslv.c ****                 }
 498:../SSC/Src/ecatslv.c ****                 else
 499:../SSC/Src/ecatslv.c ****                     /* input address is out of the allowed area or has changed in SAFEOP or OP */
 500:../SSC/Src/ecatslv.c ****                     result = SYNCMANCHADDRESS+1;
 1098              	 .loc 4 500 0
 1099 0224 0223     	 movs r3,#2
 1100 0226 BB75     	 strb r3,[r7,#22]
 1101 0228 0CE0     	 b .L56
 1102              	.L66:
 1103 022a 0BE0     	 b .L56
 1104              	.L61:
 501:../SSC/Src/ecatslv.c ****             }
 502:../SSC/Src/ecatslv.c ****             else
 503:../SSC/Src/ecatslv.c ****                 /* input settings do not match */
 504:../SSC/Src/ecatslv.c ****                 result = SYNCMANCHSETTINGS+1;
 1105              	 .loc 4 504 0
 1106 022c 0423     	 movs r3,#4
 1107 022e BB75     	 strb r3,[r7,#22]
 1108 0230 08E0     	 b .L56
 1109              	.L57:
 505:../SSC/Src/ecatslv.c ****         }
 506:../SSC/Src/ecatslv.c ****         else if ( SMLength != 0 || nPdInputSize != 0 )
 1110              	 .loc 4 506 0
 1111 0232 BB8A     	 ldrh r3,[r7,#20]
 1112 0234 002B     	 cmp r3,#0
 1113 0236 03D1     	 bne .L67
 1114              	 .loc 4 506 0 is_stmt 0 discriminator 1
 1115 0238 194B     	 ldr r3,.L87+8
 1116 023a 1B88     	 ldrh r3,[r3]
 1117 023c 002B     	 cmp r3,#0
 1118 023e 01D0     	 beq .L56
 1119              	.L67:
 507:../SSC/Src/ecatslv.c ****             /* input size is not zero although the SM3 channel is not enabled */
 508:../SSC/Src/ecatslv.c ****             result = SYNCMANCHSIZE+1;
 1120              	 .loc 4 508 0 is_stmt 1
 1121 0240 0323     	 movs r3,#3
 1122 0242 BB75     	 strb r3,[r7,#22]
 1123              	.L56:
 509:../SSC/Src/ecatslv.c **** 
 510:../SSC/Src/ecatslv.c **** 
 511:../SSC/Src/ecatslv.c **** 
 512:../SSC/Src/ecatslv.c ****         if ( result != 0 )
 1124              	 .loc 4 512 0
 1125 0244 BB7D     	 ldrb r3,[r7,#22]
 1126 0246 002B     	 cmp r3,#0
 1127 0248 01D0     	 beq .L54
 513:../SSC/Src/ecatslv.c ****         {
 514:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_INVALIDSMINCFG;
 1128              	 .loc 4 514 0
 1129 024a 1E23     	 movs r3,#30
 1130 024c BB75     	 strb r3,[r7,#22]
 1131              	.L54:
 515:../SSC/Src/ecatslv.c ****         }
 516:../SSC/Src/ecatslv.c ****     }
 517:../SSC/Src/ecatslv.c **** 
 518:../SSC/Src/ecatslv.c **** 
 519:../SSC/Src/ecatslv.c **** //    else
 520:../SSC/Src/ecatslv.c ****     if ( result == 0 && maxChannel > PROCESS_DATA_OUT )
 1132              	 .loc 4 520 0
 1133 024e BB7D     	 ldrb r3,[r7,#22]
 1134 0250 002B     	 cmp r3,#0
 1135 0252 40F08A80 	 bne .L68
 1136              	 .loc 4 520 0 is_stmt 0 discriminator 1
 1137 0256 FB79     	 ldrb r3,[r7,#7]
 1138 0258 022B     	 cmp r3,#2
 1139 025a 40F28680 	 bls .L68
 521:../SSC/Src/ecatslv.c ****     {
 522:../SSC/Src/ecatslv.c ****         /* check the Sync Manager Parameter for the Outputs (Sync Manager Channel 2) */
 523:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
 524:../SSC/Src/ecatslv.c ****         pSyncMan = GetSyncMan(PROCESS_DATA_OUT);
 1140              	 .loc 4 524 0 is_stmt 1
 1141 025e 0220     	 movs r0,#2
 1142 0260 FFF7FEFF 	 bl GetSyncMan
 1143 0264 F860     	 str r0,[r7,#12]
 525:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
 526:../SSC/Src/ecatslv.c **** 
 527:../SSC/Src/ecatslv.c ****     SMLength = pSyncMan->Length;
 1144              	 .loc 4 527 0
 1145 0266 FB68     	 ldr r3,[r7,#12]
 1146 0268 9A78     	 ldrb r2,[r3,#2]
 1147 026a DB78     	 ldrb r3,[r3,#3]
 1148 026c 1B02     	 lsls r3,r3,#8
 1149 026e 1343     	 orrs r3,r3,r2
 1150 0270 BB82     	 strh r3,[r7,#20]
 528:../SSC/Src/ecatslv.c ****     SMAddress = pSyncMan->PhysicalStartAddress;
 1151              	 .loc 4 528 0
 1152 0272 FB68     	 ldr r3,[r7,#12]
 1153 0274 1A78     	 ldrb r2,[r3]
 1154 0276 5B78     	 ldrb r3,[r3,#1]
 1155 0278 1B02     	 lsls r3,r3,#8
 1156 027a 1343     	 orrs r3,r3,r2
 1157 027c 7B82     	 strh r3,[r7,#18]
 529:../SSC/Src/ecatslv.c **** 
 530:../SSC/Src/ecatslv.c **** 
 531:../SSC/Src/ecatslv.c ****     if ( (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE) != 0 && SMLengt
 1158              	 .loc 4 531 0
 1159 027e FB68     	 ldr r3,[r7,#12]
 1160 0280 9B79     	 ldrb r3,[r3,#6]
 1161 0282 03F00103 	 and r3,r3,#1
 1162 0286 002B     	 cmp r3,#0
 1163 0288 10D0     	 beq .L69
 1164              	 .loc 4 531 0 is_stmt 0 discriminator 1
 1165 028a BB8A     	 ldrh r3,[r7,#20]
 1166 028c 002B     	 cmp r3,#0
 1167 028e 0DD1     	 bne .L69
 532:../SSC/Src/ecatslv.c ****             /* the SM2 size is 0 and the SM2 is active */
 533:../SSC/Src/ecatslv.c ****             result = SYNCMANCHSETTINGS+1;
 1168              	 .loc 4 533 0 is_stmt 1
 1169 0290 0423     	 movs r3,#4
 1170 0292 BB75     	 strb r3,[r7,#22]
 1171 0294 64E0     	 b .L70
 1172              	.L88:
 1173 0296 00BF     	 .align 2
 1174              	.L87:
 1175 0298 00000000 	 .word nMaxEscAddress
 1176 029c 00000000 	 .word b3BufferMode
 1177 02a0 00000000 	 .word nPdInputSize
 1178 02a4 00000000 	 .word nAlStatus
 1179 02a8 00000000 	 .word nEscAddrInputData
 1180              	.L69:
 534:../SSC/Src/ecatslv.c ****         else if (pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET] & SM_SETTING_ENABLE_VALUE)
 1181              	 .loc 4 534 0
 1182 02ac FB68     	 ldr r3,[r7,#12]
 1183 02ae 9B79     	 ldrb r3,[r3,#6]
 1184 02b0 03F00103 	 and r3,r3,#1
 1185 02b4 002B     	 cmp r3,#0
 1186 02b6 4AD0     	 beq .L71
 535:../SSC/Src/ecatslv.c ****         {
 536:../SSC/Src/ecatslv.c ****             /* Sync Manager Channel 2 is active, output size has to greater 0 */
 537:../SSC/Src/ecatslv.c ****             if ( SMLength == nPdOutputSize && nPdOutputSize != 0 && SMLength <= ((UINT16)MAX_PD_OUT
 1187              	 .loc 4 537 0
 1188 02b8 3A4B     	 ldr r3,.L89
 1189 02ba 1B88     	 ldrh r3,[r3]
 1190 02bc BA8A     	 ldrh r2,[r7,#20]
 1191 02be 9A42     	 cmp r2,r3
 1192 02c0 41D1     	 bne .L72
 1193              	 .loc 4 537 0 is_stmt 0 discriminator 1
 1194 02c2 384B     	 ldr r3,.L89
 1195 02c4 1B88     	 ldrh r3,[r3]
 1196 02c6 002B     	 cmp r3,#0
 1197 02c8 3DD0     	 beq .L72
 1198              	 .loc 4 537 0 discriminator 2
 1199 02ca BB8A     	 ldrh r3,[r7,#20]
 1200 02cc 442B     	 cmp r3,#68
 1201 02ce 3AD8     	 bhi .L72
 538:../SSC/Src/ecatslv.c **** 
 539:../SSC/Src/ecatslv.c ****             {
 540:../SSC/Src/ecatslv.c ****                 /* sizes match */
 541:../SSC/Src/ecatslv.c ****                 if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_DIRECTION_MASK) ==
 1202              	 .loc 4 541 0 is_stmt 1
 1203 02d0 FB68     	 ldr r3,[r7,#12]
 1204 02d2 1B79     	 ldrb r3,[r3,#4]
 1205 02d4 03F00C03 	 and r3,r3,#12
 1206 02d8 042B     	 cmp r3,#4
 1207 02da 30D1     	 bne .L73
 542:../SSC/Src/ecatslv.c ****                 {
 543:../SSC/Src/ecatslv.c ****                     /* settings match */
 544:../SSC/Src/ecatslv.c ****                     if ( ( ( nAlStatus == STATE_PREOP )&&( SMAddress >= MIN_PD_WRITE_ADDRESS )&&( S
 1208              	 .loc 4 544 0
 1209 02dc 324B     	 ldr r3,.L89+4
 1210 02de 1B78     	 ldrb r3,[r3]
 1211 02e0 022B     	 cmp r3,#2
 1212 02e2 07D1     	 bne .L74
 1213              	 .loc 4 544 0 is_stmt 0 discriminator 1
 1214 02e4 7B8A     	 ldrh r3,[r7,#18]
 1215 02e6 B3F5805F 	 cmp r3,#4096
 1216 02ea 03D3     	 bcc .L74
 1217              	 .loc 4 544 0 discriminator 2
 1218 02ec 7B8A     	 ldrh r3,[r7,#18]
 1219 02ee B3F5405F 	 cmp r3,#12288
 1220 02f2 08D3     	 bcc .L75
 1221              	.L74:
 545:../SSC/Src/ecatslv.c ****                        ||( ( nAlStatus != STATE_PREOP )&&( SMAddress == nEscAddrOutputData ) )
 1222              	 .loc 4 545 0 is_stmt 1
 1223 02f4 2C4B     	 ldr r3,.L89+4
 1224 02f6 1B78     	 ldrb r3,[r3]
 1225 02f8 022B     	 cmp r3,#2
 1226 02fa 1CD0     	 beq .L76
 1227              	 .loc 4 545 0 is_stmt 0 discriminator 1
 1228 02fc 2B4B     	 ldr r3,.L89+8
 1229 02fe 1B88     	 ldrh r3,[r3]
 1230 0300 7A8A     	 ldrh r2,[r7,#18]
 1231 0302 9A42     	 cmp r2,r3
 1232 0304 17D1     	 bne .L76
 1233              	.L75:
 546:../SSC/Src/ecatslv.c ****                         )
 547:../SSC/Src/ecatslv.c ****                     {
 548:../SSC/Src/ecatslv.c ****                         /* addresses match */
 549:../SSC/Src/ecatslv.c ****                         {
 550:../SSC/Src/ecatslv.c ****                             /* check, if watchdog trigger is enabled */
 551:../SSC/Src/ecatslv.c ****                             if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_WATCHDOG
 1234              	 .loc 4 551 0 is_stmt 1
 1235 0306 FB68     	 ldr r3,[r7,#12]
 1236 0308 1B79     	 ldrb r3,[r3,#4]
 1237 030a 03F04003 	 and r3,r3,#64
 1238 030e 002B     	 cmp r3,#0
 1239 0310 03D0     	 beq .L77
 552:../SSC/Src/ecatslv.c ****                             {
 553:../SSC/Src/ecatslv.c ****                                 bWdTrigger = TRUE;
 1240              	 .loc 4 553 0
 1241 0312 274B     	 ldr r3,.L89+12
 1242 0314 0122     	 movs r2,#1
 1243 0316 1A70     	 strb r2,[r3]
 1244 0318 02E0     	 b .L78
 1245              	.L77:
 554:../SSC/Src/ecatslv.c ****                             }
 555:../SSC/Src/ecatslv.c ****                             else
 556:../SSC/Src/ecatslv.c ****                             {
 557:../SSC/Src/ecatslv.c ****                                 bWdTrigger = FALSE;
 1246              	 .loc 4 557 0
 1247 031a 254B     	 ldr r3,.L89+12
 1248 031c 0022     	 movs r2,#0
 1249 031e 1A70     	 strb r2,[r3]
 1250              	.L78:
 558:../SSC/Src/ecatslv.c ****                             }
 559:../SSC/Src/ecatslv.c **** 
 560:../SSC/Src/ecatslv.c ****                             if ( (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_M
 1251              	 .loc 4 560 0
 1252 0320 FB68     	 ldr r3,[r7,#12]
 1253 0322 1B79     	 ldrb r3,[r3,#4]
 1254 0324 03F00203 	 and r3,r3,#2
 1255 0328 002B     	 cmp r3,#0
 1256 032a 03D0     	 beq .L79
 561:../SSC/Src/ecatslv.c ****                                 /* outputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
 562:../SSC/Src/ecatslv.c ****                                 b3BufferMode = FALSE;
 1257              	 .loc 4 562 0
 1258 032c 214B     	 ldr r3,.L89+16
 1259 032e 0022     	 movs r2,#0
 1260 0330 1A70     	 strb r2,[r3]
 560:../SSC/Src/ecatslv.c ****                                 /* outputs are running in 1-Buffer-Mode, reset flag b3BufferMode */
 1261              	 .loc 4 560 0
 1262 0332 03E0     	 b .L80
 1263              	.L79:
 1264 0334 02E0     	 b .L80
 1265              	.L76:
 563:../SSC/Src/ecatslv.c ****                         }
 564:../SSC/Src/ecatslv.c ****                     }
 565:../SSC/Src/ecatslv.c ****                     else
 566:../SSC/Src/ecatslv.c ****                         /* output address is out of the allowed area or has changed in SAFEOP or OP
 567:../SSC/Src/ecatslv.c ****                         result = SYNCMANCHADDRESS+1;
 1266              	 .loc 4 567 0
 1267 0336 0223     	 movs r3,#2
 1268 0338 BB75     	 strb r3,[r7,#22]
 1269 033a 03E0     	 b .L81
 1270              	.L80:
 1271 033c 02E0     	 b .L81
 1272              	.L73:
 568:../SSC/Src/ecatslv.c ****                 }
 569:../SSC/Src/ecatslv.c ****                 else
 570:../SSC/Src/ecatslv.c ****                     /* output settings do not match */
 571:../SSC/Src/ecatslv.c ****                     result = SYNCMANCHSETTINGS+1;
 1273              	 .loc 4 571 0
 1274 033e 0423     	 movs r3,#4
 1275 0340 BB75     	 strb r3,[r7,#22]
 541:../SSC/Src/ecatslv.c ****                 {
 1276              	 .loc 4 541 0
 1277 0342 03E0     	 b .L82
 1278              	.L81:
 541:../SSC/Src/ecatslv.c ****                 {
 1279              	 .loc 4 541 0 is_stmt 0 discriminator 4
 1280 0344 02E0     	 b .L82
 1281              	.L72:
 572:../SSC/Src/ecatslv.c ****             }
 573:../SSC/Src/ecatslv.c ****             else
 574:../SSC/Src/ecatslv.c ****                 /* output sizes don't match */
 575:../SSC/Src/ecatslv.c ****                 result = SYNCMANCHSIZE+1;
 1282              	 .loc 4 575 0 is_stmt 1
 1283 0346 0323     	 movs r3,#3
 1284 0348 BB75     	 strb r3,[r7,#22]
 1285 034a 09E0     	 b .L70
 1286              	.L82:
 1287 034c 08E0     	 b .L70
 1288              	.L71:
 576:../SSC/Src/ecatslv.c ****         }
 577:../SSC/Src/ecatslv.c ****         else if ( SMLength != 0 || nPdOutputSize != 0 )
 1289              	 .loc 4 577 0
 1290 034e BB8A     	 ldrh r3,[r7,#20]
 1291 0350 002B     	 cmp r3,#0
 1292 0352 03D1     	 bne .L83
 1293              	 .loc 4 577 0 is_stmt 0 discriminator 1
 1294 0354 134B     	 ldr r3,.L89
 1295 0356 1B88     	 ldrh r3,[r3]
 1296 0358 002B     	 cmp r3,#0
 1297 035a 01D0     	 beq .L70
 1298              	.L83:
 578:../SSC/Src/ecatslv.c ****             /* output size is not zero although the SM2 channel is not enabled */
 579:../SSC/Src/ecatslv.c ****             result = SYNCMANCHSIZE+1;
 1299              	 .loc 4 579 0 is_stmt 1
 1300 035c 0323     	 movs r3,#3
 1301 035e BB75     	 strb r3,[r7,#22]
 1302              	.L70:
 580:../SSC/Src/ecatslv.c **** 
 581:../SSC/Src/ecatslv.c ****         if ( result != 0 )
 1303              	 .loc 4 581 0
 1304 0360 BB7D     	 ldrb r3,[r7,#22]
 1305 0362 002B     	 cmp r3,#0
 1306 0364 01D0     	 beq .L68
 582:../SSC/Src/ecatslv.c ****         {
 583:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_INVALIDSMOUTCFG;
 1307              	 .loc 4 583 0
 1308 0366 1D23     	 movs r3,#29
 1309 0368 BB75     	 strb r3,[r7,#22]
 1310              	.L68:
 584:../SSC/Src/ecatslv.c ****         }
 585:../SSC/Src/ecatslv.c ****     }
 586:../SSC/Src/ecatslv.c **** 
 587:../SSC/Src/ecatslv.c **** 
 588:../SSC/Src/ecatslv.c ****     if ( result == 0 )
 1311              	 .loc 4 588 0
 1312 036a BB7D     	 ldrb r3,[r7,#22]
 1313 036c 002B     	 cmp r3,#0
 1314 036e 13D1     	 bne .L84
 589:../SSC/Src/ecatslv.c ****     {
 590:../SSC/Src/ecatslv.c ****         /* the Enable-Byte of the rest of the SM channels has to be read to acknowledge the SM-Chan
 591:../SSC/Src/ecatslv.c ****         for (i = maxChannel; i < nMaxSyncMan; i++)
 1315              	 .loc 4 591 0
 1316 0370 FB79     	 ldrb r3,[r7,#7]
 1317 0372 FB75     	 strb r3,[r7,#23]
 1318 0374 0BE0     	 b .L85
 1319              	.L86:
 592:../SSC/Src/ecatslv.c ****         {
 593:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
 594:../SSC/Src/ecatslv.c ****             pSyncMan = GetSyncMan(i);
 1320              	 .loc 4 594 0 discriminator 3
 1321 0376 FB7D     	 ldrb r3,[r7,#23]
 1322 0378 1846     	 mov r0,r3
 1323 037a FFF7FEFF 	 bl GetSyncMan
 1324 037e F860     	 str r0,[r7,#12]
 595:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
 596:../SSC/Src/ecatslv.c ****             SMActivate = pSyncMan->Settings[SM_SETTING_ACTIVATE_OFFSET];
 1325              	 .loc 4 596 0 discriminator 3
 1326 0380 FB68     	 ldr r3,[r7,#12]
 1327 0382 9A79     	 ldrb r2,[r3,#6]
 1328 0384 0C4B     	 ldr r3,.L89+20
 1329 0386 1A70     	 strb r2,[r3]
 591:../SSC/Src/ecatslv.c ****         {
 1330              	 .loc 4 591 0 discriminator 3
 1331 0388 FB7D     	 ldrb r3,[r7,#23]
 1332 038a 0133     	 adds r3,r3,#1
 1333 038c FB75     	 strb r3,[r7,#23]
 1334              	.L85:
 591:../SSC/Src/ecatslv.c ****         {
 1335              	 .loc 4 591 0 is_stmt 0 discriminator 1
 1336 038e 0B4B     	 ldr r3,.L89+24
 1337 0390 1B78     	 ldrb r3,[r3]
 1338 0392 FA7D     	 ldrb r2,[r7,#23]
 1339 0394 9A42     	 cmp r2,r3
 1340 0396 EED3     	 bcc .L86
 1341              	.L84:
 597:../SSC/Src/ecatslv.c ****         }
 598:../SSC/Src/ecatslv.c ****     }
 599:../SSC/Src/ecatslv.c ****     return result;
 1342              	 .loc 4 599 0 is_stmt 1
 1343 0398 BB7D     	 ldrb r3,[r7,#22]
 1344              	.L39:
 600:../SSC/Src/ecatslv.c **** }
 1345              	 .loc 4 600 0
 1346 039a 1846     	 mov r0,r3
 1347 039c 1837     	 adds r7,r7,#24
 1348              	.LCFI63:
 1349              	 .cfi_def_cfa_offset 8
 1350 039e BD46     	 mov sp,r7
 1351              	.LCFI64:
 1352              	 .cfi_def_cfa_register 13
 1353              	 
 1354 03a0 80BD     	 pop {r7,pc}
 1355              	.L90:
 1356 03a2 00BF     	 .align 2
 1357              	.L89:
 1358 03a4 00000000 	 .word nPdOutputSize
 1359 03a8 00000000 	 .word nAlStatus
 1360 03ac 00000000 	 .word nEscAddrOutputData
 1361 03b0 00000000 	 .word bWdTrigger
 1362 03b4 00000000 	 .word b3BufferMode
 1363 03b8 00000000 	 .word SMActivate
 1364 03bc 00000000 	 .word nMaxSyncMan
 1365              	 .cfi_endproc
 1366              	.LFE178:
 1368              	 .section .text.StartInputHandler,"ax",%progbits
 1369              	 .align 2
 1370              	 .global StartInputHandler
 1371              	 .thumb
 1372              	 .thumb_func
 1374              	StartInputHandler:
 1375              	.LFB179:
 601:../SSC/Src/ecatslv.c **** 
 602:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
 603:../SSC/Src/ecatslv.c **** /**
 604:../SSC/Src/ecatslv.c ****  \return    AL Status Code (see ecatslv.h ALSTATUSCODE_....)
 605:../SSC/Src/ecatslv.c **** 
 606:../SSC/Src/ecatslv.c ****  \brief    This function is called in case of the state transition from PREOP to SAFEOP.
 607:../SSC/Src/ecatslv.c ****  |brief  the areas of the Sync Managers will be checked for overlapping,
 608:../SSC/Src/ecatslv.c ****  \brief  the synchronization mode (Free Run, Synchron, Distributed Clocks) is selected,
 609:../SSC/Src/ecatslv.c ****  \brief  the requested cycle time will be checked, the watchdog is started
 610:../SSC/Src/ecatslv.c ****  \brief  and the AL Event Mask register will be set
 611:../SSC/Src/ecatslv.c **** 
 612:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
 613:../SSC/Src/ecatslv.c **** 
 614:../SSC/Src/ecatslv.c **** UINT16 StartInputHandler(void)
 615:../SSC/Src/ecatslv.c **** {
 1376              	 .loc 4 615 0
 1377              	 .cfi_startproc
 1378              	 
 1379              	 
 1380 0000 80B5     	 push {r7,lr}
 1381              	.LCFI65:
 1382              	 .cfi_def_cfa_offset 8
 1383              	 .cfi_offset 7,-8
 1384              	 .cfi_offset 14,-4
 1385 0002 8CB0     	 sub sp,sp,#48
 1386              	.LCFI66:
 1387              	 .cfi_def_cfa_offset 56
 1388 0004 00AF     	 add r7,sp,#0
 1389              	.LCFI67:
 1390              	 .cfi_def_cfa_register 7
 616:../SSC/Src/ecatslv.c ****     TSYNCMAN ESCMEM * pSyncMan;
 617:../SSC/Src/ecatslv.c ****     UINT8        dcControl;
 618:../SSC/Src/ecatslv.c ****     UINT16     wdiv = 0;
 1391              	 .loc 4 618 0
 1392 0006 0023     	 movs r3,#0
 1393 0008 BB84     	 strh r3,[r7,#36]
 619:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 620:../SSC/Src/ecatslv.c ****     UINT16     wd = 0;
 1394              	 .loc 4 620 0
 1395 000a 0023     	 movs r3,#0
 1396 000c 7B84     	 strh r3,[r7,#34]
 621:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 622:../SSC/Src/ecatslv.c ****     UINT32     cycleTimeSync0 = 0; /* Sync0 cycle time */
 1397              	 .loc 4 622 0
 1398 000e 0023     	 movs r3,#0
 1399 0010 FB61     	 str r3,[r7,#28]
 623:../SSC/Src/ecatslv.c ****     UINT32     cycleTimeSync1 = 0; /* Delay between the Sync0 and Sycn1 signal. A new Sync1 cycle s
 1400              	 .loc 4 623 0
 1401 0012 0023     	 movs r3,#0
 1402 0014 BB61     	 str r3,[r7,#24]
 624:../SSC/Src/ecatslv.c ****     BOOL bSubordinatedCycles = FALSE;
 1403              	 .loc 4 624 0
 1404 0016 0023     	 movs r3,#0
 1405 0018 87F82F30 	 strb r3,[r7,#47]
 625:../SSC/Src/ecatslv.c **** 
 626:../SSC/Src/ecatslv.c ****     UINT16    nPdInputBuffer = 3;
 1406              	 .loc 4 626 0
 1407 001c 0323     	 movs r3,#3
 1408 001e BB85     	 strh r3,[r7,#44]
 627:../SSC/Src/ecatslv.c ****     UINT16    nPdOutputBuffer = 3;
 1409              	 .loc 4 627 0
 1410 0020 0323     	 movs r3,#3
 1411 0022 7B85     	 strh r3,[r7,#42]
 628:../SSC/Src/ecatslv.c **** 
 629:../SSC/Src/ecatslv.c ****     UINT16 SyncType0x1C32 = 0; /* Helper variable for sync type for SM2 (required if no CoE is supp
 1412              	 .loc 4 629 0
 1413 0024 0023     	 movs r3,#0
 1414 0026 3B85     	 strh r3,[r7,#40]
 630:../SSC/Src/ecatslv.c ****     UINT16 SyncType0x1C33 = 0; /* Helper variable for sync type for SM3 (required if no CoE is supp
 1415              	 .loc 4 630 0
 1416 0028 0023     	 movs r3,#0
 1417 002a FB84     	 strh r3,[r7,#38]
 631:../SSC/Src/ecatslv.c **** 
 632:../SSC/Src/ecatslv.c ****     UINT16 u16MinSuppSyncType = 0xFFFF;  /* Minimum supported Sync Types */
 1418              	 .loc 4 632 0
 1419 002c 4FF6FF73 	 movw r3,#65535
 1420 0030 FB82     	 strh r3,[r7,#22]
 633:../SSC/Src/ecatslv.c **** 
 634:../SSC/Src/ecatslv.c ****     u16MinSuppSyncType &= sSyncManOutPar.u16SyncTypesSupported;
 1421              	 .loc 4 634 0
 1422 0032 A24B     	 ldr r3,.L165
 1423 0034 9A89     	 ldrh r2,[r3,#12]
 1424 0036 FB8A     	 ldrh r3,[r7,#22]
 1425 0038 1340     	 ands r3,r3,r2
 1426 003a FB82     	 strh r3,[r7,#22]
 635:../SSC/Src/ecatslv.c ****     u16MinSuppSyncType &= sSyncManInPar.u16SyncTypesSupported;
 1427              	 .loc 4 635 0
 1428 003c A04B     	 ldr r3,.L165+4
 1429 003e 9A89     	 ldrh r2,[r3,#12]
 1430 0040 FB8A     	 ldrh r3,[r7,#22]
 1431 0042 1340     	 ands r3,r3,r2
 1432 0044 FB82     	 strh r3,[r7,#22]
 636:../SSC/Src/ecatslv.c **** 
 637:../SSC/Src/ecatslv.c ****     u16ALEventMask = 0;
 1433              	 .loc 4 637 0
 1434 0046 9F4B     	 ldr r3,.L165+8
 1435 0048 0022     	 movs r2,#0
 1436 004a 1A80     	 strh r2,[r3]
 638:../SSC/Src/ecatslv.c **** 
 639:../SSC/Src/ecatslv.c ****     /* 
 640:../SSC/Src/ecatslv.c ****         --- Check if SyncManager areas overlapping --- 
 641:../SSC/Src/ecatslv.c ****     */
 642:../SSC/Src/ecatslv.c ****     bEcatFirstOutputsReceived = FALSE;
 1437              	 .loc 4 642 0
 1438 004c 9E4B     	 ldr r3,.L165+12
 1439 004e 0022     	 movs r2,#0
 1440 0050 1A70     	 strb r2,[r3]
 643:../SSC/Src/ecatslv.c **** 
 644:../SSC/Src/ecatslv.c ****     /* get a pointer to the Sync Manager Channel 2 (Outputs) */
 645:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
 646:../SSC/Src/ecatslv.c ****     pSyncMan = GetSyncMan(PROCESS_DATA_OUT);
 1441              	 .loc 4 646 0
 1442 0052 0220     	 movs r0,#2
 1443 0054 FFF7FEFF 	 bl GetSyncMan
 1444 0058 3861     	 str r0,[r7,#16]
 647:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
 648:../SSC/Src/ecatslv.c ****     /* store the address of the Sync Manager Channel 2 (Outputs) */
 649:../SSC/Src/ecatslv.c ****     nEscAddrOutputData = pSyncMan->PhysicalStartAddress;
 1445              	 .loc 4 649 0
 1446 005a 3B69     	 ldr r3,[r7,#16]
 1447 005c 1B88     	 ldrh r3,[r3]
 1448 005e 9AB2     	 uxth r2,r3
 1449 0060 9A4B     	 ldr r3,.L165+16
 1450 0062 1A80     	 strh r2,[r3]
 650:../SSC/Src/ecatslv.c ****     /* get the number of output buffer used for calculating the address areas */
 651:../SSC/Src/ecatslv.c ****     if (pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_ONE_BUFFER_VALUE)
 1451              	 .loc 4 651 0
 1452 0064 3B69     	 ldr r3,[r7,#16]
 1453 0066 1B79     	 ldrb r3,[r3,#4]
 1454 0068 03F00203 	 and r3,r3,#2
 1455 006c 002B     	 cmp r3,#0
 1456 006e 01D0     	 beq .L92
 652:../SSC/Src/ecatslv.c ****     {
 653:../SSC/Src/ecatslv.c ****        nPdOutputBuffer = 1;
 1457              	 .loc 4 653 0
 1458 0070 0123     	 movs r3,#1
 1459 0072 7B85     	 strh r3,[r7,#42]
 1460              	.L92:
 654:../SSC/Src/ecatslv.c ****     }
 655:../SSC/Src/ecatslv.c **** 
 656:../SSC/Src/ecatslv.c **** 
 657:../SSC/Src/ecatslv.c ****     /* get a pointer to the Sync Manager Channel 3 (Inputs) */
 658:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
 659:../SSC/Src/ecatslv.c ****     pSyncMan = GetSyncMan(PROCESS_DATA_IN);
 1461              	 .loc 4 659 0
 1462 0074 0320     	 movs r0,#3
 1463 0076 FFF7FEFF 	 bl GetSyncMan
 1464 007a 3861     	 str r0,[r7,#16]
 660:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
 661:../SSC/Src/ecatslv.c ****     /* store the address of the Sync Manager Channel 3 (Inputs)*/
 662:../SSC/Src/ecatslv.c ****     nEscAddrInputData = pSyncMan->PhysicalStartAddress;
 1465              	 .loc 4 662 0
 1466 007c 3B69     	 ldr r3,[r7,#16]
 1467 007e 1B88     	 ldrh r3,[r3]
 1468 0080 9AB2     	 uxth r2,r3
 1469 0082 934B     	 ldr r3,.L165+20
 1470 0084 1A80     	 strh r2,[r3]
 663:../SSC/Src/ecatslv.c ****     
 664:../SSC/Src/ecatslv.c ****     /* get the number of input buffer used for calculating the address areas */
 665:../SSC/Src/ecatslv.c ****     if ( pSyncMan->Settings[SM_SETTING_CONTROL_OFFSET] & SM_SETTING_MODE_ONE_BUFFER_VALUE )
 1471              	 .loc 4 665 0
 1472 0086 3B69     	 ldr r3,[r7,#16]
 1473 0088 1B79     	 ldrb r3,[r3,#4]
 1474 008a 03F00203 	 and r3,r3,#2
 1475 008e 002B     	 cmp r3,#0
 1476 0090 01D0     	 beq .L93
 666:../SSC/Src/ecatslv.c ****         nPdInputBuffer = 1;
 1477              	 .loc 4 666 0
 1478 0092 0123     	 movs r3,#1
 1479 0094 BB85     	 strh r3,[r7,#44]
 1480              	.L93:
 667:../SSC/Src/ecatslv.c **** 
 668:../SSC/Src/ecatslv.c ****     /* it has be checked if the Sync Manager memory areas for Inputs and Outputs will not overlap
 669:../SSC/Src/ecatslv.c ****        the Sync Manager memory areas for the Mailbox */
 670:../SSC/Src/ecatslv.c **** 
 671:../SSC/Src/ecatslv.c ****     if (((nEscAddrInputData + nPdInputSize * nPdInputBuffer) > u16EscAddrSendMbx && (nEscAddrInputD
 1481              	 .loc 4 671 0
 1482 0096 8E4B     	 ldr r3,.L165+20
 1483 0098 1B88     	 ldrh r3,[r3]
 1484 009a 1A46     	 mov r2,r3
 1485 009c 8D4B     	 ldr r3,.L165+24
 1486 009e 1B88     	 ldrh r3,[r3]
 1487 00a0 1946     	 mov r1,r3
 1488 00a2 BB8D     	 ldrh r3,[r7,#44]
 1489 00a4 03FB01F3 	 mul r3,r3,r1
 1490 00a8 1344     	 add r3,r3,r2
 1491 00aa 8B4A     	 ldr r2,.L165+28
 1492 00ac 1288     	 ldrh r2,[r2]
 1493 00ae 9342     	 cmp r3,r2
 1494 00b0 0ADD     	 ble .L94
 1495              	 .loc 4 671 0 is_stmt 0 discriminator 1
 1496 00b2 874B     	 ldr r3,.L165+20
 1497 00b4 1B88     	 ldrh r3,[r3]
 1498 00b6 1A46     	 mov r2,r3
 1499 00b8 874B     	 ldr r3,.L165+28
 1500 00ba 1B88     	 ldrh r3,[r3]
 1501 00bc 1946     	 mov r1,r3
 1502 00be 874B     	 ldr r3,.L165+32
 1503 00c0 1B88     	 ldrh r3,[r3]
 1504 00c2 0B44     	 add r3,r3,r1
 1505 00c4 9A42     	 cmp r2,r3
 1506 00c6 18DB     	 blt .L95
 1507              	.L94:
 672:../SSC/Src/ecatslv.c ****        || ((nEscAddrInputData + nPdInputSize * nPdInputBuffer) > u16EscAddrReceiveMbx && (nEscAddrI
 1508              	 .loc 4 672 0 is_stmt 1
 1509 00c8 814B     	 ldr r3,.L165+20
 1510 00ca 1B88     	 ldrh r3,[r3]
 1511 00cc 1A46     	 mov r2,r3
 1512 00ce 814B     	 ldr r3,.L165+24
 1513 00d0 1B88     	 ldrh r3,[r3]
 1514 00d2 1946     	 mov r1,r3
 1515 00d4 BB8D     	 ldrh r3,[r7,#44]
 1516 00d6 03FB01F3 	 mul r3,r3,r1
 1517 00da 1344     	 add r3,r3,r2
 1518 00dc 804A     	 ldr r2,.L165+36
 1519 00de 1288     	 ldrh r2,[r2]
 1520 00e0 9342     	 cmp r3,r2
 1521 00e2 0CDD     	 ble .L96
 1522              	 .loc 4 672 0 is_stmt 0 discriminator 1
 1523 00e4 7A4B     	 ldr r3,.L165+20
 1524 00e6 1B88     	 ldrh r3,[r3]
 1525 00e8 1A46     	 mov r2,r3
 1526 00ea 7D4B     	 ldr r3,.L165+36
 1527 00ec 1B88     	 ldrh r3,[r3]
 1528 00ee 1946     	 mov r1,r3
 1529 00f0 7C4B     	 ldr r3,.L165+40
 1530 00f2 1B88     	 ldrh r3,[r3]
 1531 00f4 0B44     	 add r3,r3,r1
 1532 00f6 9A42     	 cmp r2,r3
 1533 00f8 01DA     	 bge .L96
 1534              	.L95:
 673:../SSC/Src/ecatslv.c ****         )
 674:../SSC/Src/ecatslv.c ****     {
 675:../SSC/Src/ecatslv.c ****         return ALSTATUSCODE_INVALIDSMINCFG;
 1535              	 .loc 4 675 0 is_stmt 1
 1536 00fa 1E23     	 movs r3,#30
 1537 00fc 0CE3     	 b .L97
 1538              	.L96:
 676:../SSC/Src/ecatslv.c ****     }
 677:../SSC/Src/ecatslv.c **** 
 678:../SSC/Src/ecatslv.c ****     if (
 679:../SSC/Src/ecatslv.c ****         ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOut
 1539              	 .loc 4 679 0
 1540 00fe 734B     	 ldr r3,.L165+16
 1541 0100 1B88     	 ldrh r3,[r3]
 1542 0102 1A46     	 mov r2,r3
 1543 0104 784B     	 ldr r3,.L165+44
 1544 0106 1B88     	 ldrh r3,[r3]
 1545 0108 1946     	 mov r1,r3
 1546 010a 7B8D     	 ldrh r3,[r7,#42]
 1547 010c 03FB01F3 	 mul r3,r3,r1
 1548 0110 1344     	 add r3,r3,r2
 1549 0112 714A     	 ldr r2,.L165+28
 1550 0114 1288     	 ldrh r2,[r2]
 678:../SSC/Src/ecatslv.c ****         ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrSendMbx && (nEscAddrOut
 1551              	 .loc 4 678 0
 1552 0116 9342     	 cmp r3,r2
 1553 0118 0ADD     	 ble .L98
 1554              	 .loc 4 679 0
 1555 011a 6C4B     	 ldr r3,.L165+16
 1556 011c 1B88     	 ldrh r3,[r3]
 1557 011e 1A46     	 mov r2,r3
 1558 0120 6D4B     	 ldr r3,.L165+28
 1559 0122 1B88     	 ldrh r3,[r3]
 1560 0124 1946     	 mov r1,r3
 1561 0126 6D4B     	 ldr r3,.L165+32
 1562 0128 1B88     	 ldrh r3,[r3]
 1563 012a 0B44     	 add r3,r3,r1
 1564 012c 9A42     	 cmp r2,r3
 1565 012e 31DB     	 blt .L99
 1566              	.L98:
 680:../SSC/Src/ecatslv.c ****         ||((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > u16EscAddrReceiveMbx && (nEscAd
 1567              	 .loc 4 680 0
 1568 0130 664B     	 ldr r3,.L165+16
 1569 0132 1B88     	 ldrh r3,[r3]
 1570 0134 1A46     	 mov r2,r3
 1571 0136 6C4B     	 ldr r3,.L165+44
 1572 0138 1B88     	 ldrh r3,[r3]
 1573 013a 1946     	 mov r1,r3
 1574 013c 7B8D     	 ldrh r3,[r7,#42]
 1575 013e 03FB01F3 	 mul r3,r3,r1
 1576 0142 1344     	 add r3,r3,r2
 1577 0144 664A     	 ldr r2,.L165+36
 1578 0146 1288     	 ldrh r2,[r2]
 1579 0148 9342     	 cmp r3,r2
 1580 014a 0ADD     	 ble .L100
 1581              	 .loc 4 680 0 is_stmt 0 discriminator 1
 1582 014c 5F4B     	 ldr r3,.L165+16
 1583 014e 1B88     	 ldrh r3,[r3]
 1584 0150 1A46     	 mov r2,r3
 1585 0152 634B     	 ldr r3,.L165+36
 1586 0154 1B88     	 ldrh r3,[r3]
 1587 0156 1946     	 mov r1,r3
 1588 0158 624B     	 ldr r3,.L165+40
 1589 015a 1B88     	 ldrh r3,[r3]
 1590 015c 0B44     	 add r3,r3,r1
 1591 015e 9A42     	 cmp r2,r3
 1592 0160 18DB     	 blt .L99
 1593              	.L100:
 681:../SSC/Src/ecatslv.c ****         ||
 682:../SSC/Src/ecatslv.c ****         ((nEscAddrOutputData + nPdOutputSize * nPdOutputBuffer) > nEscAddrInputData && (nEscAddrOut
 1594              	 .loc 4 682 0 is_stmt 1
 1595 0162 5A4B     	 ldr r3,.L165+16
 1596 0164 1B88     	 ldrh r3,[r3]
 1597 0166 1A46     	 mov r2,r3
 1598 0168 5F4B     	 ldr r3,.L165+44
 1599 016a 1B88     	 ldrh r3,[r3]
 1600 016c 1946     	 mov r1,r3
 1601 016e 7B8D     	 ldrh r3,[r7,#42]
 1602 0170 03FB01F3 	 mul r3,r3,r1
 1603 0174 1344     	 add r3,r3,r2
 1604 0176 564A     	 ldr r2,.L165+20
 1605 0178 1288     	 ldrh r2,[r2]
 681:../SSC/Src/ecatslv.c ****         ||
 1606              	 .loc 4 681 0
 1607 017a 9342     	 cmp r3,r2
 1608 017c 0CDD     	 ble .L101
 1609              	 .loc 4 682 0
 1610 017e 534B     	 ldr r3,.L165+16
 1611 0180 1B88     	 ldrh r3,[r3]
 1612 0182 1A46     	 mov r2,r3
 1613 0184 524B     	 ldr r3,.L165+20
 1614 0186 1B88     	 ldrh r3,[r3]
 1615 0188 1946     	 mov r1,r3
 1616 018a 524B     	 ldr r3,.L165+24
 1617 018c 1B88     	 ldrh r3,[r3]
 1618 018e 0B44     	 add r3,r3,r1
 1619 0190 9A42     	 cmp r2,r3
 1620 0192 01DA     	 bge .L101
 1621              	.L99:
 683:../SSC/Src/ecatslv.c ****         )
 684:../SSC/Src/ecatslv.c ****     {
 685:../SSC/Src/ecatslv.c ****         /* Sync Manager Channel 2 memory area (Outputs) overlaps the Sync Manager memory areas for 
 686:../SSC/Src/ecatslv.c ****            or the Sync Manager Channel 3 memory area (Inputs) */
 687:../SSC/Src/ecatslv.c ****         return ALSTATUSCODE_INVALIDSMOUTCFG;
 1622              	 .loc 4 687 0
 1623 0194 1D23     	 movs r3,#29
 1624 0196 BFE2     	 b .L97
 1625              	.L101:
 688:../SSC/Src/ecatslv.c ****     }
 689:../SSC/Src/ecatslv.c **** 
 690:../SSC/Src/ecatslv.c ****     /* 
 691:../SSC/Src/ecatslv.c ****         --- Check configured synchronisation ---
 692:../SSC/Src/ecatslv.c ****     */
 693:../SSC/Src/ecatslv.c **** 
 694:../SSC/Src/ecatslv.c ****     /* Get the DC Control/Activation register value*/
 695:../SSC/Src/ecatslv.c ****     /*Read register 0x981 (corresponding masks are adapted)*/
 696:../SSC/Src/ecatslv.c ****     HW_EscReadByte(dcControl, ESC_DC_SYNC_ACTIVATION_OFFSET);
 1626              	 .loc 4 696 0
 1627 0198 544B     	 ldr r3,.L165+48
 1628 019a 1B78     	 ldrb r3,[r3]
 1629 019c FB73     	 strb r3,[r7,#15]
 697:../SSC/Src/ecatslv.c **** 
 698:../SSC/Src/ecatslv.c ****     // Cycle time for Sync0
 699:../SSC/Src/ecatslv.c ****         HW_EscReadDWord(cycleTimeSync0, ESC_DC_SYNC0_CYCLETIME_OFFSET);
 1630              	 .loc 4 699 0
 1631 019e 544B     	 ldr r3,.L165+52
 1632 01a0 1B68     	 ldr r3,[r3]
 1633 01a2 FB61     	 str r3,[r7,#28]
 700:../SSC/Src/ecatslv.c ****         cycleTimeSync0 = SWAPDWORD(cycleTimeSync0);
 701:../SSC/Src/ecatslv.c **** 
 702:../SSC/Src/ecatslv.c ****     // Cycle time for Sync1
 703:../SSC/Src/ecatslv.c ****         HW_EscReadDWord(cycleTimeSync1, ESC_DC_SYNC1_CYCLETIME_OFFSET);
 1634              	 .loc 4 703 0
 1635 01a4 534B     	 ldr r3,.L165+56
 1636 01a6 1B68     	 ldr r3,[r3]
 1637 01a8 BB61     	 str r3,[r7,#24]
 704:../SSC/Src/ecatslv.c ****         cycleTimeSync1 = SWAPDWORD(cycleTimeSync1);
 705:../SSC/Src/ecatslv.c **** 
 706:../SSC/Src/ecatslv.c **** 
 707:../SSC/Src/ecatslv.c ****     SyncType0x1C32 = sSyncManOutPar.u16SyncType;
 1638              	 .loc 4 707 0
 1639 01aa 444B     	 ldr r3,.L165
 1640 01ac 5B88     	 ldrh r3,[r3,#2]
 1641 01ae 3B85     	 strh r3,[r7,#40]
 708:../SSC/Src/ecatslv.c ****     SyncType0x1C33 = sSyncManInPar.u16SyncType;
 1642              	 .loc 4 708 0
 1643 01b0 434B     	 ldr r3,.L165+4
 1644 01b2 5B88     	 ldrh r3,[r3,#2]
 1645 01b4 FB84     	 strh r3,[r7,#38]
 709:../SSC/Src/ecatslv.c **** 
 710:../SSC/Src/ecatslv.c **** 
 711:../SSC/Src/ecatslv.c **** 
 712:../SSC/Src/ecatslv.c ****     /* check general DC register plausibility and if configuration is supported
 713:../SSC/Src/ecatslv.c ****        - 0x981 DC Active
 714:../SSC/Src/ecatslv.c ****        - 0x9A0:0x9A3 Sync0 Cycle
 715:../SSC/Src/ecatslv.c ****        - 0x9A4:0x9A7 Sync1 Cycle
 716:../SSC/Src/ecatslv.c ****     */
 717:../SSC/Src/ecatslv.c ****     if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) != 0)
 1646              	 .loc 4 717 0
 1647 01b6 FB7B     	 ldrb r3,[r7,#15]
 1648 01b8 03F00903 	 and r3,r3,#9
 1649 01bc 002B     	 cmp r3,#0
 1650 01be 57D0     	 beq .L102
 718:../SSC/Src/ecatslv.c ****     {
 719:../SSC/Src/ecatslv.c ****         /* DC unit is active at least one Sync signal shall be generated */
 720:../SSC/Src/ecatslv.c ****         if((dcControl & (ESC_DC_SYNC0_ACTIVE_MASK | ESC_DC_SYNC1_ACTIVE_MASK)) == 0)
 1651              	 .loc 4 720 0
 1652 01c0 FB7B     	 ldrb r3,[r7,#15]
 1653 01c2 03F00603 	 and r3,r3,#6
 1654 01c6 002B     	 cmp r3,#0
 1655 01c8 01D1     	 bne .L103
 721:../SSC/Src/ecatslv.c ****         {
 722:../SSC/Src/ecatslv.c ****             return ALSTATUSCODE_DCINVALIDSYNCCFG;
 1656              	 .loc 4 722 0
 1657 01ca 3023     	 movs r3,#48
 1658 01cc A4E2     	 b .L97
 1659              	.L103:
 723:../SSC/Src/ecatslv.c ****         }
 724:../SSC/Src/ecatslv.c **** 
 725:../SSC/Src/ecatslv.c ****         /* If Sync1 shall only be active if also Sync0 will be generated*/
 726:../SSC/Src/ecatslv.c ****         if(((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 1660              	 .loc 4 726 0
 1661 01ce FB7B     	 ldrb r3,[r7,#15]
 1662 01d0 03F00203 	 and r3,r3,#2
 1663 01d4 002B     	 cmp r3,#0
 1664 01d6 06D1     	 bne .L104
 727:../SSC/Src/ecatslv.c ****             && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0))
 1665              	 .loc 4 727 0
 1666 01d8 FB7B     	 ldrb r3,[r7,#15]
 1667 01da 03F00403 	 and r3,r3,#4
 1668 01de 002B     	 cmp r3,#0
 1669 01e0 01D0     	 beq .L104
 728:../SSC/Src/ecatslv.c ****         {
 729:../SSC/Src/ecatslv.c ****             return ALSTATUSCODE_DCINVALIDSYNCCFG;
 1670              	 .loc 4 729 0
 1671 01e2 3023     	 movs r3,#48
 1672 01e4 98E2     	 b .L97
 1673              	.L104:
 730:../SSC/Src/ecatslv.c ****         }
 731:../SSC/Src/ecatslv.c **** 
 732:../SSC/Src/ecatslv.c ****         if(u16MinSuppSyncType != 0)
 1674              	 .loc 4 732 0
 1675 01e6 FB8A     	 ldrh r3,[r7,#22]
 1676 01e8 002B     	 cmp r3,#0
 1677 01ea 15D0     	 beq .L105
 733:../SSC/Src/ecatslv.c ****         {
 734:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ESM2*/
 735:../SSC/Src/ecatslv.c ****             if((((u16MinSuppSyncType & SYNCTYPE_DCSYNC0SUPP) == 0) && ((dcControl & ESC_DC_SYNC0_AC
 1678              	 .loc 4 735 0
 1679 01ec FB8A     	 ldrh r3,[r7,#22]
 1680 01ee 03F00403 	 and r3,r3,#4
 1681 01f2 002B     	 cmp r3,#0
 1682 01f4 04D1     	 bne .L106
 1683              	 .loc 4 735 0 is_stmt 0 discriminator 1
 1684 01f6 FB7B     	 ldrb r3,[r7,#15]
 1685 01f8 03F00203 	 and r3,r3,#2
 1686 01fc 002B     	 cmp r3,#0
 1687 01fe 09D1     	 bne .L107
 1688              	.L106:
 736:../SSC/Src/ecatslv.c ****                 ||(((u16MinSuppSyncType & SYNCTYPE_DCSYNC1SUPP) == 0) && ((dcControl & ESC_DC_SYNC1
 1689              	 .loc 4 736 0 is_stmt 1
 1690 0200 FB8A     	 ldrh r3,[r7,#22]
 1691 0202 03F00803 	 and r3,r3,#8
 1692 0206 002B     	 cmp r3,#0
 1693 0208 06D1     	 bne .L105
 1694              	 .loc 4 736 0 is_stmt 0 discriminator 1
 1695 020a FB7B     	 ldrb r3,[r7,#15]
 1696 020c 03F00403 	 and r3,r3,#4
 1697 0210 002B     	 cmp r3,#0
 1698 0212 01D0     	 beq .L105
 1699              	.L107:
 737:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ESM2*/
 738:../SSC/Src/ecatslv.c ****             {
 739:../SSC/Src/ecatslv.c ****                 /* Sync0 is not supported but will be generated*/
 740:../SSC/Src/ecatslv.c ****                 return ALSTATUSCODE_DCINVALIDSYNCCFG;                   
 1700              	 .loc 4 740 0 is_stmt 1
 1701 0214 3023     	 movs r3,#48
 1702 0216 7FE2     	 b .L97
 1703              	.L105:
 741:../SSC/Src/ecatslv.c ****     }
 742:../SSC/Src/ecatslv.c ****         }
 743:../SSC/Src/ecatslv.c **** 
 744:../SSC/Src/ecatslv.c ****         /*Check if Sync0 cycle time is supported*/
 745:../SSC/Src/ecatslv.c ****         if ( cycleTimeSync0 != 0 && (cycleTimeSync0 < MIN_PD_CYCLE_TIME || cycleTimeSync0 > MAX_PD_
 1704              	 .loc 4 745 0
 1705 0218 FB69     	 ldr r3,[r7,#28]
 1706 021a 002B     	 cmp r3,#0
 1707 021c 09D0     	 beq .L108
 1708              	 .loc 4 745 0 is_stmt 0 discriminator 1
 1709 021e FB69     	 ldr r3,[r7,#28]
 1710 0220 354A     	 ldr r2,.L165+60
 1711 0222 9342     	 cmp r3,r2
 1712 0224 03D9     	 bls .L109
 1713              	 .loc 4 745 0 discriminator 2
 1714 0226 FB69     	 ldr r3,[r7,#28]
 1715 0228 344A     	 ldr r2,.L165+64
 1716 022a 9342     	 cmp r3,r2
 1717 022c 01D9     	 bls .L108
 1718              	.L109:
 746:../SSC/Src/ecatslv.c ****             return ALSTATUSCODE_DCSYNC0CYCLETIME;
 1719              	 .loc 4 746 0 is_stmt 1
 1720 022e 3623     	 movs r3,#54
 1721 0230 72E2     	 b .L97
 1722              	.L108:
 747:../SSC/Src/ecatslv.c **** 
 748:../SSC/Src/ecatslv.c **** 
 749:../SSC/Src/ecatslv.c ****         /* Check if Subordinated cycles are configured */
 750:../SSC/Src/ecatslv.c ****         if(((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0) && ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK)
 1723              	 .loc 4 750 0
 1724 0232 FB7B     	 ldrb r3,[r7,#15]
 1725 0234 03F00203 	 and r3,r3,#2
 1726 0238 002B     	 cmp r3,#0
 1727 023a 0ED0     	 beq .L110
 1728              	 .loc 4 750 0 is_stmt 0 discriminator 1
 1729 023c FB7B     	 ldrb r3,[r7,#15]
 1730 023e 03F00403 	 and r3,r3,#4
 1731 0242 002B     	 cmp r3,#0
 1732 0244 09D0     	 beq .L110
 751:../SSC/Src/ecatslv.c ****         {
 752:../SSC/Src/ecatslv.c ****             /* For Subordinated cycles both Sync signals shall be active and Sync0 is not configure
 753:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ESM1*/
 754:../SSC/Src/ecatslv.c ****             if((cycleTimeSync1 > 0) && (cycleTimeSync1 >= cycleTimeSync0))
 1733              	 .loc 4 754 0 is_stmt 1
 1734 0246 BB69     	 ldr r3,[r7,#24]
 1735 0248 002B     	 cmp r3,#0
 1736 024a 06D0     	 beq .L110
 1737              	 .loc 4 754 0 is_stmt 0 discriminator 1
 1738 024c BA69     	 ldr r2,[r7,#24]
 1739 024e FB69     	 ldr r3,[r7,#28]
 1740 0250 9A42     	 cmp r2,r3
 1741 0252 02D3     	 bcc .L110
 755:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ESM1*/
 756:../SSC/Src/ecatslv.c ****             {
 757:../SSC/Src/ecatslv.c ****                 bSubordinatedCycles = TRUE;
 1742              	 .loc 4 757 0 is_stmt 1
 1743 0254 0123     	 movs r3,#1
 1744 0256 87F82F30 	 strb r3,[r7,#47]
 1745              	.L110:
 758:../SSC/Src/ecatslv.c ****             }
 759:../SSC/Src/ecatslv.c ****         }
 760:../SSC/Src/ecatslv.c **** 
 761:../SSC/Src/ecatslv.c ****         /* Dump an error if subordinated cycles are configured but not supported */
 762:../SSC/Src/ecatslv.c ****         if(bSubordinatedCycles && ((u16MinSuppSyncType & SYNCTYPE_SUBCYCLESUPP) == 0))
 1746              	 .loc 4 762 0
 1747 025a 97F82F30 	 ldrb r3,[r7,#47]
 1748 025e 002B     	 cmp r3,#0
 1749 0260 06D0     	 beq .L102
 1750              	 .loc 4 762 0 is_stmt 0 discriminator 1
 1751 0262 FB8A     	 ldrh r3,[r7,#22]
 1752 0264 03F01003 	 and r3,r3,#16
 1753 0268 002B     	 cmp r3,#0
 1754 026a 01D1     	 bne .L102
 763:../SSC/Src/ecatslv.c ****         {
 764:../SSC/Src/ecatslv.c ****              return ALSTATUSCODE_DCINVALIDSYNCCFG;
 1755              	 .loc 4 764 0 is_stmt 1
 1756 026c 3023     	 movs r3,#48
 1757 026e 53E2     	 b .L97
 1758              	.L102:
 765:../SSC/Src/ecatslv.c ****         }
 766:../SSC/Src/ecatslv.c ****     }
 767:../SSC/Src/ecatslv.c **** 
 768:../SSC/Src/ecatslv.c **** 
 769:../SSC/Src/ecatslv.c ****     /*
 770:../SSC/Src/ecatslv.c ****         Check if the user configured Sync Type matches the DC register values (if the Sync Type is 
 771:../SSC/Src/ecatslv.c ****     */
 772:../SSC/Src/ecatslv.c ****     if(bSyncSetByUser)
 1759              	 .loc 4 772 0
 1760 0270 234B     	 ldr r3,.L165+68
 1761 0272 1B78     	 ldrb r3,[r3]
 1762 0274 002B     	 cmp r3,#0
 1763 0276 52D0     	 beq .L111
 773:../SSC/Src/ecatslv.c ****     {
 774:../SSC/Src/ecatslv.c ****         if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
 1764              	 .loc 4 774 0
 1765 0278 FB7B     	 ldrb r3,[r7,#15]
 1766 027a 03F00903 	 and r3,r3,#9
 1767 027e 002B     	 cmp r3,#0
 1768 0280 0ED1     	 bne .L112
 775:../SSC/Src/ecatslv.c ****         {
 776:../SSC/Src/ecatslv.c ****             /* DC out unit not enabled => no DC mode shall be set */
 777:../SSC/Src/ecatslv.c ****             if((SyncType0x1C32 == SYNCTYPE_DCSYNC0) || (SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 1769              	 .loc 4 777 0
 1770 0282 3B8D     	 ldrh r3,[r7,#40]
 1771 0284 022B     	 cmp r3,#2
 1772 0286 09D0     	 beq .L113
 1773              	 .loc 4 777 0 is_stmt 0 discriminator 1
 1774 0288 3B8D     	 ldrh r3,[r7,#40]
 1775 028a 032B     	 cmp r3,#3
 1776 028c 06D0     	 beq .L113
 778:../SSC/Src/ecatslv.c ****                 ||(SyncType0x1C33 == SYNCTYPE_DCSYNC0) || (SyncType0x1C33 == SYNCTYPE_DCSYNC1))
 1777              	 .loc 4 778 0 is_stmt 1
 1778 028e FB8C     	 ldrh r3,[r7,#38]
 1779 0290 022B     	 cmp r3,#2
 1780 0292 03D0     	 beq .L113
 1781              	 .loc 4 778 0 is_stmt 0 discriminator 1
 1782 0294 FB8C     	 ldrh r3,[r7,#38]
 1783 0296 032B     	 cmp r3,#3
 1784 0298 40F08880 	 bne .L114
 1785              	.L113:
 779:../SSC/Src/ecatslv.c ****             {
 780:../SSC/Src/ecatslv.c ****                 return ALSTATUSCODE_DCINVALIDSYNCCFG;
 1786              	 .loc 4 780 0 is_stmt 1
 1787 029c 3023     	 movs r3,#48
 1788 029e 3BE2     	 b .L97
 1789              	.L112:
 781:../SSC/Src/ecatslv.c ****             }
 782:../SSC/Src/ecatslv.c ****         } //if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 
 783:../SSC/Src/ecatslv.c ****     else
 784:../SSC/Src/ecatslv.c ****     {
 785:../SSC/Src/ecatslv.c ****             if((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) == 0)
 1790              	 .loc 4 785 0
 1791 02a0 FB7B     	 ldrb r3,[r7,#15]
 1792 02a2 03F00403 	 and r3,r3,#4
 1793 02a6 002B     	 cmp r3,#0
 1794 02a8 2CD1     	 bne .L115
 786:../SSC/Src/ecatslv.c ****             {
 787:../SSC/Src/ecatslv.c ****                 /* No Sync 1 is generated => No Sync1 Sync Type shall configured*/
 788:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ESM3*/
 789:../SSC/Src/ecatslv.c ****                 if((SyncType0x1C32 == (UINT16)SYNCTYPE_DCSYNC1)
 1795              	 .loc 4 789 0
 1796 02aa 3B8D     	 ldrh r3,[r7,#40]
 1797 02ac 032B     	 cmp r3,#3
 1798 02ae 02D0     	 beq .L116
 790:../SSC/Src/ecatslv.c ****                     ||(SyncType0x1C33 == (UINT16)SYNCTYPE_DCSYNC1))
 1799              	 .loc 4 790 0
 1800 02b0 FB8C     	 ldrh r3,[r7,#38]
 1801 02b2 032B     	 cmp r3,#3
 1802 02b4 26D1     	 bne .L115
 1803              	.L116:
 791:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ESM3*/
 792:../SSC/Src/ecatslv.c ****                 {
 793:../SSC/Src/ecatslv.c ****                     return ALSTATUSCODE_DCINVALIDSYNCCFG;
 1804              	 .loc 4 793 0
 1805 02b6 3023     	 movs r3,#48
 1806 02b8 2EE2     	 b .L97
 1807              	.L166:
 1808 02ba 00BF     	 .align 2
 1809              	.L165:
 1810 02bc 00000000 	 .word sSyncManOutPar
 1811 02c0 00000000 	 .word sSyncManInPar
 1812 02c4 00000000 	 .word u16ALEventMask
 1813 02c8 00000000 	 .word bEcatFirstOutputsReceived
 1814 02cc 00000000 	 .word nEscAddrOutputData
 1815 02d0 00000000 	 .word nEscAddrInputData
 1816 02d4 00000000 	 .word nPdInputSize
 1817 02d8 00000000 	 .word u16EscAddrSendMbx
 1818 02dc 00000000 	 .word u16SendMbxSize
 1819 02e0 00000000 	 .word u16EscAddrReceiveMbx
 1820 02e4 00000000 	 .word u16ReceiveMbxSize
 1821 02e8 00000000 	 .word nPdOutputSize
 1822 02ec 81090154 	 .word 1409354113
 1823 02f0 A0090154 	 .word 1409354144
 1824 02f4 A4090154 	 .word 1409354148
 1825 02f8 47E80100 	 .word 124999
 1826 02fc 000050C3 	 .word -1018167296
 1827 0300 00000000 	 .word bSyncSetByUser
 1828              	.L115:
 794:../SSC/Src/ecatslv.c ****                 }
 795:../SSC/Src/ecatslv.c ****             } //if((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) == 0)
 796:../SSC/Src/ecatslv.c **** 
 797:../SSC/Src/ecatslv.c ****             if((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 1829              	 .loc 4 797 0
 1830 0304 FB7B     	 ldrb r3,[r7,#15]
 1831 0306 03F00203 	 and r3,r3,#2
 1832 030a 002B     	 cmp r3,#0
 1833 030c 4ED1     	 bne .L114
 798:../SSC/Src/ecatslv.c ****             {
 799:../SSC/Src/ecatslv.c ****                 /* No Sync 0 is generated => No Sync0 Sync Type shall configured*/
 800:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ESM3*/
 801:../SSC/Src/ecatslv.c ****                 if((SyncType0x1C32 == (UINT16)SYNCTYPE_DCSYNC0)
 1834              	 .loc 4 801 0
 1835 030e 3B8D     	 ldrh r3,[r7,#40]
 1836 0310 022B     	 cmp r3,#2
 1837 0312 02D0     	 beq .L117
 802:../SSC/Src/ecatslv.c ****                     ||(SyncType0x1C33 == (UINT16)SYNCTYPE_DCSYNC0))
 1838              	 .loc 4 802 0
 1839 0314 FB8C     	 ldrh r3,[r7,#38]
 1840 0316 022B     	 cmp r3,#2
 1841 0318 48D1     	 bne .L114
 1842              	.L117:
 803:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ESM3*/
 804:../SSC/Src/ecatslv.c ****                 {
 805:../SSC/Src/ecatslv.c ****                     return ALSTATUSCODE_DCINVALIDSYNCCFG;
 1843              	 .loc 4 805 0
 1844 031a 3023     	 movs r3,#48
 1845 031c FCE1     	 b .L97
 1846              	.L111:
 806:../SSC/Src/ecatslv.c ****                 }
 807:../SSC/Src/ecatslv.c ****             } //if((dcControl & ESC_DC_SYNC0_ACTIVE_MASK) == 0)
 808:../SSC/Src/ecatslv.c **** 
 809:../SSC/Src/ecatslv.c ****         }
 810:../SSC/Src/ecatslv.c ****     } //if(bSyncSetByUser)
 811:../SSC/Src/ecatslv.c ****     else
 812:../SSC/Src/ecatslv.c ****     {
 813:../SSC/Src/ecatslv.c ****         /* No Sync Type selected by user => Configure Sync Type based on DC register values*/
 814:../SSC/Src/ecatslv.c ****         if((dcControl & (ESC_DC_SYNC_UNIT_ACTIVE_MASK | ESC_DC_SYNC_UNIT_AUTO_ACTIVE_MASK)) == 0)
 1847              	 .loc 4 814 0
 1848 031e FB7B     	 ldrb r3,[r7,#15]
 1849 0320 03F00903 	 and r3,r3,#9
 1850 0324 002B     	 cmp r3,#0
 1851 0326 20D1     	 bne .L118
 815:../SSC/Src/ecatslv.c ****         {
 816:../SSC/Src/ecatslv.c ****             /* Activation or auto activation of the Sync Out Unit is disabled => Free Run or SM Syn
 817:../SSC/Src/ecatslv.c **** 
 818:../SSC/Src/ecatslv.c ****             /* AL Event enabled => Configure SM Sync*/
 819:../SSC/Src/ecatslv.c ****             if (nPdOutputSize > 0)
 1852              	 .loc 4 819 0
 1853 0328 924B     	 ldr r3,.L167
 1854 032a 1B88     	 ldrh r3,[r3]
 1855 032c 002B     	 cmp r3,#0
 1856 032e 0BD0     	 beq .L119
 820:../SSC/Src/ecatslv.c ****             {
 821:../SSC/Src/ecatslv.c ****                 SyncType0x1C32 = SYNCTYPE_SM_SYNCHRON;
 1857              	 .loc 4 821 0
 1858 0330 0123     	 movs r3,#1
 1859 0332 3B85     	 strh r3,[r7,#40]
 822:../SSC/Src/ecatslv.c ****                 
 823:../SSC/Src/ecatslv.c ****                 if (nPdInputSize > 0)
 1860              	 .loc 4 823 0
 1861 0334 904B     	 ldr r3,.L167+4
 1862 0336 1B88     	 ldrh r3,[r3]
 1863 0338 002B     	 cmp r3,#0
 1864 033a 02D0     	 beq .L120
 824:../SSC/Src/ecatslv.c ****                     SyncType0x1C33 = SYNCTYPE_SM2_SYNCHRON;
 1865              	 .loc 4 824 0
 1866 033c 2223     	 movs r3,#34
 1867 033e FB84     	 strh r3,[r7,#38]
 1868 0340 0FE0     	 b .L122
 1869              	.L120:
 825:../SSC/Src/ecatslv.c ****                 else
 826:../SSC/Src/ecatslv.c ****                     SyncType0x1C33 = SYNCTYPE_FREERUN;
 1870              	 .loc 4 826 0
 1871 0342 0023     	 movs r3,#0
 1872 0344 FB84     	 strh r3,[r7,#38]
 1873 0346 0CE0     	 b .L122
 1874              	.L119:
 827:../SSC/Src/ecatslv.c ****             }
 828:../SSC/Src/ecatslv.c ****             else if (nPdInputSize > 0)
 1875              	 .loc 4 828 0
 1876 0348 8B4B     	 ldr r3,.L167+4
 1877 034a 1B88     	 ldrh r3,[r3]
 1878 034c 002B     	 cmp r3,#0
 1879 034e 04D0     	 beq .L123
 829:../SSC/Src/ecatslv.c ****             {
 830:../SSC/Src/ecatslv.c ****                 SyncType0x1C32 = SYNCTYPE_FREERUN;
 1880              	 .loc 4 830 0
 1881 0350 0023     	 movs r3,#0
 1882 0352 3B85     	 strh r3,[r7,#40]
 831:../SSC/Src/ecatslv.c ****                 SyncType0x1C33 = SYNCTYPE_SM_SYNCHRON;
 1883              	 .loc 4 831 0
 1884 0354 0123     	 movs r3,#1
 1885 0356 FB84     	 strh r3,[r7,#38]
 1886 0358 03E0     	 b .L122
 1887              	.L123:
 832:../SSC/Src/ecatslv.c ****             }
 833:../SSC/Src/ecatslv.c ****             else
 834:../SSC/Src/ecatslv.c ****             {
 835:../SSC/Src/ecatslv.c ****                 SyncType0x1C32 = SYNCTYPE_FREERUN;
 1888              	 .loc 4 835 0
 1889 035a 0023     	 movs r3,#0
 1890 035c 3B85     	 strh r3,[r7,#40]
 836:../SSC/Src/ecatslv.c ****                 SyncType0x1C33 = SYNCTYPE_FREERUN;
 1891              	 .loc 4 836 0
 1892 035e 0023     	 movs r3,#0
 1893 0360 FB84     	 strh r3,[r7,#38]
 1894              	.L122:
 837:../SSC/Src/ecatslv.c ****             }
 838:../SSC/Src/ecatslv.c ****             sSyncManOutPar.u16GetCycleTime = 1;
 1895              	 .loc 4 838 0
 1896 0362 864B     	 ldr r3,.L167+8
 1897 0364 0122     	 movs r2,#1
 1898 0366 9A83     	 strh r2,[r3,#28]
 1899 0368 20E0     	 b .L114
 1900              	.L118:
 839:../SSC/Src/ecatslv.c **** 
 840:../SSC/Src/ecatslv.c ****         }
 841:../SSC/Src/ecatslv.c ****         else
 842:../SSC/Src/ecatslv.c ****         {
 843:../SSC/Src/ecatslv.c ****             if (nPdOutputSize > 0)
 1901              	 .loc 4 843 0
 1902 036a 824B     	 ldr r3,.L167
 1903 036c 1B88     	 ldrh r3,[r3]
 1904 036e 002B     	 cmp r3,#0
 1905 0370 09D0     	 beq .L124
 844:../SSC/Src/ecatslv.c ****             {
 845:../SSC/Src/ecatslv.c ****                 /* Sync Signal generation is active*/
 846:../SSC/Src/ecatslv.c ****                 if (bSubordinatedCycles)
 1906              	 .loc 4 846 0
 1907 0372 97F82F30 	 ldrb r3,[r7,#47]
 1908 0376 002B     	 cmp r3,#0
 1909 0378 02D0     	 beq .L125
 847:../SSC/Src/ecatslv.c ****                 {
 848:../SSC/Src/ecatslv.c ****                     SyncType0x1C32 = SYNCTYPE_DCSYNC1;
 1910              	 .loc 4 848 0
 1911 037a 0323     	 movs r3,#3
 1912 037c 3B85     	 strh r3,[r7,#40]
 1913 037e 04E0     	 b .L127
 1914              	.L125:
 849:../SSC/Src/ecatslv.c ****                 }
 850:../SSC/Src/ecatslv.c ****                 else
 851:../SSC/Src/ecatslv.c ****                 {
 852:../SSC/Src/ecatslv.c ****                     SyncType0x1C32 = SYNCTYPE_DCSYNC0;
 1915              	 .loc 4 852 0
 1916 0380 0223     	 movs r3,#2
 1917 0382 3B85     	 strh r3,[r7,#40]
 1918 0384 01E0     	 b .L127
 1919              	.L124:
 853:../SSC/Src/ecatslv.c ****                 }
 854:../SSC/Src/ecatslv.c ****             }
 855:../SSC/Src/ecatslv.c ****             else
 856:../SSC/Src/ecatslv.c ****             {
 857:../SSC/Src/ecatslv.c ****                 SyncType0x1C32 = SYNCTYPE_FREERUN;
 1920              	 .loc 4 857 0
 1921 0386 0023     	 movs r3,#0
 1922 0388 3B85     	 strh r3,[r7,#40]
 1923              	.L127:
 858:../SSC/Src/ecatslv.c ****             }
 859:../SSC/Src/ecatslv.c **** 
 860:../SSC/Src/ecatslv.c **** 
 861:../SSC/Src/ecatslv.c ****             if (nPdInputSize > 0)
 1924              	 .loc 4 861 0
 1925 038a 7B4B     	 ldr r3,.L167+4
 1926 038c 1B88     	 ldrh r3,[r3]
 1927 038e 002B     	 cmp r3,#0
 1928 0390 0AD0     	 beq .L128
 862:../SSC/Src/ecatslv.c ****             {
 863:../SSC/Src/ecatslv.c ****                 if ((dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0)
 1929              	 .loc 4 863 0
 1930 0392 FB7B     	 ldrb r3,[r7,#15]
 1931 0394 03F00403 	 and r3,r3,#4
 1932 0398 002B     	 cmp r3,#0
 1933 039a 02D0     	 beq .L129
 864:../SSC/Src/ecatslv.c ****                 {
 865:../SSC/Src/ecatslv.c ****                     /* If Sync1 is available the inputs will always be mapped with Sync1 */
 866:../SSC/Src/ecatslv.c ****                     SyncType0x1C33 = SYNCTYPE_DCSYNC1;
 1934              	 .loc 4 866 0
 1935 039c 0323     	 movs r3,#3
 1936 039e FB84     	 strh r3,[r7,#38]
 1937 03a0 04E0     	 b .L114
 1938              	.L129:
 867:../SSC/Src/ecatslv.c ****                 }
 868:../SSC/Src/ecatslv.c ****                 else
 869:../SSC/Src/ecatslv.c ****                 {
 870:../SSC/Src/ecatslv.c ****                     /* Map Inputs based on Sync0*/
 871:../SSC/Src/ecatslv.c ****                     SyncType0x1C33 = SYNCTYPE_DCSYNC0;
 1939              	 .loc 4 871 0
 1940 03a2 0223     	 movs r3,#2
 1941 03a4 FB84     	 strh r3,[r7,#38]
 1942 03a6 01E0     	 b .L114
 1943              	.L128:
 872:../SSC/Src/ecatslv.c ****                 }
 873:../SSC/Src/ecatslv.c ****             }
 874:../SSC/Src/ecatslv.c ****             else
 875:../SSC/Src/ecatslv.c ****             {
 876:../SSC/Src/ecatslv.c ****                 SyncType0x1C33 = SYNCTYPE_FREERUN;
 1944              	 .loc 4 876 0
 1945 03a8 0023     	 movs r3,#0
 1946 03aa FB84     	 strh r3,[r7,#38]
 1947              	.L114:
 877:../SSC/Src/ecatslv.c ****             }
 878:../SSC/Src/ecatslv.c ****         }
 879:../SSC/Src/ecatslv.c ****     }
 880:../SSC/Src/ecatslv.c **** 
 881:../SSC/Src/ecatslv.c ****     /* Update Cycle time entries if DC Sync Mode enabled */
 882:../SSC/Src/ecatslv.c ****     if(SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 1948              	 .loc 4 882 0
 1949 03ac 3B8D     	 ldrh r3,[r7,#40]
 1950 03ae 032B     	 cmp r3,#3
 1951 03b0 06D1     	 bne .L131
 883:../SSC/Src/ecatslv.c ****     {
 884:../SSC/Src/ecatslv.c ****         sSyncManOutPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 1952              	 .loc 4 884 0
 1953 03b2 724A     	 ldr r2,.L167+8
 1954 03b4 FB69     	 ldr r3,[r7,#28]
 1955 03b6 5362     	 str r3,[r2,#36]
 885:../SSC/Src/ecatslv.c **** 
 886:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 887:../SSC/Src/ecatslv.c ****         sSyncManInPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 1956              	 .loc 4 887 0
 1957 03b8 714A     	 ldr r2,.L167+12
 1958 03ba FB69     	 ldr r3,[r7,#28]
 1959 03bc 5362     	 str r3,[r2,#36]
 1960 03be 0AE0     	 b .L132
 1961              	.L131:
 888:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 889:../SSC/Src/ecatslv.c ****     }
 890:../SSC/Src/ecatslv.c ****     else if(SyncType0x1C32 == SYNCTYPE_DCSYNC0)
 1962              	 .loc 4 890 0
 1963 03c0 3B8D     	 ldrh r3,[r7,#40]
 1964 03c2 022B     	 cmp r3,#2
 1965 03c4 07D1     	 bne .L132
 891:../SSC/Src/ecatslv.c ****     {
 892:../SSC/Src/ecatslv.c ****         sSyncManOutPar.u32Sync0CycleTime = (UINT32)cycleTimeSync0;
 1966              	 .loc 4 892 0
 1967 03c6 6D4A     	 ldr r2,.L167+8
 1968 03c8 FB69     	 ldr r3,[r7,#28]
 1969 03ca 5362     	 str r3,[r2,#36]
 893:../SSC/Src/ecatslv.c **** 
 894:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 895:../SSC/Src/ecatslv.c ****         sSyncManInPar.u32Sync0CycleTime = (UINT16)cycleTimeSync0;
 1970              	 .loc 4 895 0
 1971 03cc FB69     	 ldr r3,[r7,#28]
 1972 03ce 9BB2     	 uxth r3,r3
 1973 03d0 1A46     	 mov r2,r3
 1974 03d2 6B4B     	 ldr r3,.L167+12
 1975 03d4 5A62     	 str r2,[r3,#36]
 1976              	.L132:
 896:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 897:../SSC/Src/ecatslv.c ****     }
 898:../SSC/Src/ecatslv.c **** 
 899:../SSC/Src/ecatslv.c ****     /* Set global flags based on Sync Type */
 900:../SSC/Src/ecatslv.c ****     if ( !b3BufferMode )
 1977              	 .loc 4 900 0
 1978 03d6 6B4B     	 ldr r3,.L167+16
 1979 03d8 1B78     	 ldrb r3,[r3]
 1980 03da 83F00103 	 eor r3,r3,#1
 1981 03de DBB2     	 uxtb r3,r3
 1982 03e0 002B     	 cmp r3,#0
 1983 03e2 07D0     	 beq .L133
 901:../SSC/Src/ecatslv.c ****     {
 902:../SSC/Src/ecatslv.c ****         /* 1-Buffer-Mode configured => For free run it shall be 3Buffer mode*/
 903:../SSC/Src/ecatslv.c ****         if (( SyncType0x1C32 == SYNCTYPE_FREERUN ) || ( SyncType0x1C33 == SYNCTYPE_FREERUN ))
 1984              	 .loc 4 903 0
 1985 03e4 3B8D     	 ldrh r3,[r7,#40]
 1986 03e6 002B     	 cmp r3,#0
 1987 03e8 02D0     	 beq .L134
 1988              	 .loc 4 903 0 is_stmt 0 discriminator 1
 1989 03ea FB8C     	 ldrh r3,[r7,#38]
 1990 03ec 002B     	 cmp r3,#0
 1991 03ee 01D1     	 bne .L133
 1992              	.L134:
 904:../SSC/Src/ecatslv.c ****         {
 905:../SSC/Src/ecatslv.c ****                 return ALSTATUSCODE_FREERUNNEEDS3BUFFERMODE;
 1993              	 .loc 4 905 0 is_stmt 1
 1994 03f0 2923     	 movs r3,#41
 1995 03f2 91E1     	 b .L97
 1996              	.L133:
 906:../SSC/Src/ecatslv.c ****         }
 907:../SSC/Src/ecatslv.c ****     }
 908:../SSC/Src/ecatslv.c **** 
 909:../SSC/Src/ecatslv.c ****     /* If no free run is supported the EscInt is always enabled*/
 910:../SSC/Src/ecatslv.c ****         if (( SyncType0x1C32 != SYNCTYPE_FREERUN ) || ( SyncType0x1C33 != SYNCTYPE_FREERUN ))
 1997              	 .loc 4 910 0
 1998 03f4 3B8D     	 ldrh r3,[r7,#40]
 1999 03f6 002B     	 cmp r3,#0
 2000 03f8 02D1     	 bne .L135
 2001              	 .loc 4 910 0 is_stmt 0 discriminator 1
 2002 03fa FB8C     	 ldrh r3,[r7,#38]
 2003 03fc 002B     	 cmp r3,#0
 2004 03fe 02D0     	 beq .L136
 2005              	.L135:
 911:../SSC/Src/ecatslv.c ****         {
 912:../SSC/Src/ecatslv.c ****         /* ECAT Synchron Mode, the ESC interrupt is enabled */
 913:../SSC/Src/ecatslv.c ****         bEscIntEnabled = TRUE;
 2006              	 .loc 4 913 0 is_stmt 1
 2007 0400 614B     	 ldr r3,.L167+20
 2008 0402 0122     	 movs r2,#1
 2009 0404 1A70     	 strb r2,[r3]
 2010              	.L136:
 914:../SSC/Src/ecatslv.c ****     }
 915:../SSC/Src/ecatslv.c **** 
 916:../SSC/Src/ecatslv.c ****         /* Update value for AL Event Mask register (0x204) */
 917:../SSC/Src/ecatslv.c ****         if(bEscIntEnabled)
 2011              	 .loc 4 917 0
 2012 0406 604B     	 ldr r3,.L167+20
 2013 0408 1B78     	 ldrb r3,[r3]
 2014 040a 002B     	 cmp r3,#0
 2015 040c 10D0     	 beq .L137
 918:../SSC/Src/ecatslv.c ****         {
 919:../SSC/Src/ecatslv.c ****             if(nPdOutputSize > 0)
 2016              	 .loc 4 919 0
 2017 040e 594B     	 ldr r3,.L167
 2018 0410 1B88     	 ldrh r3,[r3]
 2019 0412 002B     	 cmp r3,#0
 2020 0414 04D0     	 beq .L138
 920:../SSC/Src/ecatslv.c ****             {
 921:../SSC/Src/ecatslv.c ****                 u16ALEventMask = PROCESS_OUTPUT_EVENT;
 2021              	 .loc 4 921 0
 2022 0416 5D4B     	 ldr r3,.L167+24
 2023 0418 4FF48062 	 mov r2,#1024
 2024 041c 1A80     	 strh r2,[r3]
 2025 041e 07E0     	 b .L137
 2026              	.L138:
 922:../SSC/Src/ecatslv.c ****             }
 923:../SSC/Src/ecatslv.c ****             else if(nPdInputSize > 0)
 2027              	 .loc 4 923 0
 2028 0420 554B     	 ldr r3,.L167+4
 2029 0422 1B88     	 ldrh r3,[r3]
 2030 0424 002B     	 cmp r3,#0
 2031 0426 03D0     	 beq .L137
 924:../SSC/Src/ecatslv.c ****             {
 925:../SSC/Src/ecatslv.c ****                 u16ALEventMask = PROCESS_INPUT_EVENT;
 2032              	 .loc 4 925 0
 2033 0428 584B     	 ldr r3,.L167+24
 2034 042a 4FF40062 	 mov r2,#2048
 2035 042e 1A80     	 strh r2,[r3]
 2036              	.L137:
 926:../SSC/Src/ecatslv.c ****             }
 927:../SSC/Src/ecatslv.c **** 
 928:../SSC/Src/ecatslv.c ****         }
 929:../SSC/Src/ecatslv.c **** 
 930:../SSC/Src/ecatslv.c ****         if ((SyncType0x1C32 == SYNCTYPE_DCSYNC0) || (SyncType0x1C32 == SYNCTYPE_DCSYNC1)
 2037              	 .loc 4 930 0
 2038 0430 3B8D     	 ldrh r3,[r7,#40]
 2039 0432 022B     	 cmp r3,#2
 2040 0434 08D0     	 beq .L139
 2041              	 .loc 4 930 0 is_stmt 0 discriminator 1
 2042 0436 3B8D     	 ldrh r3,[r7,#40]
 2043 0438 032B     	 cmp r3,#3
 2044 043a 05D0     	 beq .L139
 931:../SSC/Src/ecatslv.c ****             || (SyncType0x1C33 == SYNCTYPE_DCSYNC0) || (SyncType0x1C33 == SYNCTYPE_DCSYNC1))/* Sync
 2045              	 .loc 4 931 0 is_stmt 1
 2046 043c FB8C     	 ldrh r3,[r7,#38]
 2047 043e 022B     	 cmp r3,#2
 2048 0440 02D0     	 beq .L139
 2049              	 .loc 4 931 0 is_stmt 0 discriminator 1
 2050 0442 FB8C     	 ldrh r3,[r7,#38]
 2051 0444 032B     	 cmp r3,#3
 2052 0446 09D1     	 bne .L140
 2053              	.L139:
 932:../SSC/Src/ecatslv.c ****         {
 933:../SSC/Src/ecatslv.c ****             /* slave is running in DC-mode */
 934:../SSC/Src/ecatslv.c ****             bDcSyncActive = TRUE;
 2054              	 .loc 4 934 0 is_stmt 1
 2055 0448 514B     	 ldr r3,.L167+28
 2056 044a 0122     	 movs r2,#1
 2057 044c 1A70     	 strb r2,[r3]
 935:../SSC/Src/ecatslv.c **** 
 936:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
 937:../SSC/Src/ecatslv.c ****             /*In case of an Input only application with DC no PDI Isr handling is required*/
 938:../SSC/Src/ecatslv.c ****             if (nPdOutputSize == 0)
 2058              	 .loc 4 938 0
 2059 044e 494B     	 ldr r3,.L167
 2060 0450 1B88     	 ldrh r3,[r3]
 2061 0452 002B     	 cmp r3,#0
 2062 0454 02D1     	 bne .L140
 939:../SSC/Src/ecatslv.c ****             {
 940:../SSC/Src/ecatslv.c ****                u16ALEventMask = 0;
 2063              	 .loc 4 940 0
 2064 0456 4D4B     	 ldr r3,.L167+24
 2065 0458 0022     	 movs r2,#0
 2066 045a 1A80     	 strh r2,[r3]
 2067              	.L140:
 941:../SSC/Src/ecatslv.c ****             }
 942:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
 943:../SSC/Src/ecatslv.c ****         }
 944:../SSC/Src/ecatslv.c **** 
 945:../SSC/Src/ecatslv.c ****     sSyncManOutPar.u16SyncType = SyncType0x1C32;
 2068              	 .loc 4 945 0
 2069 045c 474A     	 ldr r2,.L167+8
 2070 045e 3B8D     	 ldrh r3,[r7,#40]
 2071 0460 5380     	 strh r3,[r2,#2]
 946:../SSC/Src/ecatslv.c ****     sSyncManInPar.u16SyncType = SyncType0x1C33;
 2072              	 .loc 4 946 0
 2073 0462 474A     	 ldr r2,.L167+12
 2074 0464 FB8C     	 ldrh r3,[r7,#38]
 2075 0466 5380     	 strh r3,[r2,#2]
 947:../SSC/Src/ecatslv.c **** 
 948:../SSC/Src/ecatslv.c ****     /* Calculate number of Sync0 events within one SM cycle and the Sync0 events on which the input
 949:../SSC/Src/ecatslv.c ****     LatchInputSync0Value = 0;
 2076              	 .loc 4 949 0
 2077 0468 4A4B     	 ldr r3,.L167+32
 2078 046a 0022     	 movs r2,#0
 2079 046c 1A80     	 strh r2,[r3]
 950:../SSC/Src/ecatslv.c ****     LatchInputSync0Counter = 0;
 2080              	 .loc 4 950 0
 2081 046e 4A4B     	 ldr r3,.L167+36
 2082 0470 0022     	 movs r2,#0
 2083 0472 1A80     	 strh r2,[r3]
 951:../SSC/Src/ecatslv.c ****     u16SmSync0Value = 0;
 2084              	 .loc 4 951 0
 2085 0474 494B     	 ldr r3,.L167+40
 2086 0476 0022     	 movs r2,#0
 2087 0478 1A80     	 strh r2,[r3]
 952:../SSC/Src/ecatslv.c ****     u16SmSync0Counter = 0;
 2088              	 .loc 4 952 0
 2089 047a 494B     	 ldr r3,.L167+44
 2090 047c 0022     	 movs r2,#0
 2091 047e 1A80     	 strh r2,[r3]
 953:../SSC/Src/ecatslv.c **** 
 954:../SSC/Src/ecatslv.c **** 
 955:../SSC/Src/ecatslv.c ****     if(bSubordinatedCycles == TRUE)
 2092              	 .loc 4 955 0
 2093 0480 97F82F30 	 ldrb r3,[r7,#47]
 2094 0484 002B     	 cmp r3,#0
 2095 0486 36D0     	 beq .L141
 956:../SSC/Src/ecatslv.c ****     {
 957:../SSC/Src/ecatslv.c ****         /* get the number of Sync0 event within on SM cycle */
 958:../SSC/Src/ecatslv.c ****         if(cycleTimeSync1 >= cycleTimeSync0)
 2096              	 .loc 4 958 0
 2097 0488 BA69     	 ldr r2,[r7,#24]
 2098 048a FB69     	 ldr r3,[r7,#28]
 2099 048c 9A42     	 cmp r2,r3
 2100 048e 17D3     	 bcc .L142
 959:../SSC/Src/ecatslv.c ****         {
 960:../SSC/Src/ecatslv.c ****             u16SmSync0Value = (UINT16)(cycleTimeSync1 / cycleTimeSync0);
 2101              	 .loc 4 960 0
 2102 0490 BA69     	 ldr r2,[r7,#24]
 2103 0492 FB69     	 ldr r3,[r7,#28]
 2104 0494 B2FBF3F3 	 udiv r3,r2,r3
 2105 0498 9AB2     	 uxth r2,r3
 2106 049a 404B     	 ldr r3,.L167+40
 2107 049c 1A80     	 strh r2,[r3]
 961:../SSC/Src/ecatslv.c ****             
 962:../SSC/Src/ecatslv.c ****             if((cycleTimeSync1 % cycleTimeSync0) == 0)
 2108              	 .loc 4 962 0
 2109 049e BB69     	 ldr r3,[r7,#24]
 2110 04a0 FA69     	 ldr r2,[r7,#28]
 2111 04a2 B3FBF2F2 	 udiv r2,r3,r2
 2112 04a6 F969     	 ldr r1,[r7,#28]
 2113 04a8 01FB02F2 	 mul r2,r1,r2
 2114 04ac 9B1A     	 subs r3,r3,r2
 2115 04ae 002B     	 cmp r3,#0
 2116 04b0 09D1     	 bne .L144
 963:../SSC/Src/ecatslv.c ****             {
 964:../SSC/Src/ecatslv.c ****                 /* if the Sync1cycletime/Sync0cycletime ratio is even one additional tick */
 965:../SSC/Src/ecatslv.c ****                 u16SmSync0Value ++;
 2117              	 .loc 4 965 0
 2118 04b2 3A4B     	 ldr r3,.L167+40
 2119 04b4 1B88     	 ldrh r3,[r3]
 2120 04b6 0133     	 adds r3,r3,#1
 2121 04b8 9AB2     	 uxth r2,r3
 2122 04ba 384B     	 ldr r3,.L167+40
 2123 04bc 1A80     	 strh r2,[r3]
 2124 04be 02E0     	 b .L144
 2125              	.L142:
 966:../SSC/Src/ecatslv.c ****         }
 967:../SSC/Src/ecatslv.c ****         }
 968:../SSC/Src/ecatslv.c ****         else
 969:../SSC/Src/ecatslv.c ****         {
 970:../SSC/Src/ecatslv.c ****             u16SmSync0Value = 1;
 2126              	 .loc 4 970 0
 2127 04c0 364B     	 ldr r3,.L167+40
 2128 04c2 0122     	 movs r2,#1
 2129 04c4 1A80     	 strh r2,[r3]
 2130              	.L144:
 971:../SSC/Src/ecatslv.c ****         }
 972:../SSC/Src/ecatslv.c **** 
 973:../SSC/Src/ecatslv.c ****         /* Calculate the Sync0 tick on which the inputs shall be latched (last Sync0 before the nex
 974:../SSC/Src/ecatslv.c ****         LatchInputSync0Value = (UINT16) (cycleTimeSync1 / cycleTimeSync0);
 2131              	 .loc 4 974 0
 2132 04c6 BA69     	 ldr r2,[r7,#24]
 2133 04c8 FB69     	 ldr r3,[r7,#28]
 2134 04ca B2FBF3F3 	 udiv r3,r2,r3
 2135 04ce 9AB2     	 uxth r2,r3
 2136 04d0 304B     	 ldr r3,.L167+32
 2137 04d2 1A80     	 strh r2,[r3]
 975:../SSC/Src/ecatslv.c **** 
 976:../SSC/Src/ecatslv.c ****         if((cycleTimeSync1 % cycleTimeSync0) > 0)
 2138              	 .loc 4 976 0
 2139 04d4 BB69     	 ldr r3,[r7,#24]
 2140 04d6 FA69     	 ldr r2,[r7,#28]
 2141 04d8 B3FBF2F2 	 udiv r2,r3,r2
 2142 04dc F969     	 ldr r1,[r7,#28]
 2143 04de 01FB02F2 	 mul r2,r1,r2
 2144 04e2 9B1A     	 subs r3,r3,r2
 2145 04e4 002B     	 cmp r3,#0
 2146 04e6 12D0     	 beq .L146
 977:../SSC/Src/ecatslv.c ****             LatchInputSync0Value++;
 2147              	 .loc 4 977 0
 2148 04e8 2A4B     	 ldr r3,.L167+32
 2149 04ea 1B88     	 ldrh r3,[r3]
 2150 04ec 0133     	 adds r3,r3,#1
 2151 04ee 9AB2     	 uxth r2,r3
 2152 04f0 284B     	 ldr r3,.L167+32
 2153 04f2 1A80     	 strh r2,[r3]
 2154 04f4 0BE0     	 b .L146
 2155              	.L141:
 978:../SSC/Src/ecatslv.c **** 
 979:../SSC/Src/ecatslv.c ****     }
 980:../SSC/Src/ecatslv.c ****     else 
 981:../SSC/Src/ecatslv.c ****     {
 982:../SSC/Src/ecatslv.c ****         if(SyncType0x1C32 == SYNCTYPE_DCSYNC0)
 2156              	 .loc 4 982 0
 2157 04f6 3B8D     	 ldrh r3,[r7,#40]
 2158 04f8 022B     	 cmp r3,#2
 2159 04fa 02D1     	 bne .L147
 983:../SSC/Src/ecatslv.c ****         {
 984:../SSC/Src/ecatslv.c ****             /* if SyncType of 0x1C32 is 2 the Sync0 event is trigger once during a SM cycle */
 985:../SSC/Src/ecatslv.c ****             u16SmSync0Value = 1;
 2160              	 .loc 4 985 0
 2161 04fc 274B     	 ldr r3,.L167+40
 2162 04fe 0122     	 movs r2,#1
 2163 0500 1A80     	 strh r2,[r3]
 2164              	.L147:
 986:../SSC/Src/ecatslv.c ****         }   
 987:../SSC/Src/ecatslv.c **** 
 988:../SSC/Src/ecatslv.c ****         if(SyncType0x1C33 != SYNCTYPE_DCSYNC1)
 2165              	 .loc 4 988 0
 2166 0502 FB8C     	 ldrh r3,[r7,#38]
 2167 0504 032B     	 cmp r3,#3
 2168 0506 02D0     	 beq .L146
 989:../SSC/Src/ecatslv.c ****         {
 990:../SSC/Src/ecatslv.c ****             LatchInputSync0Value = 1;
 2169              	 .loc 4 990 0
 2170 0508 224B     	 ldr r3,.L167+32
 2171 050a 0122     	 movs r2,#1
 2172 050c 1A80     	 strh r2,[r3]
 2173              	.L146:
 991:../SSC/Src/ecatslv.c ****         }
 992:../SSC/Src/ecatslv.c ****     }
 993:../SSC/Src/ecatslv.c **** 
 994:../SSC/Src/ecatslv.c **** 
 995:../SSC/Src/ecatslv.c **** 
 996:../SSC/Src/ecatslv.c ****     /* reset the error counter indicating synchronization problems */
 997:../SSC/Src/ecatslv.c ****     sCycleDiag.syncFailedCounter = 0;
 2174              	 .loc 4 997 0
 2175 050e 254B     	 ldr r3,.L167+48
 2176 0510 0022     	 movs r2,#0
 2177 0512 1A80     	 strh r2,[r3]
 998:../SSC/Src/ecatslv.c **** 
 999:../SSC/Src/ecatslv.c **** 
1000:../SSC/Src/ecatslv.c ****     /*
1001:../SSC/Src/ecatslv.c ****         --- Check watchdog settings ---
1002:../SSC/Src/ecatslv.c ****     */
1003:../SSC/Src/ecatslv.c **** 
1004:../SSC/Src/ecatslv.c ****     /*get the watchdog time (register 0x420). if value is > 0 watchdog is active*/
1005:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
1006:../SSC/Src/ecatslv.c ****     HW_EscReadWord(wd, ESC_PD_WD_TIME);
 2178              	 .loc 4 1006 0
 2179 0514 244B     	 ldr r3,.L167+52
 2180 0516 1B88     	 ldrh r3,[r3]
 2181 0518 7B84     	 strh r3,[r7,#34]
1007:../SSC/Src/ecatslv.c ****     wd = SWAPWORD(wd);
1008:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
1009:../SSC/Src/ecatslv.c **** 
1010:../SSC/Src/ecatslv.c ****     if (nPdOutputSize > 0 &&  wd != 0 )
 2182              	 .loc 4 1010 0
 2183 051a 164B     	 ldr r3,.L167
 2184 051c 1B88     	 ldrh r3,[r3]
 2185 051e 002B     	 cmp r3,#0
 2186 0520 4AD0     	 beq .L148
 2187              	 .loc 4 1010 0 is_stmt 0 discriminator 1
 2188 0522 7B8C     	 ldrh r3,[r7,#34]
 2189 0524 002B     	 cmp r3,#0
 2190 0526 47D0     	 beq .L148
1011:../SSC/Src/ecatslv.c ****     {
1012:../SSC/Src/ecatslv.c ****     /*get watchdog divider (register 0x400)*/
1013:../SSC/Src/ecatslv.c ****     HW_EscReadWord(wdiv, ESC_WD_DIVIDER_OFFSET);
 2191              	 .loc 4 1013 0 is_stmt 1
 2192 0528 204B     	 ldr r3,.L167+56
 2193 052a 1B88     	 ldrh r3,[r3]
 2194 052c BB84     	 strh r3,[r7,#36]
1014:../SSC/Src/ecatslv.c ****     wdiv = SWAPWORD(wdiv);
1015:../SSC/Src/ecatslv.c ****         if ( wdiv != 0 )
 2195              	 .loc 4 1015 0
 2196 052e BB8C     	 ldrh r3,[r7,#36]
 2197 0530 002B     	 cmp r3,#0
 2198 0532 18D0     	 beq .L149
 2199              	.LBB3:
1016:../SSC/Src/ecatslv.c ****         {
1017:../SSC/Src/ecatslv.c ****             /* the ESC subtracts 2 in register 0x400 so it has to be added here */
1018:../SSC/Src/ecatslv.c ****             UINT32 d = wdiv+2;
 2200              	 .loc 4 1018 0
 2201 0534 BB8C     	 ldrh r3,[r7,#36]
 2202 0536 0233     	 adds r3,r3,#2
 2203 0538 BB60     	 str r3,[r7,#8]
1019:../SSC/Src/ecatslv.c **** 
1020:../SSC/Src/ecatslv.c ****             d *= wd;
 2204              	 .loc 4 1020 0
 2205 053a 7A8C     	 ldrh r2,[r7,#34]
 2206 053c BB68     	 ldr r3,[r7,#8]
 2207 053e 02FB03F3 	 mul r3,r2,r3
 2208 0542 BB60     	 str r3,[r7,#8]
1021:../SSC/Src/ecatslv.c ****             /* store watchdog in ms in variable u16WdValue */
1022:../SSC/Src/ecatslv.c ****             /* watchdog value has to be rounded up */
1023:../SSC/Src/ecatslv.c ****             d += 24999;
 2209              	 .loc 4 1023 0
 2210 0544 BB68     	 ldr r3,[r7,#8]
 2211 0546 03F5C343 	 add r3,r3,#24960
 2212 054a 2733     	 adds r3,r3,#39
 2213 054c BB60     	 str r3,[r7,#8]
1024:../SSC/Src/ecatslv.c ****             d /= 25000;
 2214              	 .loc 4 1024 0
 2215 054e BB68     	 ldr r3,[r7,#8]
 2216 0550 DB08     	 lsrs r3,r3,#3
 2217 0552 174A     	 ldr r2,.L167+60
 2218 0554 A2FB0323 	 umull r2,r3,r2,r3
 2219 0558 1B0A     	 lsrs r3,r3,#8
 2220 055a BB60     	 str r3,[r7,#8]
1025:../SSC/Src/ecatslv.c ****             EcatWdValue = (UINT16) d;
 2221              	 .loc 4 1025 0
 2222 055c BB68     	 ldr r3,[r7,#8]
 2223 055e 9AB2     	 uxth r2,r3
 2224 0560 144B     	 ldr r3,.L167+64
 2225 0562 1A80     	 strh r2,[r3]
 2226              	.LBE3:
1015:../SSC/Src/ecatslv.c ****         {
 2227              	 .loc 4 1015 0
 2228 0564 2DE0     	 b .L151
 2229              	.L149:
1026:../SSC/Src/ecatslv.c ****         }
1027:../SSC/Src/ecatslv.c ****         else
1028:../SSC/Src/ecatslv.c ****         {
1029:../SSC/Src/ecatslv.c ****             wd = 0;
 2230              	 .loc 4 1029 0
 2231 0566 0023     	 movs r3,#0
 2232 0568 7B84     	 strh r3,[r7,#34]
1030:../SSC/Src/ecatslv.c ****             /* wd value has to be set to zero, if the wd is 0 */
1031:../SSC/Src/ecatslv.c ****             EcatWdValue = 0;
 2233              	 .loc 4 1031 0
 2234 056a 124B     	 ldr r3,.L167+64
 2235 056c 0022     	 movs r2,#0
 2236 056e 1A80     	 strh r2,[r3]
1015:../SSC/Src/ecatslv.c ****         {
 2237              	 .loc 4 1015 0
 2238 0570 27E0     	 b .L151
 2239              	.L168:
 2240 0572 00BF     	 .align 2
 2241              	.L167:
 2242 0574 00000000 	 .word nPdOutputSize
 2243 0578 00000000 	 .word nPdInputSize
 2244 057c 00000000 	 .word sSyncManOutPar
 2245 0580 00000000 	 .word sSyncManInPar
 2246 0584 00000000 	 .word b3BufferMode
 2247 0588 00000000 	 .word bEscIntEnabled
 2248 058c 00000000 	 .word u16ALEventMask
 2249 0590 00000000 	 .word bDcSyncActive
 2250 0594 00000000 	 .word LatchInputSync0Value
 2251 0598 00000000 	 .word LatchInputSync0Counter
 2252 059c 00000000 	 .word u16SmSync0Value
 2253 05a0 00000000 	 .word u16SmSync0Counter
 2254 05a4 00000000 	 .word sCycleDiag
 2255 05a8 20040154 	 .word 1409352736
 2256 05ac 00040154 	 .word 1409352704
 2257 05b0 89B5F814 	 .word 351843721
 2258 05b4 00000000 	 .word EcatWdValue
 2259              	.L148:
1032:../SSC/Src/ecatslv.c ****         }
1033:../SSC/Src/ecatslv.c ****     }
1034:../SSC/Src/ecatslv.c ****     else
1035:../SSC/Src/ecatslv.c ****     {
1036:../SSC/Src/ecatslv.c ****         /* the watchdog is deactivated or slave has no output process data*/
1037:../SSC/Src/ecatslv.c ****         wdiv = 0;
 2260              	 .loc 4 1037 0
 2261 05b8 0023     	 movs r3,#0
 2262 05ba BB84     	 strh r3,[r7,#36]
1038:../SSC/Src/ecatslv.c ****         EcatWdValue = 0;
 2263              	 .loc 4 1038 0
 2264 05bc 584B     	 ldr r3,.L169
 2265 05be 0022     	 movs r2,#0
 2266 05c0 1A80     	 strh r2,[r3]
 2267              	.L151:
1039:../SSC/Src/ecatslv.c ****     }
1040:../SSC/Src/ecatslv.c **** 
1041:../SSC/Src/ecatslv.c ****     if((EcatWdValue == 0 && bWdTrigger) || (EcatWdValue != 0 && !bWdTrigger))
 2268              	 .loc 4 1041 0
 2269 05c2 574B     	 ldr r3,.L169
 2270 05c4 1B88     	 ldrh r3,[r3]
 2271 05c6 002B     	 cmp r3,#0
 2272 05c8 03D1     	 bne .L152
 2273              	 .loc 4 1041 0 is_stmt 0 discriminator 1
 2274 05ca 564B     	 ldr r3,.L169+4
 2275 05cc 1B78     	 ldrb r3,[r3]
 2276 05ce 002B     	 cmp r3,#0
 2277 05d0 0AD1     	 bne .L153
 2278              	.L152:
 2279              	 .loc 4 1041 0 discriminator 3
 2280 05d2 534B     	 ldr r3,.L169
 2281 05d4 1B88     	 ldrh r3,[r3]
 2282 05d6 002B     	 cmp r3,#0
 2283 05d8 08D0     	 beq .L154
 2284              	 .loc 4 1041 0 discriminator 4
 2285 05da 524B     	 ldr r3,.L169+4
 2286 05dc 1B78     	 ldrb r3,[r3]
 2287 05de 83F00103 	 eor r3,r3,#1
 2288 05e2 DBB2     	 uxtb r3,r3
 2289 05e4 002B     	 cmp r3,#0
 2290 05e6 01D0     	 beq .L154
 2291              	.L153:
1042:../SSC/Src/ecatslv.c ****     {
1043:../SSC/Src/ecatslv.c ****         /* if the WD-Trigger in the Sync Manager Channel 2 Control-Byte is set (Bit 6 of Register 0
1044:../SSC/Src/ecatslv.c ****             an error has to be returned */
1045:../SSC/Src/ecatslv.c ****         return ALSTATUSCODE_INVALIDWDCFG;
 2292              	 .loc 4 1045 0 is_stmt 1
 2293 05e8 1F23     	 movs r3,#31
 2294 05ea 95E0     	 b .L97
 2295              	.L154:
1046:../SSC/Src/ecatslv.c ****     }
1047:../SSC/Src/ecatslv.c **** 
1048:../SSC/Src/ecatslv.c ****     if ( bEscIntEnabled && nPdOutputSize != 0 )
 2296              	 .loc 4 1048 0
 2297 05ec 4E4B     	 ldr r3,.L169+8
 2298 05ee 1B78     	 ldrb r3,[r3]
 2299 05f0 002B     	 cmp r3,#0
 2300 05f2 0AD0     	 beq .L155
 2301              	 .loc 4 1048 0 is_stmt 0 discriminator 1
 2302 05f4 4D4B     	 ldr r3,.L169+12
 2303 05f6 1B88     	 ldrh r3,[r3]
 2304 05f8 002B     	 cmp r3,#0
 2305 05fa 06D0     	 beq .L155
1049:../SSC/Src/ecatslv.c ****     {
1050:../SSC/Src/ecatslv.c ****         /* ECAT synchron Mode is active, the Sync Manager Channel 2 event
1051:../SSC/Src/ecatslv.c ****            has to activated in the AL-Event mask register */
1052:../SSC/Src/ecatslv.c ****         u16ALEventMask |= PROCESS_OUTPUT_EVENT;
 2306              	 .loc 4 1052 0 is_stmt 1
 2307 05fc 4C4B     	 ldr r3,.L169+16
 2308 05fe 1B88     	 ldrh r3,[r3]
 2309 0600 43F48063 	 orr r3,r3,#1024
 2310 0604 9AB2     	 uxth r2,r3
 2311 0606 4A4B     	 ldr r3,.L169+16
 2312 0608 1A80     	 strh r2,[r3]
 2313              	.L155:
1053:../SSC/Src/ecatslv.c ****     }
1054:../SSC/Src/ecatslv.c **** /*The application ESM function is separated from this function to handle pending transitions*/
1055:../SSC/Src/ecatslv.c **** 
1056:../SSC/Src/ecatslv.c ****     Sync0WdValue = 0;
 2314              	 .loc 4 1056 0
 2315 060a 4A4B     	 ldr r3,.L169+20
 2316 060c 0022     	 movs r2,#0
 2317 060e 1A80     	 strh r2,[r3]
1057:../SSC/Src/ecatslv.c ****     Sync0WdCounter = 0;
 2318              	 .loc 4 1057 0
 2319 0610 494B     	 ldr r3,.L169+24
 2320 0612 0022     	 movs r2,#0
 2321 0614 1A80     	 strh r2,[r3]
1058:../SSC/Src/ecatslv.c ****     Sync1WdCounter = 0;
 2322              	 .loc 4 1058 0
 2323 0616 494B     	 ldr r3,.L169+28
 2324 0618 0022     	 movs r2,#0
 2325 061a 1A80     	 strh r2,[r3]
1059:../SSC/Src/ecatslv.c ****     Sync1WdValue = 0;
 2326              	 .loc 4 1059 0
 2327 061c 484B     	 ldr r3,.L169+32
 2328 061e 0022     	 movs r2,#0
 2329 0620 1A80     	 strh r2,[r3]
1060:../SSC/Src/ecatslv.c ****     bDcRunning = FALSE;
 2330              	 .loc 4 1060 0
 2331 0622 484B     	 ldr r3,.L169+36
 2332 0624 0022     	 movs r2,#0
 2333 0626 1A70     	 strb r2,[r3]
1061:../SSC/Src/ecatslv.c ****     bSmSyncSequenceValid = FALSE;
 2334              	 .loc 4 1061 0
 2335 0628 474B     	 ldr r3,.L169+40
 2336 062a 0022     	 movs r2,#0
 2337 062c 1A70     	 strb r2,[r3]
1062:../SSC/Src/ecatslv.c ****     i16WaitForPllRunningTimeout = 0;
 2338              	 .loc 4 1062 0
 2339 062e 474B     	 ldr r3,.L169+44
 2340 0630 0022     	 movs r2,#0
 2341 0632 1A80     	 strh r2,[r3]
1063:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
1064:../SSC/Src/ecatslv.c ****     sSyncManInPar.u8SyncError = 0;
 2342              	 .loc 4 1064 0
 2343 0634 464B     	 ldr r3,.L169+48
 2344 0636 0022     	 movs r2,#0
 2345 0638 83F84020 	 strb r2,[r3,#64]
1065:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
1066:../SSC/Src/ecatslv.c ****     sSyncManOutPar.u8SyncError = 0;
 2346              	 .loc 4 1066 0
 2347 063c 454B     	 ldr r3,.L169+52
 2348 063e 0022     	 movs r2,#0
 2349 0640 83F84020 	 strb r2,[r3,#64]
1067:../SSC/Src/ecatslv.c ****     sSyncManOutPar.u16SmEventMissedCounter = 0;
 2350              	 .loc 4 1067 0
 2351 0644 434B     	 ldr r3,.L169+52
 2352 0646 0022     	 movs r2,#0
 2353 0648 1A85     	 strh r2,[r3,#40]
1068:../SSC/Src/ecatslv.c **** 
1069:../SSC/Src/ecatslv.c ****     /* calculate the Sync0/Sync1 watchdog timeouts */
1070:../SSC/Src/ecatslv.c ****     if ( (dcControl & ESC_DC_SYNC0_ACTIVE_MASK) != 0 )
 2354              	 .loc 4 1070 0
 2355 064a FB7B     	 ldrb r3,[r7,#15]
 2356 064c 03F00203 	 and r3,r3,#2
 2357 0650 002B     	 cmp r3,#0
 2358 0652 50D0     	 beq .L156
1071:../SSC/Src/ecatslv.c ****     {
1072:../SSC/Src/ecatslv.c ****         /*calculate the Sync0 Watchdog counter value the minimum value is 1 ms
1073:../SSC/Src/ecatslv.c ****             if the sync0 cycle is greater 500us the Sync0 Wd value is 2*Sycn0 cycle */
1074:../SSC/Src/ecatslv.c ****         if(cycleTimeSync0 == 0)
 2359              	 .loc 4 1074 0
 2360 0654 FB69     	 ldr r3,[r7,#28]
 2361 0656 002B     	 cmp r3,#0
 2362 0658 03D1     	 bne .L157
1075:../SSC/Src/ecatslv.c ****         {
1076:../SSC/Src/ecatslv.c ****             Sync0WdValue = 0;
 2363              	 .loc 4 1076 0
 2364 065a 364B     	 ldr r3,.L169+20
 2365 065c 0022     	 movs r2,#0
 2366 065e 1A80     	 strh r2,[r3]
 2367 0660 18E0     	 b .L158
 2368              	.L157:
 2369              	.LBB4:
1077:../SSC/Src/ecatslv.c ****         }
1078:../SSC/Src/ecatslv.c ****         else
1079:../SSC/Src/ecatslv.c ****         {
1080:../SSC/Src/ecatslv.c ****             UINT32 Sync0Cycle = cycleTimeSync0/100000;
 2370              	 .loc 4 1080 0
 2371 0662 FB69     	 ldr r3,[r7,#28]
 2372 0664 5B09     	 lsrs r3,r3,#5
 2373 0666 3C4A     	 ldr r2,.L169+56
 2374 0668 A2FB0323 	 umull r2,r3,r2,r3
 2375 066c DB09     	 lsrs r3,r3,#7
 2376 066e 7B60     	 str r3,[r7,#4]
1081:../SSC/Src/ecatslv.c ****             if(Sync0Cycle < 5)
 2377              	 .loc 4 1081 0
 2378 0670 7B68     	 ldr r3,[r7,#4]
 2379 0672 042B     	 cmp r3,#4
 2380 0674 03D8     	 bhi .L159
1082:../SSC/Src/ecatslv.c ****             {
1083:../SSC/Src/ecatslv.c ****                 /*Sync0 cycle less than 500us*/
1084:../SSC/Src/ecatslv.c ****                 Sync0WdValue = 1;
 2381              	 .loc 4 1084 0
 2382 0676 2F4B     	 ldr r3,.L169+20
 2383 0678 0122     	 movs r2,#1
 2384 067a 1A80     	 strh r2,[r3]
 2385 067c 0AE0     	 b .L158
 2386              	.L159:
1085:../SSC/Src/ecatslv.c ****             }
1086:../SSC/Src/ecatslv.c ****             else
1087:../SSC/Src/ecatslv.c ****             {
1088:../SSC/Src/ecatslv.c ****                 Sync0WdValue = (UINT16)(Sync0Cycle*2)/10;
 2387              	 .loc 4 1088 0
 2388 067e 7B68     	 ldr r3,[r7,#4]
 2389 0680 9BB2     	 uxth r3,r3
 2390 0682 5B00     	 lsls r3,r3,#1
 2391 0684 9BB2     	 uxth r3,r3
 2392 0686 354A     	 ldr r2,.L169+60
 2393 0688 A2FB0323 	 umull r2,r3,r2,r3
 2394 068c DB08     	 lsrs r3,r3,#3
 2395 068e 9AB2     	 uxth r2,r3
 2396 0690 284B     	 ldr r3,.L169+20
 2397 0692 1A80     	 strh r2,[r3]
 2398              	.L158:
 2399              	.LBE4:
1089:../SSC/Src/ecatslv.c ****             }
1090:../SSC/Src/ecatslv.c ****         }
1091:../SSC/Src/ecatslv.c **** 
1092:../SSC/Src/ecatslv.c ****         /* Calculate also the watchdog time for Sync1*/
1093:../SSC/Src/ecatslv.c ****         if ( (dcControl & ESC_DC_SYNC1_ACTIVE_MASK) != 0 )
 2400              	 .loc 4 1093 0
 2401 0694 FB7B     	 ldrb r3,[r7,#15]
 2402 0696 03F00403 	 and r3,r3,#4
 2403 069a 002B     	 cmp r3,#0
 2404 069c 2BD0     	 beq .L156
1094:../SSC/Src/ecatslv.c ****         {
1095:../SSC/Src/ecatslv.c ****             if(cycleTimeSync1 < cycleTimeSync0)
 2405              	 .loc 4 1095 0
 2406 069e BA69     	 ldr r2,[r7,#24]
 2407 06a0 FB69     	 ldr r3,[r7,#28]
 2408 06a2 9A42     	 cmp r2,r3
 2409 06a4 04D2     	 bcs .L160
1096:../SSC/Src/ecatslv.c ****         {
1097:../SSC/Src/ecatslv.c ****                 /* Sync 1 has the same cycle time than Sync0 (maybe with a shift (cycleTimeSync1 > 
1098:../SSC/Src/ecatslv.c ****                 Sync1WdValue = Sync0WdValue;
 2410              	 .loc 4 1098 0
 2411 06a6 234B     	 ldr r3,.L169+20
 2412 06a8 1A88     	 ldrh r2,[r3]
 2413 06aa 254B     	 ldr r3,.L169+32
 2414 06ac 1A80     	 strh r2,[r3]
 2415 06ae 22E0     	 b .L156
 2416              	.L160:
 2417              	.LBB5:
1099:../SSC/Src/ecatslv.c ****         }
1100:../SSC/Src/ecatslv.c ****         else
1101:../SSC/Src/ecatslv.c ****         {
1102:../SSC/Src/ecatslv.c ****                 /* Sync1 cycle is larger than Sync0 (e.g. subordinated Sync0 cycles) */
1103:../SSC/Src/ecatslv.c ****                 UINT32 Sync1Cycle = cycleTimeSync1/100000;
 2418              	 .loc 4 1103 0
 2419 06b0 BB69     	 ldr r3,[r7,#24]
 2420 06b2 5B09     	 lsrs r3,r3,#5
 2421 06b4 284A     	 ldr r2,.L169+56
 2422 06b6 A2FB0323 	 umull r2,r3,r2,r3
 2423 06ba DB09     	 lsrs r3,r3,#7
 2424 06bc 3B60     	 str r3,[r7]
1104:../SSC/Src/ecatslv.c ****                 if(Sync1Cycle < 5)
 2425              	 .loc 4 1104 0
 2426 06be 3B68     	 ldr r3,[r7]
 2427 06c0 042B     	 cmp r3,#4
 2428 06c2 03D8     	 bhi .L161
1105:../SSC/Src/ecatslv.c ****                 {
1106:../SSC/Src/ecatslv.c ****                     /*Sync0 cycle less than 500us*/
1107:../SSC/Src/ecatslv.c ****                     Sync1WdValue = 1;
 2429              	 .loc 4 1107 0
 2430 06c4 1E4B     	 ldr r3,.L169+32
 2431 06c6 0122     	 movs r2,#1
 2432 06c8 1A80     	 strh r2,[r3]
 2433 06ca 0AE0     	 b .L162
 2434              	.L161:
1108:../SSC/Src/ecatslv.c ****     }
1109:../SSC/Src/ecatslv.c ****     else
1110:../SSC/Src/ecatslv.c ****     {
1111:../SSC/Src/ecatslv.c ****                     Sync1WdValue = (UINT16)(Sync1Cycle*2)/10;
 2435              	 .loc 4 1111 0
 2436 06cc 3B68     	 ldr r3,[r7]
 2437 06ce 9BB2     	 uxth r3,r3
 2438 06d0 5B00     	 lsls r3,r3,#1
 2439 06d2 9BB2     	 uxth r3,r3
 2440 06d4 214A     	 ldr r2,.L169+60
 2441 06d6 A2FB0323 	 umull r2,r3,r2,r3
 2442 06da DB08     	 lsrs r3,r3,#3
 2443 06dc 9AB2     	 uxth r2,r3
 2444 06de 184B     	 ldr r3,.L169+32
 2445 06e0 1A80     	 strh r2,[r3]
 2446              	.L162:
1112:../SSC/Src/ecatslv.c ****                 }
1113:../SSC/Src/ecatslv.c **** 
1114:../SSC/Src/ecatslv.c ****                 /* add one Sync0 cycle because the Sync1 cycle starts on the next Sync0 after the S
1115:../SSC/Src/ecatslv.c ****                 Sync1WdValue += Sync0WdValue/2;
 2447              	 .loc 4 1115 0
 2448 06e2 144B     	 ldr r3,.L169+20
 2449 06e4 1B88     	 ldrh r3,[r3]
 2450 06e6 5B08     	 lsrs r3,r3,#1
 2451 06e8 9AB2     	 uxth r2,r3
 2452 06ea 154B     	 ldr r3,.L169+32
 2453 06ec 1B88     	 ldrh r3,[r3]
 2454 06ee 1344     	 add r3,r3,r2
 2455 06f0 9AB2     	 uxth r2,r3
 2456 06f2 134B     	 ldr r3,.L169+32
 2457 06f4 1A80     	 strh r2,[r3]
 2458              	.L156:
 2459              	.LBE5:
1116:../SSC/Src/ecatslv.c ****             }
1117:../SSC/Src/ecatslv.c ****     }
1118:../SSC/Src/ecatslv.c ****     }
1119:../SSC/Src/ecatslv.c **** 
1120:../SSC/Src/ecatslv.c **** 
1121:../SSC/Src/ecatslv.c **** 
1122:../SSC/Src/ecatslv.c **** 
1123:../SSC/Src/ecatslv.c **** 
1124:../SSC/Src/ecatslv.c ****     if(nPdOutputSize > 0)
 2460              	 .loc 4 1124 0
 2461 06f6 0D4B     	 ldr r3,.L169+12
 2462 06f8 1B88     	 ldrh r3,[r3]
 2463 06fa 002B     	 cmp r3,#0
 2464 06fc 02D0     	 beq .L163
1125:../SSC/Src/ecatslv.c ****     {
1126:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1127:../SSC/Src/ecatslv.c ****         EnableSyncManChannel(PROCESS_DATA_OUT);
 2465              	 .loc 4 1127 0
 2466 06fe 0220     	 movs r0,#2
 2467 0700 FFF7FEFF 	 bl EnableSyncManChannel
 2468              	.L163:
1128:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1129:../SSC/Src/ecatslv.c ****     }
1130:../SSC/Src/ecatslv.c **** 
1131:../SSC/Src/ecatslv.c ****     if(nPdInputSize > 0)
 2469              	 .loc 4 1131 0
 2470 0704 164B     	 ldr r3,.L169+64
 2471 0706 1B88     	 ldrh r3,[r3]
 2472 0708 002B     	 cmp r3,#0
 2473 070a 02D0     	 beq .L164
1132:../SSC/Src/ecatslv.c ****     {
1133:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1134:../SSC/Src/ecatslv.c ****         EnableSyncManChannel(PROCESS_DATA_IN);
 2474              	 .loc 4 1134 0
 2475 070c 0320     	 movs r0,#3
 2476 070e FFF7FEFF 	 bl EnableSyncManChannel
 2477              	.L164:
1135:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1136:../SSC/Src/ecatslv.c ****     }
1137:../SSC/Src/ecatslv.c **** 
1138:../SSC/Src/ecatslv.c ****     /*write initial input data*/
1139:../SSC/Src/ecatslv.c ****     PDO_InputMapping();
 2478              	 .loc 4 1139 0
 2479 0712 FFF7FEFF 	 bl PDO_InputMapping
1140:../SSC/Src/ecatslv.c **** 
1141:../SSC/Src/ecatslv.c ****     return ALSTATUSCODE_NOERROR;
 2480              	 .loc 4 1141 0
 2481 0716 0023     	 movs r3,#0
 2482              	.L97:
1142:../SSC/Src/ecatslv.c **** }
 2483              	 .loc 4 1142 0
 2484 0718 1846     	 mov r0,r3
 2485 071a 3037     	 adds r7,r7,#48
 2486              	.LCFI68:
 2487              	 .cfi_def_cfa_offset 8
 2488 071c BD46     	 mov sp,r7
 2489              	.LCFI69:
 2490              	 .cfi_def_cfa_register 13
 2491              	 
 2492 071e 80BD     	 pop {r7,pc}
 2493              	.L170:
 2494              	 .align 2
 2495              	.L169:
 2496 0720 00000000 	 .word EcatWdValue
 2497 0724 00000000 	 .word bWdTrigger
 2498 0728 00000000 	 .word bEscIntEnabled
 2499 072c 00000000 	 .word nPdOutputSize
 2500 0730 00000000 	 .word u16ALEventMask
 2501 0734 00000000 	 .word Sync0WdValue
 2502 0738 00000000 	 .word Sync0WdCounter
 2503 073c 00000000 	 .word Sync1WdCounter
 2504 0740 00000000 	 .word Sync1WdValue
 2505 0744 00000000 	 .word bDcRunning
 2506 0748 00000000 	 .word bSmSyncSequenceValid
 2507 074c 00000000 	 .word i16WaitForPllRunningTimeout
 2508 0750 00000000 	 .word sSyncManInPar
 2509 0754 00000000 	 .word sSyncManOutPar
 2510 0758 C55A7C0A 	 .word 175921861
 2511 075c CDCCCCCC 	 .word -858993459
 2512 0760 00000000 	 .word nPdInputSize
 2513              	 .cfi_endproc
 2514              	.LFE179:
 2516              	 .section .text.StartOutputHandler,"ax",%progbits
 2517              	 .align 2
 2518              	 .global StartOutputHandler
 2519              	 .thumb
 2520              	 .thumb_func
 2522              	StartOutputHandler:
 2523              	.LFB180:
1143:../SSC/Src/ecatslv.c **** 
1144:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
1145:../SSC/Src/ecatslv.c **** /**
1146:../SSC/Src/ecatslv.c ****  \return    AL Status Code (see ecatslv.h ALSTATUSCODE_....)
1147:../SSC/Src/ecatslv.c **** 
1148:../SSC/Src/ecatslv.c ****  \brief    This function is called in case of the state transition from SAFEOP to OP.
1149:../SSC/Src/ecatslv.c ****  \brief  It will be checked if outputs had to be received before switching to OP
1150:../SSC/Src/ecatslv.c ****  \brief  and the state transition would be refused if outputs are missing
1151:../SSC/Src/ecatslv.c **** 
1152:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
1153:../SSC/Src/ecatslv.c **** 
1154:../SSC/Src/ecatslv.c **** UINT16 StartOutputHandler(void)
1155:../SSC/Src/ecatslv.c **** {
 2524              	 .loc 4 1155 0
 2525              	 .cfi_startproc
 2526              	 
 2527              	 
 2528              	 
 2529 0000 80B4     	 push {r7}
 2530              	.LCFI70:
 2531              	 .cfi_def_cfa_offset 4
 2532              	 .cfi_offset 7,-4
 2533 0002 83B0     	 sub sp,sp,#12
 2534              	.LCFI71:
 2535              	 .cfi_def_cfa_offset 16
 2536 0004 00AF     	 add r7,sp,#0
 2537              	.LCFI72:
 2538              	 .cfi_def_cfa_register 7
1156:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ESM6*/
1157:../SSC/Src/ecatslv.c ****     /* by default the SO transition should be completed in AlControlRes().
1158:../SSC/Src/ecatslv.c ****        required to support also masters which starts to send process data after the SO transition w
1159:../SSC/Src/ecatslv.c ****        (if the master don't send process data within "SAFEOP2OPTIMEOUT" the transition is rejected)
1160:../SSC/Src/ecatslv.c ****     UINT16 result = NOERROR_INWORK;
 2539              	 .loc 4 1160 0
 2540 0006 FF23     	 movs r3,#255
 2541 0008 FB80     	 strh r3,[r7,#6]
1161:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ESM6*/
1162:../SSC/Src/ecatslv.c ****     if(bLocalErrorFlag)
 2542              	 .loc 4 1162 0
 2543 000a 0C4B     	 ldr r3,.L175
 2544 000c 1B78     	 ldrb r3,[r3]
 2545 000e 002B     	 cmp r3,#0
 2546 0010 02D0     	 beq .L172
1163:../SSC/Src/ecatslv.c ****     {
1164:../SSC/Src/ecatslv.c ****         /*Local error still exists => skip state request to OP and response with "u16LocalErrorCode
1165:../SSC/Src/ecatslv.c ****         return u16LocalErrorCode;
 2547              	 .loc 4 1165 0
 2548 0012 0B4B     	 ldr r3,.L175+4
 2549 0014 1B88     	 ldrh r3,[r3]
 2550 0016 0AE0     	 b .L173
 2551              	.L172:
1166:../SSC/Src/ecatslv.c ****     }
1167:../SSC/Src/ecatslv.c **** /*The application ESM function is separated from this function to handle pending transitions*/
1168:../SSC/Src/ecatslv.c **** 
1169:../SSC/Src/ecatslv.c **** 
1170:../SSC/Src/ecatslv.c ****     /*DC synchronisation is active wait until pll is valid*/
1171:../SSC/Src/ecatslv.c ****     if(bDcSyncActive)
 2552              	 .loc 4 1171 0
 2553 0018 0A4B     	 ldr r3,.L175+8
 2554 001a 1B78     	 ldrb r3,[r3]
 2555 001c 002B     	 cmp r3,#0
 2556 001e 05D0     	 beq .L174
1172:../SSC/Src/ecatslv.c ****     {
1173:../SSC/Src/ecatslv.c ****         i16WaitForPllRunningTimeout = 200;
 2557              	 .loc 4 1173 0
 2558 0020 094B     	 ldr r3,.L175+12
 2559 0022 C822     	 movs r2,#200
 2560 0024 1A80     	 strh r2,[r3]
1174:../SSC/Src/ecatslv.c ****         i16WaitForPllRunningCnt = 0;
 2561              	 .loc 4 1174 0
 2562 0026 094B     	 ldr r3,.L175+16
 2563 0028 0022     	 movs r2,#0
 2564 002a 1A80     	 strh r2,[r3]
 2565              	.L174:
1175:../SSC/Src/ecatslv.c ****     }
1176:../SSC/Src/ecatslv.c **** 
1177:../SSC/Src/ecatslv.c **** 
1178:../SSC/Src/ecatslv.c ****     return result;
 2566              	 .loc 4 1178 0
 2567 002c FB88     	 ldrh r3,[r7,#6]
 2568              	.L173:
1179:../SSC/Src/ecatslv.c **** }
 2569              	 .loc 4 1179 0
 2570 002e 1846     	 mov r0,r3
 2571 0030 0C37     	 adds r7,r7,#12
 2572              	.LCFI73:
 2573              	 .cfi_def_cfa_offset 4
 2574 0032 BD46     	 mov sp,r7
 2575              	.LCFI74:
 2576              	 .cfi_def_cfa_register 13
 2577              	 
 2578 0034 5DF8047B 	 ldr r7,[sp],#4
 2579              	.LCFI75:
 2580              	 .cfi_restore 7
 2581              	 .cfi_def_cfa_offset 0
 2582 0038 7047     	 bx lr
 2583              	.L176:
 2584 003a 00BF     	 .align 2
 2585              	.L175:
 2586 003c 00000000 	 .word bLocalErrorFlag
 2587 0040 00000000 	 .word u16LocalErrorCode
 2588 0044 00000000 	 .word bDcSyncActive
 2589 0048 00000000 	 .word i16WaitForPllRunningTimeout
 2590 004c 00000000 	 .word i16WaitForPllRunningCnt
 2591              	 .cfi_endproc
 2592              	.LFE180:
 2594              	 .section .text.StopOutputHandler,"ax",%progbits
 2595              	 .align 2
 2596              	 .global StopOutputHandler
 2597              	 .thumb
 2598              	 .thumb_func
 2600              	StopOutputHandler:
 2601              	.LFB181:
1180:../SSC/Src/ecatslv.c **** 
1181:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
1182:../SSC/Src/ecatslv.c **** /**
1183:../SSC/Src/ecatslv.c ****  \brief    This function is called in case of the state transition from OP to SAFEOP
1184:../SSC/Src/ecatslv.c ****  \brief  the outputs can be set to an application specific safe state,
1185:../SSC/Src/ecatslv.c ****  \brief  the state transition can be delayed by returning NOERROR_INWORK
1186:../SSC/Src/ecatslv.c **** 
1187:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
1188:../SSC/Src/ecatslv.c **** 
1189:../SSC/Src/ecatslv.c **** void StopOutputHandler(void)
1190:../SSC/Src/ecatslv.c **** {
 2602              	 .loc 4 1190 0
 2603              	 .cfi_startproc
 2604              	 
 2605              	 
 2606              	 
 2607 0000 80B4     	 push {r7}
 2608              	.LCFI76:
 2609              	 .cfi_def_cfa_offset 4
 2610              	 .cfi_offset 7,-4
 2611 0002 00AF     	 add r7,sp,#0
 2612              	.LCFI77:
 2613              	 .cfi_def_cfa_register 7
1191:../SSC/Src/ecatslv.c ****     /* reset the flags that outputs were received and that the slave is in OP */
1192:../SSC/Src/ecatslv.c ****     bEcatFirstOutputsReceived = FALSE;
 2614              	 .loc 4 1192 0
 2615 0004 044B     	 ldr r3,.L178
 2616 0006 0022     	 movs r2,#0
 2617 0008 1A70     	 strb r2,[r3]
1193:../SSC/Src/ecatslv.c ****     bEcatOutputUpdateRunning = FALSE;
 2618              	 .loc 4 1193 0
 2619 000a 044B     	 ldr r3,.L178+4
 2620 000c 0022     	 movs r2,#0
 2621 000e 1A70     	 strb r2,[r3]
1194:../SSC/Src/ecatslv.c **** }
 2622              	 .loc 4 1194 0
 2623 0010 BD46     	 mov sp,r7
 2624              	.LCFI78:
 2625              	 .cfi_def_cfa_register 13
 2626              	 
 2627 0012 5DF8047B 	 ldr r7,[sp],#4
 2628              	.LCFI79:
 2629              	 .cfi_restore 7
 2630              	 .cfi_def_cfa_offset 0
 2631 0016 7047     	 bx lr
 2632              	.L179:
 2633              	 .align 2
 2634              	.L178:
 2635 0018 00000000 	 .word bEcatFirstOutputsReceived
 2636 001c 00000000 	 .word bEcatOutputUpdateRunning
 2637              	 .cfi_endproc
 2638              	.LFE181:
 2640              	 .section .text.StopInputHandler,"ax",%progbits
 2641              	 .align 2
 2642              	 .global StopInputHandler
 2643              	 .thumb
 2644              	 .thumb_func
 2646              	StopInputHandler:
 2647              	.LFB182:
1195:../SSC/Src/ecatslv.c **** 
1196:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
1197:../SSC/Src/ecatslv.c **** /**
1198:../SSC/Src/ecatslv.c ****   \brief    This function is called in case of the state transition from SAFEOP to PREOP
1199:../SSC/Src/ecatslv.c **** 
1200:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
1201:../SSC/Src/ecatslv.c **** 
1202:../SSC/Src/ecatslv.c **** void StopInputHandler(void)
1203:../SSC/Src/ecatslv.c **** {
 2648              	 .loc 4 1203 0
 2649              	 .cfi_startproc
 2650              	 
 2651              	 
 2652 0000 80B5     	 push {r7,lr}
 2653              	.LCFI80:
 2654              	 .cfi_def_cfa_offset 8
 2655              	 .cfi_offset 7,-8
 2656              	 .cfi_offset 14,-4
 2657 0002 82B0     	 sub sp,sp,#8
 2658              	.LCFI81:
 2659              	 .cfi_def_cfa_offset 16
 2660 0004 00AF     	 add r7,sp,#0
 2661              	.LCFI82:
 2662              	 .cfi_def_cfa_register 7
1204:../SSC/Src/ecatslv.c ****     if(nPdOutputSize > 0)
 2663              	 .loc 4 1204 0
 2664 0006 2C4B     	 ldr r3,.L183
 2665 0008 1B88     	 ldrh r3,[r3]
 2666 000a 002B     	 cmp r3,#0
 2667 000c 02D0     	 beq .L181
1205:../SSC/Src/ecatslv.c ****     {
1206:../SSC/Src/ecatslv.c ****         /* disable the Sync Manager Channel 2 (outputs) */
1207:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1208:../SSC/Src/ecatslv.c ****         DisableSyncManChannel(PROCESS_DATA_OUT);
 2668              	 .loc 4 1208 0
 2669 000e 0220     	 movs r0,#2
 2670 0010 FFF7FEFF 	 bl DisableSyncManChannel
 2671              	.L181:
1209:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1210:../SSC/Src/ecatslv.c ****     }
1211:../SSC/Src/ecatslv.c **** 
1212:../SSC/Src/ecatslv.c ****     if(nPdInputSize > 0)
 2672              	 .loc 4 1212 0
 2673 0014 294B     	 ldr r3,.L183+4
 2674 0016 1B88     	 ldrh r3,[r3]
 2675 0018 002B     	 cmp r3,#0
 2676 001a 02D0     	 beq .L182
1213:../SSC/Src/ecatslv.c ****     {
1214:../SSC/Src/ecatslv.c ****         /*disable Sync Manager 3 (inputs) if no outputs available*/
1215:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1216:../SSC/Src/ecatslv.c ****         DisableSyncManChannel(PROCESS_DATA_IN);
 2677              	 .loc 4 1216 0
 2678 001c 0320     	 movs r0,#3
 2679 001e FFF7FEFF 	 bl DisableSyncManChannel
 2680              	.L182:
 2681              	.LBB6:
1217:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1218:../SSC/Src/ecatslv.c ****     }
1219:../SSC/Src/ecatslv.c **** 
1220:../SSC/Src/ecatslv.c ****     /* reset the events in the AL Event mask register (0x204) */
1221:../SSC/Src/ecatslv.c ****     {
1222:../SSC/Src/ecatslv.c ****         UINT16 ResetMask = SYNC0_EVENT | SYNC1_EVENT;
 2682              	 .loc 4 1222 0
 2683 0022 0C23     	 movs r3,#12
 2684 0024 FB80     	 strh r3,[r7,#6]
1223:../SSC/Src/ecatslv.c ****         ResetMask |= PROCESS_OUTPUT_EVENT;
 2685              	 .loc 4 1223 0
 2686 0026 FB88     	 ldrh r3,[r7,#6]
 2687 0028 43F48063 	 orr r3,r3,#1024
 2688 002c FB80     	 strh r3,[r7,#6]
1224:../SSC/Src/ecatslv.c ****         ResetMask |= PROCESS_INPUT_EVENT;
 2689              	 .loc 4 1224 0
 2690 002e FB88     	 ldrh r3,[r7,#6]
 2691 0030 43F40063 	 orr r3,r3,#2048
 2692 0034 FB80     	 strh r3,[r7,#6]
1225:../SSC/Src/ecatslv.c **** 
1226:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1227:../SSC/Src/ecatslv.c ****     ResetALEventMask( ~(ResetMask) );
 2693              	 .loc 4 1227 0
 2694 0036 FB88     	 ldrh r3,[r7,#6]
 2695 0038 DB43     	 mvns r3,r3
 2696 003a 9BB2     	 uxth r3,r3
 2697 003c 1846     	 mov r0,r3
 2698 003e FFF7FEFF 	 bl ResetALEventMask
 2699              	.LBE6:
1228:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1229:../SSC/Src/ecatslv.c ****     }
1230:../SSC/Src/ecatslv.c ****     /* reset the flags */
1231:../SSC/Src/ecatslv.c ****     bEcatFirstOutputsReceived = FALSE;
 2700              	 .loc 4 1231 0
 2701 0042 1F4B     	 ldr r3,.L183+8
 2702 0044 0022     	 movs r2,#0
 2703 0046 1A70     	 strb r2,[r3]
1232:../SSC/Src/ecatslv.c ****     bEscIntEnabled = FALSE;
 2704              	 .loc 4 1232 0
 2705 0048 1E4B     	 ldr r3,.L183+12
 2706 004a 0022     	 movs r2,#0
 2707 004c 1A70     	 strb r2,[r3]
1233:../SSC/Src/ecatslv.c **** /*The application ESM function is separated from this function to handle pending transitions*/
1234:../SSC/Src/ecatslv.c **** 
1235:../SSC/Src/ecatslv.c ****     bDcSyncActive = FALSE;
 2708              	 .loc 4 1235 0
 2709 004e 1E4B     	 ldr r3,.L183+16
 2710 0050 0022     	 movs r2,#0
 2711 0052 1A70     	 strb r2,[r3]
1236:../SSC/Src/ecatslv.c ****     bDcRunning = FALSE;
 2712              	 .loc 4 1236 0
 2713 0054 1D4B     	 ldr r3,.L183+20
 2714 0056 0022     	 movs r2,#0
 2715 0058 1A70     	 strb r2,[r3]
1237:../SSC/Src/ecatslv.c ****     bSmSyncSequenceValid = FALSE;
 2716              	 .loc 4 1237 0
 2717 005a 1D4B     	 ldr r3,.L183+24
 2718 005c 0022     	 movs r2,#0
 2719 005e 1A70     	 strb r2,[r3]
1238:../SSC/Src/ecatslv.c ****     u16SmSync0Value = 0;
 2720              	 .loc 4 1238 0
 2721 0060 1C4B     	 ldr r3,.L183+28
 2722 0062 0022     	 movs r2,#0
 2723 0064 1A80     	 strh r2,[r3]
1239:../SSC/Src/ecatslv.c ****     u16SmSync0Counter = 0;
 2724              	 .loc 4 1239 0
 2725 0066 1C4B     	 ldr r3,.L183+32
 2726 0068 0022     	 movs r2,#0
 2727 006a 1A80     	 strh r2,[r3]
1240:../SSC/Src/ecatslv.c **** 
1241:../SSC/Src/ecatslv.c ****     Sync0WdValue = 0;
 2728              	 .loc 4 1241 0
 2729 006c 1B4B     	 ldr r3,.L183+36
 2730 006e 0022     	 movs r2,#0
 2731 0070 1A80     	 strh r2,[r3]
1242:../SSC/Src/ecatslv.c ****     Sync0WdCounter = 0;
 2732              	 .loc 4 1242 0
 2733 0072 1B4B     	 ldr r3,.L183+40
 2734 0074 0022     	 movs r2,#0
 2735 0076 1A80     	 strh r2,[r3]
1243:../SSC/Src/ecatslv.c ****     Sync1WdCounter = 0;
 2736              	 .loc 4 1243 0
 2737 0078 1A4B     	 ldr r3,.L183+44
 2738 007a 0022     	 movs r2,#0
 2739 007c 1A80     	 strh r2,[r3]
1244:../SSC/Src/ecatslv.c ****     Sync1WdValue = 0;
 2740              	 .loc 4 1244 0
 2741 007e 1A4B     	 ldr r3,.L183+48
 2742 0080 0022     	 movs r2,#0
 2743 0082 1A80     	 strh r2,[r3]
1245:../SSC/Src/ecatslv.c ****     LatchInputSync0Value = 0;
 2744              	 .loc 4 1245 0
 2745 0084 194B     	 ldr r3,.L183+52
 2746 0086 0022     	 movs r2,#0
 2747 0088 1A80     	 strh r2,[r3]
1246:../SSC/Src/ecatslv.c ****     LatchInputSync0Counter = 0;
 2748              	 .loc 4 1246 0
 2749 008a 194B     	 ldr r3,.L183+56
 2750 008c 0022     	 movs r2,#0
 2751 008e 1A80     	 strh r2,[r3]
1247:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
1248:../SSC/Src/ecatslv.c ****     sSyncManInPar.u8SyncError = 0;
 2752              	 .loc 4 1248 0
 2753 0090 184B     	 ldr r3,.L183+60
 2754 0092 0022     	 movs r2,#0
 2755 0094 83F84020 	 strb r2,[r3,#64]
1249:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
1250:../SSC/Src/ecatslv.c **** 
1251:../SSC/Src/ecatslv.c ****     i16WaitForPllRunningTimeout = 0;
 2756              	 .loc 4 1251 0
 2757 0098 174B     	 ldr r3,.L183+64
 2758 009a 0022     	 movs r2,#0
 2759 009c 1A80     	 strh r2,[r3]
1252:../SSC/Src/ecatslv.c **** 
1253:../SSC/Src/ecatslv.c ****     bWdTrigger = FALSE;
 2760              	 .loc 4 1253 0
 2761 009e 174B     	 ldr r3,.L183+68
 2762 00a0 0022     	 movs r2,#0
 2763 00a2 1A70     	 strb r2,[r3]
1254:../SSC/Src/ecatslv.c ****     bEcatInputUpdateRunning = FALSE;
 2764              	 .loc 4 1254 0
 2765 00a4 164B     	 ldr r3,.L183+72
 2766 00a6 0022     	 movs r2,#0
 2767 00a8 1A70     	 strb r2,[r3]
1255:../SSC/Src/ecatslv.c **** 
1256:../SSC/Src/ecatslv.c ****     /*Indicate no user specified Sync mode*/
1257:../SSC/Src/ecatslv.c ****     bSyncSetByUser = FALSE;
 2768              	 .loc 4 1257 0
 2769 00aa 164B     	 ldr r3,.L183+76
 2770 00ac 0022     	 movs r2,#0
 2771 00ae 1A70     	 strb r2,[r3]
1258:../SSC/Src/ecatslv.c **** }
 2772              	 .loc 4 1258 0
 2773 00b0 0837     	 adds r7,r7,#8
 2774              	.LCFI83:
 2775              	 .cfi_def_cfa_offset 8
 2776 00b2 BD46     	 mov sp,r7
 2777              	.LCFI84:
 2778              	 .cfi_def_cfa_register 13
 2779              	 
 2780 00b4 80BD     	 pop {r7,pc}
 2781              	.L184:
 2782 00b6 00BF     	 .align 2
 2783              	.L183:
 2784 00b8 00000000 	 .word nPdOutputSize
 2785 00bc 00000000 	 .word nPdInputSize
 2786 00c0 00000000 	 .word bEcatFirstOutputsReceived
 2787 00c4 00000000 	 .word bEscIntEnabled
 2788 00c8 00000000 	 .word bDcSyncActive
 2789 00cc 00000000 	 .word bDcRunning
 2790 00d0 00000000 	 .word bSmSyncSequenceValid
 2791 00d4 00000000 	 .word u16SmSync0Value
 2792 00d8 00000000 	 .word u16SmSync0Counter
 2793 00dc 00000000 	 .word Sync0WdValue
 2794 00e0 00000000 	 .word Sync0WdCounter
 2795 00e4 00000000 	 .word Sync1WdCounter
 2796 00e8 00000000 	 .word Sync1WdValue
 2797 00ec 00000000 	 .word LatchInputSync0Value
 2798 00f0 00000000 	 .word LatchInputSync0Counter
 2799 00f4 00000000 	 .word sSyncManInPar
 2800 00f8 00000000 	 .word i16WaitForPllRunningTimeout
 2801 00fc 00000000 	 .word bWdTrigger
 2802 0100 00000000 	 .word bEcatInputUpdateRunning
 2803 0104 00000000 	 .word bSyncSetByUser
 2804              	 .cfi_endproc
 2805              	.LFE182:
 2807              	 .section .text.BackToInitTransition,"ax",%progbits
 2808              	 .align 2
 2809              	 .global BackToInitTransition
 2810              	 .thumb
 2811              	 .thumb_func
 2813              	BackToInitTransition:
 2814              	.LFB183:
1259:../SSC/Src/ecatslv.c **** 
1260:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
1261:../SSC/Src/ecatslv.c **** /**
1262:../SSC/Src/ecatslv.c **** \brief    This function is called when a X to Init transition is completed
1263:../SSC/Src/ecatslv.c **** 
1264:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
1265:../SSC/Src/ecatslv.c **** 
1266:../SSC/Src/ecatslv.c **** void BackToInitTransition(void)
1267:../SSC/Src/ecatslv.c **** {
 2815              	 .loc 4 1267 0
 2816              	 .cfi_startproc
 2817              	 
 2818              	 
 2819              	 
 2820 0000 80B4     	 push {r7}
 2821              	.LCFI85:
 2822              	 .cfi_def_cfa_offset 4
 2823              	 .cfi_offset 7,-4
 2824 0002 00AF     	 add r7,sp,#0
 2825              	.LCFI86:
 2826              	 .cfi_def_cfa_register 7
1268:../SSC/Src/ecatslv.c ****     /* Reset indication that the user has written a sync mode*/
1269:../SSC/Src/ecatslv.c ****     bSyncSetByUser = FALSE;
 2827              	 .loc 4 1269 0
 2828 0004 034B     	 ldr r3,.L186
 2829 0006 0022     	 movs r2,#0
 2830 0008 1A70     	 strb r2,[r3]
1270:../SSC/Src/ecatslv.c **** }
 2831              	 .loc 4 1270 0
 2832 000a BD46     	 mov sp,r7
 2833              	.LCFI87:
 2834              	 .cfi_def_cfa_register 13
 2835              	 
 2836 000c 5DF8047B 	 ldr r7,[sp],#4
 2837              	.LCFI88:
 2838              	 .cfi_restore 7
 2839              	 .cfi_def_cfa_offset 0
 2840 0010 7047     	 bx lr
 2841              	.L187:
 2842 0012 00BF     	 .align 2
 2843              	.L186:
 2844 0014 00000000 	 .word bSyncSetByUser
 2845              	 .cfi_endproc
 2846              	.LFE183:
 2848              	 .section .text.SetALStatus,"ax",%progbits
 2849              	 .align 2
 2850              	 .global SetALStatus
 2851              	 .thumb
 2852              	 .thumb_func
 2854              	SetALStatus:
 2855              	.LFB184:
1271:../SSC/Src/ecatslv.c **** 
1272:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
1273:../SSC/Src/ecatslv.c **** /**
1274:../SSC/Src/ecatslv.c ****  \param alStatus        New AL Status (written to register 0x130)
1275:../SSC/Src/ecatslv.c ****  \param alStatusCode    New AL Status Code (written to register 0x134)
1276:../SSC/Src/ecatslv.c **** 
1277:../SSC/Src/ecatslv.c ****   \brief  The function changes the state of the EtherCAT ASIC to the requested.
1278:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
1279:../SSC/Src/ecatslv.c **** void SetALStatus(UINT8 alStatus, UINT16 alStatusCode)
1280:../SSC/Src/ecatslv.c **** {
 2856              	 .loc 4 1280 0
 2857              	 .cfi_startproc
 2858              	 
 2859              	 
 2860              	 
 2861 0000 80B4     	 push {r7}
 2862              	.LCFI89:
 2863              	 .cfi_def_cfa_offset 4
 2864              	 .cfi_offset 7,-4
 2865 0002 85B0     	 sub sp,sp,#20
 2866              	.LCFI90:
 2867              	 .cfi_def_cfa_offset 24
 2868 0004 00AF     	 add r7,sp,#0
 2869              	.LCFI91:
 2870              	 .cfi_def_cfa_register 7
 2871 0006 0346     	 mov r3,r0
 2872 0008 0A46     	 mov r2,r1
 2873 000a FB71     	 strb r3,[r7,#7]
 2874 000c 1346     	 mov r3,r2
 2875 000e BB80     	 strh r3,[r7,#4]
1281:../SSC/Src/ecatslv.c ****     UINT16 Value = alStatusCode;
 2876              	 .loc 4 1281 0
 2877 0010 BB88     	 ldrh r3,[r7,#4]
 2878 0012 FB81     	 strh r3,[r7,#14]
1282:../SSC/Src/ecatslv.c **** 
1283:../SSC/Src/ecatslv.c ****     /*update global status variable if required*/
1284:../SSC/Src/ecatslv.c ****     if(nAlStatus != alStatus)
 2879              	 .loc 4 1284 0
 2880 0014 244B     	 ldr r3,.L197
 2881 0016 1B78     	 ldrb r3,[r3]
 2882 0018 FA79     	 ldrb r2,[r7,#7]
 2883 001a 9A42     	 cmp r2,r3
 2884 001c 02D0     	 beq .L189
1285:../SSC/Src/ecatslv.c ****     {
1286:../SSC/Src/ecatslv.c ****         nAlStatus = alStatus;
 2885              	 .loc 4 1286 0
 2886 001e 224A     	 ldr r2,.L197
 2887 0020 FB79     	 ldrb r3,[r7,#7]
 2888 0022 1370     	 strb r3,[r2]
 2889              	.L189:
1287:../SSC/Src/ecatslv.c ****     }
1288:../SSC/Src/ecatslv.c **** 
1289:../SSC/Src/ecatslv.c **** 
1290:../SSC/Src/ecatslv.c ****     if (alStatusCode != 0xFFFF)
 2890              	 .loc 4 1290 0
 2891 0024 BB88     	 ldrh r3,[r7,#4]
 2892 0026 4FF6FF72 	 movw r2,#65535
 2893 002a 9342     	 cmp r3,r2
 2894 002c 02D0     	 beq .L190
1291:../SSC/Src/ecatslv.c ****     {
1292:../SSC/Src/ecatslv.c ****         Value = SWAPWORD(Value);
1293:../SSC/Src/ecatslv.c **** 
1294:../SSC/Src/ecatslv.c ****         HW_EscWriteWord(Value,ESC_AL_STATUS_CODE_OFFSET);
 2895              	 .loc 4 1294 0
 2896 002e 1F4A     	 ldr r2,.L197+4
 2897 0030 FB89     	 ldrh r3,[r7,#14]
 2898 0032 1380     	 strh r3,[r2]
 2899              	.L190:
1295:../SSC/Src/ecatslv.c ****     }
1296:../SSC/Src/ecatslv.c **** 
1297:../SSC/Src/ecatslv.c ****     Value = nAlStatus;
 2900              	 .loc 4 1297 0
 2901 0034 1C4B     	 ldr r3,.L197
 2902 0036 1B78     	 ldrb r3,[r3]
 2903 0038 FB81     	 strh r3,[r7,#14]
1298:../SSC/Src/ecatslv.c ****     Value = SWAPWORD(Value);
1299:../SSC/Src/ecatslv.c ****     HW_EscWriteWord(Value,ESC_AL_STATUS_OFFSET);
 2904              	 .loc 4 1299 0
 2905 003a 1D4A     	 ldr r2,.L197+8
 2906 003c FB89     	 ldrh r3,[r7,#14]
 2907 003e 1380     	 strh r3,[r2]
1300:../SSC/Src/ecatslv.c **** 
1301:../SSC/Src/ecatslv.c ****     /*The Run LED state is set in Set LED Indication, only the Error LED blink code is set here*/
1302:../SSC/Src/ecatslv.c **** 
1303:../SSC/Src/ecatslv.c ****     /*set Error blink code*/
1304:../SSC/Src/ecatslv.c ****     if(alStatusCode == 0x00 || !(alStatus & STATE_CHANGE))
 2908              	 .loc 4 1304 0
 2909 0040 BB88     	 ldrh r3,[r7,#4]
 2910 0042 002B     	 cmp r3,#0
 2911 0044 04D0     	 beq .L191
 2912              	 .loc 4 1304 0 is_stmt 0 discriminator 1
 2913 0046 FB79     	 ldrb r3,[r7,#7]
 2914 0048 03F01003 	 and r3,r3,#16
 2915 004c 002B     	 cmp r3,#0
 2916 004e 03D1     	 bne .L192
 2917              	.L191:
1305:../SSC/Src/ecatslv.c ****     {
1306:../SSC/Src/ecatslv.c ****         u8EcatErrorLed = LED_OFF;
 2918              	 .loc 4 1306 0 is_stmt 1
 2919 0050 184B     	 ldr r3,.L197+12
 2920 0052 0022     	 movs r2,#0
 2921 0054 1A70     	 strb r2,[r3]
 2922 0056 16E0     	 b .L193
 2923              	.L192:
1307:../SSC/Src/ecatslv.c ****     }
1308:../SSC/Src/ecatslv.c ****     else if((alStatusCode == ALSTATUSCODE_NOSYNCERROR) ||
 2924              	 .loc 4 1308 0
 2925 0058 BB88     	 ldrh r3,[r7,#4]
 2926 005a 2D2B     	 cmp r3,#45
 2927 005c 05D0     	 beq .L194
 2928              	 .loc 4 1308 0 is_stmt 0 discriminator 1
 2929 005e BB88     	 ldrh r3,[r7,#4]
 2930 0060 1A2B     	 cmp r3,#26
 2931 0062 02D0     	 beq .L194
1309:../SSC/Src/ecatslv.c ****         (alStatusCode == ALSTATUSCODE_SYNCERROR) ||
 2932              	 .loc 4 1309 0 is_stmt 1
 2933 0064 BB88     	 ldrh r3,[r7,#4]
 2934 0066 322B     	 cmp r3,#50
 2935 0068 03D1     	 bne .L195
 2936              	.L194:
1310:../SSC/Src/ecatslv.c ****         (alStatusCode == ALSTATUSCODE_DCPLLSYNCERROR))
1311:../SSC/Src/ecatslv.c ****     {
1312:../SSC/Src/ecatslv.c ****         u8EcatErrorLed = LED_SINGLEFLASH;
 2937              	 .loc 4 1312 0
 2938 006a 124B     	 ldr r3,.L197+12
 2939 006c 0122     	 movs r2,#1
 2940 006e 1A70     	 strb r2,[r3]
 2941 0070 09E0     	 b .L193
 2942              	.L195:
1313:../SSC/Src/ecatslv.c ****     }
1314:../SSC/Src/ecatslv.c ****     else if((alStatusCode == ALSTATUSCODE_SMWATCHDOG))
 2943              	 .loc 4 1314 0
 2944 0072 BB88     	 ldrh r3,[r7,#4]
 2945 0074 1B2B     	 cmp r3,#27
 2946 0076 03D1     	 bne .L196
1315:../SSC/Src/ecatslv.c ****     {
1316:../SSC/Src/ecatslv.c ****         u8EcatErrorLed = LED_DOUBLEFLASH;
 2947              	 .loc 4 1316 0
 2948 0078 0E4B     	 ldr r3,.L197+12
 2949 007a 0222     	 movs r2,#2
 2950 007c 1A70     	 strb r2,[r3]
 2951 007e 02E0     	 b .L193
 2952              	.L196:
1317:../SSC/Src/ecatslv.c ****     }
1318:../SSC/Src/ecatslv.c ****     else
1319:../SSC/Src/ecatslv.c ****     {
1320:../SSC/Src/ecatslv.c ****         u8EcatErrorLed = LED_BLINKING;
 2953              	 .loc 4 1320 0
 2954 0080 0C4B     	 ldr r3,.L197+12
 2955 0082 0D22     	 movs r2,#13
 2956 0084 1A70     	 strb r2,[r3]
 2957              	.L193:
1321:../SSC/Src/ecatslv.c ****     }
1322:../SSC/Src/ecatslv.c ****     u8EcatErrorLed |= LED_OVERRIDE;
 2958              	 .loc 4 1322 0
 2959 0086 0B4B     	 ldr r3,.L197+12
 2960 0088 1B78     	 ldrb r3,[r3]
 2961 008a 43F01003 	 orr r3,r3,#16
 2962 008e DAB2     	 uxtb r2,r3
 2963 0090 084B     	 ldr r3,.L197+12
 2964 0092 1A70     	 strb r2,[r3]
1323:../SSC/Src/ecatslv.c **** 
1324:../SSC/Src/ecatslv.c ****     HW_EscWriteByte(u8EcatErrorLed,ESC_ERROR_LED_OVERRIDE);
 2965              	 .loc 4 1324 0
 2966 0094 084B     	 ldr r3,.L197+16
 2967 0096 074A     	 ldr r2,.L197+12
 2968 0098 1278     	 ldrb r2,[r2]
 2969 009a 1A70     	 strb r2,[r3]
1325:../SSC/Src/ecatslv.c **** }
 2970              	 .loc 4 1325 0
 2971 009c 1437     	 adds r7,r7,#20
 2972              	.LCFI92:
 2973              	 .cfi_def_cfa_offset 4
 2974 009e BD46     	 mov sp,r7
 2975              	.LCFI93:
 2976              	 .cfi_def_cfa_register 13
 2977              	 
 2978 00a0 5DF8047B 	 ldr r7,[sp],#4
 2979              	.LCFI94:
 2980              	 .cfi_restore 7
 2981              	 .cfi_def_cfa_offset 0
 2982 00a4 7047     	 bx lr
 2983              	.L198:
 2984 00a6 00BF     	 .align 2
 2985              	.L197:
 2986 00a8 00000000 	 .word nAlStatus
 2987 00ac 34010154 	 .word 1409351988
 2988 00b0 30010154 	 .word 1409351984
 2989 00b4 00000000 	 .word u8EcatErrorLed
 2990 00b8 39010154 	 .word 1409351993
 2991              	 .cfi_endproc
 2992              	.LFE184:
 2994              	 .section .text.AL_ControlInd,"ax",%progbits
 2995              	 .align 2
 2996              	 .global AL_ControlInd
 2997              	 .thumb
 2998              	 .thumb_func
 3000              	AL_ControlInd:
 3001              	.LFB185:
1326:../SSC/Src/ecatslv.c **** 
1327:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
1328:../SSC/Src/ecatslv.c **** /**
1329:../SSC/Src/ecatslv.c ****  \param    alControl        requested new state
1330:../SSC/Src/ecatslv.c ****  \param alStatusCode    requested status code
1331:../SSC/Src/ecatslv.c **** 
1332:../SSC/Src/ecatslv.c ****  \brief    This function handles the EtherCAT State Machine. It is called
1333:../SSC/Src/ecatslv.c ****             * in case of an AL Control event (Bit 0 of AL-Event (Reg 0x220),
1334:../SSC/Src/ecatslv.c ****                when the Master has written the AL Control Register (from ECAT_Main),
1335:../SSC/Src/ecatslv.c ****               alControl contains the content of the AL Control (Reg 0x120)
1336:../SSC/Src/ecatslv.c ****             * in case of a SM-Change event (Bit 4 of AL-Event (Reg 0x220)),
1337:../SSC/Src/ecatslv.c ****               when an Activate SYNCM y register is written by the master (from ECAT_Main),
1338:../SSC/Src/ecatslv.c ****               alControl contains the actual state (Bit 0-3 of AL Status (Reg 0x130))
1339:../SSC/Src/ecatslv.c ****             * in case of a locally expired watchdog (from ECAT_Main),
1340:../SSC/Src/ecatslv.c ****               alControl contains the requested new state (SAFE_OP)
1341:../SSC/Src/ecatslv.c ****             * in case of an application specific event to change the EtherCAT state (from applicati
1342:../SSC/Src/ecatslv.c ****               alControl contains the requested new state (INIT, PRE_OP or SAFE_OP)
1343:../SSC/Src/ecatslv.c **** 
1344:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
1345:../SSC/Src/ecatslv.c **** 
1346:../SSC/Src/ecatslv.c **** void AL_ControlInd(UINT8 alControl, UINT16 alStatusCode)
1347:../SSC/Src/ecatslv.c **** {
 3002              	 .loc 4 1347 0
 3003              	 .cfi_startproc
 3004              	 
 3005              	 
 3006 0000 80B5     	 push {r7,lr}
 3007              	.LCFI95:
 3008              	 .cfi_def_cfa_offset 8
 3009              	 .cfi_offset 7,-8
 3010              	 .cfi_offset 14,-4
 3011 0002 84B0     	 sub sp,sp,#16
 3012              	.LCFI96:
 3013              	 .cfi_def_cfa_offset 24
 3014 0004 00AF     	 add r7,sp,#0
 3015              	.LCFI97:
 3016              	 .cfi_def_cfa_register 7
 3017 0006 0346     	 mov r3,r0
 3018 0008 0A46     	 mov r2,r1
 3019 000a FB71     	 strb r3,[r7,#7]
 3020 000c 1346     	 mov r3,r2
 3021 000e BB80     	 strh r3,[r7,#4]
1348:../SSC/Src/ecatslv.c ****     UINT16        result = 0;
 3022              	 .loc 4 1348 0
 3023 0010 0023     	 movs r3,#0
 3024 0012 FB81     	 strh r3,[r7,#14]
1349:../SSC/Src/ecatslv.c ****     UINT8            bErrAck = 0;
 3025              	 .loc 4 1349 0
 3026 0014 0023     	 movs r3,#0
 3027 0016 7B73     	 strb r3,[r7,#13]
1350:../SSC/Src/ecatslv.c ****     UINT8         stateTrans;
1351:../SSC/Src/ecatslv.c ****     /*deactivate ESM timeout counter*/
1352:../SSC/Src/ecatslv.c ****     EsmTimeoutCounter = -1;
 3028              	 .loc 4 1352 0
 3029 0018 D34B     	 ldr r3,.L271
 3030 001a 4FF6FF72 	 movw r2,#65535
 3031 001e 1A80     	 strh r2,[r3]
1353:../SSC/Src/ecatslv.c ****     bApplEsmPending = TRUE;
 3032              	 .loc 4 1353 0
 3033 0020 D24B     	 ldr r3,.L271+4
 3034 0022 0122     	 movs r2,#1
 3035 0024 1A70     	 strb r2,[r3]
1354:../SSC/Src/ecatslv.c **** 
1355:../SSC/Src/ecatslv.c ****     /* reset the Error Flag in case of acknowledge by the Master */
1356:../SSC/Src/ecatslv.c ****     if ( alControl & STATE_CHANGE )
 3036              	 .loc 4 1356 0
 3037 0026 FB79     	 ldrb r3,[r7,#7]
 3038 0028 03F01003 	 and r3,r3,#16
 3039 002c 002B     	 cmp r3,#0
 3040 002e 09D0     	 beq .L200
1357:../SSC/Src/ecatslv.c ****     {
1358:../SSC/Src/ecatslv.c ****         bErrAck = 1;
 3041              	 .loc 4 1358 0
 3042 0030 0123     	 movs r3,#1
 3043 0032 7B73     	 strb r3,[r7,#13]
1359:../SSC/Src/ecatslv.c ****         nAlStatus &= ~STATE_CHANGE;
 3044              	 .loc 4 1359 0
 3045 0034 CE4B     	 ldr r3,.L271+8
 3046 0036 1B78     	 ldrb r3,[r3]
 3047 0038 23F01003 	 bic r3,r3,#16
 3048 003c DAB2     	 uxtb r2,r3
 3049 003e CC4B     	 ldr r3,.L271+8
 3050 0040 1A70     	 strb r2,[r3]
 3051 0042 12E0     	 b .L201
 3052              	.L200:
1360:../SSC/Src/ecatslv.c ****         /*enable SM2 is moved to state transition block. First check SM Settings.*/
1361:../SSC/Src/ecatslv.c ****     }
1362:../SSC/Src/ecatslv.c ****     else if ( (nAlStatus & STATE_CHANGE)
 3053              	 .loc 4 1362 0
 3054 0044 CA4B     	 ldr r3,.L271+8
 3055 0046 1B78     	 ldrb r3,[r3]
 3056 0048 03F01003 	 and r3,r3,#16
 3057 004c 002B     	 cmp r3,#0
 3058 004e 05D0     	 beq .L202
1363:../SSC/Src/ecatslv.c ****     // HBu 17.04.08: the error has to be acknowledged before when sending the same (or a higher) st
1364:../SSC/Src/ecatslv.c ****     //               (the error was acknowledged with the same state before independent of the ackn
1365:../SSC/Src/ecatslv.c ****     /*Error Acknowledge with 0xX1 is allowed*/
1366:../SSC/Src/ecatslv.c ****            && (alControl & STATE_MASK) != STATE_INIT )
 3059              	 .loc 4 1366 0
 3060 0050 FB79     	 ldrb r3,[r7,#7]
 3061 0052 03F00F03 	 and r3,r3,#15
 3062 0056 012B     	 cmp r3,#1
 3063 0058 00D0     	 beq .L202
1367:../SSC/Src/ecatslv.c ****         /* the error flag (Bit 4) is set in the AL-Status and the ErrAck bit (Bit 4)
1368:../SSC/Src/ecatslv.c ****            is not set in the AL-Control, so the state cannot be set to a higher state
1369:../SSC/Src/ecatslv.c ****            and the new state request will be ignored */
1370:../SSC/Src/ecatslv.c ****         return;
 3064              	 .loc 4 1370 0
 3065 005a 75E3     	 b .L199
 3066              	.L202:
1371:../SSC/Src/ecatslv.c ****     else
1372:../SSC/Src/ecatslv.c ****     {
1373:../SSC/Src/ecatslv.c ****         nAlStatus &= STATE_MASK;
 3067              	 .loc 4 1373 0
 3068 005c C44B     	 ldr r3,.L271+8
 3069 005e 1B78     	 ldrb r3,[r3]
 3070 0060 03F00F03 	 and r3,r3,#15
 3071 0064 DAB2     	 uxtb r2,r3
 3072 0066 C24B     	 ldr r3,.L271+8
 3073 0068 1A70     	 strb r2,[r3]
 3074              	.L201:
1374:../SSC/Src/ecatslv.c ****     }
1375:../SSC/Src/ecatslv.c **** 
1376:../SSC/Src/ecatslv.c ****     /* generate a variable for the state transition
1377:../SSC/Src/ecatslv.c ****       (Bit 0-3: new state (AL Control), Bit 4-7: old state (AL Status) */
1378:../SSC/Src/ecatslv.c ****     alControl &= STATE_MASK;
 3075              	 .loc 4 1378 0
 3076 006a FB79     	 ldrb r3,[r7,#7]
 3077 006c 03F00F03 	 and r3,r3,#15
 3078 0070 FB71     	 strb r3,[r7,#7]
1379:../SSC/Src/ecatslv.c ****     stateTrans = nAlStatus;
 3079              	 .loc 4 1379 0
 3080 0072 BF4B     	 ldr r3,.L271+8
 3081 0074 1B78     	 ldrb r3,[r3]
 3082 0076 3B73     	 strb r3,[r7,#12]
1380:../SSC/Src/ecatslv.c ****     stateTrans <<= 4;
 3083              	 .loc 4 1380 0
 3084 0078 3B7B     	 ldrb r3,[r7,#12]
 3085 007a 1B01     	 lsls r3,r3,#4
 3086 007c 3B73     	 strb r3,[r7,#12]
1381:../SSC/Src/ecatslv.c ****     stateTrans += alControl;
 3087              	 .loc 4 1381 0
 3088 007e 3A7B     	 ldrb r2,[r7,#12]
 3089 0080 FB79     	 ldrb r3,[r7,#7]
 3090 0082 1344     	 add r3,r3,r2
 3091 0084 3B73     	 strb r3,[r7,#12]
1382:../SSC/Src/ecatslv.c **** 
1383:../SSC/Src/ecatslv.c **** 
1384:../SSC/Src/ecatslv.c ****     /* check the SYNCM settings depending on the state transition */
1385:../SSC/Src/ecatslv.c ****     switch ( stateTrans )
 3092              	 .loc 4 1385 0
 3093 0086 3B7B     	 ldrb r3,[r7,#12]
 3094 0088 442B     	 cmp r3,#68
 3095 008a 29D0     	 beq .L205
 3096 008c 442B     	 cmp r3,#68
 3097 008e 0BDC     	 bgt .L206
 3098 0090 222B     	 cmp r3,#34
 3099 0092 15D0     	 beq .L207
 3100 0094 222B     	 cmp r3,#34
 3101 0096 02DC     	 bgt .L208
 3102 0098 122B     	 cmp r3,#18
 3103 009a 11D0     	 beq .L207
 3104 009c 28E0     	 b .L204
 3105              	.L208:
 3106 009e 242B     	 cmp r3,#36
 3107 00a0 14D0     	 beq .L209
 3108 00a2 422B     	 cmp r3,#66
 3109 00a4 0CD0     	 beq .L207
 3110 00a6 23E0     	 b .L204
 3111              	.L206:
 3112 00a8 822B     	 cmp r3,#130
 3113 00aa 09D0     	 beq .L207
 3114 00ac 822B     	 cmp r3,#130
 3115 00ae 02DC     	 bgt .L210
 3116 00b0 482B     	 cmp r3,#72
 3117 00b2 15D0     	 beq .L205
 3118 00b4 1CE0     	 b .L204
 3119              	.L210:
 3120 00b6 842B     	 cmp r3,#132
 3121 00b8 12D0     	 beq .L205
 3122 00ba 882B     	 cmp r3,#136
 3123 00bc 10D0     	 beq .L205
 3124 00be 17E0     	 b .L204
 3125              	.L207:
1386:../SSC/Src/ecatslv.c ****     {
1387:../SSC/Src/ecatslv.c ****     case INIT_2_PREOP:
1388:../SSC/Src/ecatslv.c ****     case OP_2_PREOP:
1389:../SSC/Src/ecatslv.c ****     case SAFEOP_2_PREOP:
1390:../SSC/Src/ecatslv.c ****     case PREOP_2_PREOP:
1391:../SSC/Src/ecatslv.c ****         /* in PREOP only the SYNCM settings for SYNCM0 and SYNCM1 (mailbox)
1392:../SSC/Src/ecatslv.c ****            are checked, if result is unequal 0, the slave will stay in or
1393:../SSC/Src/ecatslv.c ****            switch to INIT and set the ErrorInd Bit (bit 4) of the AL-Status */
1394:../SSC/Src/ecatslv.c ****         result = CheckSmSettings(MAILBOX_READ+1);
 3126              	 .loc 4 1394 0
 3127 00c0 0220     	 movs r0,#2
 3128 00c2 FFF7FEFF 	 bl CheckSmSettings
 3129 00c6 0346     	 mov r3,r0
 3130 00c8 FB81     	 strh r3,[r7,#14]
1395:../SSC/Src/ecatslv.c ****         break;
 3131              	 .loc 4 1395 0
 3132 00ca 11E0     	 b .L204
 3133              	.L209:
1396:../SSC/Src/ecatslv.c ****     case PREOP_2_SAFEOP:
1397:../SSC/Src/ecatslv.c ****         {
1398:../SSC/Src/ecatslv.c ****         /* before checking the SYNCM settings for SYNCM2 and SYNCM3 (process data)
1399:../SSC/Src/ecatslv.c ****            the expected length of input data (nPdInputSize) and output data (nPdOutputSize)
1400:../SSC/Src/ecatslv.c ****             could be adapted (changed by PDO-Assign and/or PDO-Mapping)
1401:../SSC/Src/ecatslv.c ****             if result is unequal 0, the slave will stay in PREOP and set
1402:../SSC/Src/ecatslv.c ****             the ErrorInd Bit (bit 4) of the AL-Status */
1403:../SSC/Src/ecatslv.c ****         result = APPL_GenerateMapping(&nPdInputSize,&nPdOutputSize);
 3134              	 .loc 4 1403 0
 3135 00cc A948     	 ldr r0,.L271+12
 3136 00ce AA49     	 ldr r1,.L271+16
 3137 00d0 FFF7FEFF 	 bl APPL_GenerateMapping
 3138 00d4 0346     	 mov r3,r0
 3139 00d6 FB81     	 strh r3,[r7,#14]
1404:../SSC/Src/ecatslv.c **** 
1405:../SSC/Src/ecatslv.c ****         if (result != 0)
 3140              	 .loc 4 1405 0
 3141 00d8 FB89     	 ldrh r3,[r7,#14]
 3142 00da 002B     	 cmp r3,#0
 3143 00dc 00D0     	 beq .L205
1406:../SSC/Src/ecatslv.c ****             break;
 3144              	 .loc 4 1406 0
 3145 00de 07E0     	 b .L204
 3146              	.L205:
1407:../SSC/Src/ecatslv.c ****         }
1408:../SSC/Src/ecatslv.c ****     case SAFEOP_2_OP:
1409:../SSC/Src/ecatslv.c ****     case OP_2_SAFEOP:
1410:../SSC/Src/ecatslv.c ****     case SAFEOP_2_SAFEOP:
1411:../SSC/Src/ecatslv.c ****     case OP_2_OP:
1412:../SSC/Src/ecatslv.c ****         /* in SAFEOP or OP the SYNCM settings for all SYNCM are checked
1413:../SSC/Src/ecatslv.c ****            if result is unequal 0, the slave will stay in or
1414:../SSC/Src/ecatslv.c ****            switch to PREOP and set the ErrorInd Bit (bit 4) of the AL-Status */
1415:../SSC/Src/ecatslv.c ****         result = CheckSmSettings(nMaxSyncMan);
 3147              	 .loc 4 1415 0
 3148 00e0 A64B     	 ldr r3,.L271+20
 3149 00e2 1B78     	 ldrb r3,[r3]
 3150 00e4 1846     	 mov r0,r3
 3151 00e6 FFF7FEFF 	 bl CheckSmSettings
 3152 00ea 0346     	 mov r3,r0
 3153 00ec FB81     	 strh r3,[r7,#14]
1416:../SSC/Src/ecatslv.c ****         break;
 3154              	 .loc 4 1416 0
 3155 00ee 00BF     	 nop
 3156              	.L204:
1417:../SSC/Src/ecatslv.c ****     }
1418:../SSC/Src/ecatslv.c **** 
1419:../SSC/Src/ecatslv.c ****     if ( result == 0 )
 3157              	 .loc 4 1419 0
 3158 00f0 FB89     	 ldrh r3,[r7,#14]
 3159 00f2 002B     	 cmp r3,#0
 3160 00f4 40F05F82 	 bne .L211
1420:../SSC/Src/ecatslv.c ****     {
1421:../SSC/Src/ecatslv.c ****         /* execute the corresponding local management service(s) depending on the state transition 
1422:../SSC/Src/ecatslv.c ****         nEcatStateTrans = 0;
 3161              	 .loc 4 1422 0
 3162 00f8 A14B     	 ldr r3,.L271+24
 3163 00fa 0022     	 movs r2,#0
 3164 00fc 1A80     	 strh r2,[r3]
1423:../SSC/Src/ecatslv.c ****         switch ( stateTrans )
 3165              	 .loc 4 1423 0
 3166 00fe 3B7B     	 ldrb r3,[r7,#12]
 3167 0100 113B     	 subs r3,r3,#17
 3168 0102 772B     	 cmp r3,#119
 3169 0104 00F25382 	 bhi .L212
 3170 0108 01A2     	 adr r2,.L214
 3171 010a 52F823F0 	 ldr pc,[r2,r3,lsl#2]
 3172 010e 00BF     	 .p2align 2
 3173              	.L214:
 3174 0110 57050000 	 .word .L213+1
 3175 0114 B9030000 	 .word .L215+1
 3176 0118 F1020000 	 .word .L216+1
 3177 011c A9050000 	 .word .L217+1
 3178 0120 AF050000 	 .word .L212+1
 3179 0124 AF050000 	 .word .L212+1
 3180 0128 AF050000 	 .word .L212+1
 3181 012c A9050000 	 .word .L217+1
 3182 0130 AF050000 	 .word .L212+1
 3183 0134 AF050000 	 .word .L212+1
 3184 0138 AF050000 	 .word .L212+1
 3185 013c AF050000 	 .word .L212+1
 3186 0140 AF050000 	 .word .L212+1
 3187 0144 AF050000 	 .word .L212+1
 3188 0148 AF050000 	 .word .L212+1
 3189 014c AF050000 	 .word .L212+1
 3190 0150 45050000 	 .word .L218+1
 3191 0154 5B050000 	 .word .L219+1
 3192 0158 A9050000 	 .word .L217+1
 3193 015c 23040000 	 .word .L220+1
 3194 0160 AF050000 	 .word .L212+1
 3195 0164 AF050000 	 .word .L212+1
 3196 0168 AF050000 	 .word .L212+1
 3197 016c A9050000 	 .word .L217+1
 3198 0170 AF050000 	 .word .L212+1
 3199 0174 AF050000 	 .word .L212+1
 3200 0178 AF050000 	 .word .L212+1
 3201 017c AF050000 	 .word .L212+1
 3202 0180 AF050000 	 .word .L212+1
 3203 0184 AF050000 	 .word .L212+1
 3204 0188 AF050000 	 .word .L212+1
 3205 018c AF050000 	 .word .L212+1
 3206 0190 8D030000 	 .word .L221+1
 3207 0194 A9050000 	 .word .L217+1
 3208 0198 AF050000 	 .word .L212+1
 3209 019c A9050000 	 .word .L217+1
 3210 01a0 AF050000 	 .word .L212+1
 3211 01a4 AF050000 	 .word .L212+1
 3212 01a8 AF050000 	 .word .L212+1
 3213 01ac A9050000 	 .word .L217+1
 3214 01b0 AF050000 	 .word .L212+1
 3215 01b4 AF050000 	 .word .L212+1
 3216 01b8 AF050000 	 .word .L212+1
 3217 01bc AF050000 	 .word .L212+1
 3218 01c0 AF050000 	 .word .L212+1
 3219 01c4 AF050000 	 .word .L212+1
 3220 01c8 AF050000 	 .word .L212+1
 3221 01cc AF050000 	 .word .L212+1
 3222 01d0 27050000 	 .word .L222+1
 3223 01d4 F9040000 	 .word .L223+1
 3224 01d8 A9050000 	 .word .L217+1
 3225 01dc 5B050000 	 .word .L219+1
 3226 01e0 AF050000 	 .word .L212+1
 3227 01e4 AF050000 	 .word .L212+1
 3228 01e8 AF050000 	 .word .L212+1
 3229 01ec 7D040000 	 .word .L224+1
 3230 01f0 AF050000 	 .word .L212+1
 3231 01f4 AF050000 	 .word .L212+1
 3232 01f8 AF050000 	 .word .L212+1
 3233 01fc AF050000 	 .word .L212+1
 3234 0200 AF050000 	 .word .L212+1
 3235 0204 AF050000 	 .word .L212+1
 3236 0208 AF050000 	 .word .L212+1
 3237 020c AF050000 	 .word .L212+1
 3238 0210 AF050000 	 .word .L212+1
 3239 0214 AF050000 	 .word .L212+1
 3240 0218 AF050000 	 .word .L212+1
 3241 021c AF050000 	 .word .L212+1
 3242 0220 AF050000 	 .word .L212+1
 3243 0224 AF050000 	 .word .L212+1
 3244 0228 AF050000 	 .word .L212+1
 3245 022c AF050000 	 .word .L212+1
 3246 0230 AF050000 	 .word .L212+1
 3247 0234 AF050000 	 .word .L212+1
 3248 0238 AF050000 	 .word .L212+1
 3249 023c AF050000 	 .word .L212+1
 3250 0240 AF050000 	 .word .L212+1
 3251 0244 AF050000 	 .word .L212+1
 3252 0248 AF050000 	 .word .L212+1
 3253 024c AF050000 	 .word .L212+1
 3254 0250 AF050000 	 .word .L212+1
 3255 0254 AF050000 	 .word .L212+1
 3256 0258 AF050000 	 .word .L212+1
 3257 025c AF050000 	 .word .L212+1
 3258 0260 AF050000 	 .word .L212+1
 3259 0264 AF050000 	 .word .L212+1
 3260 0268 AF050000 	 .word .L212+1
 3261 026c AF050000 	 .word .L212+1
 3262 0270 AF050000 	 .word .L212+1
 3263 0274 AF050000 	 .word .L212+1
 3264 0278 AF050000 	 .word .L212+1
 3265 027c AF050000 	 .word .L212+1
 3266 0280 AF050000 	 .word .L212+1
 3267 0284 AF050000 	 .word .L212+1
 3268 0288 AF050000 	 .word .L212+1
 3269 028c AF050000 	 .word .L212+1
 3270 0290 AF050000 	 .word .L212+1
 3271 0294 AF050000 	 .word .L212+1
 3272 0298 AF050000 	 .word .L212+1
 3273 029c AF050000 	 .word .L212+1
 3274 02a0 AF050000 	 .word .L212+1
 3275 02a4 AF050000 	 .word .L212+1
 3276 02a8 AF050000 	 .word .L212+1
 3277 02ac AF050000 	 .word .L212+1
 3278 02b0 AF050000 	 .word .L212+1
 3279 02b4 AF050000 	 .word .L212+1
 3280 02b8 AF050000 	 .word .L212+1
 3281 02bc AF050000 	 .word .L212+1
 3282 02c0 AF050000 	 .word .L212+1
 3283 02c4 AF050000 	 .word .L212+1
 3284 02c8 AF050000 	 .word .L212+1
 3285 02cc AF050000 	 .word .L212+1
 3286 02d0 09050000 	 .word .L225+1
 3287 02d4 DB040000 	 .word .L226+1
 3288 02d8 A9050000 	 .word .L217+1
 3289 02dc CB040000 	 .word .L227+1
 3290 02e0 AF050000 	 .word .L212+1
 3291 02e4 AF050000 	 .word .L212+1
 3292 02e8 AF050000 	 .word .L212+1
 3293 02ec 5B050000 	 .word .L219+1
 3294              	 .p2align 1
 3295              	.L216:
1424:../SSC/Src/ecatslv.c ****         {
1425:../SSC/Src/ecatslv.c ****         case INIT_2_BOOT    :
1426:../SSC/Src/ecatslv.c ****             /* if the application has to execute code when going to BOOT this shall be done at this
1427:../SSC/Src/ecatslv.c ****             bBootMode = TRUE;
 3296              	 .loc 4 1427 0
 3297 02f0 244B     	 ldr r3,.L271+28
 3298 02f2 0122     	 movs r2,#1
 3299 02f4 1A70     	 strb r2,[r3]
1428:../SSC/Src/ecatslv.c ****             if ( CheckSmSettings(MAILBOX_READ+1) != 0 )
 3300              	 .loc 4 1428 0
 3301 02f6 0220     	 movs r0,#2
 3302 02f8 FFF7FEFF 	 bl CheckSmSettings
 3303 02fc 0346     	 mov r3,r0
 3304 02fe 002B     	 cmp r3,#0
 3305 0300 05D0     	 beq .L228
1429:../SSC/Src/ecatslv.c ****             {
1430:../SSC/Src/ecatslv.c ****                 bBootMode = FALSE;
 3306              	 .loc 4 1430 0
 3307 0302 204B     	 ldr r3,.L271+28
 3308 0304 0022     	 movs r2,#0
 3309 0306 1A70     	 strb r2,[r3]
1431:../SSC/Src/ecatslv.c ****                 result = ALSTATUSCODE_INVALIDMBXCFGINBOOT;
 3310              	 .loc 4 1431 0
 3311 0308 1523     	 movs r3,#21
 3312 030a FB81     	 strh r3,[r7,#14]
1432:../SSC/Src/ecatslv.c ****                 break;
 3313              	 .loc 4 1432 0
 3314 030c 52E1     	 b .L229
 3315              	.L228:
1433:../SSC/Src/ecatslv.c ****             }
1434:../SSC/Src/ecatslv.c ****             /* disable all events in BOOT state */
1435:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1436:../SSC/Src/ecatslv.c ****             ResetALEventMask(0);
 3316              	 .loc 4 1436 0
 3317 030e 0020     	 movs r0,#0
 3318 0310 FFF7FEFF 	 bl ResetALEventMask
1437:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1438:../SSC/Src/ecatslv.c ****             /* MBX_StartMailboxHandler (in mailbox.c) checks if the areas of the mailbox
1439:../SSC/Src/ecatslv.c ****                sync managers SM0 and SM1 overlap each other
1440:../SSC/Src/ecatslv.c ****               if result is unequal 0, the slave will stay in INIT
1441:../SSC/Src/ecatslv.c ****               and sets the ErrorInd Bit (bit 4) of the AL-Status */
1442:../SSC/Src/ecatslv.c ****             result = MBX_StartMailboxHandler();
 3319              	 .loc 4 1442 0
 3320 0314 FFF7FEFF 	 bl MBX_StartMailboxHandler
 3321 0318 0346     	 mov r3,r0
 3322 031a FB81     	 strh r3,[r7,#14]
1443:../SSC/Src/ecatslv.c ****             if (result == 0)
 3323              	 .loc 4 1443 0
 3324 031c FB89     	 ldrh r3,[r7,#14]
 3325 031e 002B     	 cmp r3,#0
 3326 0320 0CD1     	 bne .L230
1444:../SSC/Src/ecatslv.c ****             {
1445:../SSC/Src/ecatslv.c ****                 bApplEsmPending = FALSE;
 3327              	 .loc 4 1445 0
 3328 0322 124B     	 ldr r3,.L271+4
 3329 0324 0022     	 movs r2,#0
 3330 0326 1A70     	 strb r2,[r3]
1446:../SSC/Src/ecatslv.c ****                 /* additionally there could be an application specific check (in ecatappl.c)
1447:../SSC/Src/ecatslv.c ****                     if the state transition from INIT to BOOT should be done
1448:../SSC/Src/ecatslv.c ****                     if result is NOERROR_INWORK, the slave will stay in INIT until timeout 
1449:../SSC/Src/ecatslv.c ****                     or transition is complete by AL_ControlRes*/
1450:../SSC/Src/ecatslv.c ****             
1451:../SSC/Src/ecatslv.c ****                 result = APPL_StartMailboxHandler();
 3331              	 .loc 4 1451 0
 3332 0328 FFF7FEFF 	 bl APPL_StartMailboxHandler
 3333 032c 0346     	 mov r3,r0
 3334 032e FB81     	 strh r3,[r7,#14]
1452:../SSC/Src/ecatslv.c ****                 if ( result == 0 )
 3335              	 .loc 4 1452 0
 3336 0330 FB89     	 ldrh r3,[r7,#14]
 3337 0332 002B     	 cmp r3,#0
 3338 0334 02D1     	 bne .L230
1453:../SSC/Src/ecatslv.c ****                 {
1454:../SSC/Src/ecatslv.c ****                     /*transition successful*/
1455:../SSC/Src/ecatslv.c ****                     bMbxRunning = TRUE;
 3339              	 .loc 4 1455 0
 3340 0336 144B     	 ldr r3,.L271+32
 3341 0338 0122     	 movs r2,#1
 3342 033a 1A70     	 strb r2,[r3]
 3343              	.L230:
1456:../SSC/Src/ecatslv.c ****                 }
1457:../SSC/Src/ecatslv.c ****             }
1458:../SSC/Src/ecatslv.c **** 
1459:../SSC/Src/ecatslv.c ****             if(result != 0 && result != NOERROR_INWORK)
 3344              	 .loc 4 1459 0
 3345 033c FB89     	 ldrh r3,[r7,#14]
 3346 033e 002B     	 cmp r3,#0
 3347 0340 0DD0     	 beq .L231
 3348              	 .loc 4 1459 0 is_stmt 0 discriminator 1
 3349 0342 FB89     	 ldrh r3,[r7,#14]
 3350 0344 FF2B     	 cmp r3,#255
 3351 0346 0AD0     	 beq .L231
1460:../SSC/Src/ecatslv.c ****             {
1461:../SSC/Src/ecatslv.c ****                 /*Stop APPL Mbx handler if the APPL start handler was called before*/
1462:../SSC/Src/ecatslv.c ****                 if(!bApplEsmPending)
 3352              	 .loc 4 1462 0 is_stmt 1
 3353 0348 084B     	 ldr r3,.L271+4
 3354 034a 1B78     	 ldrb r3,[r3]
 3355 034c 83F00103 	 eor r3,r3,#1
 3356 0350 DBB2     	 uxtb r3,r3
 3357 0352 002B     	 cmp r3,#0
 3358 0354 01D0     	 beq .L232
1463:../SSC/Src/ecatslv.c ****                     APPL_StopMailboxHandler();
 3359              	 .loc 4 1463 0
 3360 0356 FFF7FEFF 	 bl APPL_StopMailboxHandler
 3361              	.L232:
1464:../SSC/Src/ecatslv.c **** 
1465:../SSC/Src/ecatslv.c ****                  MBX_StopMailboxHandler();
 3362              	 .loc 4 1465 0
 3363 035a FFF7FEFF 	 bl MBX_StopMailboxHandler
 3364              	.L231:
1466:../SSC/Src/ecatslv.c ****             }
1467:../SSC/Src/ecatslv.c **** 
1468:../SSC/Src/ecatslv.c ****             BL_Start( STATE_BOOT );
 3365              	 .loc 4 1468 0
 3366 035e 0320     	 movs r0,#3
 3367 0360 FFF7FEFF 	 bl BL_Start
1469:../SSC/Src/ecatslv.c ****             break;
 3368              	 .loc 4 1469 0
 3369 0364 26E1     	 b .L229
 3370              	.L272:
 3371 0366 00BF     	 .align 2
 3372              	.L271:
 3373 0368 00000000 	 .word EsmTimeoutCounter
 3374 036c 00000000 	 .word bApplEsmPending
 3375 0370 00000000 	 .word nAlStatus
 3376 0374 00000000 	 .word nPdInputSize
 3377 0378 00000000 	 .word nPdOutputSize
 3378 037c 00000000 	 .word nMaxSyncMan
 3379 0380 00000000 	 .word nEcatStateTrans
 3380 0384 00000000 	 .word bBootMode
 3381 0388 00000000 	 .word bMbxRunning
 3382              	.L221:
1470:../SSC/Src/ecatslv.c **** 
1471:../SSC/Src/ecatslv.c ****         case BOOT_2_INIT    :
1472:../SSC/Src/ecatslv.c ****             if(bBootMode)
 3383              	 .loc 4 1472 0
 3384 038c AA4B     	 ldr r3,.L273
 3385 038e 1B78     	 ldrb r3,[r3]
 3386 0390 002B     	 cmp r3,#0
 3387 0392 0ED0     	 beq .L233
1473:../SSC/Src/ecatslv.c ****             {
1474:../SSC/Src/ecatslv.c ****                 bBootMode = FALSE;
 3388              	 .loc 4 1474 0
 3389 0394 A84B     	 ldr r3,.L273
 3390 0396 0022     	 movs r2,#0
 3391 0398 1A70     	 strb r2,[r3]
1475:../SSC/Src/ecatslv.c ****                 CheckSmSettings(MAILBOX_READ+1);
 3392              	 .loc 4 1475 0
 3393 039a 0220     	 movs r0,#2
 3394 039c FFF7FEFF 	 bl CheckSmSettings
1476:../SSC/Src/ecatslv.c ****                 /* disable all events in BOOT state */
1477:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1478:../SSC/Src/ecatslv.c ****                 ResetALEventMask(0);
 3395              	 .loc 4 1478 0
 3396 03a0 0020     	 movs r0,#0
 3397 03a2 FFF7FEFF 	 bl ResetALEventMask
1479:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1480:../SSC/Src/ecatslv.c ****                 MBX_StopMailboxHandler();
 3398              	 .loc 4 1480 0
 3399 03a6 FFF7FEFF 	 bl MBX_StopMailboxHandler
1481:../SSC/Src/ecatslv.c ****                 result = APPL_StopMailboxHandler();
 3400              	 .loc 4 1481 0
 3401 03aa FFF7FEFF 	 bl APPL_StopMailboxHandler
 3402 03ae 0346     	 mov r3,r0
 3403 03b0 FB81     	 strh r3,[r7,#14]
 3404              	.L233:
1482:../SSC/Src/ecatslv.c ****             }
1483:../SSC/Src/ecatslv.c **** 
1484:../SSC/Src/ecatslv.c ****             BackToInitTransition();
 3405              	 .loc 4 1484 0
 3406 03b2 FFF7FEFF 	 bl BackToInitTransition
1485:../SSC/Src/ecatslv.c **** 
1486:../SSC/Src/ecatslv.c ****             break;
 3407              	 .loc 4 1486 0
 3408 03b6 FDE0     	 b .L229
 3409              	.L215:
1487:../SSC/Src/ecatslv.c ****         case INIT_2_PREOP :
1488:../SSC/Src/ecatslv.c **** 
1489:../SSC/Src/ecatslv.c ****            UpdateEEPROMLoadedState();
 3410              	 .loc 4 1489 0
 3411 03b8 FFF7FEFF 	 bl UpdateEEPROMLoadedState
1490:../SSC/Src/ecatslv.c **** 
1491:../SSC/Src/ecatslv.c ****             if (EepromLoaded == FALSE)
 3412              	 .loc 4 1491 0
 3413 03bc 9F4B     	 ldr r3,.L273+4
 3414 03be 1B78     	 ldrb r3,[r3]
 3415 03c0 83F00103 	 eor r3,r3,#1
 3416 03c4 DBB2     	 uxtb r3,r3
 3417 03c6 002B     	 cmp r3,#0
 3418 03c8 01D0     	 beq .L234
1492:../SSC/Src/ecatslv.c ****             {
1493:../SSC/Src/ecatslv.c ****                 //return an error if the EEPROM was not loaded correct  (device restart is required
1494:../SSC/Src/ecatslv.c ****                 result = ALSTATUSCODE_EE_ERROR;
 3419              	 .loc 4 1494 0
 3420 03ca 5123     	 movs r3,#81
 3421 03cc FB81     	 strh r3,[r7,#14]
 3422              	.L234:
1495:../SSC/Src/ecatslv.c ****             }
1496:../SSC/Src/ecatslv.c ****             if (result == 0)
 3423              	 .loc 4 1496 0
 3424 03ce FB89     	 ldrh r3,[r7,#14]
 3425 03d0 002B     	 cmp r3,#0
 3426 03d2 25D1     	 bne .L235
1497:../SSC/Src/ecatslv.c ****             {
1498:../SSC/Src/ecatslv.c ****             /* MBX_StartMailboxHandler (in mailbox.c) checks if the areas of the mailbox
1499:../SSC/Src/ecatslv.c ****                sync managers SYNCM0 and SYNCM1 overlap each other
1500:../SSC/Src/ecatslv.c ****               if result is unequal 0, the slave will stay in INIT
1501:../SSC/Src/ecatslv.c ****               and sets the ErrorInd Bit (bit 4) of the AL-Status */
1502:../SSC/Src/ecatslv.c ****             result = MBX_StartMailboxHandler();
 3427              	 .loc 4 1502 0
 3428 03d4 FFF7FEFF 	 bl MBX_StartMailboxHandler
 3429 03d8 0346     	 mov r3,r0
 3430 03da FB81     	 strh r3,[r7,#14]
1503:../SSC/Src/ecatslv.c ****             if (result == 0)
 3431              	 .loc 4 1503 0
 3432 03dc FB89     	 ldrh r3,[r7,#14]
 3433 03de 002B     	 cmp r3,#0
 3434 03e0 0CD1     	 bne .L236
1504:../SSC/Src/ecatslv.c ****             {
1505:../SSC/Src/ecatslv.c ****                 bApplEsmPending = FALSE;
 3435              	 .loc 4 1505 0
 3436 03e2 974B     	 ldr r3,.L273+8
 3437 03e4 0022     	 movs r2,#0
 3438 03e6 1A70     	 strb r2,[r3]
1506:../SSC/Src/ecatslv.c ****                 /* additionally there could be an application specific check (in ecatappl.c)
1507:../SSC/Src/ecatslv.c ****                    if the state transition from INIT to PREOP should be done
1508:../SSC/Src/ecatslv.c ****                  if result is unequal 0, the slave will stay in INIT
1509:../SSC/Src/ecatslv.c ****                  and sets the ErrorInd Bit (bit 4) of the AL-Status */
1510:../SSC/Src/ecatslv.c ****                 result = APPL_StartMailboxHandler();
 3439              	 .loc 4 1510 0
 3440 03e8 FFF7FEFF 	 bl APPL_StartMailboxHandler
 3441 03ec 0346     	 mov r3,r0
 3442 03ee FB81     	 strh r3,[r7,#14]
1511:../SSC/Src/ecatslv.c ****                 if ( result == 0 )
 3443              	 .loc 4 1511 0
 3444 03f0 FB89     	 ldrh r3,[r7,#14]
 3445 03f2 002B     	 cmp r3,#0
 3446 03f4 02D1     	 bne .L236
1512:../SSC/Src/ecatslv.c ****                 {
1513:../SSC/Src/ecatslv.c ****                     bMbxRunning = TRUE;
 3447              	 .loc 4 1513 0
 3448 03f6 934B     	 ldr r3,.L273+12
 3449 03f8 0122     	 movs r2,#1
 3450 03fa 1A70     	 strb r2,[r3]
 3451              	.L236:
1514:../SSC/Src/ecatslv.c ****                 }
1515:../SSC/Src/ecatslv.c ****             }
1516:../SSC/Src/ecatslv.c **** 
1517:../SSC/Src/ecatslv.c ****             if(result != 0 && result != NOERROR_INWORK)
 3452              	 .loc 4 1517 0
 3453 03fc FB89     	 ldrh r3,[r7,#14]
 3454 03fe 002B     	 cmp r3,#0
 3455 0400 0ED0     	 beq .L235
 3456              	 .loc 4 1517 0 is_stmt 0 discriminator 1
 3457 0402 FB89     	 ldrh r3,[r7,#14]
 3458 0404 FF2B     	 cmp r3,#255
 3459 0406 0BD0     	 beq .L235
1518:../SSC/Src/ecatslv.c ****             {
1519:../SSC/Src/ecatslv.c ****                 /*Stop APPL Mbx handler if APPL Start Mbx handler was called before*/
1520:../SSC/Src/ecatslv.c ****                 if(!bApplEsmPending)
 3460              	 .loc 4 1520 0 is_stmt 1
 3461 0408 8D4B     	 ldr r3,.L273+8
 3462 040a 1B78     	 ldrb r3,[r3]
 3463 040c 83F00103 	 eor r3,r3,#1
 3464 0410 DBB2     	 uxtb r3,r3
 3465 0412 002B     	 cmp r3,#0
 3466 0414 01D0     	 beq .L237
1521:../SSC/Src/ecatslv.c ****                     APPL_StopMailboxHandler();
 3467              	 .loc 4 1521 0
 3468 0416 FFF7FEFF 	 bl APPL_StopMailboxHandler
 3469              	.L237:
1522:../SSC/Src/ecatslv.c **** 
1523:../SSC/Src/ecatslv.c ****                  MBX_StopMailboxHandler();
 3470              	 .loc 4 1523 0
 3471 041a FFF7FEFF 	 bl MBX_StopMailboxHandler
1524:../SSC/Src/ecatslv.c ****             }
1525:../SSC/Src/ecatslv.c **** 
1526:../SSC/Src/ecatslv.c ****             }
1527:../SSC/Src/ecatslv.c ****             break;
 3472              	 .loc 4 1527 0
 3473 041e C9E0     	 b .L229
 3474              	.L235:
 3475 0420 C8E0     	 b .L229
 3476              	.L220:
1528:../SSC/Src/ecatslv.c **** 
1529:../SSC/Src/ecatslv.c ****         case PREOP_2_SAFEOP:
1530:../SSC/Src/ecatslv.c ****             /* start the input handler (function is defined above) */
1531:../SSC/Src/ecatslv.c ****             result = StartInputHandler();
 3477              	 .loc 4 1531 0
 3478 0422 FFF7FEFF 	 bl StartInputHandler
 3479 0426 0346     	 mov r3,r0
 3480 0428 FB81     	 strh r3,[r7,#14]
1532:../SSC/Src/ecatslv.c ****             if ( result == 0 )
 3481              	 .loc 4 1532 0
 3482 042a FB89     	 ldrh r3,[r7,#14]
 3483 042c 002B     	 cmp r3,#0
 3484 042e 12D1     	 bne .L238
1533:../SSC/Src/ecatslv.c ****             {
1534:../SSC/Src/ecatslv.c ****                 bApplEsmPending = FALSE;
 3485              	 .loc 4 1534 0
 3486 0430 834B     	 ldr r3,.L273+8
 3487 0432 0022     	 movs r2,#0
 3488 0434 1A70     	 strb r2,[r3]
1535:../SSC/Src/ecatslv.c ****                 result = APPL_StartInputHandler(&u16ALEventMask);
 3489              	 .loc 4 1535 0
 3490 0436 8448     	 ldr r0,.L273+16
 3491 0438 FFF7FEFF 	 bl APPL_StartInputHandler
 3492 043c 0346     	 mov r3,r0
 3493 043e FB81     	 strh r3,[r7,#14]
1536:../SSC/Src/ecatslv.c **** 
1537:../SSC/Src/ecatslv.c ****                 if(result == 0)
 3494              	 .loc 4 1537 0
 3495 0440 FB89     	 ldrh r3,[r7,#14]
 3496 0442 002B     	 cmp r3,#0
 3497 0444 07D1     	 bne .L238
1538:../SSC/Src/ecatslv.c ****                 {
1539:../SSC/Src/ecatslv.c ****                     /* initialize the AL Event Mask register (0x204) */
1540:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1541:../SSC/Src/ecatslv.c ****                     SetALEventMask( u16ALEventMask );
 3498              	 .loc 4 1541 0
 3499 0446 804B     	 ldr r3,.L273+16
 3500 0448 1B88     	 ldrh r3,[r3]
 3501 044a 1846     	 mov r0,r3
 3502 044c FFF7FEFF 	 bl SetALEventMask
1542:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1543:../SSC/Src/ecatslv.c **** 
1544:../SSC/Src/ecatslv.c ****                     bEcatInputUpdateRunning = TRUE;
 3503              	 .loc 4 1544 0
 3504 0450 7E4B     	 ldr r3,.L273+20
 3505 0452 0122     	 movs r2,#1
 3506 0454 1A70     	 strb r2,[r3]
 3507              	.L238:
1545:../SSC/Src/ecatslv.c ****                 }
1546:../SSC/Src/ecatslv.c ****             }
1547:../SSC/Src/ecatslv.c **** 
1548:../SSC/Src/ecatslv.c ****             /*if one start input handler returned an error stop the input handler*/
1549:../SSC/Src/ecatslv.c ****             if(result != 0 && result != NOERROR_INWORK)
 3508              	 .loc 4 1549 0
 3509 0456 FB89     	 ldrh r3,[r7,#14]
 3510 0458 002B     	 cmp r3,#0
 3511 045a 0ED0     	 beq .L239
 3512              	 .loc 4 1549 0 is_stmt 0 discriminator 1
 3513 045c FB89     	 ldrh r3,[r7,#14]
 3514 045e FF2B     	 cmp r3,#255
 3515 0460 0BD0     	 beq .L239
1550:../SSC/Src/ecatslv.c ****             {
1551:../SSC/Src/ecatslv.c ****                 if(!bApplEsmPending)
 3516              	 .loc 4 1551 0 is_stmt 1
 3517 0462 774B     	 ldr r3,.L273+8
 3518 0464 1B78     	 ldrb r3,[r3]
 3519 0466 83F00103 	 eor r3,r3,#1
 3520 046a DBB2     	 uxtb r3,r3
 3521 046c 002B     	 cmp r3,#0
 3522 046e 01D0     	 beq .L240
1552:../SSC/Src/ecatslv.c ****                 {
1553:../SSC/Src/ecatslv.c ****                     /*Call only the APPL stop handler if the APPL start handler was called before*/
1554:../SSC/Src/ecatslv.c ****                     /*The application can react to the state transition in the function APPL_StopIn
1555:../SSC/Src/ecatslv.c ****                     APPL_StopInputHandler();
 3523              	 .loc 4 1555 0
 3524 0470 FFF7FEFF 	 bl APPL_StopInputHandler
 3525              	.L240:
1556:../SSC/Src/ecatslv.c ****                 }
1557:../SSC/Src/ecatslv.c **** 
1558:../SSC/Src/ecatslv.c ****                 StopInputHandler();
 3526              	 .loc 4 1558 0
 3527 0474 FFF7FEFF 	 bl StopInputHandler
1559:../SSC/Src/ecatslv.c ****             }
1560:../SSC/Src/ecatslv.c ****             break;
 3528              	 .loc 4 1560 0
 3529 0478 9CE0     	 b .L229
 3530              	.L239:
 3531              	 .loc 4 1560 0 is_stmt 0 discriminator 2
 3532 047a 9BE0     	 b .L229
 3533              	.L224:
1561:../SSC/Src/ecatslv.c **** 
1562:../SSC/Src/ecatslv.c ****         case SAFEOP_2_OP:
1563:../SSC/Src/ecatslv.c ****             /* start the output handler (function is defined above) */
1564:../SSC/Src/ecatslv.c ****             result = StartOutputHandler();
 3534              	 .loc 4 1564 0 is_stmt 1
 3535 047c FFF7FEFF 	 bl StartOutputHandler
 3536 0480 0346     	 mov r3,r0
 3537 0482 FB81     	 strh r3,[r7,#14]
1565:../SSC/Src/ecatslv.c ****             if(result == 0)
 3538              	 .loc 4 1565 0
 3539 0484 FB89     	 ldrh r3,[r7,#14]
 3540 0486 002B     	 cmp r3,#0
 3541 0488 0CD1     	 bne .L241
1566:../SSC/Src/ecatslv.c ****             {
1567:../SSC/Src/ecatslv.c ****                 bApplEsmPending = FALSE;
 3542              	 .loc 4 1567 0
 3543 048a 6D4B     	 ldr r3,.L273+8
 3544 048c 0022     	 movs r2,#0
 3545 048e 1A70     	 strb r2,[r3]
1568:../SSC/Src/ecatslv.c ****                 result = APPL_StartOutputHandler();
 3546              	 .loc 4 1568 0
 3547 0490 FFF7FEFF 	 bl APPL_StartOutputHandler
 3548 0494 0346     	 mov r3,r0
 3549 0496 FB81     	 strh r3,[r7,#14]
1569:../SSC/Src/ecatslv.c **** 
1570:../SSC/Src/ecatslv.c ****                 if(result == 0)
 3550              	 .loc 4 1570 0
 3551 0498 FB89     	 ldrh r3,[r7,#14]
 3552 049a 002B     	 cmp r3,#0
 3553 049c 02D1     	 bne .L241
1571:../SSC/Src/ecatslv.c ****                 {
1572:../SSC/Src/ecatslv.c ****                     /*Device is in OPERATINAL*/
1573:../SSC/Src/ecatslv.c ****                     bEcatOutputUpdateRunning = TRUE;
 3554              	 .loc 4 1573 0
 3555 049e 6C4B     	 ldr r3,.L273+24
 3556 04a0 0122     	 movs r2,#1
 3557 04a2 1A70     	 strb r2,[r3]
 3558              	.L241:
1574:../SSC/Src/ecatslv.c ****                 }
1575:../SSC/Src/ecatslv.c **** 
1576:../SSC/Src/ecatslv.c ****             }
1577:../SSC/Src/ecatslv.c **** 
1578:../SSC/Src/ecatslv.c ****             if ( result != 0 && result != NOERROR_INWORK)
 3559              	 .loc 4 1578 0
 3560 04a4 FB89     	 ldrh r3,[r7,#14]
 3561 04a6 002B     	 cmp r3,#0
 3562 04a8 0ED0     	 beq .L242
 3563              	 .loc 4 1578 0 is_stmt 0 discriminator 1
 3564 04aa FB89     	 ldrh r3,[r7,#14]
 3565 04ac FF2B     	 cmp r3,#255
 3566 04ae 0BD0     	 beq .L242
1579:../SSC/Src/ecatslv.c ****             {
1580:../SSC/Src/ecatslv.c ****                 if(!bApplEsmPending)
 3567              	 .loc 4 1580 0 is_stmt 1
 3568 04b0 634B     	 ldr r3,.L273+8
 3569 04b2 1B78     	 ldrb r3,[r3]
 3570 04b4 83F00103 	 eor r3,r3,#1
 3571 04b8 DBB2     	 uxtb r3,r3
 3572 04ba 002B     	 cmp r3,#0
 3573 04bc 01D0     	 beq .L243
1581:../SSC/Src/ecatslv.c ****                     APPL_StopOutputHandler();
 3574              	 .loc 4 1581 0
 3575 04be FFF7FEFF 	 bl APPL_StopOutputHandler
 3576              	.L243:
1582:../SSC/Src/ecatslv.c **** 
1583:../SSC/Src/ecatslv.c ****                 StopOutputHandler();
 3577              	 .loc 4 1583 0
 3578 04c2 FFF7FEFF 	 bl StopOutputHandler
1584:../SSC/Src/ecatslv.c ****             }
1585:../SSC/Src/ecatslv.c **** 
1586:../SSC/Src/ecatslv.c ****             break;
 3579              	 .loc 4 1586 0
 3580 04c6 75E0     	 b .L229
 3581              	.L242:
 3582              	 .loc 4 1586 0 is_stmt 0 discriminator 3
 3583 04c8 74E0     	 b .L229
 3584              	.L227:
1587:../SSC/Src/ecatslv.c **** 
1588:../SSC/Src/ecatslv.c ****         case OP_2_SAFEOP:
1589:../SSC/Src/ecatslv.c ****             /* stop the output handler (function is defined above) */
1590:../SSC/Src/ecatslv.c ****             APPL_StopOutputHandler();
 3585              	 .loc 4 1590 0 is_stmt 1
 3586 04ca FFF7FEFF 	 bl APPL_StopOutputHandler
1591:../SSC/Src/ecatslv.c **** 
1592:../SSC/Src/ecatslv.c ****             StopOutputHandler();
 3587              	 .loc 4 1592 0
 3588 04ce FFF7FEFF 	 bl StopOutputHandler
1593:../SSC/Src/ecatslv.c **** 
1594:../SSC/Src/ecatslv.c ****             bApplEsmPending = FALSE;
 3589              	 .loc 4 1594 0
 3590 04d2 5B4B     	 ldr r3,.L273+8
 3591 04d4 0022     	 movs r2,#0
 3592 04d6 1A70     	 strb r2,[r3]
1595:../SSC/Src/ecatslv.c **** 
1596:../SSC/Src/ecatslv.c ****             break;
 3593              	 .loc 4 1596 0
 3594 04d8 6CE0     	 b .L229
 3595              	.L226:
1597:../SSC/Src/ecatslv.c **** 
1598:../SSC/Src/ecatslv.c ****         case OP_2_PREOP:
1599:../SSC/Src/ecatslv.c ****             /* stop the output handler (function is defined above) */
1600:../SSC/Src/ecatslv.c ****             result = APPL_StopOutputHandler();
 3596              	 .loc 4 1600 0
 3597 04da FFF7FEFF 	 bl APPL_StopOutputHandler
 3598 04de 0346     	 mov r3,r0
 3599 04e0 FB81     	 strh r3,[r7,#14]
1601:../SSC/Src/ecatslv.c **** 
1602:../SSC/Src/ecatslv.c ****             StopOutputHandler();
 3600              	 .loc 4 1602 0
 3601 04e2 FFF7FEFF 	 bl StopOutputHandler
1603:../SSC/Src/ecatslv.c **** 
1604:../SSC/Src/ecatslv.c ****             bApplEsmPending = FALSE;
 3602              	 .loc 4 1604 0
 3603 04e6 564B     	 ldr r3,.L273+8
 3604 04e8 0022     	 movs r2,#0
 3605 04ea 1A70     	 strb r2,[r3]
1605:../SSC/Src/ecatslv.c **** 
1606:../SSC/Src/ecatslv.c ****             if (result != 0)
 3606              	 .loc 4 1606 0
 3607 04ec FB89     	 ldrh r3,[r7,#14]
 3608 04ee 002B     	 cmp r3,#0
 3609 04f0 00D0     	 beq .L244
1607:../SSC/Src/ecatslv.c ****                 break;
 3610              	 .loc 4 1607 0 discriminator 4
 3611 04f2 5FE0     	 b .L229
 3612              	.L244:
1608:../SSC/Src/ecatslv.c **** 
1609:../SSC/Src/ecatslv.c ****             stateTrans = SAFEOP_2_PREOP;
 3613              	 .loc 4 1609 0
 3614 04f4 4223     	 movs r3,#66
 3615 04f6 3B73     	 strb r3,[r7,#12]
 3616              	.L223:
1610:../SSC/Src/ecatslv.c **** 
1611:../SSC/Src/ecatslv.c ****         case SAFEOP_2_PREOP:
1612:../SSC/Src/ecatslv.c ****             /* stop the input handler (function is defined above) */
1613:../SSC/Src/ecatslv.c ****             APPL_StopInputHandler();
 3617              	 .loc 4 1613 0
 3618 04f8 FFF7FEFF 	 bl APPL_StopInputHandler
1614:../SSC/Src/ecatslv.c ****            
1615:../SSC/Src/ecatslv.c ****             StopInputHandler();
 3619              	 .loc 4 1615 0
 3620 04fc FFF7FEFF 	 bl StopInputHandler
1616:../SSC/Src/ecatslv.c **** 
1617:../SSC/Src/ecatslv.c ****             bApplEsmPending = FALSE;
 3621              	 .loc 4 1617 0
 3622 0500 4F4B     	 ldr r3,.L273+8
 3623 0502 0022     	 movs r2,#0
 3624 0504 1A70     	 strb r2,[r3]
1618:../SSC/Src/ecatslv.c **** 
1619:../SSC/Src/ecatslv.c ****             break;
 3625              	 .loc 4 1619 0
 3626 0506 55E0     	 b .L229
 3627              	.L225:
1620:../SSC/Src/ecatslv.c **** 
1621:../SSC/Src/ecatslv.c ****         case OP_2_INIT:
1622:../SSC/Src/ecatslv.c ****             /* stop the output handler (function is defined above) */
1623:../SSC/Src/ecatslv.c ****             result = APPL_StopOutputHandler();
 3628              	 .loc 4 1623 0
 3629 0508 FFF7FEFF 	 bl APPL_StopOutputHandler
 3630 050c 0346     	 mov r3,r0
 3631 050e FB81     	 strh r3,[r7,#14]
1624:../SSC/Src/ecatslv.c **** 
1625:../SSC/Src/ecatslv.c ****             StopOutputHandler();
 3632              	 .loc 4 1625 0
 3633 0510 FFF7FEFF 	 bl StopOutputHandler
1626:../SSC/Src/ecatslv.c **** 
1627:../SSC/Src/ecatslv.c ****             bApplEsmPending = FALSE;
 3634              	 .loc 4 1627 0
 3635 0514 4A4B     	 ldr r3,.L273+8
 3636 0516 0022     	 movs r2,#0
 3637 0518 1A70     	 strb r2,[r3]
1628:../SSC/Src/ecatslv.c **** 
1629:../SSC/Src/ecatslv.c ****             if (result != 0)
 3638              	 .loc 4 1629 0
 3639 051a FB89     	 ldrh r3,[r7,#14]
 3640 051c 002B     	 cmp r3,#0
 3641 051e 00D0     	 beq .L245
1630:../SSC/Src/ecatslv.c ****                 break;
 3642              	 .loc 4 1630 0 discriminator 5
 3643 0520 48E0     	 b .L229
 3644              	.L245:
1631:../SSC/Src/ecatslv.c ****             
1632:../SSC/Src/ecatslv.c ****             stateTrans = SAFEOP_2_INIT;
 3645              	 .loc 4 1632 0
 3646 0522 4123     	 movs r3,#65
 3647 0524 3B73     	 strb r3,[r7,#12]
 3648              	.L222:
1633:../SSC/Src/ecatslv.c **** 
1634:../SSC/Src/ecatslv.c ****         case SAFEOP_2_INIT:
1635:../SSC/Src/ecatslv.c ****             /* stop the input handler (function is defined above) */
1636:../SSC/Src/ecatslv.c ****             result = APPL_StopInputHandler();
 3649              	 .loc 4 1636 0
 3650 0526 FFF7FEFF 	 bl APPL_StopInputHandler
 3651 052a 0346     	 mov r3,r0
 3652 052c FB81     	 strh r3,[r7,#14]
1637:../SSC/Src/ecatslv.c ****             
1638:../SSC/Src/ecatslv.c ****             StopInputHandler();
 3653              	 .loc 4 1638 0
 3654 052e FFF7FEFF 	 bl StopInputHandler
1639:../SSC/Src/ecatslv.c **** 
1640:../SSC/Src/ecatslv.c ****             bApplEsmPending = FALSE;
 3655              	 .loc 4 1640 0
 3656 0532 434B     	 ldr r3,.L273+8
 3657 0534 0022     	 movs r2,#0
 3658 0536 1A70     	 strb r2,[r3]
1641:../SSC/Src/ecatslv.c **** 
1642:../SSC/Src/ecatslv.c ****             if (result != 0)
 3659              	 .loc 4 1642 0
 3660 0538 FB89     	 ldrh r3,[r7,#14]
 3661 053a 002B     	 cmp r3,#0
 3662 053c 00D0     	 beq .L246
1643:../SSC/Src/ecatslv.c ****                 break;
 3663              	 .loc 4 1643 0 discriminator 6
 3664 053e 39E0     	 b .L229
 3665              	.L246:
1644:../SSC/Src/ecatslv.c ****             stateTrans = PREOP_2_INIT;
 3666              	 .loc 4 1644 0
 3667 0540 2123     	 movs r3,#33
 3668 0542 3B73     	 strb r3,[r7,#12]
 3669              	.L218:
1645:../SSC/Src/ecatslv.c **** 
1646:../SSC/Src/ecatslv.c ****         case PREOP_2_INIT:
1647:../SSC/Src/ecatslv.c ****             MBX_StopMailboxHandler();
 3670              	 .loc 4 1647 0
 3671 0544 FFF7FEFF 	 bl MBX_StopMailboxHandler
1648:../SSC/Src/ecatslv.c ****             result = APPL_StopMailboxHandler();
 3672              	 .loc 4 1648 0
 3673 0548 FFF7FEFF 	 bl APPL_StopMailboxHandler
 3674 054c 0346     	 mov r3,r0
 3675 054e FB81     	 strh r3,[r7,#14]
1649:../SSC/Src/ecatslv.c **** 
1650:../SSC/Src/ecatslv.c ****             BackToInitTransition();
 3676              	 .loc 4 1650 0
 3677 0550 FFF7FEFF 	 bl BackToInitTransition
1651:../SSC/Src/ecatslv.c ****             break;
 3678              	 .loc 4 1651 0
 3679 0554 2EE0     	 b .L229
 3680              	.L213:
1652:../SSC/Src/ecatslv.c **** 
1653:../SSC/Src/ecatslv.c ****         case INIT_2_INIT:
1654:../SSC/Src/ecatslv.c ****             BackToInitTransition();
 3681              	 .loc 4 1654 0
 3682 0556 FFF7FEFF 	 bl BackToInitTransition
 3683              	.L219:
1655:../SSC/Src/ecatslv.c ****         case PREOP_2_PREOP:
1656:../SSC/Src/ecatslv.c ****         case SAFEOP_2_SAFEOP:
1657:../SSC/Src/ecatslv.c ****         case OP_2_OP:
1658:../SSC/Src/ecatslv.c ****             if(bErrAck)
 3684              	 .loc 4 1658 0
 3685 055a 7B7B     	 ldrb r3,[r7,#13]
 3686 055c 002B     	 cmp r3,#0
 3687 055e 04D0     	 beq .L247
1659:../SSC/Src/ecatslv.c ****                 APPL_AckErrorInd(stateTrans);
 3688              	 .loc 4 1659 0
 3689 0560 3B7B     	 ldrb r3,[r7,#12]
 3690 0562 9BB2     	 uxth r3,r3
 3691 0564 1846     	 mov r0,r3
 3692 0566 FFF7FEFF 	 bl APPL_AckErrorInd
 3693              	.L247:
1660:../SSC/Src/ecatslv.c **** 
1661:../SSC/Src/ecatslv.c ****             if(!bLocalErrorFlag)
 3694              	 .loc 4 1661 0
 3695 056a 3A4B     	 ldr r3,.L273+28
 3696 056c 1B78     	 ldrb r3,[r3]
 3697 056e 83F00103 	 eor r3,r3,#1
 3698 0572 DBB2     	 uxtb r3,r3
 3699 0574 002B     	 cmp r3,#0
 3700 0576 14D0     	 beq .L248
1662:../SSC/Src/ecatslv.c ****             {
1663:../SSC/Src/ecatslv.c ****                 /*no local error flag is currently active, enable SM*/
1664:../SSC/Src/ecatslv.c ****                 if ( nAlStatus & (STATE_SAFEOP | STATE_OP))
 3701              	 .loc 4 1664 0
 3702 0578 374B     	 ldr r3,.L273+32
 3703 057a 1B78     	 ldrb r3,[r3]
 3704 057c 03F00C03 	 and r3,r3,#12
 3705 0580 002B     	 cmp r3,#0
 3706 0582 0ED0     	 beq .L248
1665:../SSC/Src/ecatslv.c ****                 {
1666:../SSC/Src/ecatslv.c ****                     if(nPdOutputSize > 0)
 3707              	 .loc 4 1666 0
 3708 0584 354B     	 ldr r3,.L273+36
 3709 0586 1B88     	 ldrh r3,[r3]
 3710 0588 002B     	 cmp r3,#0
 3711 058a 03D0     	 beq .L249
1667:../SSC/Src/ecatslv.c ****                     {
1668:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1669:../SSC/Src/ecatslv.c ****                         EnableSyncManChannel(PROCESS_DATA_OUT);
 3712              	 .loc 4 1669 0
 3713 058c 0220     	 movs r0,#2
 3714 058e FFF7FEFF 	 bl EnableSyncManChannel
 3715 0592 06E0     	 b .L248
 3716              	.L249:
1670:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1671:../SSC/Src/ecatslv.c ****                     }
1672:../SSC/Src/ecatslv.c ****                     else 
1673:../SSC/Src/ecatslv.c ****                     if(nPdInputSize > 0)
 3717              	 .loc 4 1673 0
 3718 0594 324B     	 ldr r3,.L273+40
 3719 0596 1B88     	 ldrh r3,[r3]
 3720 0598 002B     	 cmp r3,#0
 3721 059a 02D0     	 beq .L248
1674:../SSC/Src/ecatslv.c ****                     {
1675:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1676:../SSC/Src/ecatslv.c ****                         EnableSyncManChannel(PROCESS_DATA_IN);
 3722              	 .loc 4 1676 0
 3723 059c 0320     	 movs r0,#3
 3724 059e FFF7FEFF 	 bl EnableSyncManChannel
 3725              	.L248:
1677:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1678:../SSC/Src/ecatslv.c ****                     }
1679:../SSC/Src/ecatslv.c ****                 }
1680:../SSC/Src/ecatslv.c ****             }
1681:../SSC/Src/ecatslv.c ****             result = NOERROR_NOSTATECHANGE;
 3726              	 .loc 4 1681 0
 3727 05a2 FE23     	 movs r3,#254
 3728 05a4 FB81     	 strh r3,[r7,#14]
1682:../SSC/Src/ecatslv.c ****             break;
 3729              	 .loc 4 1682 0
 3730 05a6 05E0     	 b .L229
 3731              	.L217:
1683:../SSC/Src/ecatslv.c **** 
1684:../SSC/Src/ecatslv.c ****         case INIT_2_SAFEOP:
1685:../SSC/Src/ecatslv.c ****         case INIT_2_OP:
1686:../SSC/Src/ecatslv.c ****         case PREOP_2_OP:
1687:../SSC/Src/ecatslv.c ****         case PREOP_2_BOOT:
1688:../SSC/Src/ecatslv.c ****         case SAFEOP_2_BOOT:
1689:../SSC/Src/ecatslv.c ****         case OP_2_BOOT:
1690:../SSC/Src/ecatslv.c ****         case BOOT_2_PREOP:
1691:../SSC/Src/ecatslv.c ****         case BOOT_2_SAFEOP:
1692:../SSC/Src/ecatslv.c ****         case BOOT_2_OP:
1693:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_INVALIDALCONTROL;
 3732              	 .loc 4 1693 0
 3733 05a8 1123     	 movs r3,#17
 3734 05aa FB81     	 strh r3,[r7,#14]
1694:../SSC/Src/ecatslv.c ****             break;
 3735              	 .loc 4 1694 0
 3736 05ac 02E0     	 b .L229
 3737              	.L212:
1695:../SSC/Src/ecatslv.c **** 
1696:../SSC/Src/ecatslv.c ****         default:
1697:../SSC/Src/ecatslv.c ****             result = ALSTATUSCODE_UNKNOWNALCONTROL;
 3738              	 .loc 4 1697 0
 3739 05ae 1223     	 movs r3,#18
 3740 05b0 FB81     	 strh r3,[r7,#14]
1698:../SSC/Src/ecatslv.c ****             break;
 3741              	 .loc 4 1698 0
 3742 05b2 00BF     	 nop
 3743              	.L229:
 3744 05b4 1EE0     	 b .L250
 3745              	.L211:
1699:../SSC/Src/ecatslv.c ****         }
1700:../SSC/Src/ecatslv.c ****     }
1701:../SSC/Src/ecatslv.c ****     else
1702:../SSC/Src/ecatslv.c ****     {
1703:../SSC/Src/ecatslv.c ****         /* the checking of the sync manager settings was not successful
1704:../SSC/Src/ecatslv.c ****             switch back the state to PREOP or INIT */
1705:../SSC/Src/ecatslv.c ****         switch (nAlStatus)
 3746              	 .loc 4 1705 0
 3747 05b6 284B     	 ldr r3,.L273+32
 3748 05b8 1B78     	 ldrb r3,[r3]
 3749 05ba 042B     	 cmp r3,#4
 3750 05bc 08D0     	 beq .L251
 3751 05be 082B     	 cmp r3,#8
 3752 05c0 02D0     	 beq .L252
 3753 05c2 022B     	 cmp r3,#2
 3754 05c4 08D0     	 beq .L253
 3755 05c6 15E0     	 b .L250
 3756              	.L252:
1706:../SSC/Src/ecatslv.c ****         {
1707:../SSC/Src/ecatslv.c ****         case STATE_OP:
1708:../SSC/Src/ecatslv.c ****             /* stop the output handler (function is defined above) */
1709:../SSC/Src/ecatslv.c ****             APPL_StopOutputHandler();
 3757              	 .loc 4 1709 0
 3758 05c8 FFF7FEFF 	 bl APPL_StopOutputHandler
1710:../SSC/Src/ecatslv.c ****             StopOutputHandler();
 3759              	 .loc 4 1710 0
 3760 05cc FFF7FEFF 	 bl StopOutputHandler
 3761              	.L251:
1711:../SSC/Src/ecatslv.c ****         case STATE_SAFEOP:
1712:../SSC/Src/ecatslv.c ****             /* stop the input handler (function is defined above) */
1713:../SSC/Src/ecatslv.c ****             APPL_StopInputHandler();
 3762              	 .loc 4 1713 0
 3763 05d0 FFF7FEFF 	 bl APPL_StopInputHandler
1714:../SSC/Src/ecatslv.c **** 
1715:../SSC/Src/ecatslv.c ****             StopInputHandler();
 3764              	 .loc 4 1715 0
 3765 05d4 FFF7FEFF 	 bl StopInputHandler
 3766              	.L253:
1716:../SSC/Src/ecatslv.c **** 
1717:../SSC/Src/ecatslv.c ****         case STATE_PREOP:
1718:../SSC/Src/ecatslv.c **** 
1719:../SSC/Src/ecatslv.c ****             if ( result == ALSTATUSCODE_INVALIDMBXCFGINPREOP )
 3767              	 .loc 4 1719 0
 3768 05d8 FB89     	 ldrh r3,[r7,#14]
 3769 05da 162B     	 cmp r3,#22
 3770 05dc 07D1     	 bne .L254
1720:../SSC/Src/ecatslv.c ****             {
1721:../SSC/Src/ecatslv.c ****                 /* the mailbox sync manager settings were wrong, switch back to INIT */
1722:../SSC/Src/ecatslv.c ****                 MBX_StopMailboxHandler();
 3771              	 .loc 4 1722 0
 3772 05de FFF7FEFF 	 bl MBX_StopMailboxHandler
1723:../SSC/Src/ecatslv.c ****                 APPL_StopMailboxHandler();
 3773              	 .loc 4 1723 0
 3774 05e2 FFF7FEFF 	 bl APPL_StopMailboxHandler
1724:../SSC/Src/ecatslv.c **** 
1725:../SSC/Src/ecatslv.c ****                 nAlStatus = STATE_INIT;
 3775              	 .loc 4 1725 0
 3776 05e6 1C4B     	 ldr r3,.L273+32
 3777 05e8 0122     	 movs r2,#1
 3778 05ea 1A70     	 strb r2,[r3]
 3779 05ec 02E0     	 b .L250
 3780              	.L254:
1726:../SSC/Src/ecatslv.c ****             }
1727:../SSC/Src/ecatslv.c ****             else
1728:../SSC/Src/ecatslv.c ****                 nAlStatus = STATE_PREOP;
 3781              	 .loc 4 1728 0
 3782 05ee 1A4B     	 ldr r3,.L273+32
 3783 05f0 0222     	 movs r2,#2
 3784 05f2 1A70     	 strb r2,[r3]
 3785              	.L250:
1729:../SSC/Src/ecatslv.c ****         }
1730:../SSC/Src/ecatslv.c ****     }
1731:../SSC/Src/ecatslv.c **** 
1732:../SSC/Src/ecatslv.c ****     if ( result == NOERROR_INWORK )
 3786              	 .loc 4 1732 0
 3787 05f4 FB89     	 ldrh r3,[r7,#14]
 3788 05f6 FF2B     	 cmp r3,#255
 3789 05f8 47D1     	 bne .L255
1733:../SSC/Src/ecatslv.c ****     {
1734:../SSC/Src/ecatslv.c ****         /* state transition is still in work
1735:../SSC/Src/ecatslv.c ****             ECAT_StateChange must be called from the application */
1736:../SSC/Src/ecatslv.c ****         bEcatWaitForAlControlRes = TRUE;
 3790              	 .loc 4 1736 0
 3791 05fa 1A4B     	 ldr r3,.L273+44
 3792 05fc 0122     	 movs r2,#1
 3793 05fe 1A70     	 strb r2,[r3]
1737:../SSC/Src/ecatslv.c ****         /* state transition has to be stored */
1738:../SSC/Src/ecatslv.c ****         nEcatStateTrans = stateTrans;
 3794              	 .loc 4 1738 0
 3795 0600 3B7B     	 ldrb r3,[r7,#12]
 3796 0602 9AB2     	 uxth r2,r3
 3797 0604 184B     	 ldr r3,.L273+48
 3798 0606 1A80     	 strh r2,[r3]
1739:../SSC/Src/ecatslv.c **** 
1740:../SSC/Src/ecatslv.c ****         /*Init ESM timeout counter (will be decremented with the local 1ms timer)*/
1741:../SSC/Src/ecatslv.c ****         switch(nEcatStateTrans)
 3799              	 .loc 4 1741 0
 3800 0608 174B     	 ldr r3,.L273+48
 3801 060a 1B88     	 ldrh r3,[r3]
 3802 060c 242B     	 cmp r3,#36
 3803 060e 0DD0     	 beq .L257
 3804 0610 242B     	 cmp r3,#36
 3805 0612 03DC     	 bgt .L258
 3806 0614 123B     	 subs r3,r3,#18
 3807 0616 012B     	 cmp r3,#1
 3808 0618 2AD8     	 bhi .L256
 3809 061a 02E0     	 b .L270
 3810              	.L258:
 3811 061c 482B     	 cmp r3,#72
 3812 061e 05D0     	 beq .L257
 3813 0620 26E0     	 b .L256
 3814              	.L270:
1742:../SSC/Src/ecatslv.c ****         {
1743:../SSC/Src/ecatslv.c ****             case INIT_2_PREOP:
1744:../SSC/Src/ecatslv.c ****             case INIT_2_BOOT:
1745:../SSC/Src/ecatslv.c ****                 EsmTimeoutCounter = PREOPTIMEOUT;
 3815              	 .loc 4 1745 0
 3816 0622 124B     	 ldr r3,.L273+52
 3817 0624 4FF4FA62 	 mov r2,#2000
 3818 0628 1A80     	 strh r2,[r3]
1746:../SSC/Src/ecatslv.c ****             break;
 3819              	 .loc 4 1746 0
 3820 062a 25E0     	 b .L260
 3821              	.L257:
1747:../SSC/Src/ecatslv.c ****             case PREOP_2_SAFEOP:
1748:../SSC/Src/ecatslv.c ****             case SAFEOP_2_OP:
1749:../SSC/Src/ecatslv.c ****                 EsmTimeoutCounter = SAFEOP2OPTIMEOUT;
 3822              	 .loc 4 1749 0
 3823 062c 0F4B     	 ldr r3,.L273+52
 3824 062e 42F22832 	 movw r2,#9000
 3825 0632 1A80     	 strh r2,[r3]
1750:../SSC/Src/ecatslv.c ****                 break;
 3826              	 .loc 4 1750 0
 3827 0634 20E0     	 b .L260
 3828              	.L274:
 3829 0636 00BF     	 .align 2
 3830              	.L273:
 3831 0638 00000000 	 .word bBootMode
 3832 063c 00000000 	 .word EepromLoaded
 3833 0640 00000000 	 .word bApplEsmPending
 3834 0644 00000000 	 .word bMbxRunning
 3835 0648 00000000 	 .word u16ALEventMask
 3836 064c 00000000 	 .word bEcatInputUpdateRunning
 3837 0650 00000000 	 .word bEcatOutputUpdateRunning
 3838 0654 00000000 	 .word bLocalErrorFlag
 3839 0658 00000000 	 .word nAlStatus
 3840 065c 00000000 	 .word nPdOutputSize
 3841 0660 00000000 	 .word nPdInputSize
 3842 0664 00000000 	 .word bEcatWaitForAlControlRes
 3843 0668 00000000 	 .word nEcatStateTrans
 3844 066c 00000000 	 .word EsmTimeoutCounter
 3845              	.L256:
1751:../SSC/Src/ecatslv.c ****            default:
1752:../SSC/Src/ecatslv.c ****                 EsmTimeoutCounter = 200; //Set default timeout value to 200ms
 3846              	 .loc 4 1752 0
 3847 0670 374B     	 ldr r3,.L275
 3848 0672 C822     	 movs r2,#200
 3849 0674 1A80     	 strh r2,[r3]
1753:../SSC/Src/ecatslv.c ****                 break;
 3850              	 .loc 4 1753 0
 3851 0676 00BF     	 nop
 3852              	.L260:
1754:../SSC/Src/ecatslv.c ****         }
1755:../SSC/Src/ecatslv.c ****         EsmTimeoutCounter -= 50; //subtract 50ms from the timeout to react before the master runs i
 3853              	 .loc 4 1755 0
 3854 0678 354B     	 ldr r3,.L275
 3855 067a 1B88     	 ldrh r3,[r3]
 3856 067c 9BB2     	 uxth r3,r3
 3857 067e 323B     	 subs r3,r3,#50
 3858 0680 9BB2     	 uxth r3,r3
 3859 0682 9AB2     	 uxth r2,r3
 3860 0684 324B     	 ldr r3,.L275
 3861 0686 1A80     	 strh r2,[r3]
 3862 0688 5EE0     	 b .L199
 3863              	.L255:
1756:../SSC/Src/ecatslv.c **** 
1757:../SSC/Src/ecatslv.c ****     }
1758:../SSC/Src/ecatslv.c ****     else if ( alControl != (nAlStatus & STATE_MASK) )
 3864              	 .loc 4 1758 0
 3865 068a FA79     	 ldrb r2,[r7,#7]
 3866 068c 314B     	 ldr r3,.L275+4
 3867 068e 1B78     	 ldrb r3,[r3]
 3868 0690 03F00F03 	 and r3,r3,#15
 3869 0694 9A42     	 cmp r2,r3
 3870 0696 4ED0     	 beq .L261
1759:../SSC/Src/ecatslv.c ****     {
1760:../SSC/Src/ecatslv.c ****         /* The slave state has changed */
1761:../SSC/Src/ecatslv.c **** 
1762:../SSC/Src/ecatslv.c ****         if ( (result != 0 || alStatusCode != 0) && ((alControl | nAlStatus) & STATE_OP) )
 3871              	 .loc 4 1762 0
 3872 0698 FB89     	 ldrh r3,[r7,#14]
 3873 069a 002B     	 cmp r3,#0
 3874 069c 02D1     	 bne .L262
 3875              	 .loc 4 1762 0 is_stmt 0 discriminator 2
 3876 069e BB88     	 ldrh r3,[r7,#4]
 3877 06a0 002B     	 cmp r3,#0
 3878 06a2 1FD0     	 beq .L263
 3879              	.L262:
 3880              	 .loc 4 1762 0 discriminator 3
 3881 06a4 2B4B     	 ldr r3,.L275+4
 3882 06a6 1A78     	 ldrb r2,[r3]
 3883 06a8 FB79     	 ldrb r3,[r7,#7]
 3884 06aa 1343     	 orrs r3,r3,r2
 3885 06ac DBB2     	 uxtb r3,r3
 3886 06ae 03F00803 	 and r3,r3,#8
 3887 06b2 002B     	 cmp r3,#0
 3888 06b4 16D0     	 beq .L263
1763:../SSC/Src/ecatslv.c ****         {
1764:../SSC/Src/ecatslv.c ****             /* the local application requested to leave the state OP so we have to disable the SM2
1765:../SSC/Src/ecatslv.c ****                and make the state change from OP to SAFEOP by calling StopOutputHandler */
1766:../SSC/Src/ecatslv.c **** 
1767:../SSC/Src/ecatslv.c ****             //only execute StopOutputHandler() if Output update is still running
1768:../SSC/Src/ecatslv.c ****             if(bEcatOutputUpdateRunning)
 3889              	 .loc 4 1768 0 is_stmt 1
 3890 06b6 284B     	 ldr r3,.L275+8
 3891 06b8 1B78     	 ldrb r3,[r3]
 3892 06ba 002B     	 cmp r3,#0
 3893 06bc 03D0     	 beq .L264
1769:../SSC/Src/ecatslv.c ****             {
1770:../SSC/Src/ecatslv.c ****                 APPL_StopOutputHandler();
 3894              	 .loc 4 1770 0
 3895 06be FFF7FEFF 	 bl APPL_StopOutputHandler
1771:../SSC/Src/ecatslv.c **** 
1772:../SSC/Src/ecatslv.c ****                 StopOutputHandler();
 3896              	 .loc 4 1772 0
 3897 06c2 FFF7FEFF 	 bl StopOutputHandler
 3898              	.L264:
1773:../SSC/Src/ecatslv.c ****             }
1774:../SSC/Src/ecatslv.c **** 
1775:../SSC/Src/ecatslv.c ****             if(nPdOutputSize > 0)
 3899              	 .loc 4 1775 0
 3900 06c6 254B     	 ldr r3,.L275+12
 3901 06c8 1B88     	 ldrh r3,[r3]
 3902 06ca 002B     	 cmp r3,#0
 3903 06cc 03D0     	 beq .L265
1776:../SSC/Src/ecatslv.c ****             {
1777:../SSC/Src/ecatslv.c ****                 /* disable the Sync Manager Channel 2 (outputs) */
1778:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1779:../SSC/Src/ecatslv.c ****                 DisableSyncManChannel(PROCESS_DATA_OUT);
 3904              	 .loc 4 1779 0
 3905 06ce 0220     	 movs r0,#2
 3906 06d0 FFF7FEFF 	 bl DisableSyncManChannel
 3907 06d4 06E0     	 b .L263
 3908              	.L265:
1780:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1781:../SSC/Src/ecatslv.c ****             }
1782:../SSC/Src/ecatslv.c ****             else
1783:../SSC/Src/ecatslv.c ****                 if(nPdInputSize > 0)
 3909              	 .loc 4 1783 0
 3910 06d6 224B     	 ldr r3,.L275+16
 3911 06d8 1B88     	 ldrh r3,[r3]
 3912 06da 002B     	 cmp r3,#0
 3913 06dc 02D0     	 beq .L263
1784:../SSC/Src/ecatslv.c ****             {
1785:../SSC/Src/ecatslv.c ****                 /*disable Sync Manager 3 (inputs) if no outputs available*/
1786:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
1787:../SSC/Src/ecatslv.c ****                 DisableSyncManChannel(PROCESS_DATA_IN);
 3914              	 .loc 4 1787 0
 3915 06de 0320     	 movs r0,#3
 3916 06e0 FFF7FEFF 	 bl DisableSyncManChannel
 3917              	.L263:
1788:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
1789:../SSC/Src/ecatslv.c ****             }
1790:../SSC/Src/ecatslv.c **** 
1791:../SSC/Src/ecatslv.c ****         }
1792:../SSC/Src/ecatslv.c ****         if ( result != 0 )
 3918              	 .loc 4 1792 0
 3919 06e4 FB89     	 ldrh r3,[r7,#14]
 3920 06e6 002B     	 cmp r3,#0
 3921 06e8 0ED0     	 beq .L266
1793:../SSC/Src/ecatslv.c ****         {
1794:../SSC/Src/ecatslv.c ****             if ( nAlStatus == STATE_OP )
 3922              	 .loc 4 1794 0
 3923 06ea 1A4B     	 ldr r3,.L275+4
 3924 06ec 1B78     	 ldrb r3,[r3]
 3925 06ee 082B     	 cmp r3,#8
 3926 06f0 02D1     	 bne .L267
1795:../SSC/Src/ecatslv.c ****                 nAlStatus = STATE_SAFEOP;
 3927              	 .loc 4 1795 0
 3928 06f2 184B     	 ldr r3,.L275+4
 3929 06f4 0422     	 movs r2,#4
 3930 06f6 1A70     	 strb r2,[r3]
 3931              	.L267:
1796:../SSC/Src/ecatslv.c ****             /* save the failed status to be able to decide, if the AL Status Code shall be
1797:../SSC/Src/ecatslv.c ****                reset in case of a coming successful state transition */
1798:../SSC/Src/ecatslv.c ****             nAlStatus |= STATE_CHANGE;
 3932              	 .loc 4 1798 0
 3933 06f8 164B     	 ldr r3,.L275+4
 3934 06fa 1B78     	 ldrb r3,[r3]
 3935 06fc 43F01003 	 orr r3,r3,#16
 3936 0700 DAB2     	 uxtb r2,r3
 3937 0702 144B     	 ldr r3,.L275+4
 3938 0704 1A70     	 strb r2,[r3]
 3939 0706 0BE0     	 b .L268
 3940              	.L266:
1799:../SSC/Src/ecatslv.c ****         }
1800:../SSC/Src/ecatslv.c ****         else
1801:../SSC/Src/ecatslv.c ****         {
1802:../SSC/Src/ecatslv.c ****             /* state transition was successful */
1803:../SSC/Src/ecatslv.c ****             if ( alStatusCode != 0 )
 3941              	 .loc 4 1803 0
 3942 0708 BB88     	 ldrh r3,[r7,#4]
 3943 070a 002B     	 cmp r3,#0
 3944 070c 05D0     	 beq .L269
1804:../SSC/Src/ecatslv.c ****             {
1805:../SSC/Src/ecatslv.c ****                 /* state change request from the user */
1806:../SSC/Src/ecatslv.c ****                 result = alStatusCode;
 3945              	 .loc 4 1806 0
 3946 070e BB88     	 ldrh r3,[r7,#4]
 3947 0710 FB81     	 strh r3,[r7,#14]
1807:../SSC/Src/ecatslv.c ****                 alControl |= STATE_CHANGE;
 3948              	 .loc 4 1807 0
 3949 0712 FB79     	 ldrb r3,[r7,#7]
 3950 0714 43F01003 	 orr r3,r3,#16
 3951 0718 FB71     	 strb r3,[r7,#7]
 3952              	.L269:
1808:../SSC/Src/ecatslv.c ****             }
1809:../SSC/Src/ecatslv.c ****             /* acknowledge the new state */
1810:../SSC/Src/ecatslv.c ****             nAlStatus = alControl;
 3953              	 .loc 4 1810 0
 3954 071a 0E4A     	 ldr r2,.L275+4
 3955 071c FB79     	 ldrb r3,[r7,#7]
 3956 071e 1370     	 strb r3,[r2]
 3957              	.L268:
1811:../SSC/Src/ecatslv.c ****         }
1812:../SSC/Src/ecatslv.c **** 
1813:../SSC/Src/ecatslv.c ****         bEcatWaitForAlControlRes = FALSE;
 3958              	 .loc 4 1813 0
 3959 0720 104B     	 ldr r3,.L275+20
 3960 0722 0022     	 movs r2,#0
 3961 0724 1A70     	 strb r2,[r3]
1814:../SSC/Src/ecatslv.c **** 
1815:../SSC/Src/ecatslv.c ****         /* write the AL Status register */
1816:../SSC/Src/ecatslv.c ****         SetALStatus(nAlStatus, result);
 3962              	 .loc 4 1816 0
 3963 0726 0B4B     	 ldr r3,.L275+4
 3964 0728 1A78     	 ldrb r2,[r3]
 3965 072a FB89     	 ldrh r3,[r7,#14]
 3966 072c 1046     	 mov r0,r2
 3967 072e 1946     	 mov r1,r3
 3968 0730 FFF7FEFF 	 bl SetALStatus
 3969 0734 08E0     	 b .L199
 3970              	.L261:
1817:../SSC/Src/ecatslv.c ****     }
1818:../SSC/Src/ecatslv.c ****     else
1819:../SSC/Src/ecatslv.c ****     {
1820:../SSC/Src/ecatslv.c ****         /* Error acknowledgement without a state transition */
1821:../SSC/Src/ecatslv.c **** 
1822:../SSC/Src/ecatslv.c ****          bEcatWaitForAlControlRes = FALSE;
 3971              	 .loc 4 1822 0
 3972 0736 0B4B     	 ldr r3,.L275+20
 3973 0738 0022     	 movs r2,#0
 3974 073a 1A70     	 strb r2,[r3]
1823:../SSC/Src/ecatslv.c **** 
1824:../SSC/Src/ecatslv.c ****         /* AL-Status has to be updated and AL-Status-Code has to be reset
1825:../SSC/Src/ecatslv.c ****            if the the error bit was acknowledged */
1826:../SSC/Src/ecatslv.c ****         SetALStatus(nAlStatus, 0);
 3975              	 .loc 4 1826 0
 3976 073c 054B     	 ldr r3,.L275+4
 3977 073e 1B78     	 ldrb r3,[r3]
 3978 0740 1846     	 mov r0,r3
 3979 0742 0021     	 movs r1,#0
 3980 0744 FFF7FEFF 	 bl SetALStatus
 3981              	.L199:
1827:../SSC/Src/ecatslv.c ****     }
1828:../SSC/Src/ecatslv.c **** 
1829:../SSC/Src/ecatslv.c **** }
 3982              	 .loc 4 1829 0
 3983 0748 1037     	 adds r7,r7,#16
 3984              	.LCFI98:
 3985              	 .cfi_def_cfa_offset 8
 3986 074a BD46     	 mov sp,r7
 3987              	.LCFI99:
 3988              	 .cfi_def_cfa_register 13
 3989              	 
 3990 074c 80BD     	 pop {r7,pc}
 3991              	.L276:
 3992 074e 00BF     	 .align 2
 3993              	.L275:
 3994 0750 00000000 	 .word EsmTimeoutCounter
 3995 0754 00000000 	 .word nAlStatus
 3996 0758 00000000 	 .word bEcatOutputUpdateRunning
 3997 075c 00000000 	 .word nPdOutputSize
 3998 0760 00000000 	 .word nPdInputSize
 3999 0764 00000000 	 .word bEcatWaitForAlControlRes
 4000              	 .cfi_endproc
 4001              	.LFE185:
 4003              	 .section .text.AL_ControlRes,"ax",%progbits
 4004              	 .align 2
 4005              	 .global AL_ControlRes
 4006              	 .thumb
 4007              	 .thumb_func
 4009              	AL_ControlRes:
 4010              	.LFB186:
1830:../SSC/Src/ecatslv.c **** 
1831:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
1832:../SSC/Src/ecatslv.c **** /**
1833:../SSC/Src/ecatslv.c **** 
1834:../SSC/Src/ecatslv.c ****  \brief    This function is called cyclic if a state transition is pending (bEcatWaitForAlControlRe
1835:../SSC/Src/ecatslv.c ****  \brief    If the ESM timeout is expired the state transition will be rejected. Otherwise the appli
1836:../SSC/Src/ecatslv.c ****  \brief    If the pending state transition is triggered by the application the transition need to b
1837:../SSC/Src/ecatslv.c ****   *////////////////////////////////////////////////////////////////////////////////////////
1838:../SSC/Src/ecatslv.c **** void AL_ControlRes(void)
1839:../SSC/Src/ecatslv.c **** {
 4011              	 .loc 4 1839 0
 4012              	 .cfi_startproc
 4013              	 
 4014              	 
 4015 0000 80B5     	 push {r7,lr}
 4016              	.LCFI100:
 4017              	 .cfi_def_cfa_offset 8
 4018              	 .cfi_offset 7,-8
 4019              	 .cfi_offset 14,-4
 4020 0002 82B0     	 sub sp,sp,#8
 4021              	.LCFI101:
 4022              	 .cfi_def_cfa_offset 16
 4023 0004 00AF     	 add r7,sp,#0
 4024              	.LCFI102:
 4025              	 .cfi_def_cfa_register 7
1840:../SSC/Src/ecatslv.c ****     if(bEcatWaitForAlControlRes)
 4026              	 .loc 4 1840 0
 4027 0006 9E4B     	 ldr r3,.L319
 4028 0008 1B78     	 ldrb r3,[r3]
 4029 000a 002B     	 cmp r3,#0
 4030 000c 00F03581 	 beq .L277
 4031              	.LBB7:
1841:../SSC/Src/ecatslv.c ****     {
1842:../SSC/Src/ecatslv.c ****         UINT16 result = 0;
 4032              	 .loc 4 1842 0
 4033 0010 0023     	 movs r3,#0
 4034 0012 7B80     	 strh r3,[r7,#2]
1843:../SSC/Src/ecatslv.c ****         UINT8 Status = 0;
 4035              	 .loc 4 1843 0
 4036 0014 0023     	 movs r3,#0
 4037 0016 FB71     	 strb r3,[r7,#7]
1844:../SSC/Src/ecatslv.c ****         UINT16 StatusCode = 0;
 4038              	 .loc 4 1844 0
 4039 0018 0023     	 movs r3,#0
 4040 001a BB80     	 strh r3,[r7,#4]
1845:../SSC/Src/ecatslv.c **** 
1846:../SSC/Src/ecatslv.c ****         if(EsmTimeoutCounter == 0)
 4041              	 .loc 4 1846 0
 4042 001c 994B     	 ldr r3,.L319+4
 4043 001e 1B88     	 ldrh r3,[r3]
 4044 0020 002B     	 cmp r3,#0
 4045 0022 7CD1     	 bne .L279
1847:../SSC/Src/ecatslv.c ****         {
1848:../SSC/Src/ecatslv.c ****             Status =  (UINT8)(nEcatStateTrans >> 4);
 4046              	 .loc 4 1848 0
 4047 0024 984B     	 ldr r3,.L319+8
 4048 0026 1B88     	 ldrh r3,[r3]
 4049 0028 1B09     	 lsrs r3,r3,#4
 4050 002a 9BB2     	 uxth r3,r3
 4051 002c FB71     	 strb r3,[r7,#7]
1849:../SSC/Src/ecatslv.c **** 
1850:../SSC/Src/ecatslv.c ****             /* ESM timeout expired*/
1851:../SSC/Src/ecatslv.c ****             switch(nEcatStateTrans)
 4052              	 .loc 4 1851 0
 4053 002e 964B     	 ldr r3,.L319+8
 4054 0030 1B88     	 ldrh r3,[r3]
 4055 0032 242B     	 cmp r3,#36
 4056 0034 1FD0     	 beq .L281
 4057 0036 242B     	 cmp r3,#36
 4058 0038 04DC     	 bgt .L282
 4059 003a 123B     	 subs r3,r3,#18
 4060 003c 012B     	 cmp r3,#1
 4061 003e 00F20981 	 bhi .L299
 4062 0042 02E0     	 b .L315
 4063              	.L282:
 4064 0044 482B     	 cmp r3,#72
 4065 0046 2CD0     	 beq .L284
 4066 0048 04E1     	 b .L299
 4067              	.L315:
1852:../SSC/Src/ecatslv.c ****             {
1853:../SSC/Src/ecatslv.c ****                 case INIT_2_PREOP:
1854:../SSC/Src/ecatslv.c ****                 case INIT_2_BOOT:
1855:../SSC/Src/ecatslv.c **** 
1856:../SSC/Src/ecatslv.c ****                     if(!bApplEsmPending)
 4068              	 .loc 4 1856 0
 4069 004a 904B     	 ldr r3,.L319+12
 4070 004c 1B78     	 ldrb r3,[r3]
 4071 004e 83F00103 	 eor r3,r3,#1
 4072 0052 DBB2     	 uxtb r3,r3
 4073 0054 002B     	 cmp r3,#0
 4074 0056 01D0     	 beq .L285
1857:../SSC/Src/ecatslv.c ****                         APPL_StopMailboxHandler();
 4075              	 .loc 4 1857 0
 4076 0058 FFF7FEFF 	 bl APPL_StopMailboxHandler
 4077              	.L285:
1858:../SSC/Src/ecatslv.c **** 
1859:../SSC/Src/ecatslv.c ****                     MBX_StopMailboxHandler();
 4078              	 .loc 4 1859 0
 4079 005c FFF7FEFF 	 bl MBX_StopMailboxHandler
1860:../SSC/Src/ecatslv.c ****                     if(bLocalErrorFlag)
 4080              	 .loc 4 1860 0
 4081 0060 8B4B     	 ldr r3,.L319+16
 4082 0062 1B78     	 ldrb r3,[r3]
 4083 0064 002B     	 cmp r3,#0
 4084 0066 03D0     	 beq .L286
1861:../SSC/Src/ecatslv.c ****                     {
1862:../SSC/Src/ecatslv.c ****                         /*Set application specified error*/
1863:../SSC/Src/ecatslv.c ****                         StatusCode = u16LocalErrorCode;
 4085              	 .loc 4 1863 0
 4086 0068 8A4B     	 ldr r3,.L319+20
 4087 006a 1B88     	 ldrh r3,[r3]
 4088 006c BB80     	 strh r3,[r7,#4]
1864:../SSC/Src/ecatslv.c ****                     }
1865:../SSC/Src/ecatslv.c ****                     else
1866:../SSC/Src/ecatslv.c ****                     {
1867:../SSC/Src/ecatslv.c ****                         /*Set unspecified error*/
1868:../SSC/Src/ecatslv.c ****                         StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
1869:../SSC/Src/ecatslv.c ****                     }
1870:../SSC/Src/ecatslv.c ****                 break;
 4089              	 .loc 4 1870 0
 4090 006e 55E0     	 b .L280
 4091              	.L286:
1868:../SSC/Src/ecatslv.c ****                     }
 4092              	 .loc 4 1868 0
 4093 0070 0123     	 movs r3,#1
 4094 0072 BB80     	 strh r3,[r7,#4]
 4095              	 .loc 4 1870 0
 4096 0074 52E0     	 b .L280
 4097              	.L281:
1871:../SSC/Src/ecatslv.c ****                 case PREOP_2_SAFEOP:
1872:../SSC/Src/ecatslv.c ****                     if(!bApplEsmPending)
 4098              	 .loc 4 1872 0
 4099 0076 854B     	 ldr r3,.L319+12
 4100 0078 1B78     	 ldrb r3,[r3]
 4101 007a 83F00103 	 eor r3,r3,#1
 4102 007e DBB2     	 uxtb r3,r3
 4103 0080 002B     	 cmp r3,#0
 4104 0082 01D0     	 beq .L288
1873:../SSC/Src/ecatslv.c ****                         APPL_StopInputHandler();
 4105              	 .loc 4 1873 0
 4106 0084 FFF7FEFF 	 bl APPL_StopInputHandler
 4107              	.L288:
1874:../SSC/Src/ecatslv.c **** 
1875:../SSC/Src/ecatslv.c ****                     StopInputHandler();
 4108              	 .loc 4 1875 0
 4109 0088 FFF7FEFF 	 bl StopInputHandler
1876:../SSC/Src/ecatslv.c ****                     
1877:../SSC/Src/ecatslv.c ****                     if(bLocalErrorFlag)
 4110              	 .loc 4 1877 0
 4111 008c 804B     	 ldr r3,.L319+16
 4112 008e 1B78     	 ldrb r3,[r3]
 4113 0090 002B     	 cmp r3,#0
 4114 0092 03D0     	 beq .L289
1878:../SSC/Src/ecatslv.c ****                     {
1879:../SSC/Src/ecatslv.c ****                         /*Set application specified error*/
1880:../SSC/Src/ecatslv.c ****                         StatusCode = u16LocalErrorCode;
 4115              	 .loc 4 1880 0
 4116 0094 7F4B     	 ldr r3,.L319+20
 4117 0096 1B88     	 ldrh r3,[r3]
 4118 0098 BB80     	 strh r3,[r7,#4]
1881:../SSC/Src/ecatslv.c ****                     }
1882:../SSC/Src/ecatslv.c ****                     else
1883:../SSC/Src/ecatslv.c ****                     {
1884:../SSC/Src/ecatslv.c ****                         /*Set unspecified error*/
1885:../SSC/Src/ecatslv.c ****                         StatusCode = ALSTATUSCODE_UNSPECIFIEDERROR;
1886:../SSC/Src/ecatslv.c ****                     }
1887:../SSC/Src/ecatslv.c ****                 break;
 4119              	 .loc 4 1887 0
 4120 009a 3FE0     	 b .L280
 4121              	.L289:
1885:../SSC/Src/ecatslv.c ****                     }
 4122              	 .loc 4 1885 0
 4123 009c 0123     	 movs r3,#1
 4124 009e BB80     	 strh r3,[r7,#4]
 4125              	 .loc 4 1887 0
 4126 00a0 3CE0     	 b .L280
 4127              	.L284:
1888:../SSC/Src/ecatslv.c ****                 case SAFEOP_2_OP:
1889:../SSC/Src/ecatslv.c ****                     if(bDcSyncActive)
 4128              	 .loc 4 1889 0
 4129 00a2 7D4B     	 ldr r3,.L319+24
 4130 00a4 1B78     	 ldrb r3,[r3]
 4131 00a6 002B     	 cmp r3,#0
 4132 00a8 1AD0     	 beq .L291
1890:../SSC/Src/ecatslv.c ****                     {
1891:../SSC/Src/ecatslv.c ****                         /*SafeOP to OP timeout expired check which AL status code need to be writte
1892:../SSC/Src/ecatslv.c ****                         if(!bDcRunning)
 4133              	 .loc 4 1892 0
 4134 00aa 7C4B     	 ldr r3,.L319+28
 4135 00ac 1B78     	 ldrb r3,[r3]
 4136 00ae 83F00103 	 eor r3,r3,#1
 4137 00b2 DBB2     	 uxtb r3,r3
 4138 00b4 002B     	 cmp r3,#0
 4139 00b6 02D0     	 beq .L292
1893:../SSC/Src/ecatslv.c ****                         {
1894:../SSC/Src/ecatslv.c ****                             /*no Sync0 signal received*/
1895:../SSC/Src/ecatslv.c ****                             StatusCode = ALSTATUSCODE_NOSYNCERROR;
 4140              	 .loc 4 1895 0
 4141 00b8 2D23     	 movs r3,#45
 4142 00ba BB80     	 strh r3,[r7,#4]
 4143 00bc 1EE0     	 b .L295
 4144              	.L292:
1896:../SSC/Src/ecatslv.c ****                         }
1897:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
1898:../SSC/Src/ecatslv.c ****                         else if(!bEcatFirstOutputsReceived && (nPdOutputSize > 0))
 4145              	 .loc 4 1898 0
 4146 00be 784B     	 ldr r3,.L319+32
 4147 00c0 1B78     	 ldrb r3,[r3]
 4148 00c2 83F00103 	 eor r3,r3,#1
 4149 00c6 DBB2     	 uxtb r3,r3
 4150 00c8 002B     	 cmp r3,#0
 4151 00ca 06D0     	 beq .L294
 4152              	 .loc 4 1898 0 is_stmt 0 discriminator 1
 4153 00cc 754B     	 ldr r3,.L319+36
 4154 00ce 1B88     	 ldrh r3,[r3]
 4155 00d0 002B     	 cmp r3,#0
 4156 00d2 02D0     	 beq .L294
1899:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
1900:../SSC/Src/ecatslv.c ****                         {
1901:../SSC/Src/ecatslv.c ****                             /*no process data received*/
1902:../SSC/Src/ecatslv.c ****                             StatusCode = ALSTATUSCODE_SMWATCHDOG;
 4157              	 .loc 4 1902 0 is_stmt 1
 4158 00d4 1B23     	 movs r3,#27
 4159 00d6 BB80     	 strh r3,[r7,#4]
 4160 00d8 10E0     	 b .L295
 4161              	.L294:
1903:../SSC/Src/ecatslv.c ****                         }
1904:../SSC/Src/ecatslv.c ****                         else
1905:../SSC/Src/ecatslv.c ****                         {
1906:../SSC/Src/ecatslv.c ****                             /*SM/Sync Sequence is not valid*/
1907:../SSC/Src/ecatslv.c ****                             StatusCode = ALSTATUSCODE_SYNCERROR;
 4162              	 .loc 4 1907 0
 4163 00da 1A23     	 movs r3,#26
 4164 00dc BB80     	 strh r3,[r7,#4]
 4165 00de 0DE0     	 b .L295
 4166              	.L291:
1908:../SSC/Src/ecatslv.c ****                         }
1909:../SSC/Src/ecatslv.c ****                     }
1910:../SSC/Src/ecatslv.c ****                     else
1911:../SSC/Src/ecatslv.c ****                     {
1912:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ECAT4*/
1913:../SSC/Src/ecatslv.c ****                         if (nPdOutputSize > 0)
 4167              	 .loc 4 1913 0
 4168 00e0 704B     	 ldr r3,.L319+36
 4169 00e2 1B88     	 ldrh r3,[r3]
 4170 00e4 002B     	 cmp r3,#0
 4171 00e6 02D0     	 beq .L296
1914:../SSC/Src/ecatslv.c ****                         {
1915:../SSC/Src/ecatslv.c ****                             StatusCode = ALSTATUSCODE_SMWATCHDOG;
 4172              	 .loc 4 1915 0
 4173 00e8 1B23     	 movs r3,#27
 4174 00ea BB80     	 strh r3,[r7,#4]
 4175 00ec 06E0     	 b .L295
 4176              	.L296:
1916:../SSC/Src/ecatslv.c ****                         }
1917:../SSC/Src/ecatslv.c ****                         else
1918:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ECAT4*/
1919:../SSC/Src/ecatslv.c ****                         {
1920:../SSC/Src/ecatslv.c ****                             /*Set valid state transition even if timeout expired*/
1921:../SSC/Src/ecatslv.c ****                             Status = STATE_OP;
 4177              	 .loc 4 1921 0
 4178 00ee 0823     	 movs r3,#8
 4179 00f0 FB71     	 strb r3,[r7,#7]
1922:../SSC/Src/ecatslv.c ****                             StatusCode = 0;
 4180              	 .loc 4 1922 0
 4181 00f2 0023     	 movs r3,#0
 4182 00f4 BB80     	 strh r3,[r7,#4]
1923:../SSC/Src/ecatslv.c ****                             /* Slave is OPERATIONAL */
1924:../SSC/Src/ecatslv.c ****                             bEcatOutputUpdateRunning = TRUE;
 4183              	 .loc 4 1924 0
 4184 00f6 6C4B     	 ldr r3,.L319+40
 4185 00f8 0122     	 movs r2,#1
 4186 00fa 1A70     	 strb r2,[r3]
 4187              	.L295:
1925:../SSC/Src/ecatslv.c ****                         }
1926:../SSC/Src/ecatslv.c ****                     }
1927:../SSC/Src/ecatslv.c **** 
1928:../SSC/Src/ecatslv.c ****                     /*Stop handler on failed transition*/
1929:../SSC/Src/ecatslv.c ****                     if(StatusCode != 0)
 4188              	 .loc 4 1929 0
 4189 00fc BB88     	 ldrh r3,[r7,#4]
 4190 00fe 002B     	 cmp r3,#0
 4191 0100 0BD0     	 beq .L297
1930:../SSC/Src/ecatslv.c ****                     {
1931:../SSC/Src/ecatslv.c ****                         if(!bApplEsmPending)
 4192              	 .loc 4 1931 0
 4193 0102 624B     	 ldr r3,.L319+12
 4194 0104 1B78     	 ldrb r3,[r3]
 4195 0106 83F00103 	 eor r3,r3,#1
 4196 010a DBB2     	 uxtb r3,r3
 4197 010c 002B     	 cmp r3,#0
 4198 010e 01D0     	 beq .L298
1932:../SSC/Src/ecatslv.c ****                             APPL_StopOutputHandler();
 4199              	 .loc 4 1932 0
 4200 0110 FFF7FEFF 	 bl APPL_StopOutputHandler
 4201              	.L298:
1933:../SSC/Src/ecatslv.c **** 
1934:../SSC/Src/ecatslv.c ****                         StopOutputHandler();
 4202              	 .loc 4 1934 0
 4203 0114 FFF7FEFF 	 bl StopOutputHandler
1935:../SSC/Src/ecatslv.c ****                     }
1936:../SSC/Src/ecatslv.c ****                 break;
 4204              	 .loc 4 1936 0
 4205 0118 FFE7     	 b .L317
 4206              	.L297:
 4207              	.L317:
 4208 011a 00BF     	 nop
 4209              	.L280:
 4210 011c 9AE0     	 b .L299
 4211              	.L279:
1937:../SSC/Src/ecatslv.c ****             }
1938:../SSC/Src/ecatslv.c ****         } //ESM timeout
1939:../SSC/Src/ecatslv.c ****         else
1940:../SSC/Src/ecatslv.c ****         {
1941:../SSC/Src/ecatslv.c ****             /*Call application specific transition function and complete transition it the function
1942:../SSC/Src/ecatslv.c ****             switch(nEcatStateTrans)
 4212              	 .loc 4 1942 0
 4213 011e 5A4B     	 ldr r3,.L319+8
 4214 0120 1B88     	 ldrh r3,[r3]
 4215 0122 242B     	 cmp r3,#36
 4216 0124 2AD0     	 beq .L300
 4217 0126 242B     	 cmp r3,#36
 4218 0128 04DC     	 bgt .L301
 4219 012a 123B     	 subs r3,r3,#18
 4220 012c 012B     	 cmp r3,#1
 4221 012e 00F29180 	 bhi .L299
 4222 0132 02E0     	 b .L316
 4223              	.L301:
 4224 0134 482B     	 cmp r3,#72
 4225 0136 3FD0     	 beq .L303
 4226 0138 8CE0     	 b .L299
 4227              	.L316:
1943:../SSC/Src/ecatslv.c ****             {
1944:../SSC/Src/ecatslv.c ****                 case INIT_2_PREOP:
1945:../SSC/Src/ecatslv.c ****                 case INIT_2_BOOT:
1946:../SSC/Src/ecatslv.c ****                     if(bApplEsmPending)
 4228              	 .loc 4 1946 0
 4229 013a 544B     	 ldr r3,.L319+12
 4230 013c 1B78     	 ldrb r3,[r3]
 4231 013e 002B     	 cmp r3,#0
 4232 0140 1BD0     	 beq .L304
1947:../SSC/Src/ecatslv.c ****                     {
1948:../SSC/Src/ecatslv.c ****                         bApplEsmPending = FALSE;
 4233              	 .loc 4 1948 0
 4234 0142 524B     	 ldr r3,.L319+12
 4235 0144 0022     	 movs r2,#0
 4236 0146 1A70     	 strb r2,[r3]
1949:../SSC/Src/ecatslv.c ****                         /*APPL_StartMailboxHandler() need to be called*/
1950:../SSC/Src/ecatslv.c ****                         result = APPL_StartMailboxHandler();
 4237              	 .loc 4 1950 0
 4238 0148 FFF7FEFF 	 bl APPL_StartMailboxHandler
 4239 014c 0346     	 mov r3,r0
 4240 014e 7B80     	 strh r3,[r7,#2]
1951:../SSC/Src/ecatslv.c **** 
1952:../SSC/Src/ecatslv.c ****                         if(result == 0)
 4241              	 .loc 4 1952 0
 4242 0150 7B88     	 ldrh r3,[r7,#2]
 4243 0152 002B     	 cmp r3,#0
 4244 0154 09D1     	 bne .L305
1953:../SSC/Src/ecatslv.c ****                         {
1954:../SSC/Src/ecatslv.c ****                             /*The application specific transition was successful => set active mail
1955:../SSC/Src/ecatslv.c ****                             bMbxRunning = TRUE;
 4245              	 .loc 4 1955 0
 4246 0156 554B     	 ldr r3,.L319+44
 4247 0158 0122     	 movs r2,#1
 4248 015a 1A70     	 strb r2,[r3]
1956:../SSC/Src/ecatslv.c ****                             Status =  (UINT8)(nEcatStateTrans & STATE_MASK);
 4249              	 .loc 4 1956 0
 4250 015c 4A4B     	 ldr r3,.L319+8
 4251 015e 1B88     	 ldrh r3,[r3]
 4252 0160 DBB2     	 uxtb r3,r3
 4253 0162 03F00F03 	 and r3,r3,#15
 4254 0166 FB71     	 strb r3,[r7,#7]
 4255 0168 07E0     	 b .L304
 4256              	.L305:
1957:../SSC/Src/ecatslv.c ****                         }
1958:../SSC/Src/ecatslv.c ****                         else
1959:../SSC/Src/ecatslv.c ****                         {
1960:../SSC/Src/ecatslv.c ****                             /*The application specific transition failed.
1961:../SSC/Src/ecatslv.c ****                             (In pending case the application need to complete the transition)*/
1962:../SSC/Src/ecatslv.c **** 
1963:../SSC/Src/ecatslv.c ****                             if(result != NOERROR_INWORK)
 4257              	 .loc 4 1963 0
 4258 016a 7B88     	 ldrh r3,[r7,#2]
 4259 016c FF2B     	 cmp r3,#255
 4260 016e 04D0     	 beq .L304
1964:../SSC/Src/ecatslv.c ****                             {
1965:../SSC/Src/ecatslv.c ****                                 APPL_StopMailboxHandler();
 4261              	 .loc 4 1965 0
 4262 0170 FFF7FEFF 	 bl APPL_StopMailboxHandler
1966:../SSC/Src/ecatslv.c ****                                 MBX_StopMailboxHandler();
 4263              	 .loc 4 1966 0
 4264 0174 FFF7FEFF 	 bl MBX_StopMailboxHandler
1967:../SSC/Src/ecatslv.c ****                             }
1968:../SSC/Src/ecatslv.c ****                         }
1969:../SSC/Src/ecatslv.c ****                     }
1970:../SSC/Src/ecatslv.c ****                 break;
 4265              	 .loc 4 1970 0
 4266 0178 6CE0     	 b .L299
 4267              	.L304:
 4268 017a 6BE0     	 b .L299
 4269              	.L300:
1971:../SSC/Src/ecatslv.c ****                 case PREOP_2_SAFEOP:
1972:../SSC/Src/ecatslv.c ****                     if(bApplEsmPending)
 4270              	 .loc 4 1972 0
 4271 017c 434B     	 ldr r3,.L319+12
 4272 017e 1B78     	 ldrb r3,[r3]
 4273 0180 002B     	 cmp r3,#0
 4274 0182 18D0     	 beq .L306
1973:../SSC/Src/ecatslv.c ****                     {
1974:../SSC/Src/ecatslv.c ****                         bApplEsmPending = FALSE;
 4275              	 .loc 4 1974 0
 4276 0184 414B     	 ldr r3,.L319+12
 4277 0186 0022     	 movs r2,#0
 4278 0188 1A70     	 strb r2,[r3]
1975:../SSC/Src/ecatslv.c ****                         result = APPL_StartInputHandler(&u16ALEventMask);
 4279              	 .loc 4 1975 0
 4280 018a 4948     	 ldr r0,.L319+48
 4281 018c FFF7FEFF 	 bl APPL_StartInputHandler
 4282 0190 0346     	 mov r3,r0
 4283 0192 7B80     	 strh r3,[r7,#2]
1976:../SSC/Src/ecatslv.c **** 
1977:../SSC/Src/ecatslv.c ****                         if(result == 0)
 4284              	 .loc 4 1977 0
 4285 0194 7B88     	 ldrh r3,[r7,#2]
 4286 0196 002B     	 cmp r3,#0
 4287 0198 05D1     	 bne .L307
1978:../SSC/Src/ecatslv.c ****                         {
1979:../SSC/Src/ecatslv.c ****                             bEcatInputUpdateRunning = TRUE;
 4288              	 .loc 4 1979 0
 4289 019a 464B     	 ldr r3,.L319+52
 4290 019c 0122     	 movs r2,#1
 4291 019e 1A70     	 strb r2,[r3]
1980:../SSC/Src/ecatslv.c ****                             Status = STATE_SAFEOP;
 4292              	 .loc 4 1980 0
 4293 01a0 0423     	 movs r3,#4
 4294 01a2 FB71     	 strb r3,[r7,#7]
 4295 01a4 07E0     	 b .L306
 4296              	.L307:
1981:../SSC/Src/ecatslv.c ****                         }
1982:../SSC/Src/ecatslv.c ****                         else
1983:../SSC/Src/ecatslv.c ****                         {
1984:../SSC/Src/ecatslv.c ****                             /*The application specific transition failed.
1985:../SSC/Src/ecatslv.c ****                             (In pending case the application need to complete the transition)*/
1986:../SSC/Src/ecatslv.c **** 
1987:../SSC/Src/ecatslv.c ****                             if(result != NOERROR_INWORK)
 4297              	 .loc 4 1987 0
 4298 01a6 7B88     	 ldrh r3,[r7,#2]
 4299 01a8 FF2B     	 cmp r3,#255
 4300 01aa 04D0     	 beq .L306
1988:../SSC/Src/ecatslv.c ****                             {
1989:../SSC/Src/ecatslv.c ****                                 APPL_StopInputHandler();
 4301              	 .loc 4 1989 0
 4302 01ac FFF7FEFF 	 bl APPL_StopInputHandler
1990:../SSC/Src/ecatslv.c ****                                 StopInputHandler();
 4303              	 .loc 4 1990 0
 4304 01b0 FFF7FEFF 	 bl StopInputHandler
1991:../SSC/Src/ecatslv.c ****                             }
1992:../SSC/Src/ecatslv.c ****                         }
1993:../SSC/Src/ecatslv.c ****                     }
1994:../SSC/Src/ecatslv.c ****                 break;
 4305              	 .loc 4 1994 0
 4306 01b4 4EE0     	 b .L299
 4307              	.L306:
 4308 01b6 4DE0     	 b .L299
 4309              	.L303:
1995:../SSC/Src/ecatslv.c ****                 case SAFEOP_2_OP:
1996:../SSC/Src/ecatslv.c ****                    if(bApplEsmPending)
 4310              	 .loc 4 1996 0
 4311 01b8 344B     	 ldr r3,.L319+12
 4312 01ba 1B78     	 ldrb r3,[r3]
 4313 01bc 002B     	 cmp r3,#0
 4314 01be 48D0     	 beq .L308
1997:../SSC/Src/ecatslv.c ****                     {
1998:../SSC/Src/ecatslv.c ****                         if(bDcSyncActive)
 4315              	 .loc 4 1998 0
 4316 01c0 354B     	 ldr r3,.L319+24
 4317 01c2 1B78     	 ldrb r3,[r3]
 4318 01c4 002B     	 cmp r3,#0
 4319 01c6 27D0     	 beq .L309
1999:../SSC/Src/ecatslv.c ****                         {
2000:../SSC/Src/ecatslv.c ****                             if(i16WaitForPllRunningTimeout > 0 && i16WaitForPllRunningTimeout <= i1
 4320              	 .loc 4 2000 0
 4321 01c8 3B4B     	 ldr r3,.L319+56
 4322 01ca 1B88     	 ldrh r3,[r3]
 4323 01cc 1BB2     	 sxth r3,r3
 4324 01ce 002B     	 cmp r3,#0
 4325 01d0 3FDD     	 ble .L308
 4326              	 .loc 4 2000 0 is_stmt 0 discriminator 1
 4327 01d2 394B     	 ldr r3,.L319+56
 4328 01d4 1A88     	 ldrh r2,[r3]
 4329 01d6 394B     	 ldr r3,.L319+60
 4330 01d8 1B88     	 ldrh r3,[r3]
 4331 01da 12B2     	 sxth r2,r2
 4332 01dc 1BB2     	 sxth r3,r3
 4333 01de 9A42     	 cmp r2,r3
 4334 01e0 37DC     	 bgt .L308
2001:../SSC/Src/ecatslv.c ****                             {
2002:../SSC/Src/ecatslv.c ****                                 /*Pll sequence valid for 200ms (set in APPL_StartOutputHandler() )
2003:../SSC/Src/ecatslv.c ****                                 acknowledge state transition to OP */
2004:../SSC/Src/ecatslv.c **** 
2005:../SSC/Src/ecatslv.c ****                                 i16WaitForPllRunningTimeout = 0;
 4335              	 .loc 4 2005 0 is_stmt 1
 4336 01e2 354B     	 ldr r3,.L319+56
 4337 01e4 0022     	 movs r2,#0
 4338 01e6 1A80     	 strh r2,[r3]
2006:../SSC/Src/ecatslv.c ****                                 i16WaitForPllRunningCnt = 0;
 4339              	 .loc 4 2006 0
 4340 01e8 344B     	 ldr r3,.L319+60
 4341 01ea 0022     	 movs r2,#0
 4342 01ec 1A80     	 strh r2,[r3]
2007:../SSC/Src/ecatslv.c **** 
2008:../SSC/Src/ecatslv.c ****                                 result = APPL_StartOutputHandler();
 4343              	 .loc 4 2008 0
 4344 01ee FFF7FEFF 	 bl APPL_StartOutputHandler
 4345 01f2 0346     	 mov r3,r0
 4346 01f4 7B80     	 strh r3,[r7,#2]
2009:../SSC/Src/ecatslv.c **** 
2010:../SSC/Src/ecatslv.c ****                                 if(result == 0)
 4347              	 .loc 4 2010 0
 4348 01f6 7B88     	 ldrh r3,[r7,#2]
 4349 01f8 002B     	 cmp r3,#0
 4350 01fa 05D1     	 bne .L311
2011:../SSC/Src/ecatslv.c ****                                 {
2012:../SSC/Src/ecatslv.c ****                                     /* Slave is OPERATIONAL */
2013:../SSC/Src/ecatslv.c ****                                     bEcatOutputUpdateRunning = TRUE;
 4351              	 .loc 4 2013 0
 4352 01fc 2A4B     	 ldr r3,.L319+40
 4353 01fe 0122     	 movs r2,#1
 4354 0200 1A70     	 strb r2,[r3]
2014:../SSC/Src/ecatslv.c ****                                     Status = STATE_OP;
 4355              	 .loc 4 2014 0
 4356 0202 0823     	 movs r3,#8
 4357 0204 FB71     	 strb r3,[r7,#7]
 4358 0206 24E0     	 b .L308
 4359              	.L311:
2015:../SSC/Src/ecatslv.c ****                                 }
2016:../SSC/Src/ecatslv.c ****                                 else
2017:../SSC/Src/ecatslv.c ****                                 {
2018:../SSC/Src/ecatslv.c ****                                     if(result != NOERROR_INWORK)
 4360              	 .loc 4 2018 0
 4361 0208 7B88     	 ldrh r3,[r7,#2]
 4362 020a FF2B     	 cmp r3,#255
 4363 020c 21D0     	 beq .L308
2019:../SSC/Src/ecatslv.c ****                                     {
2020:../SSC/Src/ecatslv.c ****                                         APPL_StopOutputHandler();
 4364              	 .loc 4 2020 0
 4365 020e FFF7FEFF 	 bl APPL_StopOutputHandler
2021:../SSC/Src/ecatslv.c ****                                         StopOutputHandler();
 4366              	 .loc 4 2021 0
 4367 0212 FFF7FEFF 	 bl StopOutputHandler
2022:../SSC/Src/ecatslv.c ****                                     }
2023:../SSC/Src/ecatslv.c ****                                 }
2024:../SSC/Src/ecatslv.c ****                             }
2025:../SSC/Src/ecatslv.c ****                         }
2026:../SSC/Src/ecatslv.c ****                         else
2027:../SSC/Src/ecatslv.c ****                         {
2028:../SSC/Src/ecatslv.c ****                             if(nPdOutputSize == 0 || bEcatFirstOutputsReceived)
2029:../SSC/Src/ecatslv.c ****                             {
2030:../SSC/Src/ecatslv.c ****                                 result = APPL_StartOutputHandler();
2031:../SSC/Src/ecatslv.c **** 
2032:../SSC/Src/ecatslv.c ****                                 if(result == 0)
2033:../SSC/Src/ecatslv.c ****                                 {
2034:../SSC/Src/ecatslv.c ****                                     /* Slave is OPERATIONAL */
2035:../SSC/Src/ecatslv.c ****                                     bEcatOutputUpdateRunning = TRUE;
2036:../SSC/Src/ecatslv.c ****                                     Status = STATE_OP;
2037:../SSC/Src/ecatslv.c ****                                 }
2038:../SSC/Src/ecatslv.c ****                                 else
2039:../SSC/Src/ecatslv.c ****                                 {
2040:../SSC/Src/ecatslv.c ****                                     if(result != NOERROR_INWORK)
2041:../SSC/Src/ecatslv.c ****                                     {
2042:../SSC/Src/ecatslv.c ****                                         APPL_StopOutputHandler();
2043:../SSC/Src/ecatslv.c ****                                         StopOutputHandler();
2044:../SSC/Src/ecatslv.c ****                                     }
2045:../SSC/Src/ecatslv.c ****                                 }
2046:../SSC/Src/ecatslv.c ****                             }
2047:../SSC/Src/ecatslv.c ****                         }       
2048:../SSC/Src/ecatslv.c ****                     }             
2049:../SSC/Src/ecatslv.c ****                 break;
 4368              	 .loc 4 2049 0
 4369 0216 1CE0     	 b .L318
 4370              	.L309:
2028:../SSC/Src/ecatslv.c ****                             {
 4371              	 .loc 4 2028 0
 4372 0218 224B     	 ldr r3,.L319+36
 4373 021a 1B88     	 ldrh r3,[r3]
 4374 021c 002B     	 cmp r3,#0
 4375 021e 03D0     	 beq .L312
2028:../SSC/Src/ecatslv.c ****                             {
 4376              	 .loc 4 2028 0 is_stmt 0 discriminator 1
 4377 0220 1F4B     	 ldr r3,.L319+32
 4378 0222 1B78     	 ldrb r3,[r3]
 4379 0224 002B     	 cmp r3,#0
 4380 0226 14D0     	 beq .L308
 4381              	.L312:
2030:../SSC/Src/ecatslv.c **** 
 4382              	 .loc 4 2030 0 is_stmt 1
 4383 0228 FFF7FEFF 	 bl APPL_StartOutputHandler
 4384 022c 0346     	 mov r3,r0
 4385 022e 7B80     	 strh r3,[r7,#2]
2032:../SSC/Src/ecatslv.c ****                                 {
 4386              	 .loc 4 2032 0
 4387 0230 7B88     	 ldrh r3,[r7,#2]
 4388 0232 002B     	 cmp r3,#0
 4389 0234 05D1     	 bne .L313
2035:../SSC/Src/ecatslv.c ****                                     Status = STATE_OP;
 4390              	 .loc 4 2035 0
 4391 0236 1C4B     	 ldr r3,.L319+40
 4392 0238 0122     	 movs r2,#1
 4393 023a 1A70     	 strb r2,[r3]
2036:../SSC/Src/ecatslv.c ****                                 }
 4394              	 .loc 4 2036 0
 4395 023c 0823     	 movs r3,#8
 4396 023e FB71     	 strb r3,[r7,#7]
 4397 0240 07E0     	 b .L308
 4398              	.L313:
2040:../SSC/Src/ecatslv.c ****                                     {
 4399              	 .loc 4 2040 0
 4400 0242 7B88     	 ldrh r3,[r7,#2]
 4401 0244 FF2B     	 cmp r3,#255
 4402 0246 04D0     	 beq .L308
2042:../SSC/Src/ecatslv.c ****                                         StopOutputHandler();
 4403              	 .loc 4 2042 0
 4404 0248 FFF7FEFF 	 bl APPL_StopOutputHandler
2043:../SSC/Src/ecatslv.c ****                                     }
 4405              	 .loc 4 2043 0
 4406 024c FFF7FEFF 	 bl StopOutputHandler
 4407              	 .loc 4 2049 0
 4408 0250 FFE7     	 b .L318
 4409              	.L308:
 4410              	.L318:
 4411 0252 00BF     	 nop
 4412              	.L299:
2050:../SSC/Src/ecatslv.c ****             }//Switch - transition
2051:../SSC/Src/ecatslv.c ****         }
2052:../SSC/Src/ecatslv.c **** 
2053:../SSC/Src/ecatslv.c ****         if(Status != 0)
 4413              	 .loc 4 2053 0
 4414 0254 FB79     	 ldrb r3,[r7,#7]
 4415 0256 002B     	 cmp r3,#0
 4416 0258 0FD0     	 beq .L277
2054:../SSC/Src/ecatslv.c ****         {
2055:../SSC/Src/ecatslv.c ****             /*Pending state transition finished => write AL Status and AL Status Code*/
2056:../SSC/Src/ecatslv.c ****             bEcatWaitForAlControlRes = FALSE;
 4417              	 .loc 4 2056 0
 4418 025a 094B     	 ldr r3,.L319
 4419 025c 0022     	 movs r2,#0
 4420 025e 1A70     	 strb r2,[r3]
2057:../SSC/Src/ecatslv.c **** 
2058:../SSC/Src/ecatslv.c ****             if (StatusCode != 0)
 4421              	 .loc 4 2058 0
 4422 0260 BB88     	 ldrh r3,[r7,#4]
 4423 0262 002B     	 cmp r3,#0
 4424 0264 03D0     	 beq .L314
2059:../SSC/Src/ecatslv.c ****             {
2060:../SSC/Src/ecatslv.c ****                 Status |= STATE_CHANGE;
 4425              	 .loc 4 2060 0
 4426 0266 FB79     	 ldrb r3,[r7,#7]
 4427 0268 43F01003 	 orr r3,r3,#16
 4428 026c FB71     	 strb r3,[r7,#7]
 4429              	.L314:
2061:../SSC/Src/ecatslv.c ****             }
2062:../SSC/Src/ecatslv.c **** 
2063:../SSC/Src/ecatslv.c ****             SetALStatus(Status,StatusCode);
 4430              	 .loc 4 2063 0
 4431 026e FA79     	 ldrb r2,[r7,#7]
 4432 0270 BB88     	 ldrh r3,[r7,#4]
 4433 0272 1046     	 mov r0,r2
 4434 0274 1946     	 mov r1,r3
 4435 0276 FFF7FEFF 	 bl SetALStatus
 4436              	.L277:
 4437              	.LBE7:
2064:../SSC/Src/ecatslv.c ****         }
2065:../SSC/Src/ecatslv.c ****     }// Pending state transition (bEcatWaitForAlControlRes == true)
2066:../SSC/Src/ecatslv.c **** }
 4438              	 .loc 4 2066 0
 4439 027a 0837     	 adds r7,r7,#8
 4440              	.LCFI103:
 4441              	 .cfi_def_cfa_offset 8
 4442 027c BD46     	 mov sp,r7
 4443              	.LCFI104:
 4444              	 .cfi_def_cfa_register 13
 4445              	 
 4446 027e 80BD     	 pop {r7,pc}
 4447              	.L320:
 4448              	 .align 2
 4449              	.L319:
 4450 0280 00000000 	 .word bEcatWaitForAlControlRes
 4451 0284 00000000 	 .word EsmTimeoutCounter
 4452 0288 00000000 	 .word nEcatStateTrans
 4453 028c 00000000 	 .word bApplEsmPending
 4454 0290 00000000 	 .word bLocalErrorFlag
 4455 0294 00000000 	 .word u16LocalErrorCode
 4456 0298 00000000 	 .word bDcSyncActive
 4457 029c 00000000 	 .word bDcRunning
 4458 02a0 00000000 	 .word bEcatFirstOutputsReceived
 4459 02a4 00000000 	 .word nPdOutputSize
 4460 02a8 00000000 	 .word bEcatOutputUpdateRunning
 4461 02ac 00000000 	 .word bMbxRunning
 4462 02b0 00000000 	 .word u16ALEventMask
 4463 02b4 00000000 	 .word bEcatInputUpdateRunning
 4464 02b8 00000000 	 .word i16WaitForPllRunningTimeout
 4465 02bc 00000000 	 .word i16WaitForPllRunningCnt
 4466              	 .cfi_endproc
 4467              	.LFE186:
 4469              	 .section .text.DC_CheckWatchdog,"ax",%progbits
 4470              	 .align 2
 4471              	 .global DC_CheckWatchdog
 4472              	 .thumb
 4473              	 .thumb_func
 4475              	DC_CheckWatchdog:
 4476              	.LFB187:
2067:../SSC/Src/ecatslv.c **** 
2068:../SSC/Src/ecatslv.c **** 
2069:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
2070:../SSC/Src/ecatslv.c **** /**
2071:../SSC/Src/ecatslv.c **** 
2072:../SSC/Src/ecatslv.c ****  \brief    This function checks the current Sync state and set the local flags
2073:../SSC/Src/ecatslv.c ****  The analyse of the local flags is handled in "CheckIfEcatError"
2074:../SSC/Src/ecatslv.c **** 
2075:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
2076:../SSC/Src/ecatslv.c **** void DC_CheckWatchdog(void)
2077:../SSC/Src/ecatslv.c **** {
 4477              	 .loc 4 2077 0
 4478              	 .cfi_startproc
 4479              	 
 4480              	 
 4481 0000 80B5     	 push {r7,lr}
 4482              	.LCFI105:
 4483              	 .cfi_def_cfa_offset 8
 4484              	 .cfi_offset 7,-8
 4485              	 .cfi_offset 14,-4
 4486 0002 00AF     	 add r7,sp,#0
 4487              	.LCFI106:
 4488              	 .cfi_def_cfa_register 7
2078:../SSC/Src/ecatslv.c ****     DISABLE_ESC_INT();
 4489              	 .loc 4 2078 0
 4490 0004 FFF7FEFF 	 bl DISABLE_ESC_INT
2079:../SSC/Src/ecatslv.c ****     if(bDcSyncActive)
 4491              	 .loc 4 2079 0
 4492 0008 394B     	 ldr r3,.L332
 4493 000a 1B78     	 ldrb r3,[r3]
 4494 000c 002B     	 cmp r3,#0
 4495 000e 6BD0     	 beq .L322
2080:../SSC/Src/ecatslv.c ****     {
2081:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) ESM4*/
2082:../SSC/Src/ecatslv.c ****         /*If Sync0 watchdog is enabled and expired*/
2083:../SSC/Src/ecatslv.c ****         if((Sync0WdValue > 0) && (Sync0WdCounter >= Sync0WdValue))
 4496              	 .loc 4 2083 0
 4497 0010 384B     	 ldr r3,.L332+4
 4498 0012 1B88     	 ldrh r3,[r3]
 4499 0014 002B     	 cmp r3,#0
 4500 0016 09D0     	 beq .L323
 4501              	 .loc 4 2083 0 is_stmt 0 discriminator 1
 4502 0018 374B     	 ldr r3,.L332+8
 4503 001a 1A88     	 ldrh r2,[r3]
 4504 001c 354B     	 ldr r3,.L332+4
 4505 001e 1B88     	 ldrh r3,[r3]
 4506 0020 9A42     	 cmp r2,r3
 4507 0022 03D3     	 bcc .L323
2084:../SSC/Src/ecatslv.c ****         {
2085:../SSC/Src/ecatslv.c ****                 /*Sync0 watchdog expired*/
2086:../SSC/Src/ecatslv.c ****                 bDcRunning = FALSE;        
 4508              	 .loc 4 2086 0 is_stmt 1
 4509 0024 354B     	 ldr r3,.L332+12
 4510 0026 0022     	 movs r2,#0
 4511 0028 1A70     	 strb r2,[r3]
 4512 002a 0EE0     	 b .L324
 4513              	.L323:
2087:../SSC/Src/ecatslv.c ****         }
2088:../SSC/Src/ecatslv.c ****         else
2089:../SSC/Src/ecatslv.c ****         {
2090:../SSC/Src/ecatslv.c ****             if(Sync0WdCounter < Sync0WdValue)
 4514              	 .loc 4 2090 0
 4515 002c 324B     	 ldr r3,.L332+8
 4516 002e 1A88     	 ldrh r2,[r3]
 4517 0030 304B     	 ldr r3,.L332+4
 4518 0032 1B88     	 ldrh r3,[r3]
 4519 0034 9A42     	 cmp r2,r3
 4520 0036 05D2     	 bcs .L325
2091:../SSC/Src/ecatslv.c ****             {
2092:../SSC/Src/ecatslv.c ****                 Sync0WdCounter ++;
 4521              	 .loc 4 2092 0
 4522 0038 2F4B     	 ldr r3,.L332+8
 4523 003a 1B88     	 ldrh r3,[r3]
 4524 003c 0133     	 adds r3,r3,#1
 4525 003e 9AB2     	 uxth r2,r3
 4526 0040 2D4B     	 ldr r3,.L332+8
 4527 0042 1A80     	 strh r2,[r3]
 4528              	.L325:
2093:../SSC/Src/ecatslv.c ****             }
2094:../SSC/Src/ecatslv.c **** 
2095:../SSC/Src/ecatslv.c ****             bDcRunning = TRUE;
 4529              	 .loc 4 2095 0
 4530 0044 2D4B     	 ldr r3,.L332+12
 4531 0046 0122     	 movs r2,#1
 4532 0048 1A70     	 strb r2,[r3]
 4533              	.L324:
2096:../SSC/Src/ecatslv.c ****         }
2097:../SSC/Src/ecatslv.c **** 
2098:../SSC/Src/ecatslv.c ****         if(bDcRunning)
 4534              	 .loc 4 2098 0
 4535 004a 2C4B     	 ldr r3,.L332+12
 4536 004c 1B78     	 ldrb r3,[r3]
 4537 004e 002B     	 cmp r3,#0
 4538 0050 13D0     	 beq .L326
2099:../SSC/Src/ecatslv.c ****         {
2100:../SSC/Src/ecatslv.c ****             /*Check the Sync1 cycle if Sync1 Wd is enabled*/
2101:../SSC/Src/ecatslv.c ****             if(Sync1WdValue > 0)
 4539              	 .loc 4 2101 0
 4540 0052 2B4B     	 ldr r3,.L332+16
 4541 0054 1B88     	 ldrh r3,[r3]
 4542 0056 002B     	 cmp r3,#0
 4543 0058 0FD0     	 beq .L326
2102:../SSC/Src/ecatslv.c ****             {
2103:../SSC/Src/ecatslv.c ****                 if(Sync1WdCounter < Sync1WdValue)
 4544              	 .loc 4 2103 0
 4545 005a 2A4B     	 ldr r3,.L332+20
 4546 005c 1A88     	 ldrh r2,[r3]
 4547 005e 284B     	 ldr r3,.L332+16
 4548 0060 1B88     	 ldrh r3,[r3]
 4549 0062 9A42     	 cmp r2,r3
 4550 0064 06D2     	 bcs .L327
2104:../SSC/Src/ecatslv.c ****                 {
2105:../SSC/Src/ecatslv.c ****                     Sync1WdCounter ++;
 4551              	 .loc 4 2105 0
 4552 0066 274B     	 ldr r3,.L332+20
 4553 0068 1B88     	 ldrh r3,[r3]
 4554 006a 0133     	 adds r3,r3,#1
 4555 006c 9AB2     	 uxth r2,r3
 4556 006e 254B     	 ldr r3,.L332+20
 4557 0070 1A80     	 strh r2,[r3]
 4558 0072 02E0     	 b .L326
 4559              	.L327:
2106:../SSC/Src/ecatslv.c ****                 }
2107:../SSC/Src/ecatslv.c ****                 else
2108:../SSC/Src/ecatslv.c ****                 {
2109:../SSC/Src/ecatslv.c ****                     /*Sync1 watchdog expired*/
2110:../SSC/Src/ecatslv.c ****                     bDcRunning = FALSE;
 4560              	 .loc 4 2110 0
 4561 0074 214B     	 ldr r3,.L332+12
 4562 0076 0022     	 movs r2,#0
 4563 0078 1A70     	 strb r2,[r3]
 4564              	.L326:
2111:../SSC/Src/ecatslv.c ****                 }
2112:../SSC/Src/ecatslv.c ****             }
2113:../SSC/Src/ecatslv.c ****         }
2114:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) ESM4*/
2115:../SSC/Src/ecatslv.c **** 
2116:../SSC/Src/ecatslv.c ****         if(bDcRunning)
 4565              	 .loc 4 2116 0
 4566 007a 204B     	 ldr r3,.L332+12
 4567 007c 1B78     	 ldrb r3,[r3]
 4568 007e 002B     	 cmp r3,#0
 4569 0080 2BD0     	 beq .L328
2117:../SSC/Src/ecatslv.c ****         {
2118:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) COE3*/
2119:../SSC/Src/ecatslv.c ****            if(sSyncManOutPar.u16SmEventMissedCounter < sErrorSettings.u16SyncErrorCounterLimit)
 4570              	 .loc 4 2119 0
 4571 0082 214B     	 ldr r3,.L332+24
 4572 0084 1A8D     	 ldrh r2,[r3,#40]
 4573 0086 214B     	 ldr r3,.L332+28
 4574 0088 1B89     	 ldrh r3,[r3,#8]
 4575 008a 9A42     	 cmp r2,r3
 4576 008c 11D2     	 bcs .L329
2120:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) COE3*/
2121:../SSC/Src/ecatslv.c ****             {
2122:../SSC/Src/ecatslv.c ****                 bSmSyncSequenceValid = TRUE;
 4577              	 .loc 4 2122 0
 4578 008e 204B     	 ldr r3,.L332+32
 4579 0090 0122     	 movs r2,#1
 4580 0092 1A70     	 strb r2,[r3]
2123:../SSC/Src/ecatslv.c **** 
2124:../SSC/Src/ecatslv.c ****                 /*Wait for PLL is active increment the Pll valid counter*/
2125:../SSC/Src/ecatslv.c ****                 if(i16WaitForPllRunningTimeout > 0)
 4581              	 .loc 4 2125 0
 4582 0094 1F4B     	 ldr r3,.L332+36
 4583 0096 1B88     	 ldrh r3,[r3]
 4584 0098 1BB2     	 sxth r3,r3
 4585 009a 002B     	 cmp r3,#0
 4586 009c 24DD     	 ble .L322
2126:../SSC/Src/ecatslv.c ****                 {
2127:../SSC/Src/ecatslv.c ****                     i16WaitForPllRunningCnt++;
 4587              	 .loc 4 2127 0
 4588 009e 1E4B     	 ldr r3,.L332+40
 4589 00a0 1B88     	 ldrh r3,[r3]
 4590 00a2 9BB2     	 uxth r3,r3
 4591 00a4 9BB2     	 uxth r3,r3
 4592 00a6 0133     	 adds r3,r3,#1
 4593 00a8 9BB2     	 uxth r3,r3
 4594 00aa 9AB2     	 uxth r2,r3
 4595 00ac 1A4B     	 ldr r3,.L332+40
 4596 00ae 1A80     	 strh r2,[r3]
 4597 00b0 1AE0     	 b .L322
 4598              	.L329:
2128:../SSC/Src/ecatslv.c ****                 }
2129:../SSC/Src/ecatslv.c ****             }
2130:../SSC/Src/ecatslv.c ****             else if(bSmSyncSequenceValid)
 4599              	 .loc 4 2130 0
 4600 00b2 174B     	 ldr r3,.L332+32
 4601 00b4 1B78     	 ldrb r3,[r3]
 4602 00b6 002B     	 cmp r3,#0
 4603 00b8 16D0     	 beq .L322
2131:../SSC/Src/ecatslv.c ****             {
2132:../SSC/Src/ecatslv.c ****                 bSmSyncSequenceValid = FALSE;
 4604              	 .loc 4 2132 0
 4605 00ba 154B     	 ldr r3,.L332+32
 4606 00bc 0022     	 movs r2,#0
 4607 00be 1A70     	 strb r2,[r3]
2133:../SSC/Src/ecatslv.c ****                 sSyncManOutPar.u8SyncError = 1;
 4608              	 .loc 4 2133 0
 4609 00c0 114B     	 ldr r3,.L332+24
 4610 00c2 0122     	 movs r2,#1
 4611 00c4 83F84020 	 strb r2,[r3,#64]
2134:../SSC/Src/ecatslv.c **** 
2135:../SSC/Src/ecatslv.c ****                 /*Wait for PLL is active reset the Pll valid counter*/
2136:../SSC/Src/ecatslv.c ****                 if(i16WaitForPllRunningTimeout > 0)
 4612              	 .loc 4 2136 0
 4613 00c8 124B     	 ldr r3,.L332+36
 4614 00ca 1B88     	 ldrh r3,[r3]
 4615 00cc 1BB2     	 sxth r3,r3
 4616 00ce 002B     	 cmp r3,#0
 4617 00d0 0ADD     	 ble .L322
2137:../SSC/Src/ecatslv.c ****                 {
2138:../SSC/Src/ecatslv.c ****                     i16WaitForPllRunningCnt = 0;
 4618              	 .loc 4 2138 0
 4619 00d2 114B     	 ldr r3,.L332+40
 4620 00d4 0022     	 movs r2,#0
 4621 00d6 1A80     	 strh r2,[r3]
 4622 00d8 06E0     	 b .L322
 4623              	.L328:
2139:../SSC/Src/ecatslv.c ****                 }
2140:../SSC/Src/ecatslv.c ****             }
2141:../SSC/Src/ecatslv.c ****         }
2142:../SSC/Src/ecatslv.c ****         else if(bSmSyncSequenceValid)
 4624              	 .loc 4 2142 0
 4625 00da 0D4B     	 ldr r3,.L332+32
 4626 00dc 1B78     	 ldrb r3,[r3]
 4627 00de 002B     	 cmp r3,#0
 4628 00e0 02D0     	 beq .L322
2143:../SSC/Src/ecatslv.c ****         {
2144:../SSC/Src/ecatslv.c ****             bSmSyncSequenceValid = FALSE;
 4629              	 .loc 4 2144 0
 4630 00e2 0B4B     	 ldr r3,.L332+32
 4631 00e4 0022     	 movs r2,#0
 4632 00e6 1A70     	 strb r2,[r3]
 4633              	.L322:
2145:../SSC/Src/ecatslv.c ****         }
2146:../SSC/Src/ecatslv.c **** 
2147:../SSC/Src/ecatslv.c ****     }
2148:../SSC/Src/ecatslv.c ****     ENABLE_ESC_INT();
 4634              	 .loc 4 2148 0
 4635 00e8 FFF7FEFF 	 bl ENABLE_ESC_INT
2149:../SSC/Src/ecatslv.c **** }
 4636              	 .loc 4 2149 0
 4637 00ec 80BD     	 pop {r7,pc}
 4638              	.L333:
 4639 00ee 00BF     	 .align 2
 4640              	.L332:
 4641 00f0 00000000 	 .word bDcSyncActive
 4642 00f4 00000000 	 .word Sync0WdValue
 4643 00f8 00000000 	 .word Sync0WdCounter
 4644 00fc 00000000 	 .word bDcRunning
 4645 0100 00000000 	 .word Sync1WdValue
 4646 0104 00000000 	 .word Sync1WdCounter
 4647 0108 00000000 	 .word sSyncManOutPar
 4648 010c 00000000 	 .word sErrorSettings
 4649 0110 00000000 	 .word bSmSyncSequenceValid
 4650 0114 00000000 	 .word i16WaitForPllRunningTimeout
 4651 0118 00000000 	 .word i16WaitForPllRunningCnt
 4652              	 .cfi_endproc
 4653              	.LFE187:
 4655              	 .section .text.CheckIfEcatError,"ax",%progbits
 4656              	 .align 2
 4657              	 .global CheckIfEcatError
 4658              	 .thumb
 4659              	 .thumb_func
 4661              	CheckIfEcatError:
 4662              	.LFB188:
2150:../SSC/Src/ecatslv.c **** 
2151:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
2152:../SSC/Src/ecatslv.c **** /**
2153:../SSC/Src/ecatslv.c **** 
2154:../SSC/Src/ecatslv.c ****  \brief    Checks communication and synchronisation variables and update AL status / AL status code
2155:../SSC/Src/ecatslv.c **** 
2156:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
2157:../SSC/Src/ecatslv.c **** void CheckIfEcatError(void)
2158:../SSC/Src/ecatslv.c **** {
 4663              	 .loc 4 2158 0
 4664              	 .cfi_startproc
 4665              	 
 4666              	 
 4667 0000 80B5     	 push {r7,lr}
 4668              	.LCFI107:
 4669              	 .cfi_def_cfa_offset 8
 4670              	 .cfi_offset 7,-8
 4671              	 .cfi_offset 14,-4
 4672 0002 82B0     	 sub sp,sp,#8
 4673              	.LCFI108:
 4674              	 .cfi_def_cfa_offset 16
 4675 0004 00AF     	 add r7,sp,#0
 4676              	.LCFI109:
 4677              	 .cfi_def_cfa_register 7
2159:../SSC/Src/ecatslv.c ****    /*if the watchdog is enabled check the the process data watchdog in the ESC
2160:../SSC/Src/ecatslv.c ****    and set the AL status code 0x1B if the watchdog expired*/
2161:../SSC/Src/ecatslv.c ****    if (EcatWdValue != 0)
 4678              	 .loc 4 2161 0
 4679 0006 204B     	 ldr r3,.L339
 4680 0008 1B88     	 ldrh r3,[r3]
 4681 000a 002B     	 cmp r3,#0
 4682 000c 19D0     	 beq .L335
 4683              	.LBB8:
2162:../SSC/Src/ecatslv.c ****    {
2163:../SSC/Src/ecatslv.c ****       /*watchdog time is set => watchdog is active*/
2164:../SSC/Src/ecatslv.c ****       UINT16 WdStatusOK = 0;
 4684              	 .loc 4 2164 0
 4685 000e 0023     	 movs r3,#0
 4686 0010 FB80     	 strh r3,[r7,#6]
2165:../SSC/Src/ecatslv.c **** 
2166:../SSC/Src/ecatslv.c ****       HW_EscReadWord(WdStatusOK, ESC_PD_WD_STATE);
 4687              	 .loc 4 2166 0
 4688 0012 1E4B     	 ldr r3,.L339+4
 4689 0014 1B88     	 ldrh r3,[r3]
 4690 0016 FB80     	 strh r3,[r7,#6]
2167:../SSC/Src/ecatslv.c ****       WdStatusOK = SWAPWORD(WdStatusOK);
2168:../SSC/Src/ecatslv.c **** 
2169:../SSC/Src/ecatslv.c ****       /*ECATCHANGE_START(V5.11) ECAT4*/
2170:../SSC/Src/ecatslv.c ****       if (!(WdStatusOK & ESC_PD_WD_TRIGGER_MASK) && (nPdOutputSize > 0))
 4691              	 .loc 4 2170 0
 4692 0018 FB88     	 ldrh r3,[r7,#6]
 4693 001a 03F00103 	 and r3,r3,#1
 4694 001e 002B     	 cmp r3,#0
 4695 0020 0FD1     	 bne .L335
 4696              	 .loc 4 2170 0 is_stmt 0 discriminator 1
 4697 0022 1B4B     	 ldr r3,.L339+8
 4698 0024 1B88     	 ldrh r3,[r3]
 4699 0026 002B     	 cmp r3,#0
 4700 0028 0BD0     	 beq .L335
2171:../SSC/Src/ecatslv.c ****       {
2172:../SSC/Src/ecatslv.c ****          /*The device is in OP state*/
2173:../SSC/Src/ecatslv.c **** 
2174:../SSC/Src/ecatslv.c ****          if (bEcatOutputUpdateRunning
 4701              	 .loc 4 2174 0 is_stmt 1
 4702 002a 1A4B     	 ldr r3,.L339+12
 4703 002c 1B78     	 ldrb r3,[r3]
 4704 002e 002B     	 cmp r3,#0
 4705 0030 04D0     	 beq .L336
2175:../SSC/Src/ecatslv.c ****             )
2176:../SSC/Src/ecatslv.c ****          {
2177:../SSC/Src/ecatslv.c ****             AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_SMWATCHDOG);
 4706              	 .loc 4 2177 0
 4707 0032 0420     	 movs r0,#4
 4708 0034 1B21     	 movs r1,#27
 4709 0036 FFF7FEFF 	 bl AL_ControlInd
2178:../SSC/Src/ecatslv.c ****             return;
 4710              	 .loc 4 2178 0
 4711 003a 22E0     	 b .L334
 4712              	.L336:
2179:../SSC/Src/ecatslv.c ****          }
2180:../SSC/Src/ecatslv.c **** 
2181:../SSC/Src/ecatslv.c ****          else
2182:../SSC/Src/ecatslv.c ****          {
2183:../SSC/Src/ecatslv.c ****             bEcatFirstOutputsReceived = FALSE;
 4713              	 .loc 4 2183 0
 4714 003c 164B     	 ldr r3,.L339+16
 4715 003e 0022     	 movs r2,#0
 4716 0040 1A70     	 strb r2,[r3]
 4717              	.L335:
 4718              	.LBE8:
2184:../SSC/Src/ecatslv.c ****          }
2185:../SSC/Src/ecatslv.c ****       }
2186:../SSC/Src/ecatslv.c ****       /*ECATCHANGE_END(V5.11) ECAT4*/
2187:../SSC/Src/ecatslv.c ****    }
2188:../SSC/Src/ecatslv.c **** 
2189:../SSC/Src/ecatslv.c ****    if(bDcSyncActive)
 4719              	 .loc 4 2189 0
 4720 0042 164B     	 ldr r3,.L339+20
 4721 0044 1B78     	 ldrb r3,[r3]
 4722 0046 002B     	 cmp r3,#0
 4723 0048 1BD0     	 beq .L334
2190:../SSC/Src/ecatslv.c ****    {
2191:../SSC/Src/ecatslv.c ****        if(bEcatOutputUpdateRunning)
 4724              	 .loc 4 2191 0
 4725 004a 124B     	 ldr r3,.L339+12
 4726 004c 1B78     	 ldrb r3,[r3]
 4727 004e 002B     	 cmp r3,#0
 4728 0050 17D0     	 beq .L334
2192:../SSC/Src/ecatslv.c ****        {
2193:../SSC/Src/ecatslv.c ****            /*Slave is in OP state*/
2194:../SSC/Src/ecatslv.c ****            if(!bDcRunning)
 4729              	 .loc 4 2194 0
 4730 0052 134B     	 ldr r3,.L339+24
 4731 0054 1B78     	 ldrb r3,[r3]
 4732 0056 83F00103 	 eor r3,r3,#1
 4733 005a DBB2     	 uxtb r3,r3
 4734 005c 002B     	 cmp r3,#0
 4735 005e 04D0     	 beq .L338
2195:../SSC/Src/ecatslv.c ****            {
2196:../SSC/Src/ecatslv.c ****                AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_FATALSYNCERROR);
 4736              	 .loc 4 2196 0
 4737 0060 0420     	 movs r0,#4
 4738 0062 2C21     	 movs r1,#44
 4739 0064 FFF7FEFF 	 bl AL_ControlInd
2197:../SSC/Src/ecatslv.c ****                return;
 4740              	 .loc 4 2197 0
 4741 0068 0BE0     	 b .L334
 4742              	.L338:
2198:../SSC/Src/ecatslv.c ****            }
2199:../SSC/Src/ecatslv.c ****            else if(!bSmSyncSequenceValid)
 4743              	 .loc 4 2199 0
 4744 006a 0E4B     	 ldr r3,.L339+28
 4745 006c 1B78     	 ldrb r3,[r3]
 4746 006e 83F00103 	 eor r3,r3,#1
 4747 0072 DBB2     	 uxtb r3,r3
 4748 0074 002B     	 cmp r3,#0
 4749 0076 04D0     	 beq .L334
2200:../SSC/Src/ecatslv.c ****            {
2201:../SSC/Src/ecatslv.c ****                AL_ControlInd(STATE_SAFEOP, ALSTATUSCODE_SYNCERROR);
 4750              	 .loc 4 2201 0
 4751 0078 0420     	 movs r0,#4
 4752 007a 1A21     	 movs r1,#26
 4753 007c FFF7FEFF 	 bl AL_ControlInd
2202:../SSC/Src/ecatslv.c ****                return;
 4754              	 .loc 4 2202 0
 4755 0080 00BF     	 nop
 4756              	.L334:
2203:../SSC/Src/ecatslv.c ****            }
2204:../SSC/Src/ecatslv.c ****         
2205:../SSC/Src/ecatslv.c ****        }
2206:../SSC/Src/ecatslv.c ****    }
2207:../SSC/Src/ecatslv.c **** }
 4757              	 .loc 4 2207 0
 4758 0082 0837     	 adds r7,r7,#8
 4759              	.LCFI110:
 4760              	 .cfi_def_cfa_offset 8
 4761 0084 BD46     	 mov sp,r7
 4762              	.LCFI111:
 4763              	 .cfi_def_cfa_register 13
 4764              	 
 4765 0086 80BD     	 pop {r7,pc}
 4766              	.L340:
 4767              	 .align 2
 4768              	.L339:
 4769 0088 00000000 	 .word EcatWdValue
 4770 008c 40040154 	 .word 1409352768
 4771 0090 00000000 	 .word nPdOutputSize
 4772 0094 00000000 	 .word bEcatOutputUpdateRunning
 4773 0098 00000000 	 .word bEcatFirstOutputsReceived
 4774 009c 00000000 	 .word bDcSyncActive
 4775 00a0 00000000 	 .word bDcRunning
 4776 00a4 00000000 	 .word bSmSyncSequenceValid
 4777              	 .cfi_endproc
 4778              	.LFE188:
 4780              	 .section .text.ECAT_StateChange,"ax",%progbits
 4781              	 .align 2
 4782              	 .global ECAT_StateChange
 4783              	 .thumb
 4784              	 .thumb_func
 4786              	ECAT_StateChange:
 4787              	.LFB189:
2208:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
2209:../SSC/Src/ecatslv.c **** /**
2210:../SSC/Src/ecatslv.c ****  \param    alStatus: requested state
2211:../SSC/Src/ecatslv.c ****  \param    alStatusCode: value for the AL-Status register
2212:../SSC/Src/ecatslv.c ****  
2213:../SSC/Src/ecatslv.c ****  \brief    This function changes the state of the EtherCAT slave if the requested state
2214:../SSC/Src/ecatslv.c ****              is lower than the actual state, otherwise the error condition will be reset.
2215:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
2216:../SSC/Src/ecatslv.c **** 
2217:../SSC/Src/ecatslv.c **** void ECAT_StateChange(UINT8 alStatus, UINT16 alStatusCode)
2218:../SSC/Src/ecatslv.c **** {
 4788              	 .loc 4 2218 0
 4789              	 .cfi_startproc
 4790              	 
 4791              	 
 4792 0000 80B5     	 push {r7,lr}
 4793              	.LCFI112:
 4794              	 .cfi_def_cfa_offset 8
 4795              	 .cfi_offset 7,-8
 4796              	 .cfi_offset 14,-4
 4797 0002 84B0     	 sub sp,sp,#16
 4798              	.LCFI113:
 4799              	 .cfi_def_cfa_offset 24
 4800 0004 00AF     	 add r7,sp,#0
 4801              	.LCFI114:
 4802              	 .cfi_def_cfa_register 7
 4803 0006 0346     	 mov r3,r0
 4804 0008 0A46     	 mov r2,r1
 4805 000a FB71     	 strb r3,[r7,#7]
 4806 000c 1346     	 mov r3,r2
 4807 000e BB80     	 strh r3,[r7,#4]
2219:../SSC/Src/ecatslv.c ****     UINT8 Status = alStatus;
 4808              	 .loc 4 2219 0
 4809 0010 FB79     	 ldrb r3,[r7,#7]
 4810 0012 FB73     	 strb r3,[r7,#15]
2220:../SSC/Src/ecatslv.c **** 
2221:../SSC/Src/ecatslv.c ****     if(bEcatWaitForAlControlRes)
 4811              	 .loc 4 2221 0
 4812 0014 554B     	 ldr r3,.L366
 4813 0016 1B78     	 ldrb r3,[r3]
 4814 0018 002B     	 cmp r3,#0
 4815 001a 6CD0     	 beq .L342
2222:../SSC/Src/ecatslv.c ****     {
2223:../SSC/Src/ecatslv.c ****         /*State transition is pending*/
2224:../SSC/Src/ecatslv.c **** 
2225:../SSC/Src/ecatslv.c ****         if(bApplEsmPending)
 4816              	 .loc 4 2225 0
 4817 001c 544B     	 ldr r3,.L366+4
 4818 001e 1B78     	 ldrb r3,[r3]
 4819 0020 002B     	 cmp r3,#0
 4820 0022 0DD0     	 beq .L343
2226:../SSC/Src/ecatslv.c ****         {
2227:../SSC/Src/ecatslv.c ****             /*The generic stack has currently control of the state transition.
2228:../SSC/Src/ecatslv.c ****             In case on an local error force ESM timeout*/
2229:../SSC/Src/ecatslv.c ****             if(alStatusCode != 0)
 4821              	 .loc 4 2229 0
 4822 0024 BB88     	 ldrh r3,[r7,#4]
 4823 0026 002B     	 cmp r3,#0
 4824 0028 00F09D80 	 beq .L341
2230:../SSC/Src/ecatslv.c ****             {
2231:../SSC/Src/ecatslv.c ****                 bLocalErrorFlag = TRUE;
 4825              	 .loc 4 2231 0
 4826 002c 514B     	 ldr r3,.L366+8
 4827 002e 0122     	 movs r2,#1
 4828 0030 1A70     	 strb r2,[r3]
2232:../SSC/Src/ecatslv.c ****                 u16LocalErrorCode = alStatusCode;
 4829              	 .loc 4 2232 0
 4830 0032 514A     	 ldr r2,.L366+12
 4831 0034 BB88     	 ldrh r3,[r7,#4]
 4832 0036 1380     	 strh r3,[r2]
2233:../SSC/Src/ecatslv.c ****                 EsmTimeoutCounter = 0;
 4833              	 .loc 4 2233 0
 4834 0038 504B     	 ldr r3,.L366+16
 4835 003a 0022     	 movs r2,#0
 4836 003c 1A80     	 strh r2,[r3]
 4837 003e 92E0     	 b .L341
 4838              	.L343:
2234:../SSC/Src/ecatslv.c ****             }
2235:../SSC/Src/ecatslv.c ****         }
2236:../SSC/Src/ecatslv.c ****         else
2237:../SSC/Src/ecatslv.c ****         {
2238:../SSC/Src/ecatslv.c ****             /*complete the state transition*/
2239:../SSC/Src/ecatslv.c **** 
2240:../SSC/Src/ecatslv.c ****             if(alStatusCode != 0)
 4839              	 .loc 4 2240 0
 4840 0040 BB88     	 ldrh r3,[r7,#4]
 4841 0042 002B     	 cmp r3,#0
 4842 0044 27D0     	 beq .L346
2241:../SSC/Src/ecatslv.c ****             {
2242:../SSC/Src/ecatslv.c ****                 bLocalErrorFlag = TRUE;
 4843              	 .loc 4 2242 0
 4844 0046 4B4B     	 ldr r3,.L366+8
 4845 0048 0122     	 movs r2,#1
 4846 004a 1A70     	 strb r2,[r3]
2243:../SSC/Src/ecatslv.c ****                 u16LocalErrorCode = alStatusCode;
 4847              	 .loc 4 2243 0
 4848 004c 4A4A     	 ldr r2,.L366+12
 4849 004e BB88     	 ldrh r3,[r7,#4]
 4850 0050 1380     	 strh r3,[r2]
2244:../SSC/Src/ecatslv.c **** 
2245:../SSC/Src/ecatslv.c ****                 /*State transition failed due to local application reasons*/
2246:../SSC/Src/ecatslv.c ****                 switch(nEcatStateTrans)
 4851              	 .loc 4 2246 0
 4852 0052 4B4B     	 ldr r3,.L366+20
 4853 0054 1B88     	 ldrh r3,[r3]
 4854 0056 242B     	 cmp r3,#36
 4855 0058 0DD0     	 beq .L348
 4856 005a 242B     	 cmp r3,#36
 4857 005c 03DC     	 bgt .L349
 4858 005e 123B     	 subs r3,r3,#18
 4859 0060 012B     	 cmp r3,#1
 4860 0062 12D8     	 bhi .L347
 4861 0064 02E0     	 b .L364
 4862              	.L349:
 4863 0066 482B     	 cmp r3,#72
 4864 0068 0AD0     	 beq .L351
 4865 006a 0EE0     	 b .L347
 4866              	.L364:
2247:../SSC/Src/ecatslv.c ****                 {
2248:../SSC/Src/ecatslv.c ****                     case INIT_2_PREOP:
2249:../SSC/Src/ecatslv.c ****                     case INIT_2_BOOT:
2250:../SSC/Src/ecatslv.c ****                           APPL_StopMailboxHandler();
 4867              	 .loc 4 2250 0
 4868 006c FFF7FEFF 	 bl APPL_StopMailboxHandler
2251:../SSC/Src/ecatslv.c ****                           MBX_StopMailboxHandler();
 4869              	 .loc 4 2251 0
 4870 0070 FFF7FEFF 	 bl MBX_StopMailboxHandler
2252:../SSC/Src/ecatslv.c ****                     break;
 4871              	 .loc 4 2252 0
 4872 0074 09E0     	 b .L347
 4873              	.L348:
2253:../SSC/Src/ecatslv.c ****                     case PREOP_2_SAFEOP:
2254:../SSC/Src/ecatslv.c ****                           APPL_StopInputHandler();
 4874              	 .loc 4 2254 0
 4875 0076 FFF7FEFF 	 bl APPL_StopInputHandler
2255:../SSC/Src/ecatslv.c ****                           StopInputHandler();
 4876              	 .loc 4 2255 0
 4877 007a FFF7FEFF 	 bl StopInputHandler
2256:../SSC/Src/ecatslv.c ****                     break;
 4878              	 .loc 4 2256 0
 4879 007e 04E0     	 b .L347
 4880              	.L351:
2257:../SSC/Src/ecatslv.c ****                     case SAFEOP_2_OP:
2258:../SSC/Src/ecatslv.c ****                           APPL_StopOutputHandler();
 4881              	 .loc 4 2258 0
 4882 0080 FFF7FEFF 	 bl APPL_StopOutputHandler
2259:../SSC/Src/ecatslv.c ****                           StopOutputHandler();
 4883              	 .loc 4 2259 0
 4884 0084 FFF7FEFF 	 bl StopOutputHandler
2260:../SSC/Src/ecatslv.c ****                     break;
 4885              	 .loc 4 2260 0
 4886 0088 00BF     	 nop
 4887              	.L347:
2261:../SSC/Src/ecatslv.c ****                 }
2262:../SSC/Src/ecatslv.c **** 
2263:../SSC/Src/ecatslv.c ****                 /*In case of a failed state transition the */
2264:../SSC/Src/ecatslv.c ****                 Status =  (UINT8)(nEcatStateTrans >> 4);
 4888              	 .loc 4 2264 0
 4889 008a 3D4B     	 ldr r3,.L366+20
 4890 008c 1B88     	 ldrh r3,[r3]
 4891 008e 1B09     	 lsrs r3,r3,#4
 4892 0090 9BB2     	 uxth r3,r3
 4893 0092 FB73     	 strb r3,[r7,#15]
 4894 0094 1EE0     	 b .L352
 4895              	.L346:
2265:../SSC/Src/ecatslv.c ****             }
2266:../SSC/Src/ecatslv.c ****             else
2267:../SSC/Src/ecatslv.c ****             {
2268:../SSC/Src/ecatslv.c ****                 /*State transition succeed*/
2269:../SSC/Src/ecatslv.c ****                  
2270:../SSC/Src/ecatslv.c ****                 switch(nEcatStateTrans)
 4896              	 .loc 4 2270 0
 4897 0096 3A4B     	 ldr r3,.L366+20
 4898 0098 1B88     	 ldrh r3,[r3]
 4899 009a 242B     	 cmp r3,#36
 4900 009c 0CD0     	 beq .L354
 4901 009e 242B     	 cmp r3,#36
 4902 00a0 03DC     	 bgt .L355
 4903 00a2 123B     	 subs r3,r3,#18
 4904 00a4 012B     	 cmp r3,#1
 4905 00a6 0FD8     	 bhi .L353
 4906 00a8 02E0     	 b .L365
 4907              	.L355:
 4908 00aa 482B     	 cmp r3,#72
 4909 00ac 08D0     	 beq .L357
 4910 00ae 0BE0     	 b .L353
 4911              	.L365:
2271:../SSC/Src/ecatslv.c ****                 {
2272:../SSC/Src/ecatslv.c ****                     case INIT_2_PREOP:
2273:../SSC/Src/ecatslv.c ****                     case INIT_2_BOOT:
2274:../SSC/Src/ecatslv.c ****                         bMbxRunning = TRUE;
 4912              	 .loc 4 2274 0
 4913 00b0 344B     	 ldr r3,.L366+24
 4914 00b2 0122     	 movs r2,#1
 4915 00b4 1A70     	 strb r2,[r3]
2275:../SSC/Src/ecatslv.c ****                     break;
 4916              	 .loc 4 2275 0
 4917 00b6 07E0     	 b .L353
 4918              	.L354:
2276:../SSC/Src/ecatslv.c ****                     case PREOP_2_SAFEOP:
2277:../SSC/Src/ecatslv.c ****                         bEcatInputUpdateRunning = TRUE;
 4919              	 .loc 4 2277 0
 4920 00b8 334B     	 ldr r3,.L366+28
 4921 00ba 0122     	 movs r2,#1
 4922 00bc 1A70     	 strb r2,[r3]
2278:../SSC/Src/ecatslv.c ****                     break;
 4923              	 .loc 4 2278 0
 4924 00be 03E0     	 b .L353
 4925              	.L357:
2279:../SSC/Src/ecatslv.c ****                     case SAFEOP_2_OP:
2280:../SSC/Src/ecatslv.c ****                           bEcatOutputUpdateRunning = TRUE;
 4926              	 .loc 4 2280 0
 4927 00c0 324B     	 ldr r3,.L366+32
 4928 00c2 0122     	 movs r2,#1
 4929 00c4 1A70     	 strb r2,[r3]
2281:../SSC/Src/ecatslv.c ****                     break;
 4930              	 .loc 4 2281 0
 4931 00c6 00BF     	 nop
 4932              	.L353:
2282:../SSC/Src/ecatslv.c ****                 }
2283:../SSC/Src/ecatslv.c **** 
2284:../SSC/Src/ecatslv.c ****                 /*In case of a failed state transition the */
2285:../SSC/Src/ecatslv.c ****                 Status =  (UINT8)(nEcatStateTrans & STATE_MASK);
 4933              	 .loc 4 2285 0
 4934 00c8 2D4B     	 ldr r3,.L366+20
 4935 00ca 1B88     	 ldrh r3,[r3]
 4936 00cc DBB2     	 uxtb r3,r3
 4937 00ce 03F00F03 	 and r3,r3,#15
 4938 00d2 FB73     	 strb r3,[r7,#15]
 4939              	.L352:
2286:../SSC/Src/ecatslv.c ****             }
2287:../SSC/Src/ecatslv.c ****                 /*Pending state transition finished => write AL Status and AL Status Code*/
2288:../SSC/Src/ecatslv.c ****                 bEcatWaitForAlControlRes = FALSE;
 4940              	 .loc 4 2288 0
 4941 00d4 254B     	 ldr r3,.L366
 4942 00d6 0022     	 movs r2,#0
 4943 00d8 1A70     	 strb r2,[r3]
2289:../SSC/Src/ecatslv.c **** 
2290:../SSC/Src/ecatslv.c ****                 if(alStatusCode != 0)
 4944              	 .loc 4 2290 0
 4945 00da BB88     	 ldrh r3,[r7,#4]
 4946 00dc 002B     	 cmp r3,#0
 4947 00de 03D0     	 beq .L358
2291:../SSC/Src/ecatslv.c ****                     Status |= STATE_CHANGE;
 4948              	 .loc 4 2291 0
 4949 00e0 FB7B     	 ldrb r3,[r7,#15]
 4950 00e2 43F01003 	 orr r3,r3,#16
 4951 00e6 FB73     	 strb r3,[r7,#15]
 4952              	.L358:
2292:../SSC/Src/ecatslv.c **** 
2293:../SSC/Src/ecatslv.c ****                 SetALStatus(Status,alStatusCode);
 4953              	 .loc 4 2293 0
 4954 00e8 FA7B     	 ldrb r2,[r7,#15]
 4955 00ea BB88     	 ldrh r3,[r7,#4]
 4956 00ec 1046     	 mov r0,r2
 4957 00ee 1946     	 mov r1,r3
 4958 00f0 FFF7FEFF 	 bl SetALStatus
 4959 00f4 37E0     	 b .L341
 4960              	.L342:
2294:../SSC/Src/ecatslv.c **** 
2295:../SSC/Src/ecatslv.c ****         }// state transition need to be completed by the local application
2296:../SSC/Src/ecatslv.c ****     }//State transition pending
2297:../SSC/Src/ecatslv.c ****     else
2298:../SSC/Src/ecatslv.c ****     {
2299:../SSC/Src/ecatslv.c ****         if ( alStatusCode != 0 )
 4961              	 .loc 4 2299 0
 4962 00f6 BB88     	 ldrh r3,[r7,#4]
 4963 00f8 002B     	 cmp r3,#0
 4964 00fa 15D0     	 beq .L360
2300:../SSC/Src/ecatslv.c ****         {
2301:../SSC/Src/ecatslv.c ****             /* Local error has happened, we change the state if necessary */
2302:../SSC/Src/ecatslv.c ****             bLocalErrorFlag = TRUE;
 4965              	 .loc 4 2302 0
 4966 00fc 1D4B     	 ldr r3,.L366+8
 4967 00fe 0122     	 movs r2,#1
 4968 0100 1A70     	 strb r2,[r3]
2303:../SSC/Src/ecatslv.c ****             u16LocalErrorCode = alStatusCode;
 4969              	 .loc 4 2303 0
 4970 0102 1D4A     	 ldr r2,.L366+12
 4971 0104 BB88     	 ldrh r3,[r7,#4]
 4972 0106 1380     	 strh r3,[r2]
2304:../SSC/Src/ecatslv.c ****     
2305:../SSC/Src/ecatslv.c ****             if ( (alStatus & STATE_MASK) < (nAlStatus & STATE_MASK) )
 4973              	 .loc 4 2305 0
 4974 0108 FB79     	 ldrb r3,[r7,#7]
 4975 010a 03F00F02 	 and r2,r3,#15
 4976 010e 204B     	 ldr r3,.L366+36
 4977 0110 1B78     	 ldrb r3,[r3]
 4978 0112 03F00F03 	 and r3,r3,#15
 4979 0116 9A42     	 cmp r2,r3
 4980 0118 25DA     	 bge .L341
2306:../SSC/Src/ecatslv.c ****             {
2307:../SSC/Src/ecatslv.c ****                 AL_ControlInd(alStatus, alStatusCode);
 4981              	 .loc 4 2307 0
 4982 011a FA79     	 ldrb r2,[r7,#7]
 4983 011c BB88     	 ldrh r3,[r7,#4]
 4984 011e 1046     	 mov r0,r2
 4985 0120 1946     	 mov r1,r3
 4986 0122 FFF7FEFF 	 bl AL_ControlInd
 4987 0126 1EE0     	 b .L341
 4988              	.L360:
2308:../SSC/Src/ecatslv.c ****             }
2309:../SSC/Src/ecatslv.c ****         }
2310:../SSC/Src/ecatslv.c ****         else if (bLocalErrorFlag)
 4989              	 .loc 4 2310 0
 4990 0128 124B     	 ldr r3,.L366+8
 4991 012a 1B78     	 ldrb r3,[r3]
 4992 012c 002B     	 cmp r3,#0
 4993 012e 1AD0     	 beq .L341
2311:../SSC/Src/ecatslv.c ****         {
2312:../SSC/Src/ecatslv.c ****             /*a local error is gone */
2313:../SSC/Src/ecatslv.c ****             if ( (nAlStatus & STATE_MASK) == (STATE_SAFEOP | STATE_OP) )
 4994              	 .loc 4 2313 0
 4995 0130 174B     	 ldr r3,.L366+36
 4996 0132 1B78     	 ldrb r3,[r3]
 4997 0134 03F00F03 	 and r3,r3,#15
 4998 0138 0C2B     	 cmp r3,#12
 4999 013a 0ED1     	 bne .L362
2314:../SSC/Src/ecatslv.c ****             {
2315:../SSC/Src/ecatslv.c ****                 if(nPdOutputSize > 0)
 5000              	 .loc 4 2315 0
 5001 013c 154B     	 ldr r3,.L366+40
 5002 013e 1B88     	 ldrh r3,[r3]
 5003 0140 002B     	 cmp r3,#0
 5004 0142 03D0     	 beq .L363
2316:../SSC/Src/ecatslv.c ****                 {
2317:../SSC/Src/ecatslv.c ****                     /* we have to enable the output process data SyncManger (default: SM2),
2318:../SSC/Src/ecatslv.c ****                     because it was disabled when switching back to SAFE-OP */
2319:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
2320:../SSC/Src/ecatslv.c ****                     EnableSyncManChannel(PROCESS_DATA_OUT);
 5005              	 .loc 4 2320 0
 5006 0144 0220     	 movs r0,#2
 5007 0146 FFF7FEFF 	 bl EnableSyncManChannel
 5008 014a 06E0     	 b .L362
 5009              	.L363:
2321:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
2322:../SSC/Src/ecatslv.c ****                 }
2323:../SSC/Src/ecatslv.c ****                 else 
2324:../SSC/Src/ecatslv.c ****                     if (nPdInputSize > 0)
 5010              	 .loc 4 2324 0
 5011 014c 124B     	 ldr r3,.L366+44
 5012 014e 1B88     	 ldrh r3,[r3]
 5013 0150 002B     	 cmp r3,#0
 5014 0152 02D0     	 beq .L362
2325:../SSC/Src/ecatslv.c ****                 {
2326:../SSC/Src/ecatslv.c ****                     /* we have to enable the input process data SyncManger (default: SM3),
2327:../SSC/Src/ecatslv.c ****                     because it was disabled when switching back to SAFE-OP */
2328:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
2329:../SSC/Src/ecatslv.c ****                     EnableSyncManChannel(PROCESS_DATA_IN);
 5015              	 .loc 4 2329 0
 5016 0154 0320     	 movs r0,#3
 5017 0156 FFF7FEFF 	 bl EnableSyncManChannel
 5018              	.L362:
2330:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
2331:../SSC/Src/ecatslv.c ****                 }
2332:../SSC/Src/ecatslv.c ****             }
2333:../SSC/Src/ecatslv.c ****             bLocalErrorFlag = FALSE;
 5019              	 .loc 4 2333 0
 5020 015a 064B     	 ldr r3,.L366+8
 5021 015c 0022     	 movs r2,#0
 5022 015e 1A70     	 strb r2,[r3]
2334:../SSC/Src/ecatslv.c ****             u16LocalErrorCode = 0x00;
 5023              	 .loc 4 2334 0
 5024 0160 054B     	 ldr r3,.L366+12
 5025 0162 0022     	 movs r2,#0
 5026 0164 1A80     	 strh r2,[r3]
 5027              	.L341:
2335:../SSC/Src/ecatslv.c ****         }
2336:../SSC/Src/ecatslv.c ****     }
2337:../SSC/Src/ecatslv.c **** }
 5028              	 .loc 4 2337 0
 5029 0166 1037     	 adds r7,r7,#16
 5030              	.LCFI115:
 5031              	 .cfi_def_cfa_offset 8
 5032 0168 BD46     	 mov sp,r7
 5033              	.LCFI116:
 5034              	 .cfi_def_cfa_register 13
 5035              	 
 5036 016a 80BD     	 pop {r7,pc}
 5037              	.L367:
 5038              	 .align 2
 5039              	.L366:
 5040 016c 00000000 	 .word bEcatWaitForAlControlRes
 5041 0170 00000000 	 .word bApplEsmPending
 5042 0174 00000000 	 .word bLocalErrorFlag
 5043 0178 00000000 	 .word u16LocalErrorCode
 5044 017c 00000000 	 .word EsmTimeoutCounter
 5045 0180 00000000 	 .word nEcatStateTrans
 5046 0184 00000000 	 .word bMbxRunning
 5047 0188 00000000 	 .word bEcatInputUpdateRunning
 5048 018c 00000000 	 .word bEcatOutputUpdateRunning
 5049 0190 00000000 	 .word nAlStatus
 5050 0194 00000000 	 .word nPdOutputSize
 5051 0198 00000000 	 .word nPdInputSize
 5052              	 .cfi_endproc
 5053              	.LFE189:
 5055              	 .section .text.ECAT_Init,"ax",%progbits
 5056              	 .align 2
 5057              	 .global ECAT_Init
 5058              	 .thumb
 5059              	 .thumb_func
 5061              	ECAT_Init:
 5062              	.LFB190:
2338:../SSC/Src/ecatslv.c **** 
2339:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
2340:../SSC/Src/ecatslv.c **** /**
2341:../SSC/Src/ecatslv.c **** 
2342:../SSC/Src/ecatslv.c ****  \brief    This function initialize the EtherCAT Slave Interface.
2343:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
2344:../SSC/Src/ecatslv.c **** 
2345:../SSC/Src/ecatslv.c **** void ECAT_Init(void)
2346:../SSC/Src/ecatslv.c **** {
 5063              	 .loc 4 2346 0
 5064              	 .cfi_startproc
 5065              	 
 5066              	 
 5067 0000 80B5     	 push {r7,lr}
 5068              	.LCFI117:
 5069              	 .cfi_def_cfa_offset 8
 5070              	 .cfi_offset 7,-8
 5071              	 .cfi_offset 14,-4
 5072 0002 82B0     	 sub sp,sp,#8
 5073              	.LCFI118:
 5074              	 .cfi_def_cfa_offset 16
 5075 0004 00AF     	 add r7,sp,#0
 5076              	.LCFI119:
 5077              	 .cfi_def_cfa_register 7
2347:../SSC/Src/ecatslv.c ****     UINT8 i;
2348:../SSC/Src/ecatslv.c **** 
2349:../SSC/Src/ecatslv.c ****     /*Get Maximum Number of SyncManagers and supported DPRAM size*/
2350:../SSC/Src/ecatslv.c ****     HW_EscReadByte(nMaxSyncMan, ESC_SM_CHANNELS_OFFSET);
 5078              	 .loc 4 2350 0
 5079 0006 384B     	 ldr r3,.L371
 5080 0008 1B78     	 ldrb r3,[r3]
 5081 000a DAB2     	 uxtb r2,r3
 5082 000c 374B     	 ldr r3,.L371+4
 5083 000e 1A70     	 strb r2,[r3]
2351:../SSC/Src/ecatslv.c **** 
2352:../SSC/Src/ecatslv.c ****     HW_EscReadWord(nMaxEscAddress, ESC_DPRAM_SIZE_OFFSET);
 5084              	 .loc 4 2352 0
 5085 0010 374B     	 ldr r3,.L371+8
 5086 0012 1B88     	 ldrh r3,[r3]
 5087 0014 9AB2     	 uxth r2,r3
 5088 0016 374B     	 ldr r3,.L371+12
 5089 0018 1A80     	 strh r2,[r3]
2353:../SSC/Src/ecatslv.c ****     //get max address (register + DPRAM size in Byte (in the register it is stored in KB))
2354:../SSC/Src/ecatslv.c ****     /* ECATCHANGE_START(V5.11) ESC1*/
2355:../SSC/Src/ecatslv.c ****     nMaxEscAddress = (nMaxEscAddress << 10) + 0xFFF;
 5090              	 .loc 4 2355 0
 5091 001a 364B     	 ldr r3,.L371+12
 5092 001c 1B88     	 ldrh r3,[r3]
 5093 001e 9B02     	 lsls r3,r3,#10
 5094 0020 9BB2     	 uxth r3,r3
 5095 0022 03F6FF73 	 addw r3,r3,#4095
 5096 0026 9AB2     	 uxth r2,r3
 5097 0028 324B     	 ldr r3,.L371+12
 5098 002a 1A80     	 strh r2,[r3]
2356:../SSC/Src/ecatslv.c ****     /* ECATCHANGE_END(V5.11) ESC1*/
2357:../SSC/Src/ecatslv.c **** 
2358:../SSC/Src/ecatslv.c ****     /* Get EEPROM loaded information */
2359:../SSC/Src/ecatslv.c ****     UpdateEEPROMLoadedState();
 5099              	 .loc 4 2359 0
 5100 002c FFF7FEFF 	 bl UpdateEEPROMLoadedState
2360:../SSC/Src/ecatslv.c **** 
2361:../SSC/Src/ecatslv.c ****     /* disable all Sync Manager channels */
2362:../SSC/Src/ecatslv.c ****     for (i = 0; i < nMaxSyncMan; i++)
 5101              	 .loc 4 2362 0
 5102 0030 0023     	 movs r3,#0
 5103 0032 FB71     	 strb r3,[r7,#7]
 5104 0034 06E0     	 b .L369
 5105              	.L370:
2363:../SSC/Src/ecatslv.c ****     {
2364:../SSC/Src/ecatslv.c **** /*ECATCHANGE_START(V5.11) HW1*/
2365:../SSC/Src/ecatslv.c ****         DisableSyncManChannel(i);
 5106              	 .loc 4 2365 0 discriminator 3
 5107 0036 FB79     	 ldrb r3,[r7,#7]
 5108 0038 1846     	 mov r0,r3
 5109 003a FFF7FEFF 	 bl DisableSyncManChannel
2362:../SSC/Src/ecatslv.c ****     {
 5110              	 .loc 4 2362 0 discriminator 3
 5111 003e FB79     	 ldrb r3,[r7,#7]
 5112 0040 0133     	 adds r3,r3,#1
 5113 0042 FB71     	 strb r3,[r7,#7]
 5114              	.L369:
2362:../SSC/Src/ecatslv.c ****     {
 5115              	 .loc 4 2362 0 is_stmt 0 discriminator 1
 5116 0044 294B     	 ldr r3,.L371+4
 5117 0046 1B78     	 ldrb r3,[r3]
 5118 0048 FA79     	 ldrb r2,[r7,#7]
 5119 004a 9A42     	 cmp r2,r3
 5120 004c F3D3     	 bcc .L370
2366:../SSC/Src/ecatslv.c **** /*ECATCHANGE_END(V5.11) HW1*/
2367:../SSC/Src/ecatslv.c ****     }
2368:../SSC/Src/ecatslv.c **** 
2369:../SSC/Src/ecatslv.c ****     /* initialize the mailbox handler */
2370:../SSC/Src/ecatslv.c ****     MBX_Init();
 5121              	 .loc 4 2370 0 is_stmt 1
 5122 004e FFF7FEFF 	 bl MBX_Init
2371:../SSC/Src/ecatslv.c **** 
2372:../SSC/Src/ecatslv.c ****     /* initialize variables */
2373:../SSC/Src/ecatslv.c ****     bApplEsmPending = FALSE;
 5123              	 .loc 4 2373 0
 5124 0052 294B     	 ldr r3,.L371+16
 5125 0054 0022     	 movs r2,#0
 5126 0056 1A70     	 strb r2,[r3]
2374:../SSC/Src/ecatslv.c ****     bEcatWaitForAlControlRes = FALSE;
 5127              	 .loc 4 2374 0
 5128 0058 284B     	 ldr r3,.L371+20
 5129 005a 0022     	 movs r2,#0
 5130 005c 1A70     	 strb r2,[r3]
2375:../SSC/Src/ecatslv.c ****     bEcatFirstOutputsReceived = FALSE;
 5131              	 .loc 4 2375 0
 5132 005e 284B     	 ldr r3,.L371+24
 5133 0060 0022     	 movs r2,#0
 5134 0062 1A70     	 strb r2,[r3]
2376:../SSC/Src/ecatslv.c ****      bEcatOutputUpdateRunning = FALSE;
 5135              	 .loc 4 2376 0
 5136 0064 274B     	 ldr r3,.L371+28
 5137 0066 0022     	 movs r2,#0
 5138 0068 1A70     	 strb r2,[r3]
2377:../SSC/Src/ecatslv.c ****      bEcatInputUpdateRunning = FALSE;
 5139              	 .loc 4 2377 0
 5140 006a 274B     	 ldr r3,.L371+32
 5141 006c 0022     	 movs r2,#0
 5142 006e 1A70     	 strb r2,[r3]
2378:../SSC/Src/ecatslv.c ****     bWdTrigger = FALSE;
 5143              	 .loc 4 2378 0
 5144 0070 264B     	 ldr r3,.L371+36
 5145 0072 0022     	 movs r2,#0
 5146 0074 1A70     	 strb r2,[r3]
2379:../SSC/Src/ecatslv.c ****     EcatWdValue = 0;
 5147              	 .loc 4 2379 0
 5148 0076 264B     	 ldr r3,.L371+40
 5149 0078 0022     	 movs r2,#0
 5150 007a 1A80     	 strh r2,[r3]
2380:../SSC/Src/ecatslv.c ****     Sync0WdCounter = 0;
 5151              	 .loc 4 2380 0
 5152 007c 254B     	 ldr r3,.L371+44
 5153 007e 0022     	 movs r2,#0
 5154 0080 1A80     	 strh r2,[r3]
2381:../SSC/Src/ecatslv.c ****     Sync0WdValue = 0;
 5155              	 .loc 4 2381 0
 5156 0082 254B     	 ldr r3,.L371+48
 5157 0084 0022     	 movs r2,#0
 5158 0086 1A80     	 strh r2,[r3]
2382:../SSC/Src/ecatslv.c ****     Sync1WdCounter = 0;
 5159              	 .loc 4 2382 0
 5160 0088 244B     	 ldr r3,.L371+52
 5161 008a 0022     	 movs r2,#0
 5162 008c 1A80     	 strh r2,[r3]
2383:../SSC/Src/ecatslv.c ****     Sync1WdValue = 0;
 5163              	 .loc 4 2383 0
 5164 008e 244B     	 ldr r3,.L371+56
 5165 0090 0022     	 movs r2,#0
 5166 0092 1A80     	 strh r2,[r3]
2384:../SSC/Src/ecatslv.c ****     bDcSyncActive = FALSE;
 5167              	 .loc 4 2384 0
 5168 0094 234B     	 ldr r3,.L371+60
 5169 0096 0022     	 movs r2,#0
 5170 0098 1A70     	 strb r2,[r3]
2385:../SSC/Src/ecatslv.c ****     bLocalErrorFlag = FALSE;
 5171              	 .loc 4 2385 0
 5172 009a 234B     	 ldr r3,.L371+64
 5173 009c 0022     	 movs r2,#0
 5174 009e 1A70     	 strb r2,[r3]
2386:../SSC/Src/ecatslv.c ****     u16LocalErrorCode = 0x00;
 5175              	 .loc 4 2386 0
 5176 00a0 224B     	 ldr r3,.L371+68
 5177 00a2 0022     	 movs r2,#0
 5178 00a4 1A80     	 strh r2,[r3]
2387:../SSC/Src/ecatslv.c **** 
2388:../SSC/Src/ecatslv.c ****     u16ALEventMask = 0;
 5179              	 .loc 4 2388 0
 5180 00a6 224B     	 ldr r3,.L371+72
 5181 00a8 0022     	 movs r2,#0
 5182 00aa 1A80     	 strh r2,[r3]
2389:../SSC/Src/ecatslv.c ****     nPdOutputSize = 0;
 5183              	 .loc 4 2389 0
 5184 00ac 214B     	 ldr r3,.L371+76
 5185 00ae 0022     	 movs r2,#0
 5186 00b0 1A80     	 strh r2,[r3]
2390:../SSC/Src/ecatslv.c ****     nPdInputSize = 0;
 5187              	 .loc 4 2390 0
 5188 00b2 214B     	 ldr r3,.L371+80
 5189 00b4 0022     	 movs r2,#0
 5190 00b6 1A80     	 strh r2,[r3]
2391:../SSC/Src/ecatslv.c **** 
2392:../SSC/Src/ecatslv.c ****     /* initialize the AL Status register */
2393:../SSC/Src/ecatslv.c ****     nAlStatus    = STATE_INIT;
 5191              	 .loc 4 2393 0
 5192 00b8 204B     	 ldr r3,.L371+84
 5193 00ba 0122     	 movs r2,#1
 5194 00bc 1A70     	 strb r2,[r3]
2394:../SSC/Src/ecatslv.c ****     SetALStatus(nAlStatus, 0);
 5195              	 .loc 4 2394 0
 5196 00be 1F4B     	 ldr r3,.L371+84
 5197 00c0 1B78     	 ldrb r3,[r3]
 5198 00c2 1846     	 mov r0,r3
 5199 00c4 0021     	 movs r1,#0
 5200 00c6 FFF7FEFF 	 bl SetALStatus
2395:../SSC/Src/ecatslv.c ****     nEcatStateTrans = 0;
 5201              	 .loc 4 2395 0
 5202 00ca 1D4B     	 ldr r3,.L371+88
 5203 00cc 0022     	 movs r2,#0
 5204 00ce 1A80     	 strh r2,[r3]
2396:../SSC/Src/ecatslv.c ****     u8EcatErrorLed = LED_OFF;
 5205              	 .loc 4 2396 0
 5206 00d0 1C4B     	 ldr r3,.L371+92
 5207 00d2 0022     	 movs r2,#0
 5208 00d4 1A70     	 strb r2,[r3]
2397:../SSC/Src/ecatslv.c **** 
2398:../SSC/Src/ecatslv.c **** /* ECATCHANGE_START(V5.11) ECAT5*/
2399:../SSC/Src/ecatslv.c ****     bEscIntEnabled = FALSE;
 5209              	 .loc 4 2399 0
 5210 00d6 1C4B     	 ldr r3,.L371+96
 5211 00d8 0022     	 movs r2,#0
 5212 00da 1A70     	 strb r2,[r3]
2400:../SSC/Src/ecatslv.c **** /* ECATCHANGE_END(V5.11) ECAT5*/
2401:../SSC/Src/ecatslv.c **** 
2402:../SSC/Src/ecatslv.c ****     /* initialize the COE part */
2403:../SSC/Src/ecatslv.c ****     COE_Init();
 5213              	 .loc 4 2403 0
 5214 00dc FFF7FEFF 	 bl COE_Init
2404:../SSC/Src/ecatslv.c **** }
 5215              	 .loc 4 2404 0
 5216 00e0 0837     	 adds r7,r7,#8
 5217              	.LCFI120:
 5218              	 .cfi_def_cfa_offset 8
 5219 00e2 BD46     	 mov sp,r7
 5220              	.LCFI121:
 5221              	 .cfi_def_cfa_register 13
 5222              	 
 5223 00e4 80BD     	 pop {r7,pc}
 5224              	.L372:
 5225 00e6 00BF     	 .align 2
 5226              	.L371:
 5227 00e8 05000154 	 .word 1409351685
 5228 00ec 00000000 	 .word nMaxSyncMan
 5229 00f0 06000154 	 .word 1409351686
 5230 00f4 00000000 	 .word nMaxEscAddress
 5231 00f8 00000000 	 .word bApplEsmPending
 5232 00fc 00000000 	 .word bEcatWaitForAlControlRes
 5233 0100 00000000 	 .word bEcatFirstOutputsReceived
 5234 0104 00000000 	 .word bEcatOutputUpdateRunning
 5235 0108 00000000 	 .word bEcatInputUpdateRunning
 5236 010c 00000000 	 .word bWdTrigger
 5237 0110 00000000 	 .word EcatWdValue
 5238 0114 00000000 	 .word Sync0WdCounter
 5239 0118 00000000 	 .word Sync0WdValue
 5240 011c 00000000 	 .word Sync1WdCounter
 5241 0120 00000000 	 .word Sync1WdValue
 5242 0124 00000000 	 .word bDcSyncActive
 5243 0128 00000000 	 .word bLocalErrorFlag
 5244 012c 00000000 	 .word u16LocalErrorCode
 5245 0130 00000000 	 .word u16ALEventMask
 5246 0134 00000000 	 .word nPdOutputSize
 5247 0138 00000000 	 .word nPdInputSize
 5248 013c 00000000 	 .word nAlStatus
 5249 0140 00000000 	 .word nEcatStateTrans
 5250 0144 00000000 	 .word u8EcatErrorLed
 5251 0148 00000000 	 .word bEscIntEnabled
 5252              	 .cfi_endproc
 5253              	.LFE190:
 5255              	 .section .text.ECAT_Main,"ax",%progbits
 5256              	 .align 2
 5257              	 .global ECAT_Main
 5258              	 .thumb
 5259              	 .thumb_func
 5261              	ECAT_Main:
 5262              	.LFB191:
2405:../SSC/Src/ecatslv.c **** 
2406:../SSC/Src/ecatslv.c **** /////////////////////////////////////////////////////////////////////////////////////////
2407:../SSC/Src/ecatslv.c **** /**
2408:../SSC/Src/ecatslv.c ****  \brief        This function has to be called cyclically.
2409:../SSC/Src/ecatslv.c **** *////////////////////////////////////////////////////////////////////////////////////////
2410:../SSC/Src/ecatslv.c **** 
2411:../SSC/Src/ecatslv.c **** void ECAT_Main(void)
2412:../SSC/Src/ecatslv.c **** {
 5263              	 .loc 4 2412 0
 5264              	 .cfi_startproc
 5265              	 
 5266              	 
 5267 0000 80B5     	 push {r7,lr}
 5268              	.LCFI122:
 5269              	 .cfi_def_cfa_offset 8
 5270              	 .cfi_offset 7,-8
 5271              	 .cfi_offset 14,-4
 5272 0002 82B0     	 sub sp,sp,#8
 5273              	.LCFI123:
 5274              	 .cfi_def_cfa_offset 16
 5275 0004 00AF     	 add r7,sp,#0
 5276              	.LCFI124:
 5277              	 .cfi_def_cfa_register 7
2413:../SSC/Src/ecatslv.c ****     UINT16 ALEventReg;
2414:../SSC/Src/ecatslv.c ****     UINT16 EscAlControl = 0x0000;
 5278              	 .loc 4 2414 0
 5279 0006 0023     	 movs r3,#0
 5280 0008 7B80     	 strh r3,[r7,#2]
2415:../SSC/Src/ecatslv.c ****     UINT8 sm1Activate = SM_SETTING_ENABLE_VALUE;
 5281              	 .loc 4 2415 0
 5282 000a 0123     	 movs r3,#1
 5283 000c 7B71     	 strb r3,[r7,#5]
2416:../SSC/Src/ecatslv.c **** 
2417:../SSC/Src/ecatslv.c ****     /* check if services are stored in the mailbox */
2418:../SSC/Src/ecatslv.c ****     MBX_Main();
 5284              	 .loc 4 2418 0
 5285 000e FFF7FEFF 	 bl MBX_Main
2419:../SSC/Src/ecatslv.c **** 
2420:../SSC/Src/ecatslv.c **** 
2421:../SSC/Src/ecatslv.c ****     if ( bMbxRunning )
 5286              	 .loc 4 2421 0
 5287 0012 584B     	 ldr r3,.L385
 5288 0014 1B78     	 ldrb r3,[r3]
 5289 0016 002B     	 cmp r3,#0
 5290 0018 02D0     	 beq .L374
2422:../SSC/Src/ecatslv.c ****     {
2423:../SSC/Src/ecatslv.c ****         /* Slave is at least in PREOP, Mailbox is running */
2424:../SSC/Src/ecatslv.c ****         /* get the Activate-Byte of SM 1 (Register 0x80E) to check if a mailbox repeat request was 
2425:../SSC/Src/ecatslv.c ****         HW_EscReadByte(sm1Activate,(ESC_SYNCMAN_ACTIVE_OFFSET + SIZEOF_SM_REGISTER));
 5291              	 .loc 4 2425 0
 5292 001a 574B     	 ldr r3,.L385+4
 5293 001c 1B78     	 ldrb r3,[r3]
 5294 001e 7B71     	 strb r3,[r7,#5]
 5295              	.L374:
2426:../SSC/Src/ecatslv.c ****     }
2427:../SSC/Src/ecatslv.c **** 
2428:../SSC/Src/ecatslv.c ****     /* Read AL Event-Register from ESC */
2429:../SSC/Src/ecatslv.c ****     ALEventReg = HW_GetALEventRegister();
 5296              	 .loc 4 2429 0
 5297 0020 FFF7FEFF 	 bl HW_GetALEventRegister
 5298 0024 0346     	 mov r3,r0
 5299 0026 FB80     	 strh r3,[r7,#6]
2430:../SSC/Src/ecatslv.c ****     ALEventReg = SWAPWORD(ALEventReg);
2431:../SSC/Src/ecatslv.c **** 
2432:../SSC/Src/ecatslv.c ****     if ((ALEventReg & EEPROM_CMD_PENDING)) 
 5300              	 .loc 4 2432 0
 5301 0028 FB88     	 ldrh r3,[r7,#6]
 5302 002a 03F02003 	 and r3,r3,#32
 5303 002e 002B     	 cmp r3,#0
 5304 0030 01D0     	 beq .L375
2433:../SSC/Src/ecatslv.c ****     {
2434:../SSC/Src/ecatslv.c ****         EEPROM_CommandHandler();
 5305              	 .loc 4 2434 0
 5306 0032 FFF7FEFF 	 bl EEPROM_CommandHandler
 5307              	.L375:
2435:../SSC/Src/ecatslv.c ****     }
2436:../SSC/Src/ecatslv.c **** 
2437:../SSC/Src/ecatslv.c ****     if ((ALEventReg & AL_CONTROL_EVENT) && !bEcatWaitForAlControlRes)
 5308              	 .loc 4 2437 0
 5309 0036 FB88     	 ldrh r3,[r7,#6]
 5310 0038 03F00103 	 and r3,r3,#1
 5311 003c 002B     	 cmp r3,#0
 5312 003e 14D0     	 beq .L376
 5313              	 .loc 4 2437 0 is_stmt 0 discriminator 1
 5314 0040 4E4B     	 ldr r3,.L385+8
 5315 0042 1B78     	 ldrb r3,[r3]
 5316 0044 83F00103 	 eor r3,r3,#1
 5317 0048 DBB2     	 uxtb r3,r3
 5318 004a 002B     	 cmp r3,#0
 5319 004c 0DD0     	 beq .L376
2438:../SSC/Src/ecatslv.c ****     {
2439:../SSC/Src/ecatslv.c ****         /* AL Control event is set, get the AL Control register sent by the Master to acknowledge t
2440:../SSC/Src/ecatslv.c ****           (that the corresponding bit in the AL Event register will be reset) */
2441:../SSC/Src/ecatslv.c ****         HW_EscReadByte( EscAlControl, ESC_AL_CONTROL_OFFSET);
 5320              	 .loc 4 2441 0 is_stmt 1
 5321 004e 4C4B     	 ldr r3,.L385+12
 5322 0050 1B78     	 ldrb r3,[r3]
 5323 0052 DBB2     	 uxtb r3,r3
 5324 0054 7B80     	 strh r3,[r7,#2]
2442:../SSC/Src/ecatslv.c ****         EscAlControl = SWAPWORD(EscAlControl);
2443:../SSC/Src/ecatslv.c **** 
2444:../SSC/Src/ecatslv.c **** 
2445:../SSC/Src/ecatslv.c ****         /* reset AL Control event and the SM Change event (because the Sync Manager settings will b
2446:../SSC/Src/ecatslv.c ****            in AL_ControlInd, too)*/
2447:../SSC/Src/ecatslv.c ****         ALEventReg &= ~((AL_CONTROL_EVENT) | (SM_CHANGE_EVENT));
 5325              	 .loc 4 2447 0
 5326 0056 FB88     	 ldrh r3,[r7,#6]
 5327 0058 23F01103 	 bic r3,r3,#17
 5328 005c FB80     	 strh r3,[r7,#6]
2448:../SSC/Src/ecatslv.c **** 
2449:../SSC/Src/ecatslv.c ****         AL_ControlInd((UINT8)EscAlControl, 0); /* in AL_ControlInd the state transition will be che
 5329              	 .loc 4 2449 0
 5330 005e 7B88     	 ldrh r3,[r7,#2]
 5331 0060 DBB2     	 uxtb r3,r3
 5332 0062 1846     	 mov r0,r3
 5333 0064 0021     	 movs r1,#0
 5334 0066 FFF7FEFF 	 bl AL_ControlInd
 5335              	.L376:
2450:../SSC/Src/ecatslv.c ****         
2451:../SSC/Src/ecatslv.c ****         /* SM-Change-Event was handled too */
2452:../SSC/Src/ecatslv.c ****     }
2453:../SSC/Src/ecatslv.c **** 
2454:../SSC/Src/ecatslv.c ****     if ( (ALEventReg & SM_CHANGE_EVENT) && !bEcatWaitForAlControlRes && (nAlStatus & STATE_CHANGE) 
 5336              	 .loc 4 2454 0
 5337 006a FB88     	 ldrh r3,[r7,#6]
 5338 006c 03F01003 	 and r3,r3,#16
 5339 0070 002B     	 cmp r3,#0
 5340 0072 1FD0     	 beq .L377
 5341              	 .loc 4 2454 0 is_stmt 0 discriminator 1
 5342 0074 414B     	 ldr r3,.L385+8
 5343 0076 1B78     	 ldrb r3,[r3]
 5344 0078 83F00103 	 eor r3,r3,#1
 5345 007c DBB2     	 uxtb r3,r3
 5346 007e 002B     	 cmp r3,#0
 5347 0080 18D0     	 beq .L377
 5348              	 .loc 4 2454 0 discriminator 2
 5349 0082 404B     	 ldr r3,.L385+16
 5350 0084 1B78     	 ldrb r3,[r3]
 5351 0086 03F01003 	 and r3,r3,#16
 5352 008a 002B     	 cmp r3,#0
 5353 008c 12D1     	 bne .L377
 5354              	 .loc 4 2454 0 discriminator 3
 5355 008e 3D4B     	 ldr r3,.L385+16
 5356 0090 1B78     	 ldrb r3,[r3]
 5357 0092 23F01003 	 bic r3,r3,#16
 5358 0096 012B     	 cmp r3,#1
 5359 0098 0CD0     	 beq .L377
2455:../SSC/Src/ecatslv.c ****     {
2456:../SSC/Src/ecatslv.c ****         /* the SM Change event is set (Bit 4 of Register 0x220), when the Byte 6 (Enable, Lo-Byte o
2457:../SSC/Src/ecatslv.c ****            of a Sync Manager channel was written */
2458:../SSC/Src/ecatslv.c ****         ALEventReg &= ~(SM_CHANGE_EVENT);
 5360              	 .loc 4 2458 0 is_stmt 1
 5361 009a FB88     	 ldrh r3,[r7,#6]
 5362 009c 23F01003 	 bic r3,r3,#16
 5363 00a0 FB80     	 strh r3,[r7,#6]
2459:../SSC/Src/ecatslv.c **** 
2460:../SSC/Src/ecatslv.c ****         /* AL_ControlInd is called with the actual state, so that the correct SM settings will be c
2461:../SSC/Src/ecatslv.c ****         AL_ControlInd(nAlStatus & STATE_MASK, 0);
 5364              	 .loc 4 2461 0
 5365 00a2 384B     	 ldr r3,.L385+16
 5366 00a4 1B78     	 ldrb r3,[r3]
 5367 00a6 03F00F03 	 and r3,r3,#15
 5368 00aa DBB2     	 uxtb r3,r3
 5369 00ac 1846     	 mov r0,r3
 5370 00ae 0021     	 movs r1,#0
 5371 00b0 FFF7FEFF 	 bl AL_ControlInd
 5372              	.L377:
2462:../SSC/Src/ecatslv.c ****     }
2463:../SSC/Src/ecatslv.c **** 
2464:../SSC/Src/ecatslv.c ****     if(bEcatWaitForAlControlRes)
 5373              	 .loc 4 2464 0
 5374 00b4 314B     	 ldr r3,.L385+8
 5375 00b6 1B78     	 ldrb r3,[r3]
 5376 00b8 002B     	 cmp r3,#0
 5377 00ba 01D0     	 beq .L378
2465:../SSC/Src/ecatslv.c ****     {
2466:../SSC/Src/ecatslv.c ****         AL_ControlRes();
 5378              	 .loc 4 2466 0
 5379 00bc FFF7FEFF 	 bl AL_ControlRes
 5380              	.L378:
2467:../SSC/Src/ecatslv.c ****     }
2468:../SSC/Src/ecatslv.c ****     /*The order of mailbox event processing was changed to prevent race condition errors.
2469:../SSC/Src/ecatslv.c ****         The SM1 activate Byte (Register 0x80E) was read before reading AL Event register.
2470:../SSC/Src/ecatslv.c ****         1. Handle Mailbox Read event
2471:../SSC/Src/ecatslv.c ****         2. Handle repeat toggle request
2472:../SSC/Src/ecatslv.c ****         3. Handle Mailbox write event
2473:../SSC/Src/ecatslv.c ****     */
2474:../SSC/Src/ecatslv.c ****     if ( bMbxRunning )
 5381              	 .loc 4 2474 0
 5382 00c0 2C4B     	 ldr r3,.L385
 5383 00c2 1B78     	 ldrb r3,[r3]
 5384 00c4 002B     	 cmp r3,#0
 5385 00c6 52D0     	 beq .L373
2475:../SSC/Src/ecatslv.c ****     {
2476:../SSC/Src/ecatslv.c ****         /*SnycManger change event (0x220:4) could be acknowledged by reading the SM1 control regist
2477:../SSC/Src/ecatslv.c ****         => check if the SyncManger 1 is still enabled*/
2478:../SSC/Src/ecatslv.c ****         if(!(sm1Activate & SM_SETTING_ENABLE_VALUE))
 5386              	 .loc 4 2478 0
 5387 00c8 7B79     	 ldrb r3,[r7,#5]
 5388 00ca 03F00103 	 and r3,r3,#1
 5389 00ce 002B     	 cmp r3,#0
 5390 00d0 08D1     	 bne .L380
2479:../SSC/Src/ecatslv.c ****             AL_ControlInd(nAlStatus & STATE_MASK, 0);
 5391              	 .loc 4 2479 0
 5392 00d2 2C4B     	 ldr r3,.L385+16
 5393 00d4 1B78     	 ldrb r3,[r3]
 5394 00d6 03F00F03 	 and r3,r3,#15
 5395 00da DBB2     	 uxtb r3,r3
 5396 00dc 1846     	 mov r0,r3
 5397 00de 0021     	 movs r1,#0
 5398 00e0 FFF7FEFF 	 bl AL_ControlInd
 5399              	.L380:
2480:../SSC/Src/ecatslv.c **** 
2481:../SSC/Src/ecatslv.c ****         if ( ALEventReg & (MAILBOX_READ_EVENT) )
 5400              	 .loc 4 2481 0
 5401 00e4 FB88     	 ldrh r3,[r7,#6]
 5402 00e6 03F40073 	 and r3,r3,#512
 5403 00ea 002B     	 cmp r3,#0
 5404 00ec 12D0     	 beq .L381
2482:../SSC/Src/ecatslv.c ****         {
2483:../SSC/Src/ecatslv.c ****             /* SM 1 (Mailbox Read) event is set, when the mailbox was read from the master,
2484:../SSC/Src/ecatslv.c ****                to acknowledge the event the first byte of the mailbox has to be written,
2485:../SSC/Src/ecatslv.c ****                by writing the first byte the mailbox is locked, too */
2486:../SSC/Src/ecatslv.c ****             u8dummy = 0;
 5405              	 .loc 4 2486 0
 5406 00ee 264B     	 ldr r3,.L385+20
 5407 00f0 0022     	 movs r2,#0
 5408 00f2 1A70     	 strb r2,[r3]
2487:../SSC/Src/ecatslv.c ****             HW_EscWriteByte(u8dummy,u16EscAddrSendMbx);
 5409              	 .loc 4 2487 0
 5410 00f4 254B     	 ldr r3,.L385+24
 5411 00f6 1B88     	 ldrh r3,[r3]
 5412 00f8 03F1A843 	 add r3,r3,#1409286144
 5413 00fc 03F58033 	 add r3,r3,#65536
 5414 0100 214A     	 ldr r2,.L385+20
 5415 0102 1278     	 ldrb r2,[r2]
 5416 0104 D2B2     	 uxtb r2,r2
 5417 0106 1A70     	 strb r2,[r3]
2488:../SSC/Src/ecatslv.c **** 
2489:../SSC/Src/ecatslv.c ****             /* the Mailbox Read event in the variable ALEventReg shall be reset before calling
2490:../SSC/Src/ecatslv.c ****                MBX_MailboxReadInd, where a new mailbox datagram (if available) could be stored in t
2491:../SSC/Src/ecatslv.c ****             ALEventReg &= ~(MAILBOX_READ_EVENT);
 5418              	 .loc 4 2491 0
 5419 0108 FB88     	 ldrh r3,[r7,#6]
 5420 010a 23F40073 	 bic r3,r3,#512
 5421 010e FB80     	 strh r3,[r7,#6]
2492:../SSC/Src/ecatslv.c ****             MBX_MailboxReadInd();
 5422              	 .loc 4 2492 0
 5423 0110 FFF7FEFF 	 bl MBX_MailboxReadInd
 5424              	.L381:
2493:../SSC/Src/ecatslv.c ****         }
2494:../SSC/Src/ecatslv.c **** 
2495:../SSC/Src/ecatslv.c ****         DISABLE_MBX_INT;
2496:../SSC/Src/ecatslv.c ****         /* bMbxRepeatToggle holds the last state of the Repeat Bit (Bit 1) */
2497:../SSC/Src/ecatslv.c **** 
2498:../SSC/Src/ecatslv.c ****         if ( ( (sm1Activate & SM_SETTING_REPAET_REQ_MASK) && !bMbxRepeatToggle )
 5425              	 .loc 4 2498 0
 5426 0114 7B79     	 ldrb r3,[r7,#5]
 5427 0116 03F00203 	 and r3,r3,#2
 5428 011a 002B     	 cmp r3,#0
 5429 011c 06D0     	 beq .L382
 5430              	 .loc 4 2498 0 is_stmt 0 discriminator 1
 5431 011e 1C4B     	 ldr r3,.L385+28
 5432 0120 1B78     	 ldrb r3,[r3]
 5433 0122 83F00103 	 eor r3,r3,#1
 5434 0126 DBB2     	 uxtb r3,r3
 5435 0128 002B     	 cmp r3,#0
 5436 012a 08D1     	 bne .L383
 5437              	.L382:
2499:../SSC/Src/ecatslv.c ****             ||( !(sm1Activate & SM_SETTING_REPAET_REQ_MASK) && bMbxRepeatToggle ))
 5438              	 .loc 4 2499 0 is_stmt 1
 5439 012c 7B79     	 ldrb r3,[r7,#5]
 5440 012e 03F00203 	 and r3,r3,#2
 5441 0132 002B     	 cmp r3,#0
 5442 0134 0CD1     	 bne .L384
 5443              	 .loc 4 2499 0 is_stmt 0 discriminator 1
 5444 0136 164B     	 ldr r3,.L385+28
 5445 0138 1B78     	 ldrb r3,[r3]
 5446 013a 002B     	 cmp r3,#0
 5447 013c 08D0     	 beq .L384
 5448              	.L383:
2500:../SSC/Src/ecatslv.c ****         {
2501:../SSC/Src/ecatslv.c ****             /* Repeat Bit (Bit 1) has toggled, there is a repeat request, in MBX_MailboxRepeatReq t
2502:../SSC/Src/ecatslv.c ****                response will put in the send mailbox again */
2503:../SSC/Src/ecatslv.c ****             MBX_MailboxRepeatReq();
 5449              	 .loc 4 2503 0 is_stmt 1
 5450 013e FFF7FEFF 	 bl MBX_MailboxRepeatReq
2504:../SSC/Src/ecatslv.c ****             /* acknowledge the repeat request after the send mailbox was updated by writing the Rep
2505:../SSC/Src/ecatslv.c ****                in the Repeat Ack Bit (Bit 1) of the PDI Ctrl-Byte of SM 1 (Register 0x80F) */
2506:../SSC/Src/ecatslv.c ****             sm1Activate &= SM_SETTING_REPEAT_ACK;
 5451              	 .loc 4 2506 0
 5452 0142 7B79     	 ldrb r3,[r7,#5]
 5453 0144 03F00203 	 and r3,r3,#2
 5454 0148 7B71     	 strb r3,[r7,#5]
2507:../SSC/Src/ecatslv.c ****             HW_EscWriteByte(sm1Activate,(ESC_SM_PDICONTROL_OFFSET + SIZEOF_SM_REGISTER));
 5455              	 .loc 4 2507 0
 5456 014a 124A     	 ldr r2,.L385+32
 5457 014c 7B79     	 ldrb r3,[r7,#5]
 5458 014e 1370     	 strb r3,[r2]
 5459              	.L384:
2508:../SSC/Src/ecatslv.c ****         }
2509:../SSC/Src/ecatslv.c ****         ENABLE_MBX_INT;
2510:../SSC/Src/ecatslv.c **** 
2511:../SSC/Src/ecatslv.c ****         /* Reload the AlEvent because it may be changed due to a SM disable, enable in case of an r
2512:../SSC/Src/ecatslv.c ****         ALEventReg = HW_GetALEventRegister();
 5460              	 .loc 4 2512 0
 5461 0150 FFF7FEFF 	 bl HW_GetALEventRegister
 5462 0154 0346     	 mov r3,r0
 5463 0156 FB80     	 strh r3,[r7,#6]
2513:../SSC/Src/ecatslv.c ****         ALEventReg = SWAPWORD(ALEventReg);
2514:../SSC/Src/ecatslv.c **** 
2515:../SSC/Src/ecatslv.c ****         if ( ALEventReg & (MAILBOX_WRITE_EVENT) )
 5464              	 .loc 4 2515 0
 5465 0158 FB88     	 ldrh r3,[r7,#6]
 5466 015a 03F48073 	 and r3,r3,#256
 5467 015e 002B     	 cmp r3,#0
 5468 0160 05D0     	 beq .L373
2516:../SSC/Src/ecatslv.c ****         {
2517:../SSC/Src/ecatslv.c ****             /* SM 0 (Mailbox Write) event is set, when the mailbox was written from the master,
2518:../SSC/Src/ecatslv.c ****                to acknowledge the event the first byte of the mailbox has to be read,
2519:../SSC/Src/ecatslv.c ****                which will be done in MBX_CheckAndCopyMailbox */
2520:../SSC/Src/ecatslv.c ****             /* the Mailbox Write event in the variable ALEventReg shall be reset before calling
2521:../SSC/Src/ecatslv.c ****                MBX_CheckAndCopyMailbox, where the received mailbox datagram will be processed */
2522:../SSC/Src/ecatslv.c ****             ALEventReg &= ~(MAILBOX_WRITE_EVENT);
 5469              	 .loc 4 2522 0
 5470 0162 FB88     	 ldrh r3,[r7,#6]
 5471 0164 23F48073 	 bic r3,r3,#256
 5472 0168 FB80     	 strh r3,[r7,#6]
2523:../SSC/Src/ecatslv.c ****             MBX_CheckAndCopyMailbox();
 5473              	 .loc 4 2523 0
 5474 016a FFF7FEFF 	 bl MBX_CheckAndCopyMailbox
 5475              	.L373:
2524:../SSC/Src/ecatslv.c **** 
2525:../SSC/Src/ecatslv.c ****         }
2526:../SSC/Src/ecatslv.c ****     }
2527:../SSC/Src/ecatslv.c **** }
 5476              	 .loc 4 2527 0
 5477 016e 0837     	 adds r7,r7,#8
 5478              	.LCFI125:
 5479              	 .cfi_def_cfa_offset 8
 5480 0170 BD46     	 mov sp,r7
 5481              	.LCFI126:
 5482              	 .cfi_def_cfa_register 13
 5483              	 
 5484 0172 80BD     	 pop {r7,pc}
 5485              	.L386:
 5486              	 .align 2
 5487              	.L385:
 5488 0174 00000000 	 .word bMbxRunning
 5489 0178 0E080154 	 .word 1409353742
 5490 017c 00000000 	 .word bEcatWaitForAlControlRes
 5491 0180 20010154 	 .word 1409351968
 5492 0184 00000000 	 .word nAlStatus
 5493 0188 00000000 	 .word u8dummy
 5494 018c 00000000 	 .word u16EscAddrSendMbx
 5495 0190 00000000 	 .word bMbxRepeatToggle
 5496 0194 0F080154 	 .word 1409353743
 5497              	 .cfi_endproc
 5498              	.LFE191:
 5500              	 .text
 5501              	.Letext0:
 5502              	 .file 5 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\machine\\_default_types.h"
 5503              	 .file 6 "c:\\davev4-64bit\\dave-4.3.2\\eclipse\\arm-gcc-49\\arm-none-eabi\\include\\stdint.h"
 5504              	 .file 7 "C:/Workspaces/SOES-FW-UPDATE/ETHCAT_FWUPDATE_SSC_APPLICATION_XMC48/Libraries/CMSIS/Infineon/XMC4800_series/Include/XMC4800.h"
 5505              	 .file 8 "../SSC/Src/esc.h"
 5506              	 .file 9 "../SSC/Src/objdef.h"
 5507              	 .file 10 "../SSC/Src/ecatslv.h"
 5508              	 .file 11 "../SSC/Src/mailbox.h"
DEFINED SYMBOLS
                            *ABS*:00000000 ecatslv.c
    {standard input}:20     .text.NVIC_EnableIRQ:00000000 $t
    {standard input}:24     .text.NVIC_EnableIRQ:00000000 NVIC_EnableIRQ
    {standard input}:69     .text.NVIC_EnableIRQ:0000002c $d
    {standard input}:74     .text.NVIC_DisableIRQ:00000000 $t
    {standard input}:78     .text.NVIC_DisableIRQ:00000000 NVIC_DisableIRQ
    {standard input}:123    .text.NVIC_DisableIRQ:00000030 $d
    {standard input}:128    .text.XMC_ECAT_GetALEventRegister:00000000 $t
    {standard input}:132    .text.XMC_ECAT_GetALEventRegister:00000000 XMC_ECAT_GetALEventRegister
    {standard input}:165    .text.XMC_ECAT_GetALEventRegister:00000018 $d
    {standard input}:170    .text.HW_EscRead:00000000 $t
    {standard input}:174    .text.HW_EscRead:00000000 HW_EscRead
    {standard input}:218    .text.HW_GetALEventRegister:00000000 $t
    {standard input}:222    .text.HW_GetALEventRegister:00000000 HW_GetALEventRegister
    {standard input}:246    .text.ENABLE_ESC_INT:00000000 $t
    {standard input}:250    .text.ENABLE_ESC_INT:00000000 ENABLE_ESC_INT
    {standard input}:273    .text.DISABLE_ESC_INT:00000000 $t
    {standard input}:277    .text.DISABLE_ESC_INT:00000000 DISABLE_ESC_INT
                            *COM*:00000001 bBootMode
                            *COM*:00000001 bEcatOutputUpdateRunning
                            *COM*:00000001 bEcatInputUpdateRunning
                            *COM*:00000001 bEcatFirstOutputsReceived
                            *COM*:00000001 bWdTrigger
                            *COM*:00000001 bDcSyncActive
                            *COM*:00000002 EsmTimeoutCounter
                            *COM*:00000001 bDcRunning
                            *COM*:00000002 u16SmSync0Counter
                            *COM*:00000002 u16SmSync0Value
                            *COM*:00000001 bSmSyncSequenceValid
                            *COM*:00000002 i16WaitForPllRunningTimeout
                            *COM*:00000002 i16WaitForPllRunningCnt
                            *COM*:00000002 Sync0WdCounter
                            *COM*:00000002 Sync0WdValue
                            *COM*:00000002 Sync1WdCounter
                            *COM*:00000002 Sync1WdValue
                            *COM*:00000002 LatchInputSync0Value
                            *COM*:00000002 LatchInputSync0Counter
                            *COM*:00000001 bEscIntEnabled
                            *COM*:00000001 b3BufferMode
                            *COM*:00000001 bLocalErrorFlag
                            *COM*:00000002 u16LocalErrorCode
                            *COM*:00000001 bApplEsmPending
                            *COM*:00000001 bEcatWaitForAlControlRes
                            *COM*:00000002 nEcatStateTrans
                            *COM*:00000001 u8EcatErrorLed
                            *COM*:00000001 u8EcatRunLed
                            *COM*:00000002 nPdInputSize
                            *COM*:00000002 nPdOutputSize
                            *COM*:00000001 nMaxSyncMan
                            *COM*:00000002 nMaxEscAddress
                            *COM*:00000001 nAlStatus
                            *COM*:00000002 EcatWdValue
                            *COM*:00000002 nEscAddrOutputData
                            *COM*:00000002 nEscAddrInputData
                            *COM*:00000002 u16ALEventMask
                            *COM*:00000001 u8dummy
    {standard input}:341    .bss.SMActivate:00000000 SMActivate
    {standard input}:342    .bss.SMActivate:00000000 $d
                            *COM*:00000008 SyncManInfo
    {standard input}:348    .bss.EepromLoaded:00000000 EepromLoaded
    {standard input}:349    .bss.EepromLoaded:00000000 $d
    {standard input}:351    .text.ResetALEventMask:00000000 $t
    {standard input}:356    .text.ResetALEventMask:00000000 ResetALEventMask
    {standard input}:405    .text.ResetALEventMask:0000002c $d
    {standard input}:410    .text.SetALEventMask:00000000 $t
    {standard input}:415    .text.SetALEventMask:00000000 SetALEventMask
    {standard input}:463    .text.SetALEventMask:0000002c $d
    {standard input}:468    .text.UpdateEEPROMLoadedState:00000000 $t
    {standard input}:473    .text.UpdateEEPROMLoadedState:00000000 UpdateEEPROMLoadedState
    {standard input}:537    .text.UpdateEEPROMLoadedState:0000003c $d
    {standard input}:543    .text.GetSyncMan:00000000 $t
    {standard input}:548    .text.GetSyncMan:00000000 GetSyncMan
    {standard input}:592    .text.GetSyncMan:0000002c $d
    {standard input}:597    .text.DisableSyncManChannel:00000000 $t
    {standard input}:602    .text.DisableSyncManChannel:00000000 DisableSyncManChannel
    {standard input}:669    .text.EnableSyncManChannel:00000000 $t
    {standard input}:674    .text.EnableSyncManChannel:00000000 EnableSyncManChannel
    {standard input}:741    .text.CheckSmSettings:00000000 $t
    {standard input}:746    .text.CheckSmSettings:00000000 CheckSmSettings
    {standard input}:1175   .text.CheckSmSettings:00000298 $d
    {standard input}:1182   .text.CheckSmSettings:000002ac $t
    {standard input}:1358   .text.CheckSmSettings:000003a4 $d
    {standard input}:1369   .text.StartInputHandler:00000000 $t
    {standard input}:1374   .text.StartInputHandler:00000000 StartInputHandler
    {standard input}:1810   .text.StartInputHandler:000002bc $d
    {standard input}:1830   .text.StartInputHandler:00000304 $t
    {standard input}:2242   .text.StartInputHandler:00000574 $d
    {standard input}:2261   .text.StartInputHandler:000005b8 $t
    {standard input}:2496   .text.StartInputHandler:00000720 $d
    {standard input}:2517   .text.StartOutputHandler:00000000 $t
    {standard input}:2522   .text.StartOutputHandler:00000000 StartOutputHandler
    {standard input}:2586   .text.StartOutputHandler:0000003c $d
    {standard input}:2595   .text.StopOutputHandler:00000000 $t
    {standard input}:2600   .text.StopOutputHandler:00000000 StopOutputHandler
    {standard input}:2635   .text.StopOutputHandler:00000018 $d
    {standard input}:2641   .text.StopInputHandler:00000000 $t
    {standard input}:2646   .text.StopInputHandler:00000000 StopInputHandler
    {standard input}:2784   .text.StopInputHandler:000000b8 $d
    {standard input}:2808   .text.BackToInitTransition:00000000 $t
    {standard input}:2813   .text.BackToInitTransition:00000000 BackToInitTransition
    {standard input}:2844   .text.BackToInitTransition:00000014 $d
    {standard input}:2849   .text.SetALStatus:00000000 $t
    {standard input}:2854   .text.SetALStatus:00000000 SetALStatus
    {standard input}:2986   .text.SetALStatus:000000a8 $d
    {standard input}:2995   .text.AL_ControlInd:00000000 $t
    {standard input}:3000   .text.AL_ControlInd:00000000 AL_ControlInd
    {standard input}:3174   .text.AL_ControlInd:00000110 $d
    {standard input}:3294   .text.AL_ControlInd:000002f0 $t
    {standard input}:3373   .text.AL_ControlInd:00000368 $d
    {standard input}:3384   .text.AL_ControlInd:0000038c $t
    {standard input}:3831   .text.AL_ControlInd:00000638 $d
    {standard input}:3847   .text.AL_ControlInd:00000670 $t
    {standard input}:3994   .text.AL_ControlInd:00000750 $d
    {standard input}:4004   .text.AL_ControlRes:00000000 $t
    {standard input}:4009   .text.AL_ControlRes:00000000 AL_ControlRes
    {standard input}:4450   .text.AL_ControlRes:00000280 $d
    {standard input}:4470   .text.DC_CheckWatchdog:00000000 $t
    {standard input}:4475   .text.DC_CheckWatchdog:00000000 DC_CheckWatchdog
    {standard input}:4641   .text.DC_CheckWatchdog:000000f0 $d
    {standard input}:4656   .text.CheckIfEcatError:00000000 $t
    {standard input}:4661   .text.CheckIfEcatError:00000000 CheckIfEcatError
    {standard input}:4769   .text.CheckIfEcatError:00000088 $d
    {standard input}:4781   .text.ECAT_StateChange:00000000 $t
    {standard input}:4786   .text.ECAT_StateChange:00000000 ECAT_StateChange
    {standard input}:5040   .text.ECAT_StateChange:0000016c $d
    {standard input}:5056   .text.ECAT_Init:00000000 $t
    {standard input}:5061   .text.ECAT_Init:00000000 ECAT_Init
    {standard input}:5227   .text.ECAT_Init:000000e8 $d
    {standard input}:5256   .text.ECAT_Main:00000000 $t
    {standard input}:5261   .text.ECAT_Main:00000000 ECAT_Main
    {standard input}:5488   .text.ECAT_Main:00000174 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
memcpy
sSyncManOutPar
sSyncManInPar
u16EscAddrSendMbx
u16SendMbxSize
u16EscAddrReceiveMbx
u16ReceiveMbxSize
bSyncSetByUser
sCycleDiag
PDO_InputMapping
APPL_GenerateMapping
MBX_StartMailboxHandler
APPL_StartMailboxHandler
APPL_StopMailboxHandler
MBX_StopMailboxHandler
BL_Start
bMbxRunning
APPL_StartInputHandler
APPL_StopInputHandler
APPL_StartOutputHandler
APPL_StopOutputHandler
APPL_AckErrorInd
sErrorSettings
MBX_Init
COE_Init
MBX_Main
EEPROM_CommandHandler
MBX_MailboxReadInd
MBX_MailboxRepeatReq
MBX_CheckAndCopyMailbox
bMbxRepeatToggle
