<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Lattice PCIe API Manual: LatticeSemi_PCIe::RegisterAccess Class Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.3.9.1 -->
<div class="qindex"><a class="qindex" href="main.html">Main&nbsp;Page</a> | <a class="qindex" href="hierarchy.html">Class&nbsp;Hierarchy</a> | <a class="qindex" href="annotated.html">Class&nbsp;List</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Class&nbsp;Members</a> | <a class="qindex" href="globals.html">File&nbsp;Members</a> | <a class="qindex" href="pages.html">Related&nbsp;Pages</a></div>
<h1>LatticeSemi_PCIe::RegisterAccess Class Reference</h1><code>#include &lt;<a class="el" href="_register_access_8h-source.html">RegisterAccess.h</a>&gt;</code>
<p>
<p>Inheritance diagram for LatticeSemi_PCIe::RegisterAccess:
<p><center><img src="class_lattice_semi___p_c_ie_1_1_register_access.png" usemap="#LatticeSemi_PCIe::RegisterAccess_map" border="0" alt=""></center>
<map name="LatticeSemi_PCIe::RegisterAccess_map">
<area href="class_lattice_semi___p_c_ie_1_1_p_c_ie___i_f.html" alt="LatticeSemi_PCIe::PCIe_IF" shape="rect" coords="107,56,311,80">
<area href="class_lattice_semi___p_c_ie_1_1_l_s_c_d_m_a___i_f.html" alt="LatticeSemi_PCIe::LSCDMA_IF" shape="rect" coords="0,112,204,136">
<area href="class_lattice_semi___p_c_ie_1_1_l_s_c_p_c_ie2___i_f.html" alt="LatticeSemi_PCIe::LSCPCIe2_IF" shape="rect" coords="214,112,418,136">
</map>
<a href="class_lattice_semi___p_c_ie_1_1_register_access-members.html">List of all members.</a><table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a0" doxytag="LatticeSemi_PCIe::RegisterAccess::RegisterAccess"></a>
&nbsp;</td><td class="memItemRight" valign="bottom"><b>RegisterAccess</b> (void *drvrID)</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a2" doxytag="LatticeSemi_PCIe::RegisterAccess::read8"></a>
virtual uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>read8</b> (uint32_t addr)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a3" doxytag="LatticeSemi_PCIe::RegisterAccess::write8"></a>
virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><b>write8</b> (uint32_t addr, uint8_t val)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a4" doxytag="LatticeSemi_PCIe::RegisterAccess::read16"></a>
virtual uint16_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>read16</b> (uint32_t addr)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a5" doxytag="LatticeSemi_PCIe::RegisterAccess::write16"></a>
virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><b>write16</b> (uint32_t addr, uint16_t val)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a6" doxytag="LatticeSemi_PCIe::RegisterAccess::read32"></a>
virtual uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><b>read32</b> (uint32_t addr)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a7" doxytag="LatticeSemi_PCIe::RegisterAccess::write32"></a>
virtual void&nbsp;</td><td class="memItemRight" valign="bottom"><b>write32</b> (uint32_t addr, uint32_t val)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a8" doxytag="LatticeSemi_PCIe::RegisterAccess::read8"></a>
virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><b>read8</b> (uint32_t addr, uint8_t *val, size_t len, bool incAddr=true)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a9" doxytag="LatticeSemi_PCIe::RegisterAccess::write8"></a>
virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><b>write8</b> (uint32_t addr, uint8_t *val, size_t len, bool incAddr=true)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a10" doxytag="LatticeSemi_PCIe::RegisterAccess::read16"></a>
virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><b>read16</b> (uint32_t addr, uint16_t *val, size_t len, bool incAddr=true)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a11" doxytag="LatticeSemi_PCIe::RegisterAccess::write16"></a>
virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><b>write16</b> (uint32_t addr, uint16_t *val, size_t len, bool incAddr=true)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a12" doxytag="LatticeSemi_PCIe::RegisterAccess::read32"></a>
virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><b>read32</b> (uint32_t addr, uint32_t *val, size_t len, bool incAddr=true)=0</td></tr>

<tr><td class="memItemLeft" nowrap align="right" valign="top"><a class="anchor" name="a13" doxytag="LatticeSemi_PCIe::RegisterAccess::write32"></a>
virtual bool&nbsp;</td><td class="memItemRight" valign="bottom"><b>write32</b> (uint32_t addr, uint32_t *val, size_t len, bool incAddr=true)=0</td></tr>

</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Hardware AccessLayer template. This base class provides a template for a driver interfaces to implement the exact methods needed to access the hardware registers. The main purpose of this class is to provide a common descriptor (class, interface) used by all "real" classes to describe the methods used for reading and writting. Basically everyone uses this as the description of how to read and write registers and polymorphism takes care of who and how its done.<p>
<dl compact><dt><b>Note:</b></dt><dd>This class is an ADT. This class must be derived from and all virtual functions must be implemented with the actual methods needed to read/write registers in a Lattice FPGA. The implementor is responsible for any endianess conversion that must take place. Also, any driver initialization should be done in the constructor, and freed in the destructor. </dd></dl>

<p>

<p>
Definition at line <a class="el" href="_register_access_8h-source.html#l00045">45</a> of file <a class="el" href="_register_access_8h-source.html">RegisterAccess.h</a>.<hr size="1"><address style="align: right;"><small>Generated on Wed Jul 16 12:05:27 2008 for Lattice PCIe API Manual by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.3.9.1 </small></address>
</body>
</html>
