$comment
	File created using the following command:
		vcd file Ovelse_3.msim.vcd -direction
$end
$date
	Tue Feb 21 11:40:49 2023
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module four_bit_adder_tester_vlg_vec_tst $end
$var reg 8 ! SW [8:1] $end
$var wire 1 " LEDR [3] $end
$var wire 1 # LEDR [2] $end
$var wire 1 $ LEDR [1] $end
$var wire 1 % LEDR [0] $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - uut|sum[0]~0_combout $end
$var wire 1 . uut|sum[0]~1 $end
$var wire 1 / uut|sum[1]~2_combout $end
$var wire 1 0 uut|sum[1]~3 $end
$var wire 1 1 uut|sum[2]~4_combout $end
$var wire 1 2 uut|sum[2]~5 $end
$var wire 1 3 uut|sum[3]~6_combout $end
$var wire 1 4 SW~combout [8] $end
$var wire 1 5 SW~combout [7] $end
$var wire 1 6 SW~combout [6] $end
$var wire 1 7 SW~combout [5] $end
$var wire 1 8 SW~combout [4] $end
$var wire 1 9 SW~combout [3] $end
$var wire 1 : SW~combout [2] $end
$var wire 1 ; SW~combout [1] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0%
0$
0#
0"
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
01
02
03
0;
0:
09
08
07
06
05
04
$end
#80000
b1 !
1;
0&
1-
1%
#130000
b10001 !
17
1&
1.
0-
1/
0%
1$
#190000
b10011 !
b10010 !
b10 !
0;
1:
07
0&
0.
00
0/
10
1/
11
0$
01
1$
1#
0#
#250000
b11 !
1;
1&
1-
1%
#290000
b10011 !
17
0&
1.
0-
00
0/
0%
11
0$
1#
#350000
b10001 !
b10000 !
b0 !
0;
0:
07
1&
0.
10
1/
0/
01
1$
0$
0#
#390000
b1000 !
18
0&
13
1"
#420000
b10001000 !
14
1&
03
0"
#450000
b10000000 !
08
0&
13
1"
#490000
b0 !
04
1&
03
0"
#1000000
