{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1474010129681 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1474010129681 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ControladorVGA EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"ControladorVGA\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1474010129733 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474010129803 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1474010129804 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1474010130385 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1474010130392 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474010130569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474010130569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474010130569 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1474010130569 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1474010130569 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 11066 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474010130583 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 11068 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474010130583 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 11070 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474010130583 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 11072 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474010130583 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 11074 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1474010130583 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1474010130583 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1474010130587 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1474010131516 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "6 38 " "No exact pin location assignment(s) for 6 pins of 38 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1474010133072 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 MPLL PLL " "Implemented PLL \"vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" as MPLL PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 116 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1474010133135 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 117 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1474010133135 ""}  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 116 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1474010133135 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "554 " "TimeQuest Timing Analyzer is analyzing 554 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1474010133953 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ControladorVGA.sdc " "Synopsys Design Constraints File file not found: 'ControladorVGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1474010133959 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1474010133960 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1474010133983 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|VGA\|generador_texto_unit\|original_on~0  from: datac  to: combout " "Cell: inst\|VGA\|generador_texto_unit\|original_on~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1474010134011 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1474010134011 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1474010134046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1474010134047 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1474010134051 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G29 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G29" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134527 ""}  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 116 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134527 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134528 ""}  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v" 80 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 116 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~1  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134528 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4674 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~11  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~11 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134528 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4684 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~13  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134528 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4686 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~15  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~15 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134528 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4688 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~16  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~16 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134528 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4689 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~17  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~17 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134528 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4690 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~18  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~18 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134528 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4691 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~19  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~19 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134528 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4692 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~20  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134528 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4693 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134528 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~21  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~21 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134529 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4694 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~22  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~22 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134529 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4695 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~23  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~23 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134529 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4696 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~3  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134529 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4676 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~5  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134529 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4678 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~7  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134529 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4680 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~9  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|vector_register:vector_register_bank\|Decoder0~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134529 ""}  } { { "../../Proyecto 2 Completo/vector_register.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/vector_register.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4682 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|mips_pipeline:procesador\|rom32:IMEM\|Equal0~7  " "Automatically promoted node background:inst\|mips_pipeline:procesador\|rom32:IMEM\|Equal0~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134529 ""}  } { { "../../Proyecto 2 Completo/rom32.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/Proyecto 2 Completo/rom32.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 4090 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[1\]~1  " "Automatically promoted node background:inst\|vga_adapter:VGA\|text_generator:generador_texto_unit\|bit_addr\[1\]~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134529 ""}  } { { "text_generator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/text_generator.v" 151 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3335 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134529 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[0\]  " "Automatically promoted node background:inst\|vga_adapter:VGA\|vga_controller:controller\|vga_address_translator:controller_translator\|mem_address\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux0~6 " "Destination node background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux0~6" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3450 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux1~6 " "Destination node background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux1~6" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3460 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux1~9 " "Destination node background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux1~9" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3463 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux2~6 " "Destination node background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux2~6" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3470 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux2~9 " "Destination node background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux2~9" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3473 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux3~6 " "Destination node background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux3~6" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3480 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux3~9 " "Destination node background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux3~9" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3483 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux4~0 " "Destination node background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux4~0" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3484 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux4~1 " "Destination node background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux4~1" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3485 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux4~2 " "Destination node background:inst\|vga_adapter:VGA\|muxVGA:muxdata\|Mux4~2" {  } { { "muxVGA.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/muxVGA.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 3486 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1474010134529 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1474010134529 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1474010134529 ""}  } { { "vga_address_translator.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_address_translator.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 0 { 0 ""} 0 180 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1474010134529 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1474010135428 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474010135432 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1474010135432 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474010135437 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1474010135443 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1474010135448 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1474010135725 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1474010135729 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1474010135729 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "6 unused 2.5V 0 6 0 " "Number of I/O pins in group: 6 (unused VREF, 2.5V VCCIO, 0 input, 6 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1474010135748 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1474010135748 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1474010135748 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 2 80 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  80 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 66 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  66 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 2 67 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 52 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 81 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1474010135751 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1474010135751 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1474010135751 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 clk\[0\] VGA_CLK~output " "PLL \"vga_pll:inst1\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/db/vga_pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "vga_pll.v" "" { Text "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/vga_pll.v" 103 0 0 } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 136 200 440 320 "inst1" "" } } } } { "ControladorVGA.bdf" "" { Schematic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/ControladorVGA.bdf" { { 288 1160 1336 304 "VGA_CLK" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1474010135826 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "COLOUR\[0\] " "Node \"COLOUR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COLOUR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "COLOUR\[1\] " "Node \"COLOUR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COLOUR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "COLOUR\[2\] " "Node \"COLOUR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "COLOUR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PLOT " "Node \"PLOT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PLOT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[0\] " "Node \"X\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[1\] " "Node \"X\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[2\] " "Node \"X\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[3\] " "Node \"X\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[4\] " "Node \"X\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "X\[5\] " "Node \"X\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "X\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1474010136794 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1474010136794 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474010136794 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1474010136809 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1474010140835 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474010142164 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1474010142279 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1474010156780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:15 " "Fitter placement operations ending: elapsed time is 00:00:15" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474010156781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1474010157938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+03 ns 1.6% " "5e+03 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1474010167062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X47_Y46 X58_Y56 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56" {  } { { "loc" "" { Generic "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X47_Y46 to location X58_Y56"} { { 12 { 0 ""} 47 46 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1474010169789 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1474010169789 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1474010298987 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1474010298987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:16 " "Fitter routing operations ending: elapsed time is 00:02:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474010298993 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.48 " "Total time spent on timing analysis during the Fitter is 5.48 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1474010299364 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474010299449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474010300533 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1474010300536 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1474010301570 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1474010303020 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1474010304598 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/output_files/ControladorVGA.fit.smsg " "Generated suppressed messages file C:/Users/Daniel/Desktop/ControladorVGAProcesador/ControladorVGA/output_files/ControladorVGA.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1474010305196 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1950 " "Peak virtual memory: 1950 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1474010307816 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 16 01:18:27 2016 " "Processing ended: Fri Sep 16 01:18:27 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1474010307816 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:59 " "Elapsed time: 00:02:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1474010307816 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:41 " "Total CPU time (on all processors): 00:03:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1474010307816 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1474010307816 ""}
