#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec 18 16:16:35 2018
# Process ID: 5410
# Current directory: /home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/synth_1
# Command line: vivado -log spoc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spoc.tcl
# Log file: /home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/synth_1/spoc.vds
# Journal file: /home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source spoc.tcl -notrace
Command: synth_design -top spoc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5415 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1316.227 ; gain = 86.879 ; free physical = 10076 ; free virtual = 14175
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spoc' [/home/wymt/code/system2018/Arch2018/riscv/src/spoc.v:2]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/wymt/code/system2018/Arch2018/riscv/src/core.v:4]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/pc_reg.v:2]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (1#1) [/home/wymt/code/system2018/Arch2018/riscv/src/pc_reg.v:2]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/wymt/code/system2018/Arch2018/riscv/src/regfile.v:2]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (2#1) [/home/wymt/code/system2018/Arch2018/riscv/src/regfile.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_if' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:3]
INFO: [Synth 8-6155] done synthesizing module 'stage_if' (3#1) [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:3]
INFO: [Synth 8-6157] synthesizing module 'if_id' [/home/wymt/code/system2018/Arch2018/riscv/src/if_id.v:3]
INFO: [Synth 8-6155] done synthesizing module 'if_id' (4#1) [/home/wymt/code/system2018/Arch2018/riscv/src/if_id.v:3]
INFO: [Synth 8-6157] synthesizing module 'stage_id' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_id' (5#1) [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:2]
INFO: [Synth 8-6157] synthesizing module 'id_ex' [/home/wymt/code/system2018/Arch2018/riscv/src/id_ex.v:2]
INFO: [Synth 8-6155] done synthesizing module 'id_ex' (6#1) [/home/wymt/code/system2018/Arch2018/riscv/src/id_ex.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_ex' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_ex' (7#1) [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:2]
INFO: [Synth 8-6157] synthesizing module 'ex_mem' [/home/wymt/code/system2018/Arch2018/riscv/src/ex_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ex_mem' (8#1) [/home/wymt/code/system2018/Arch2018/riscv/src/ex_mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'stage_mem' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'stage_mem' (9#1) [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'mem_wb' [/home/wymt/code/system2018/Arch2018/riscv/src/mem_wb.v:2]
INFO: [Synth 8-6155] done synthesizing module 'mem_wb' (10#1) [/home/wymt/code/system2018/Arch2018/riscv/src/mem_wb.v:2]
INFO: [Synth 8-6157] synthesizing module 'ctrl' [/home/wymt/code/system2018/Arch2018/riscv/src/ctrl.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ctrl' (11#1) [/home/wymt/code/system2018/Arch2018/riscv/src/ctrl.v:2]
WARNING: [Synth 8-350] instance 'ctrl0' of module 'ctrl' requires 8 connections, but only 6 given [/home/wymt/code/system2018/Arch2018/riscv/src/core.v:249]
WARNING: [Synth 8-3848] Net mem_dout in module/entity cpu does not have driver. [/home/wymt/code/system2018/Arch2018/riscv/src/core.v:10]
WARNING: [Synth 8-3848] Net dbgreg_dout in module/entity cpu does not have driver. [/home/wymt/code/system2018/Arch2018/riscv/src/core.v:14]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (12#1) [/home/wymt/code/system2018/Arch2018/riscv/src/core.v:4]
INFO: [Synth 8-6157] synthesizing module 'real_mem' [/home/wymt/code/system2018/Arch2018/riscv/src/real_mem.v:2]
INFO: [Synth 8-6157] synthesizing module 'single_port_ram_sync' [/home/wymt/code/system2018/Arch2018/riscv/src/common/block_ram/block_ram.v:62]
	Parameter ADDR_WIDTH bound to: 17 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'single_port_ram_sync' (13#1) [/home/wymt/code/system2018/Arch2018/riscv/src/common/block_ram/block_ram.v:62]
INFO: [Synth 8-6155] done synthesizing module 'real_mem' (14#1) [/home/wymt/code/system2018/Arch2018/riscv/src/real_mem.v:2]
INFO: [Synth 8-6155] done synthesizing module 'spoc' (15#1) [/home/wymt/code/system2018/Arch2018/riscv/src/spoc.v:2]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[31]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[30]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[29]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[28]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[27]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[26]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[25]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[24]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[23]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[22]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[21]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[20]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[19]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[18]
WARNING: [Synth 8-3331] design real_mem has unconnected port mem_addr_i[17]
WARNING: [Synth 8-3331] design ctrl has unconnected port clk
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design mem_wb has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design ex_mem has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design id_ex has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design if_id has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design stage_if has unconnected port stall_sign[0]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[5]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[4]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[3]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[2]
WARNING: [Synth 8-3331] design pc_reg has unconnected port stall_sign[1]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_dout[7]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_dout[6]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_dout[5]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_dout[4]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_dout[3]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_dout[2]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_dout[1]
WARNING: [Synth 8-3331] design cpu has unconnected port mem_dout[0]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[31]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[30]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[29]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[28]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[27]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[26]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[25]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[24]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[23]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[22]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[21]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[20]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[19]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[18]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[17]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[16]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[15]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[14]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[13]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[12]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[11]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[10]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[9]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[8]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[7]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[6]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[5]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[4]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[3]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[2]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[1]
WARNING: [Synth 8-3331] design cpu has unconnected port dbgreg_dout[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1427.852 ; gain = 198.504 ; free physical = 10063 ; free virtual = 14163
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1427.852 ; gain = 198.504 ; free physical = 10067 ; free virtual = 14167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1435.855 ; gain = 206.508 ; free physical = 10066 ; free virtual = 14166
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rdata1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdata2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "inst_o" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_block2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "inst_block3" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opcode_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "opcode_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "opcode_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "funct7_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "wreg_o" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "branch_enable_o" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:31]
WARNING: [Synth 8-327] inferring latch for variable 'rdata1_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/regfile.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'rdata2_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/regfile.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'mem_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'branch_enable_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'branch_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:37]
WARNING: [Synth 8-327] inferring latch for variable 'if_stall_req_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'pc_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:46]
WARNING: [Synth 8-327] inferring latch for variable 'inst_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:33]
WARNING: [Synth 8-327] inferring latch for variable 'cnt5_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'inst_block1_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:38]
WARNING: [Synth 8-327] inferring latch for variable 'inst_block2_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:39]
WARNING: [Synth 8-327] inferring latch for variable 'inst_block3_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_if.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_read_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_read_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:74]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:76]
WARNING: [Synth 8-327] inferring latch for variable 'opcode_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'funct3_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'funct7_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:69]
WARNING: [Synth 8-327] inferring latch for variable 'reg1_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:320]
WARNING: [Synth 8-327] inferring latch for variable 'reg2_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:338]
WARNING: [Synth 8-327] inferring latch for variable 'wd_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:70]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'branch_enable_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:78]
WARNING: [Synth 8-327] inferring latch for variable 'branch_addr_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:79]
WARNING: [Synth 8-327] inferring latch for variable 'cnt2_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:81]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_id.v:77]
WARNING: [Synth 8-327] inferring latch for variable 'wd_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:43]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'wdata_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_ex.v:41]
WARNING: [Synth 8-327] inferring latch for variable 'wd_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'wreg_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'wdata_o_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/stage_mem.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'stall_sign_reg' [/home/wymt/code/system2018/Arch2018/riscv/src/ctrl.v:16]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1435.855 ; gain = 206.508 ; free physical = 10030 ; free virtual = 14130
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 6     
	               17 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---RAMs : 
	            1024K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 17    
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 7     
	   4 Input      2 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module pc_reg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 2     
Module stage_if 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 2     
Module if_id 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module stage_id 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 11    
	   8 Input     32 Bit        Muxes := 1     
	   7 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 4     
	   8 Input      7 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 3     
	   8 Input      6 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 3     
	   7 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   8 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 4     
Module id_ex 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module stage_ex 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 2     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module ex_mem 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mem_wb 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 3     
Module single_port_ram_sync 
Detailed RTL Component Info : 
+---Registers : 
	               17 Bit    Registers := 1     
+---RAMs : 
	            1024K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design spoc has unconnected port debug[31]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[30]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[29]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[28]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[27]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[26]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[25]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[24]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[23]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[22]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[21]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[20]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[19]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[18]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[17]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[16]
WARNING: [Synth 8-3331] design spoc has unconnected port debug[15]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 0 bits of RAM "real_mem0/ram0/ram_reg" due to constant propagation. Old ram width 8 bits, new ram width 8 bits.
RAM Pipeline Warning: Read Address Register Found For RAM real_mem0/ram0/ram_reg. We will not be able to pipeline it. This may degrade performance. 
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[31]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[30]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[29]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[28]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[27]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[26]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[25]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[24]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[23]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[22]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[21]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[20]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[19]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[18]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[17]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[16]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[15]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[14]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[13]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[12]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[11]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[10]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[9]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[8]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[7]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[6]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[5]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[4]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[3]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[2]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[1]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata1_reg[0]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[31]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[30]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[29]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[28]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[27]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[26]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[25]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[24]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[23]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[22]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[21]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[20]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[19]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[18]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[17]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[16]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[15]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[14]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[13]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[12]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[11]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[10]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[9]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[8]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[7]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[6]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[5]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[4]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[3]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[2]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[1]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/regfile0/rdata2_reg[0]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[31]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[30]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[29]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[28]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[27]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[26]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[25]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[24]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[23]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[22]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[21]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[20]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[19]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[18]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[17]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[16]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[15]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[14]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[13]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[12]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[11]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[10]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[9]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[8]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[7]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[6]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[5]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[4]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[3]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[2]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[1]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/mem_addr_o_reg[0]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/branch_enable_o_reg) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/branch_addr_o_reg[31]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/branch_addr_o_reg[30]) is unused and will be removed from module spoc.
WARNING: [Synth 8-3332] Sequential element (cpu0/if0/branch_addr_o_reg[29]) is unused and will be removed from module spoc.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14007
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14008
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |    32|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14008
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 863 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.871 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14008
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:25 . Memory (MB): peak = 1502.879 ; gain = 273.523 ; free physical = 9902 ; free virtual = 14008
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 237 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1562.871 ; gain = 345.098 ; free physical = 9902 ; free virtual = 14007
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/wymt/code/system2018/Arch2018/riscv/RTL/RTL.runs/synth_1/spoc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spoc_utilization_synth.rpt -pb spoc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1586.883 ; gain = 0.000 ; free physical = 9903 ; free virtual = 14009
INFO: [Common 17-206] Exiting Vivado at Tue Dec 18 16:17:10 2018...
