Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Sat Nov 19 12:46:28 2022
| Host         : liara running 64-bit Arch Linux
| Command      : report_utilization -hierarchical -hierarchical_depth 7 -file ./report/corr_accel_utilization_hierarchical_routed.rpt
| Design       : bd_0_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Physopt postRoute
--------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
|                                    Instance                                   |                                      Module                                     | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | URAM | DSP Blocks |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
| bd_0_wrapper                                                                  |                                                                           (top) |       1509 |       1485 |       0 |   24 | 1269 |     32 |      0 |    0 |          4 |
|   bd_0_i                                                                      |                                                                            bd_0 |       1509 |       1485 |       0 |   24 | 1269 |     32 |      0 |    0 |          4 |
|     hls_inst                                                                  |                                                                 bd_0_hls_inst_0 |       1509 |       1485 |       0 |   24 | 1269 |     32 |      0 |    0 |          4 |
|       (hls_inst)                                                              |                                                                 bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|       inst                                                                    |                                                      bd_0_hls_inst_0_corr_accel |       1509 |       1485 |       0 |   24 | 1269 |     32 |      0 |    0 |          4 |
|         (inst)                                                                |                                                      bd_0_hls_inst_0_corr_accel |          0 |          0 |       0 |    0 |  140 |      0 |      0 |    0 |          0 |
|         control_s_axi_U                                                       |                                        bd_0_hls_inst_0_corr_accel_control_s_axi |         67 |         67 |       0 |    0 |  183 |      0 |      0 |    0 |          0 |
|         grp_compute_fu_291                                                    |                                              bd_0_hls_inst_0_corr_accel_compute |        965 |        941 |       0 |   24 |  700 |      0 |      0 |    0 |          4 |
|           (grp_compute_fu_291)                                                |                                              bd_0_hls_inst_0_corr_accel_compute |          6 |          6 |       0 |    0 |   41 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_134_1_fu_60                         |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |         17 |         17 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_134_1_fu_60)                     |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_134_1 |          1 |          1 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_95 |         16 |         16 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_76        |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 |         87 |         87 |       0 |    0 |   83 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3_fu_76)    |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_142_2_VITIS_LOOP_143_3 |         37 |         37 |       0 |    0 |   81 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_94 |         50 |         50 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_154_4_fu_88                         |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_154_4 |         48 |         40 |       0 |    8 |   24 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_154_4_fu_88)                     |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_154_4 |         30 |         22 |       0 |    8 |   22 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_93 |         18 |         18 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_162_5_fu_68                         |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_5 |         19 |         19 |       0 |    0 |    9 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_162_5_fu_68)                     |                    bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_162_5 |          1 |          1 |       0 |    0 |    7 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_92 |         18 |         18 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_98        |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7 |         51 |         51 |       0 |    0 |  101 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7_fu_98)    |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_170_6_VITIS_LOOP_171_7 |          5 |          5 |       0 |    0 |   99 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_91 |         46 |         46 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_110       |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9 |         84 |         84 |       0 |    0 |   70 |      0 |      0 |    0 |          2 |
|             (grp_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9_fu_110)   |   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_182_8_VITIS_LOOP_183_9 |          4 |          4 |       0 |    0 |   53 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_81 |         43 |         43 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hmul_16ns_16ns_16_2_max_dsp_1_U58                                 |                        bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |         37 |         37 |       0 |    0 |   15 |      0 |      0 |    0 |          2 |
|               (hmul_16ns_16ns_16_2_max_dsp_1_U58)                             |                        bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1 |          0 |          0 |       0 |    0 |   15 |      0 |      0 |    0 |          0 |
|               corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip_u                   |                     bd_0_hls_inst_0_corr_accel_hmul_16ns_16ns_16_2_max_dsp_1_ip |         37 |         37 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_122     | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11 |         54 |         54 |       0 |    0 |   83 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11_fu_122) | bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_193_10_VITIS_LOOP_194_11 |          5 |          5 |       0 |    0 |   81 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_80 |         49 |         49 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_204_12_fu_134                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_204_12 |         49 |         41 |       0 |    8 |   24 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_204_12_fu_134)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_204_12 |         26 |         18 |       0 |    8 |   22 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_79 |         23 |         23 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|           grp_compute_Pipeline_VITIS_LOOP_215_13_fu_143                       |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_215_13 |        172 |        164 |       0 |    8 |  117 |      0 |      0 |    0 |          0 |
|             (grp_compute_Pipeline_VITIS_LOOP_215_13_fu_143)                   |                   bd_0_hls_inst_0_corr_accel_compute_Pipeline_VITIS_LOOP_215_13 |         25 |         17 |       0 |    8 |   43 |      0 |      0 |    0 |          0 |
|             flow_control_loop_pipe_sequential_init_U                          |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_66 |         19 |         19 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|             hsqrt_16ns_16_4_no_dsp_1_U77                                      |                             bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1 |        128 |        128 |       0 |    0 |   72 |      0 |      0 |    0 |          0 |
|               (hsqrt_16ns_16_4_no_dsp_1_U77)                                  |                             bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|               corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip_u                        |                          bd_0_hls_inst_0_corr_accel_hsqrt_16ns_16_4_no_dsp_1_ip |        128 |        128 |       0 |    0 |   40 |      0 |      0 |    0 |          0 |
|           hadd_16ns_16ns_16_2_full_dsp_1_U82                                  |                       bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |        146 |        146 |       0 |    0 |   32 |      0 |      0 |    0 |          2 |
|             (hadd_16ns_16ns_16_2_full_dsp_1_U82)                              |                       bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u                    |                    bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |        146 |        146 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|               (corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip_u)                |                    bd_0_hls_inst_0_corr_accel_hadd_16ns_16ns_16_2_full_dsp_1_ip |         48 |         48 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                            |                          bd_0_hls_inst_0_floating_point_v7_1_15__parameterized1 |         98 |         98 |       0 |    0 |    0 |      0 |      0 |    0 |          2 |
|           hdiv_16ns_16ns_16_5_no_dsp_1_U83                                    |                         bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |        236 |        236 |       0 |    0 |  107 |      0 |      0 |    0 |          0 |
|             (hdiv_16ns_16ns_16_5_no_dsp_1_U83)                                |                         bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1 |          0 |          0 |       0 |    0 |   32 |      0 |      0 |    0 |          0 |
|             corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u                      |                      bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |        236 |        236 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|               (corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip_u)                  |                      bd_0_hls_inst_0_corr_accel_hdiv_16ns_16ns_16_5_no_dsp_1_ip |         32 |         32 |       0 |    0 |    0 |      0 |      0 |    0 |          0 |
|               inst                                                            |                          bd_0_hls_inst_0_floating_point_v7_1_15__parameterized2 |        204 |        204 |       0 |    0 |   75 |      0 |      0 |    0 |          0 |
|         grp_recv_data_burst_fu_221                                            |                                      bd_0_hls_inst_0_corr_accel_recv_data_burst |         58 |         58 |       0 |    0 |  105 |      0 |      0 |    0 |          0 |
|           (grp_recv_data_burst_fu_221)                                        |                                      bd_0_hls_inst_0_corr_accel_recv_data_burst |         49 |         49 |       0 |    0 |  103 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |            bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init_31 |         10 |         10 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         grp_send_data_burst_fu_304                                            |                                      bd_0_hls_inst_0_corr_accel_send_data_burst |        353 |        353 |       0 |    0 |  141 |      0 |      0 |    0 |          0 |
|           (grp_send_data_burst_fu_304)                                        |                                      bd_0_hls_inst_0_corr_accel_send_data_burst |        348 |        348 |       0 |    0 |  139 |      0 |      0 |    0 |          0 |
|           flow_control_loop_pipe_sequential_init_U                            |               bd_0_hls_inst_0_corr_accel_flow_control_loop_pipe_sequential_init |          5 |          5 |       0 |    0 |    2 |      0 |      0 |    0 |          0 |
|         reg_file_10_U                                                         |                           bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_11_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_0 |         16 |         16 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_12_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_1 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_13_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_2 |          9 |          9 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_14_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_3 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_15_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_4 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_16_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_5 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_17_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_6 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_18_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_7 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_19_U                                                         |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_8 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_1_U                                                          |                         bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_9 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_20_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_10 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_21_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_11 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_22_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_12 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_23_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_13 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_24_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_14 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_25_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_15 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_26_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_16 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_27_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_17 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_28_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_18 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_29_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_19 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_2_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_20 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_30_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_21 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_31_U                                                         |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_22 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_3_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_23 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_4_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_24 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_5_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_25 |         24 |         24 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_6_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_26 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_7_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_27 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_8_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_28 |          0 |          0 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_9_U                                                          |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_29 |         16 |         16 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
|         reg_file_U                                                            |                        bd_0_hls_inst_0_corr_accel_reg_file_RAM_T2P_BRAM_1R1W_30 |          1 |          1 |       0 |    0 |    0 |      1 |      0 |    0 |          0 |
+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------+------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


