#! /usr/local/bin/vvp
:ivl_version "0.10.0 (devel)" "(s20120501-151-gb32e1bc)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fab82413690 .scope module, "Controller_tb" "Controller_tb" 2 2;
 .timescale 0 0;
v0x7fab82407010_0 .net "ALUControl", 0 0, v0x7fab824070f0_0;  1 drivers 
v0x7fab8242b130_0 .net "ALUSrcA", 0 0, v0x7fab8242a2b0_0;  1 drivers 
v0x7fab8242b1c0_0 .net "ALUSrcB", 0 0, v0x7fab8242a360_0;  1 drivers 
v0x7fab8242b270_0 .net "Branch", 0 0, v0x7fab8242a3f0_0;  1 drivers 
v0x7fab8242b320_0 .var "Funct", 5 0;
v0x7fab8242b3f0_0 .net "IRWrite", 0 0, v0x7fab8242a580_0;  1 drivers 
v0x7fab8242b4a0_0 .net "IorD", 0 0, v0x7fab8242aa50_0;  1 drivers 
o0x10717b398 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fab8242b550_0 .net "MemToReg", 0 0, o0x10717b398;  0 drivers 
v0x7fab8242b600_0 .net "MemWrite", 0 0, v0x7fab8242a7d0_0;  1 drivers 
v0x7fab8242b730_0 .var "Opcode", 5 0;
v0x7fab8242b7c0_0 .net "PCEn", 0 0, v0x7fab8242a910_0;  1 drivers 
v0x7fab8242b850_0 .net "PCSrc", 0 0, v0x7fab8242a620_0;  1 drivers 
v0x7fab8242b900_0 .net "PCWrite", 0 0, v0x7fab8242a9b0_0;  1 drivers 
v0x7fab8242b9b0_0 .net "RegDst", 0 0, v0x7fab8242a6c0_0;  1 drivers 
v0x7fab8242ba60_0 .net "RegWrite", 0 0, v0x7fab8242aaf0_0;  1 drivers 
v0x7fab8242bb10_0 .var "clk", 0 0;
v0x7fab8242bbc0_0 .var "reset", 0 0;
E_0x7fab82405260 .event posedge, v0x7fab8242ab90_0;
S_0x7fab8240c640 .scope module, "controller" "Controller" 2 9, 3 1 0, S_0x7fab82413690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 6 "Opcode"
    .port_info 3 /INPUT 6 "Funct"
    .port_info 4 /INPUT 1 "zero"
    .port_info 5 /OUTPUT 1 "MemToReg"
    .port_info 6 /OUTPUT 1 "RegDst"
    .port_info 7 /OUTPUT 1 "IorD"
    .port_info 8 /OUTPUT 1 "PCSrc"
    .port_info 9 /OUTPUT 1 "ALUSrcA"
    .port_info 10 /OUTPUT 1 "ALUSrcB"
    .port_info 11 /OUTPUT 1 "IRWrite"
    .port_info 12 /OUTPUT 1 "MemWrite"
    .port_info 13 /OUTPUT 1 "PCWrite"
    .port_info 14 /OUTPUT 1 "Branch"
    .port_info 15 /OUTPUT 1 "RegWrite"
    .port_info 16 /OUTPUT 1 "ALUControl"
P_0x7fab8240c788 .param/l "LW" 0 3 12, C4<100011>;
P_0x7fab8240c7b8 .param/l "S0" 0 3 18, +C4<0>;
P_0x7fab8240c7e8 .param/l "S1" 0 3 19, +C4<01>;
P_0x7fab8240c818 .param/l "S2" 0 3 20, +C4<010>;
P_0x7fab8240c848 .param/l "S3" 0 3 21, +C4<011>;
P_0x7fab8240c878 .param/l "S4" 0 3 22, +C4<0100>;
P_0x7fab8240c8a8 .param/l "SW" 0 3 13, C4<101011>;
v0x7fab824070f0_0 .var "ALUControl", 0 0;
v0x7fab8242a210_0 .var "ALUOp", 1 0;
v0x7fab8242a2b0_0 .var "ALUSrcA", 0 0;
v0x7fab8242a360_0 .var "ALUSrcB", 0 0;
v0x7fab8242a3f0_0 .var "Branch", 0 0;
v0x7fab8242a4d0_0 .net "Funct", 5 0, v0x7fab8242b320_0;  1 drivers 
v0x7fab8242a580_0 .var "IRWrite", 0 0;
v0x7fab8242a620_0 .var "IorD", 0 0;
v0x7fab8242a6c0_0 .var "MemToReg", 0 0;
v0x7fab8242a7d0_0 .var "MemWrite", 0 0;
v0x7fab8242a860_0 .net "Opcode", 5 0, v0x7fab8242b730_0;  1 drivers 
v0x7fab8242a910_0 .var "PCSrc", 0 0;
v0x7fab8242a9b0_0 .var "PCWrite", 0 0;
v0x7fab8242aa50_0 .var "RegDst", 0 0;
v0x7fab8242aaf0_0 .var "RegWrite", 0 0;
v0x7fab8242ab90_0 .net "clk", 0 0, v0x7fab8242bb10_0;  1 drivers 
v0x7fab8242ac30_0 .var "next_state", 2 0;
v0x7fab8242adc0_0 .net "reset", 0 0, v0x7fab8242bbc0_0;  1 drivers 
v0x7fab8242ae50_0 .var "state_reg", 2 0;
v0x7fab8242aef0_0 .net "zero", 0 0, o0x10717b398;  alias, 0 drivers
E_0x7fab82406220 .event edge, v0x7fab8242ae50_0;
E_0x7fab82405760 .event posedge, v0x7fab8242adc0_0, v0x7fab8242ab90_0;
    .scope S_0x7fab8240c640;
T_0 ;
    %wait E_0x7fab82405760;
    %load/v 8, v0x7fab8242adc0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fab8242ae50_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x7fab8242ac30_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0x7fab8242ae50_0, 0, 8;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fab8240c640;
T_1 ;
    %wait E_0x7fab82406220;
    %load/v 8, v0x7fab8242ae50_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.4, 6;
    %jmp T_1.5;
T_1.0 ;
    %movi 8, 1, 3;
    %set/v v0x7fab8242ac30_0, 8, 3;
    %jmp T_1.5;
T_1.1 ;
    %load/v 8, v0x7fab8242a860_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/0xz  T_1.6, 4;
    %movi 8, 2, 3;
    %set/v v0x7fab8242ac30_0, 8, 3;
    %jmp T_1.7;
T_1.6 ;
    %load/v 8, v0x7fab8242a860_0, 6;
    %cmpi/u 8, 43, 6;
    %jmp/0xz  T_1.8, 4;
    %movi 8, 2, 3;
    %set/v v0x7fab8242ac30_0, 8, 3;
    %jmp T_1.9;
T_1.8 ;
    %movi 8, 1, 3;
    %set/v v0x7fab8242ac30_0, 8, 3;
T_1.9 ;
T_1.7 ;
    %jmp T_1.5;
T_1.2 ;
    %load/v 8, v0x7fab8242a860_0, 6;
    %cmpi/u 8, 35, 6;
    %jmp/0xz  T_1.10, 4;
    %movi 8, 3, 3;
    %set/v v0x7fab8242ac30_0, 8, 3;
    %jmp T_1.11;
T_1.10 ;
    %movi 8, 2, 3;
    %set/v v0x7fab8242ac30_0, 8, 3;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %movi 8, 4, 3;
    %set/v v0x7fab8242ac30_0, 8, 3;
    %jmp T_1.5;
T_1.4 ;
    %set/v v0x7fab8242ac30_0, 0, 3;
    %jmp T_1.5;
T_1.5 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fab8240c640;
T_2 ;
    %wait E_0x7fab82406220;
    %load/v 8, v0x7fab8242ae50_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_2.0, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_2.1, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %set/v v0x7fab8242a620_0, 0, 1;
    %set/v v0x7fab8242a2b0_0, 0, 1;
    %set/v v0x7fab8242a360_0, 1, 1;
    %set/v v0x7fab8242a210_0, 0, 2;
    %set/v v0x7fab8242a910_0, 0, 1;
    %set/v v0x7fab8242a580_0, 1, 1;
    %set/v v0x7fab8242a9b0_0, 1, 1;
    %jmp T_2.5;
T_2.1 ;
    %set/v v0x7fab8242a620_0, 2, 1;
    %set/v v0x7fab8242a2b0_0, 2, 1;
    %set/v v0x7fab8242a360_0, 2, 1;
    %set/v v0x7fab8242a210_0, 0, 2;
    %set/v v0x7fab8242a910_0, 2, 1;
    %set/v v0x7fab8242a580_0, 0, 1;
    %set/v v0x7fab8242a9b0_0, 0, 1;
    %set/v v0x7fab8242a3f0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %set/v v0x7fab8242a2b0_0, 1, 1;
    %set/v v0x7fab8242a360_0, 0, 1;
    %set/v v0x7fab8242a210_0, 0, 2;
    %set/v v0x7fab8242aaf0_0, 0, 1;
    %set/v v0x7fab8242a7d0_0, 0, 1;
    %jmp T_2.5;
T_2.3 ;
    %set/v v0x7fab8242a620_0, 1, 1;
    %jmp T_2.5;
T_2.4 ;
    %set/v v0x7fab8242aa50_0, 0, 1;
    %set/v v0x7fab8242a6c0_0, 1, 1;
    %set/v v0x7fab8242aaf0_0, 1, 1;
    %jmp T_2.5;
T_2.5 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fab82413690;
T_3 ;
    %set/v v0x7fab8242bb10_0, 0, 1;
    %movi 8, 35, 6;
    %set/v v0x7fab8242b730_0, 8, 6;
    %set/v v0x7fab8242b320_0, 0, 6;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 1, 1;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 0, 1;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 0, 1;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 0, 1;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 0, 1;
    %set/v v0x7fab8242b730_0, 0, 6;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 0, 1;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 0, 1;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 0, 1;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 0, 1;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 0, 1;
    %wait E_0x7fab82405260;
    %set/v v0x7fab8242bbc0_0, 0, 1;
    %vpi_call 2 30 "$finish" {0 0};
    %end;
    .thread T_3;
    .scope S_0x7fab82413690;
T_4 ;
    %vpi_call 2 35 "$dumpfile", "controller_tb.vcd" {0 0};
    %vpi_call 2 36 "$dumpvars", 1'sb0, S_0x7fab82413690 {0 0};
    %end;
    .thread T_4;
    .scope S_0x7fab82413690;
T_5 ;
    %delay 10, 0;
    %load/v 8, v0x7fab8242bb10_0, 1;
    %inv 8, 1;
    %set/v v0x7fab8242bb10_0, 8, 1;
    %jmp T_5;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controller_tb.v";
    "./controller.v";
