vhdtdtfi -lang verilog -prj Module3 -o "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Project Faze 1/Module3/FanSpeed.tfi" -lib work "C:/Users/Anformatic Golestan/Documents/Logic Circuits/Project Faze 1/Module3//FanSpeed.v" -module FanSpeed -template C:/Xilinx/14.7/ISE_DS/ISE//data/tfi.tft -deleteonerror 
vhdtdtfi -lib work {C:/Users/Anformatic Golestan/Documents/Logic Circuits/Project Faze 1/Module3/FanSpeed.v} -lang verilog -prj Module3 -o FanSpeed.spl -module FanSpeed -template C:/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family artix7 FanSpeed.spl {C:/Users/Anformatic Golestan/Documents/Logic Circuits/Project Faze 1/Module3/FanSpeed.sym} 
