<stg><name>ClefiaF1Xor.1</name>


<trans_list>

<trans id="224" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:0 %rk_offset_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %rk_offset

]]></Node>
<StgValue><ssdm name="rk_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:1 %src_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %src_offset

]]></Node>
<StgValue><ssdm name="src_offset_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="8">
<![CDATA[
entry:3 %rk_offset_cast1 = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="5">
<![CDATA[
entry:4 %src_offset_cast = zext i5 %src_offset_read

]]></Node>
<StgValue><ssdm name="src_offset_cast"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %rk_addr = getelementptr i8 %rk, i64 0, i64 %rk_offset_cast1

]]></Node>
<StgValue><ssdm name="rk_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %src_addr = getelementptr i8 %src, i64 0, i64 %src_offset_cast

]]></Node>
<StgValue><ssdm name="src_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="5">
<![CDATA[
entry:9 %src_load = load i5 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="9">
<![CDATA[
entry:10 %rk_load = load i9 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:15 %add_ln121_39 = add i5 %src_offset_read, i5 1

]]></Node>
<StgValue><ssdm name="add_ln121_39"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="5">
<![CDATA[
entry:16 %zext_ln121_74 = zext i5 %add_ln121_39

]]></Node>
<StgValue><ssdm name="zext_ln121_74"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %src_addr_15 = getelementptr i8 %src, i64 0, i64 %zext_ln121_74

]]></Node>
<StgValue><ssdm name="src_addr_15"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="5">
<![CDATA[
entry:18 %src_load_15 = load i5 %src_addr_15

]]></Node>
<StgValue><ssdm name="src_load_15"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:2 %dst_offset_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %dst_offset

]]></Node>
<StgValue><ssdm name="dst_offset_read"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
entry:5 %dst_offset_cast = zext i5 %dst_offset_read

]]></Node>
<StgValue><ssdm name="dst_offset_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="9" op_0_bw="8">
<![CDATA[
entry:6 %rk_offset_cast = zext i8 %rk_offset_read

]]></Node>
<StgValue><ssdm name="rk_offset_cast"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="5">
<![CDATA[
entry:9 %src_load = load i5 %src_addr

]]></Node>
<StgValue><ssdm name="src_load"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="9">
<![CDATA[
entry:10 %rk_load = load i9 %rk_addr

]]></Node>
<StgValue><ssdm name="rk_load"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:11 %xor_ln124 = xor i8 %rk_load, i8 %src_load

]]></Node>
<StgValue><ssdm name="xor_ln124"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:12 %add_ln121 = add i9 %rk_offset_cast, i9 1

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="9">
<![CDATA[
entry:13 %zext_ln121 = zext i9 %add_ln121

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %rk_addr_22 = getelementptr i8 %rk, i64 0, i64 %zext_ln121

]]></Node>
<StgValue><ssdm name="rk_addr_22"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="5">
<![CDATA[
entry:18 %src_load_15 = load i5 %src_addr_15

]]></Node>
<StgValue><ssdm name="src_load_15"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="9">
<![CDATA[
entry:19 %rk_load_7 = load i9 %rk_addr_22

]]></Node>
<StgValue><ssdm name="rk_load_7"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:24 %add_ln121_41 = add i5 %src_offset_read, i5 2

]]></Node>
<StgValue><ssdm name="add_ln121_41"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="5">
<![CDATA[
entry:25 %zext_ln121_76 = zext i5 %add_ln121_41

]]></Node>
<StgValue><ssdm name="zext_ln121_76"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %src_addr_16 = getelementptr i8 %src, i64 0, i64 %zext_ln121_76

]]></Node>
<StgValue><ssdm name="src_addr_16"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="5">
<![CDATA[
entry:27 %src_load_16 = load i5 %src_addr_16

]]></Node>
<StgValue><ssdm name="src_load_16"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:33 %add_ln121_43 = add i5 %src_offset_read, i5 3

]]></Node>
<StgValue><ssdm name="add_ln121_43"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="5">
<![CDATA[
entry:34 %zext_ln121_78 = zext i5 %add_ln121_43

]]></Node>
<StgValue><ssdm name="zext_ln121_78"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %src_addr_17 = getelementptr i8 %src, i64 0, i64 %zext_ln121_78

]]></Node>
<StgValue><ssdm name="src_addr_17"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
entry:36 %src_load_17 = load i5 %src_addr_17

]]></Node>
<StgValue><ssdm name="src_load_17"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:124 %dst_addr = getelementptr i8 %dst, i64 0, i64 %dst_offset_cast

]]></Node>
<StgValue><ssdm name="dst_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:125 %store_ln117 = store i8 %src_load, i5 %dst_addr

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:126 %add_ln114 = add i5 %dst_offset_read, i5 1

]]></Node>
<StgValue><ssdm name="add_ln114"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="5">
<![CDATA[
entry:127 %zext_ln114 = zext i5 %add_ln114

]]></Node>
<StgValue><ssdm name="zext_ln114"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:128 %dst_addr_15 = getelementptr i8 %dst, i64 0, i64 %zext_ln114

]]></Node>
<StgValue><ssdm name="dst_addr_15"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:129 %store_ln117 = store i8 %src_load_15, i5 %dst_addr_15

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="47" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="9">
<![CDATA[
entry:19 %rk_load_7 = load i9 %rk_addr_22

]]></Node>
<StgValue><ssdm name="rk_load_7"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:20 %xor_ln124_1 = xor i8 %rk_load_7, i8 %src_load_15

]]></Node>
<StgValue><ssdm name="xor_ln124_1"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:21 %add_ln121_40 = add i9 %rk_offset_cast, i9 2

]]></Node>
<StgValue><ssdm name="add_ln121_40"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="9">
<![CDATA[
entry:22 %zext_ln121_75 = zext i9 %add_ln121_40

]]></Node>
<StgValue><ssdm name="zext_ln121_75"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %rk_addr_23 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_75

]]></Node>
<StgValue><ssdm name="rk_addr_23"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="5">
<![CDATA[
entry:27 %src_load_16 = load i5 %src_addr_16

]]></Node>
<StgValue><ssdm name="src_load_16"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="9">
<![CDATA[
entry:28 %rk_load_8 = load i9 %rk_addr_23

]]></Node>
<StgValue><ssdm name="rk_load_8"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="5">
<![CDATA[
entry:36 %src_load_17 = load i5 %src_addr_17

]]></Node>
<StgValue><ssdm name="src_load_17"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="8">
<![CDATA[
entry:39 %zext_ln173 = zext i8 %xor_ln124

]]></Node>
<StgValue><ssdm name="zext_ln173"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %clefia_s1_addr = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln173

]]></Node>
<StgValue><ssdm name="clefia_s1_addr"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
entry:41 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:130 %add_ln114_3 = add i5 %dst_offset_read, i5 2

]]></Node>
<StgValue><ssdm name="add_ln114_3"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="5">
<![CDATA[
entry:131 %zext_ln114_5 = zext i5 %add_ln114_3

]]></Node>
<StgValue><ssdm name="zext_ln114_5"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:132 %dst_addr_16 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_5

]]></Node>
<StgValue><ssdm name="dst_addr_16"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:133 %store_ln117 = store i8 %src_load_16, i5 %dst_addr_16

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:134 %add_ln114_4 = add i5 %dst_offset_read, i5 3

]]></Node>
<StgValue><ssdm name="add_ln114_4"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="5">
<![CDATA[
entry:135 %zext_ln114_6 = zext i5 %add_ln114_4

]]></Node>
<StgValue><ssdm name="zext_ln114_6"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:136 %dst_addr_17 = getelementptr i8 %dst, i64 0, i64 %zext_ln114_6

]]></Node>
<StgValue><ssdm name="dst_addr_17"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:137 %store_ln117 = store i8 %src_load_17, i5 %dst_addr_17

]]></Node>
<StgValue><ssdm name="store_ln117"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="66" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="9">
<![CDATA[
entry:28 %rk_load_8 = load i9 %rk_addr_23

]]></Node>
<StgValue><ssdm name="rk_load_8"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:29 %xor_ln124_41 = xor i8 %rk_load_8, i8 %src_load_16

]]></Node>
<StgValue><ssdm name="xor_ln124_41"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
entry:30 %add_ln121_42 = add i9 %rk_offset_cast, i9 3

]]></Node>
<StgValue><ssdm name="add_ln121_42"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="9">
<![CDATA[
entry:31 %zext_ln121_77 = zext i9 %add_ln121_42

]]></Node>
<StgValue><ssdm name="zext_ln121_77"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %rk_addr_24 = getelementptr i8 %rk, i64 0, i64 %zext_ln121_77

]]></Node>
<StgValue><ssdm name="rk_addr_24"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="9">
<![CDATA[
entry:37 %rk_load_9 = load i9 %rk_addr_24

]]></Node>
<StgValue><ssdm name="rk_load_9"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8">
<![CDATA[
entry:41 %z = load i8 %clefia_s1_addr

]]></Node>
<StgValue><ssdm name="z"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="8">
<![CDATA[
entry:42 %zext_ln174 = zext i8 %xor_ln124_1

]]></Node>
<StgValue><ssdm name="zext_ln174"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %clefia_s0_addr = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln174

]]></Node>
<StgValue><ssdm name="clefia_s0_addr"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
entry:44 %z_7 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:93 %tmp_67 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z, i32 7

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:94 %xor_ln132_29 = xor i8 %z, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_29"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:95 %select_ln131_29 = select i1 %tmp_67, i8 %xor_ln132_29, i8 %z

]]></Node>
<StgValue><ssdm name="select_ln131_29"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="7" op_0_bw="8">
<![CDATA[
entry:96 %trunc_ln134_29 = trunc i8 %select_ln131_29

]]></Node>
<StgValue><ssdm name="trunc_ln134_29"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:97 %tmp_68 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 7

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:98 %x_assign_10 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_29, i1 %tmp_68

]]></Node>
<StgValue><ssdm name="x_assign_10"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:99 %tmp_69 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_29, i32 6

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:100 %xor_ln132_30 = xor i8 %x_assign_10, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_30"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:101 %select_ln131_30 = select i1 %tmp_69, i8 %xor_ln132_30, i8 %x_assign_10

]]></Node>
<StgValue><ssdm name="select_ln131_30"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="7" op_0_bw="8">
<![CDATA[
entry:102 %trunc_ln134_30 = trunc i8 %select_ln131_30

]]></Node>
<StgValue><ssdm name="trunc_ln134_30"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:103 %tmp_70 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_30, i32 7

]]></Node>
<StgValue><ssdm name="tmp_70"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:104 %x_assign_11 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_30, i1 %tmp_70

]]></Node>
<StgValue><ssdm name="x_assign_11"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:105 %tmp_71 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_30, i32 6

]]></Node>
<StgValue><ssdm name="tmp_71"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:106 %xor_ln132_31 = xor i8 %x_assign_11, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_31"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:107 %select_ln131_31 = select i1 %tmp_71, i8 %xor_ln132_31, i8 %x_assign_11

]]></Node>
<StgValue><ssdm name="select_ln131_31"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="8">
<![CDATA[
entry:108 %trunc_ln134_31 = trunc i8 %select_ln131_31

]]></Node>
<StgValue><ssdm name="trunc_ln134_31"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:109 %tmp_72 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_31, i32 7

]]></Node>
<StgValue><ssdm name="tmp_72"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="93" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="9">
<![CDATA[
entry:37 %rk_load_9 = load i9 %rk_addr_24

]]></Node>
<StgValue><ssdm name="rk_load_9"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:38 %xor_ln124_3 = xor i8 %rk_load_9, i8 %src_load_17

]]></Node>
<StgValue><ssdm name="xor_ln124_3"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8">
<![CDATA[
entry:44 %z_7 = load i8 %clefia_s0_addr

]]></Node>
<StgValue><ssdm name="z_7"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="8">
<![CDATA[
entry:45 %zext_ln175 = zext i8 %xor_ln124_41

]]></Node>
<StgValue><ssdm name="zext_ln175"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:46 %clefia_s1_addr_1 = getelementptr i8 %clefia_s1, i64 0, i64 %zext_ln175

]]></Node>
<StgValue><ssdm name="clefia_s1_addr_1"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
entry:47 %z_8 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_8"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:51 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_7, i32 7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:52 %xor_ln132 = xor i8 %z_7, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:53 %select_ln131 = select i1 %tmp, i8 %xor_ln132, i8 %z_7

]]></Node>
<StgValue><ssdm name="select_ln131"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="7" op_0_bw="8">
<![CDATA[
entry:54 %trunc_ln134 = trunc i8 %select_ln131

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:55 %tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 7

]]></Node>
<StgValue><ssdm name="tmp_54"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:56 %x_assign_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134, i1 %tmp_54

]]></Node>
<StgValue><ssdm name="x_assign_s"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:57 %tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131, i32 6

]]></Node>
<StgValue><ssdm name="tmp_55"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:58 %xor_ln132_23 = xor i8 %x_assign_s, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_23"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:59 %select_ln131_23 = select i1 %tmp_55, i8 %xor_ln132_23, i8 %x_assign_s

]]></Node>
<StgValue><ssdm name="select_ln131_23"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="7" op_0_bw="8">
<![CDATA[
entry:60 %trunc_ln134_23 = trunc i8 %select_ln131_23

]]></Node>
<StgValue><ssdm name="trunc_ln134_23"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:61 %tmp_56 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 7

]]></Node>
<StgValue><ssdm name="tmp_56"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:62 %x_assign_6 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_23, i1 %tmp_56

]]></Node>
<StgValue><ssdm name="x_assign_6"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:63 %tmp_57 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_23, i32 6

]]></Node>
<StgValue><ssdm name="tmp_57"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:64 %xor_ln132_24 = xor i8 %x_assign_6, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_24"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:65 %select_ln131_24 = select i1 %tmp_57, i8 %xor_ln132_24, i8 %x_assign_6

]]></Node>
<StgValue><ssdm name="select_ln131_24"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="8">
<![CDATA[
entry:66 %trunc_ln134_24 = trunc i8 %select_ln131_24

]]></Node>
<StgValue><ssdm name="trunc_ln134_24"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:67 %tmp_58 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_24, i32 7

]]></Node>
<StgValue><ssdm name="tmp_58"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:123 %xor_ln180 = xor i8 %x_assign_s, i8 %x_assign_10

]]></Node>
<StgValue><ssdm name="xor_ln180"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="117" st_id="6" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8">
<![CDATA[
entry:47 %z_8 = load i8 %clefia_s1_addr_1

]]></Node>
<StgValue><ssdm name="z_8"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="8">
<![CDATA[
entry:48 %zext_ln176 = zext i8 %xor_ln124_3

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:49 %clefia_s0_addr_1 = getelementptr i8 %clefia_s0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="clefia_s0_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
entry:50 %z_9 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_9"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:69 %tmp_59 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_8, i32 7

]]></Node>
<StgValue><ssdm name="tmp_59"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:70 %xor_ln132_25 = xor i8 %z_8, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_25"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:71 %select_ln131_25 = select i1 %tmp_59, i8 %xor_ln132_25, i8 %z_8

]]></Node>
<StgValue><ssdm name="select_ln131_25"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="8">
<![CDATA[
entry:72 %trunc_ln134_25 = trunc i8 %select_ln131_25

]]></Node>
<StgValue><ssdm name="trunc_ln134_25"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:73 %tmp_60 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 7

]]></Node>
<StgValue><ssdm name="tmp_60"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:74 %x_assign_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_25, i1 %tmp_60

]]></Node>
<StgValue><ssdm name="x_assign_7"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:111 %tmp_73 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_25, i32 6

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:112 %xor_ln132_32 = xor i8 %x_assign_7, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_32"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:113 %select_ln131_32 = select i1 %tmp_73, i8 %xor_ln132_32, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="select_ln131_32"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="7" op_0_bw="8">
<![CDATA[
entry:114 %trunc_ln134_32 = trunc i8 %select_ln131_32

]]></Node>
<StgValue><ssdm name="trunc_ln134_32"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:115 %tmp_74 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 7

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:116 %x_assign_12 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_32, i1 %tmp_74

]]></Node>
<StgValue><ssdm name="x_assign_12"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:117 %tmp_75 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_32, i32 6

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:118 %xor_ln132_33 = xor i8 %x_assign_12, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_33"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:119 %select_ln131_33 = select i1 %tmp_75, i8 %xor_ln132_33, i8 %x_assign_12

]]></Node>
<StgValue><ssdm name="select_ln131_33"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="7" op_0_bw="8">
<![CDATA[
entry:120 %trunc_ln134_33 = trunc i8 %select_ln131_33

]]></Node>
<StgValue><ssdm name="trunc_ln134_33"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:121 %tmp_76 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_33, i32 7

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
entry:50 %z_9 = load i8 %clefia_s0_addr_1

]]></Node>
<StgValue><ssdm name="z_9"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:75 %tmp_61 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %z_9, i32 7

]]></Node>
<StgValue><ssdm name="tmp_61"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:76 %xor_ln132_26 = xor i8 %z_9, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_26"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:77 %select_ln131_26 = select i1 %tmp_61, i8 %xor_ln132_26, i8 %z_9

]]></Node>
<StgValue><ssdm name="select_ln131_26"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="7" op_0_bw="8">
<![CDATA[
entry:78 %trunc_ln134_26 = trunc i8 %select_ln131_26

]]></Node>
<StgValue><ssdm name="trunc_ln134_26"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:79 %tmp_62 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_26, i32 7

]]></Node>
<StgValue><ssdm name="tmp_62"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:80 %x_assign_8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_26, i1 %tmp_62

]]></Node>
<StgValue><ssdm name="x_assign_8"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:81 %tmp_63 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_26, i32 6

]]></Node>
<StgValue><ssdm name="tmp_63"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:82 %xor_ln132_27 = xor i8 %x_assign_8, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_27"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:83 %select_ln131_27 = select i1 %tmp_63, i8 %xor_ln132_27, i8 %x_assign_8

]]></Node>
<StgValue><ssdm name="select_ln131_27"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="8">
<![CDATA[
entry:84 %trunc_ln134_27 = trunc i8 %select_ln131_27

]]></Node>
<StgValue><ssdm name="trunc_ln134_27"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:85 %tmp_64 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_27, i32 7

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="150" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:86 %x_assign_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_27, i1 %tmp_64

]]></Node>
<StgValue><ssdm name="x_assign_9"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:87 %tmp_65 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_27, i32 6

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:88 %xor_ln132_28 = xor i8 %x_assign_9, i8 14

]]></Node>
<StgValue><ssdm name="xor_ln132_28"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
entry:89 %select_ln131_28 = select i1 %tmp_65, i8 %xor_ln132_28, i8 %x_assign_9

]]></Node>
<StgValue><ssdm name="select_ln131_28"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="7" op_0_bw="8">
<![CDATA[
entry:90 %trunc_ln134_28 = trunc i8 %select_ln131_28

]]></Node>
<StgValue><ssdm name="trunc_ln134_28"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
entry:91 %tmp_66 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln131_28, i32 7

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:138 %add_ln121_44 = add i5 %src_offset_read, i5 4

]]></Node>
<StgValue><ssdm name="add_ln121_44"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="5">
<![CDATA[
entry:139 %zext_ln121_79 = zext i5 %add_ln121_44

]]></Node>
<StgValue><ssdm name="zext_ln121_79"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:140 %src_addr_18 = getelementptr i8 %src, i64 0, i64 %zext_ln121_79

]]></Node>
<StgValue><ssdm name="src_addr_18"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="5">
<![CDATA[
entry:144 %src_load_18 = load i5 %src_addr_18

]]></Node>
<StgValue><ssdm name="src_load_18"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:151 %add_ln121_46 = add i5 %src_offset_read, i5 5

]]></Node>
<StgValue><ssdm name="add_ln121_46"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="5">
<![CDATA[
entry:152 %zext_ln121_81 = zext i5 %add_ln121_46

]]></Node>
<StgValue><ssdm name="zext_ln121_81"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:153 %src_addr_19 = getelementptr i8 %src, i64 0, i64 %zext_ln121_81

]]></Node>
<StgValue><ssdm name="src_addr_19"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="5">
<![CDATA[
entry:157 %src_load_19 = load i5 %src_addr_19

]]></Node>
<StgValue><ssdm name="src_load_19"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:68 %or_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_24, i1 %tmp_58

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:92 %or_ln134_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_28, i1 %tmp_66

]]></Node>
<StgValue><ssdm name="or_ln134_4"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:110 %or_ln134_7 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_31, i1 %tmp_72

]]></Node>
<StgValue><ssdm name="or_ln134_7"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
entry:122 %or_ln134_9 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln134_33, i1 %tmp_76

]]></Node>
<StgValue><ssdm name="or_ln134_9"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:141 %add_ln121_45 = add i5 %dst_offset_read, i5 4

]]></Node>
<StgValue><ssdm name="add_ln121_45"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="64" op_0_bw="5">
<![CDATA[
entry:142 %zext_ln121_80 = zext i5 %add_ln121_45

]]></Node>
<StgValue><ssdm name="zext_ln121_80"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:143 %dst_addr_18 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_80

]]></Node>
<StgValue><ssdm name="dst_addr_18"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="5">
<![CDATA[
entry:144 %src_load_18 = load i5 %src_addr_18

]]></Node>
<StgValue><ssdm name="src_load_18"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:145 %xor_ln124_64 = xor i8 %src_load_18, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="xor_ln124_64"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:146 %xor_ln124_65 = xor i8 %xor_ln124_64, i8 %z

]]></Node>
<StgValue><ssdm name="xor_ln124_65"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:147 %xor_ln124_66 = xor i8 %x_assign_8, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_66"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:148 %xor_ln124_67 = xor i8 %xor_ln124_66, i8 %or_ln

]]></Node>
<StgValue><ssdm name="xor_ln124_67"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:149 %xor_ln124_42 = xor i8 %xor_ln124_67, i8 %xor_ln124_65

]]></Node>
<StgValue><ssdm name="xor_ln124_42"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:150 %store_ln124 = store i8 %xor_ln124_42, i5 %dst_addr_18

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:154 %add_ln121_47 = add i5 %dst_offset_read, i5 5

]]></Node>
<StgValue><ssdm name="add_ln121_47"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="5">
<![CDATA[
entry:155 %zext_ln121_82 = zext i5 %add_ln121_47

]]></Node>
<StgValue><ssdm name="zext_ln121_82"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:156 %dst_addr_19 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_82

]]></Node>
<StgValue><ssdm name="dst_addr_19"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="5">
<![CDATA[
entry:157 %src_load_19 = load i5 %src_addr_19

]]></Node>
<StgValue><ssdm name="src_load_19"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:158 %xor_ln124_68 = xor i8 %src_load_19, i8 %or_ln134_7

]]></Node>
<StgValue><ssdm name="xor_ln124_68"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:159 %xor_ln124_69 = xor i8 %xor_ln124_68, i8 %z_7

]]></Node>
<StgValue><ssdm name="xor_ln124_69"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:160 %xor_ln124_70 = xor i8 %x_assign_8, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_70"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:161 %xor_ln124_71 = xor i8 %xor_ln124_70, i8 %x_assign_7

]]></Node>
<StgValue><ssdm name="xor_ln124_71"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:162 %xor_ln124_43 = xor i8 %xor_ln124_71, i8 %xor_ln124_69

]]></Node>
<StgValue><ssdm name="xor_ln124_43"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:163 %store_ln124 = store i8 %xor_ln124_43, i5 %dst_addr_19

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:164 %add_ln121_48 = add i5 %src_offset_read, i5 6

]]></Node>
<StgValue><ssdm name="add_ln121_48"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="64" op_0_bw="5">
<![CDATA[
entry:165 %zext_ln121_83 = zext i5 %add_ln121_48

]]></Node>
<StgValue><ssdm name="zext_ln121_83"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:166 %src_addr_20 = getelementptr i8 %src, i64 0, i64 %zext_ln121_83

]]></Node>
<StgValue><ssdm name="src_addr_20"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="5">
<![CDATA[
entry:170 %src_load_20 = load i5 %src_addr_20

]]></Node>
<StgValue><ssdm name="src_load_20"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:176 %add_ln121_50 = add i5 %src_offset_read, i5 7

]]></Node>
<StgValue><ssdm name="add_ln121_50"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="64" op_0_bw="5">
<![CDATA[
entry:177 %zext_ln121_85 = zext i5 %add_ln121_50

]]></Node>
<StgValue><ssdm name="zext_ln121_85"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:178 %src_addr_21 = getelementptr i8 %src, i64 0, i64 %zext_ln121_85

]]></Node>
<StgValue><ssdm name="src_addr_21"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="5">
<![CDATA[
entry:182 %src_load_21 = load i5 %src_addr_21

]]></Node>
<StgValue><ssdm name="src_load_21"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="196" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:167 %add_ln121_49 = add i5 %dst_offset_read, i5 6

]]></Node>
<StgValue><ssdm name="add_ln121_49"/></StgValue>
</operation>

<operation id="197" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="64" op_0_bw="5">
<![CDATA[
entry:168 %zext_ln121_84 = zext i5 %add_ln121_49

]]></Node>
<StgValue><ssdm name="zext_ln121_84"/></StgValue>
</operation>

<operation id="198" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:169 %dst_addr_20 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_84

]]></Node>
<StgValue><ssdm name="dst_addr_20"/></StgValue>
</operation>

<operation id="199" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="8" op_0_bw="5">
<![CDATA[
entry:170 %src_load_20 = load i5 %src_addr_20

]]></Node>
<StgValue><ssdm name="src_load_20"/></StgValue>
</operation>

<operation id="200" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:171 %xor_ln124_72 = xor i8 %z_8, i8 %src_load_20

]]></Node>
<StgValue><ssdm name="xor_ln124_72"/></StgValue>
</operation>

<operation id="201" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:172 %xor_ln124_73 = xor i8 %or_ln, i8 %or_ln134_4

]]></Node>
<StgValue><ssdm name="xor_ln124_73"/></StgValue>
</operation>

<operation id="202" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:173 %xor_ln124_74 = xor i8 %xor_ln124_73, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_74"/></StgValue>
</operation>

<operation id="203" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:174 %xor_ln124_44 = xor i8 %xor_ln124_74, i8 %xor_ln124_72

]]></Node>
<StgValue><ssdm name="xor_ln124_44"/></StgValue>
</operation>

<operation id="204" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:175 %store_ln124 = store i8 %xor_ln124_44, i5 %dst_addr_20

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="205" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:179 %add_ln121_51 = add i5 %dst_offset_read, i5 7

]]></Node>
<StgValue><ssdm name="add_ln121_51"/></StgValue>
</operation>

<operation id="206" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="5">
<![CDATA[
entry:180 %zext_ln121_86 = zext i5 %add_ln121_51

]]></Node>
<StgValue><ssdm name="zext_ln121_86"/></StgValue>
</operation>

<operation id="207" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:181 %dst_addr_21 = getelementptr i8 %dst, i64 0, i64 %zext_ln121_86

]]></Node>
<StgValue><ssdm name="dst_addr_21"/></StgValue>
</operation>

<operation id="208" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="5">
<![CDATA[
entry:182 %src_load_21 = load i5 %src_addr_21

]]></Node>
<StgValue><ssdm name="src_load_21"/></StgValue>
</operation>

<operation id="209" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:183 %xor_ln124_75 = xor i8 %z_9, i8 %src_load_21

]]></Node>
<StgValue><ssdm name="xor_ln124_75"/></StgValue>
</operation>

<operation id="210" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:184 %xor_ln124_76 = xor i8 %or_ln134_7, i8 %or_ln134_9

]]></Node>
<StgValue><ssdm name="xor_ln124_76"/></StgValue>
</operation>

<operation id="211" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:185 %xor_ln124_77 = xor i8 %xor_ln124_76, i8 %xor_ln180

]]></Node>
<StgValue><ssdm name="xor_ln124_77"/></StgValue>
</operation>

<operation id="212" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
entry:186 %xor_ln124_45 = xor i8 %xor_ln124_77, i8 %xor_ln124_75

]]></Node>
<StgValue><ssdm name="xor_ln124_45"/></StgValue>
</operation>

<operation id="213" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
entry:187 %store_ln124 = store i8 %xor_ln124_45, i5 %dst_addr_21

]]></Node>
<StgValue><ssdm name="store_ln124"/></StgValue>
</operation>

<operation id="214" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0">
<![CDATA[
entry:188 %ret_ln186 = ret

]]></Node>
<StgValue><ssdm name="ret_ln186"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
