Info: constraining clock net 'clk_12mhz_i' to 12.00 MHz
Info: constrained 'clk_12mhz_i' to bel 'X12/Y31/io1'
Info: constrained 'reset_n_async_unsafe_i' to bel 'X16/Y0/io0'
Info: constrained 'button_async_unsafe_i[1]' to bel 'X19/Y0/io1'
Info: constrained 'button_async_unsafe_i[2]' to bel 'X21/Y0/io1'
Info: constrained 'button_async_unsafe_i[3]' to bel 'X22/Y0/io1'
Info: constrained 'led_o[1]' to bel 'X18/Y31/io0'
Info: constrained 'led_o[2]' to bel 'X18/Y31/io1'
Info: constrained 'led_o[3]' to bel 'X19/Y31/io1'
Info: constrained 'led_o[4]' to bel 'X19/Y31/io0'
Info: constrained 'led_o[5]' to bel 'X18/Y0/io1'
Info: constrained 'tx_main_clk_o' to bel 'X9/Y0/io0'
Info: constrained 'tx_lr_clk_o' to bel 'X8/Y0/io0'
Info: constrained 'tx_data_clk_o' to bel 'X6/Y0/io0'
Info: constrained 'tx_data_o' to bel 'X7/Y0/io1'
Info: constrained 'rx_main_clk_o' to bel 'X9/Y0/io1'
Info: constrained 'rx_lr_clk_o' to bel 'X7/Y0/io0'
Info: constrained 'rx_data_clk_o' to bel 'X5/Y0/io0'
Info: constrained 'rx_data_i' to bel 'X6/Y0/io1'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:      227 LCs used as LUT4 only
Info:      208 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:       60 LCs used as DFF only
Info: Packing carries..
Info:        9 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:        5 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'pll_inst' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'pll_inst' is constrained to 816.3 MHz
Info:     Derived frequency constraint of 25.5 MHz for net tx_main_clk_o$SB_IO_OUT
Info: Promoting globals..
Info: promoting tx_main_clk_o$SB_IO_OUT (fanout 268)
Info: promoting reset_r [reset] (fanout 88)
Info: promoting sm.pausecounter_inst.reset_i [reset] (fanout 25)
Info: promoting sm.playcounter_inst.reset_i [reset] (fanout 25)
Info: promoting sound.valid_o_l_SB_LUT4_I3_O [cen] (fanout 54)
Info: promoting sound.valid_o_l_SB_LUT4_I2_O[2] [cen] (fanout 32)
Info: promoting tx_data_o_SB_LUT4_O_I3_SB_LUT4_I2_O [cen] (fanout 24)
Info: promoting tx_data_o_SB_LUT4_O_I3_SB_LUT4_I1_O [cen] (fanout 24)
Info: Constraining chains...
Info:        6 LCs used to legalise carry chains.
Info: Checksum: 0x36fdda58

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0x2a51db5e

Info: Device utilisation:
Info: 	         ICESTORM_LC:   507/ 5280     9%
Info: 	        ICESTORM_RAM:     0/   30     0%
Info: 	               SB_IO:    18/   96    18%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     0/    8     0%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 19 cells based on constraints.
Info: Creating initial analytic placement for 393 cells, random placement wirelen = 9815.
Info:     at initial placer iter 0, wirelen = 229
Info:     at initial placer iter 1, wirelen = 207
Info:     at initial placer iter 2, wirelen = 201
Info:     at initial placer iter 3, wirelen = 201
Info: Running main analytical placer, max placement attempts per cell = 35644.
Info:     at iteration #1, type ICESTORM_LC: wirelen solved = 216, spread = 1229, legal = 1648; time = 0.01s
Info:     at iteration #1, type SB_GB: wirelen solved = 1614, spread = 1729, legal = 1765; time = 0.00s
Info:     at iteration #1, type ALL: wirelen solved = 217, spread = 1254, legal = 1719; time = 0.01s
Info:     at iteration #2, type ICESTORM_LC: wirelen solved = 377, spread = 1504, legal = 1757; time = 0.01s
Info:     at iteration #2, type SB_GB: wirelen solved = 1656, spread = 1746, legal = 1769; time = 0.00s
Info:     at iteration #2, type ALL: wirelen solved = 224, spread = 1286, legal = 1739; time = 0.01s
Info:     at iteration #3, type ICESTORM_LC: wirelen solved = 386, spread = 1318, legal = 1666; time = 0.01s
Info:     at iteration #3, type SB_GB: wirelen solved = 1584, spread = 1680, legal = 1697; time = 0.00s
Info:     at iteration #3, type ALL: wirelen solved = 280, spread = 1257, legal = 1619; time = 0.01s
Info:     at iteration #4, type ICESTORM_LC: wirelen solved = 443, spread = 1369, legal = 1655; time = 0.01s
Info:     at iteration #4, type SB_GB: wirelen solved = 1554, spread = 1651, legal = 1653; time = 0.00s
Info:     at iteration #4, type ALL: wirelen solved = 334, spread = 1232, legal = 1637; time = 0.01s
Info:     at iteration #5, type ICESTORM_LC: wirelen solved = 449, spread = 1293, legal = 1713; time = 0.01s
Info:     at iteration #5, type SB_GB: wirelen solved = 1610, spread = 1712, legal = 1743; time = 0.00s
Info:     at iteration #5, type ALL: wirelen solved = 339, spread = 1206, legal = 1648; time = 0.01s
Info:     at iteration #6, type ICESTORM_LC: wirelen solved = 540, spread = 1202, legal = 1592; time = 0.01s
Info:     at iteration #6, type SB_GB: wirelen solved = 1480, spread = 1592, legal = 1592; time = 0.00s
Info:     at iteration #6, type ALL: wirelen solved = 393, spread = 1224, legal = 1603; time = 0.01s
Info:     at iteration #7, type ICESTORM_LC: wirelen solved = 553, spread = 1139, legal = 1484; time = 0.01s
Info:     at iteration #7, type SB_GB: wirelen solved = 1373, spread = 1484, legal = 1495; time = 0.00s
Info:     at iteration #7, type ALL: wirelen solved = 426, spread = 1262, legal = 1672; time = 0.01s
Info:     at iteration #8, type ICESTORM_LC: wirelen solved = 572, spread = 1130, legal = 1647; time = 0.01s
Info:     at iteration #8, type SB_GB: wirelen solved = 1524, spread = 1651, legal = 1657; time = 0.00s
Info:     at iteration #8, type ALL: wirelen solved = 435, spread = 1179, legal = 1639; time = 0.01s
Info:     at iteration #9, type ICESTORM_LC: wirelen solved = 598, spread = 1118, legal = 1666; time = 0.01s
Info:     at iteration #9, type SB_GB: wirelen solved = 1542, spread = 1666, legal = 1674; time = 0.00s
Info:     at iteration #9, type ALL: wirelen solved = 446, spread = 1275, legal = 1685; time = 0.01s
Info:     at iteration #10, type ICESTORM_LC: wirelen solved = 644, spread = 1169, legal = 1654; time = 0.01s
Info:     at iteration #10, type SB_GB: wirelen solved = 1528, spread = 1654, legal = 1662; time = 0.00s
Info:     at iteration #10, type ALL: wirelen solved = 481, spread = 1143, legal = 1713; time = 0.01s
Info:     at iteration #11, type ICESTORM_LC: wirelen solved = 618, spread = 1222, legal = 1635; time = 0.01s
Info:     at iteration #11, type SB_GB: wirelen solved = 1513, spread = 1636, legal = 1636; time = 0.00s
Info:     at iteration #11, type ALL: wirelen solved = 482, spread = 1303, legal = 1657; time = 0.01s
Info: HeAP Placer Time: 0.21s
Info:   of which solving equations: 0.15s
Info:   of which spreading cells: 0.01s
Info:   of which strict legalisation: 0.03s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 81, wirelen = 1603
Info:   at iteration #5: temp = 0.000000, timing cost = 71, wirelen = 1240
Info:   at iteration #10: temp = 0.000000, timing cost = 69, wirelen = 1102
Info:   at iteration #15: temp = 0.000000, timing cost = 68, wirelen = 1050
Info:   at iteration #20: temp = 0.000000, timing cost = 71, wirelen = 1026
Info:   at iteration #25: temp = 0.000000, timing cost = 67, wirelen = 1010
Info:   at iteration #30: temp = 0.000000, timing cost = 70, wirelen = 1004
Info:   at iteration #30: temp = 0.000000, timing cost = 70, wirelen = 1004 
Info: SA placement time 0.21s

Info: Max frequency for clock 'tx_main_clk_o$SB_IO_OUT_$glb_clk': 37.78 MHz (PASS at 25.51 MHz)

Info: Max delay <async>                                  -> posedge tx_main_clk_o$SB_IO_OUT_$glb_clk: 12.78 ns
Info: Max delay posedge tx_main_clk_o$SB_IO_OUT_$glb_clk -> <async>                                 : 17.20 ns

Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [ 12734,  16049) |*******+
Info: [ 16049,  19364) |*********+
Info: [ 19364,  22679) |******+
Info: [ 22679,  25994) |*****************************+
Info: [ 25994,  29309) |************************************+
Info: [ 29309,  32624) |**************+
Info: [ 32624,  35939) |************************************************************ 
Info: [ 35939,  39254) |+
Info: [ 39254,  42569) | 
Info: [ 42569,  45884) | 
Info: [ 45884,  49199) | 
Info: [ 49199,  52514) | 
Info: [ 52514,  55829) | 
Info: [ 55829,  59144) | 
Info: [ 59144,  62459) | 
Info: [ 62459,  65774) | 
Info: [ 65774,  69089) |+
Info: [ 69089,  72404) | 
Info: [ 72404,  75719) | 
Info: [ 75719,  79034) |+
Info: Checksum: 0xc8aba280

Info: Routing..
Info: Setting up routing queue.
Info: Routing 1613 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       50        852 |   50   852 |       677|       0.08       0.08|
Info:       1861 |      166       1590 |  116   738 |         0|       0.08       0.16|
Info: Routing complete.
Info: Router1 time 0.16s
Info: Checksum: 0x5f97b9e5

Info: Critical path report for clock 'tx_main_clk_o$SB_IO_OUT_$glb_clk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source rx_lr_clk_o_SB_LUT4_I2_O_SB_LUT4_O_3_LC.O
Info:  1.8  3.2    Net i2s2_inst.count[4] budget 0.000000 ns (2,1) -> (3,1)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.I3
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:51.18-51.27
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.23-33.24
Info:  0.9  4.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.O
Info:  1.8  5.8    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[0] budget 0.000000 ns (3,1) -> (3,2)
Info:                Sink $nextpnr_ICESTORM_LC_1.I1
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.13-103.32
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.7  6.5  Source $nextpnr_ICESTORM_LC_1.COUT
Info:  0.0  6.5    Net $nextpnr_ICESTORM_LC_1$O budget 0.000000 ns (3,2) -> (3,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:  0.3  6.7  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  6.7    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[1] budget 0.000000 ns (3,2) -> (3,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  7.0    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[2] budget 0.000000 ns (3,2) -> (3,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.3  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7  8.0    Net $nextpnr_ICESTORM_LC_2$I3 budget 0.660000 ns (3,2) -> (3,2)
Info:                Sink $nextpnr_ICESTORM_LC_2.I3
Info:  0.9  8.8  Source $nextpnr_ICESTORM_LC_2.O
Info:  1.8 10.6    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 15.215000 ns (3,2) -> (2,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.8  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 13.6    Net tx_data_o_SB_LUT4_O_I3[2] budget 5.071000 ns (2,2) -> (3,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_I1_LC.I1
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 14.8  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_I1_LC.O
Info:  4.6 19.4    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_I1_O budget 5.071000 ns (3,2) -> (19,0)
Info:                Sink $gbuf_tx_data_o_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce.USER_SIGNAL_TO_GLOBAL_BUFFER
Info:  1.6 20.9  Source $gbuf_tx_data_o_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce.GLOBAL_BUFFER_OUTPUT
Info:  0.7 21.6    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_I1_O_$glb_ce budget 5.071000 ns (19,0) -> (1,4)
Info:                Sink i2s2_inst.tx_data_r_shift_SB_DFFESR_Q_DFFLC.CEN
Info:  0.1 21.7  Setup i2s2_inst.tx_data_r_shift_SB_DFFESR_Q_DFFLC.CEN
Info: 8.8 ns logic, 13.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge tx_main_clk_o$SB_IO_OUT_$glb_clk':
Info: curr total
Info:  0.0  0.0  Source button_async_unsafe_i[1]$sb_io.D_IN_0
Info:  4.0  4.0    Net button_async_unsafe_i[1]$SB_IO_IN budget 8.948000 ns (19,0) -> (9,3)
Info:                Sink button_async_unsafe_i_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  top.sv:192.6-198.7
Info:                  statemachine.sv:5.14-5.27
Info:  1.2  5.2  Source button_async_unsafe_i_SB_LUT4_I2_LC.O
Info:  1.8  7.0    Net button_async_unsafe_i_SB_LUT4_I2_O[3] budget 6.689000 ns (9,3) -> (8,3)
Info:                Sink sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I2_LC.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9  7.9  Source sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I2_LC.O
Info:  1.8  9.6    Net sm.ncounter_SB_DFFESR_Q_D_SB_LUT4_I1_O[1] budget 6.689000 ns (8,3) -> (8,4)
Info:                Sink sm.nfstep_l_SB_LUT4_O_I3_SB_DFFSR_Q_R_SB_LUT4_O_LC.I1
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 10.9  Source sm.nfstep_l_SB_LUT4_O_I3_SB_DFFSR_Q_R_SB_LUT4_O_LC.O
Info:  2.9 13.8    Net sm.nfstep_l_SB_LUT4_O_I3_SB_DFFSR_Q_R budget 6.689000 ns (8,4) -> (8,5)
Info:                Sink sm.nfstep_l_SB_LUT4_O_I3_SB_DFFSR_Q_DFFLC.SR
Info:  0.1 13.9  Setup sm.nfstep_l_SB_LUT4_O_I3_SB_DFFSR_Q_DFFLC.SR
Info: 3.4 ns logic, 10.5 ns routing

Info: Critical path report for cross-domain path 'posedge tx_main_clk_o$SB_IO_OUT_$glb_clk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source rx_lr_clk_o_SB_LUT4_I2_O_SB_LUT4_O_3_LC.O
Info:  1.8  3.2    Net i2s2_inst.count[4] budget 0.000000 ns (2,1) -> (3,1)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.I3
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:51.18-51.27
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.23-33.24
Info:  0.9  4.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2$CARRY.O
Info:  1.8  5.8    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[0] budget 0.000000 ns (3,1) -> (3,2)
Info:                Sink $nextpnr_ICESTORM_LC_1.I1
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.13-103.32
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23
Info:  0.7  6.5  Source $nextpnr_ICESTORM_LC_1.COUT
Info:  0.0  6.5    Net $nextpnr_ICESTORM_LC_1$O budget 0.000000 ns (3,2) -> (3,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.CIN
Info:  0.3  6.7  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1$CARRY.COUT
Info:  0.0  6.7    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[1] budget 0.000000 ns (3,2) -> (3,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.0  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO$CARRY.COUT
Info:  0.0  7.0    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[2] budget 0.000000 ns (3,2) -> (3,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.CIN
Info:                Defined in:
Info:                  top.sv:97.4-119.7
Info:                  ../../provided_modules/axis_i2s2.v:103.36-103.54
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22
Info:  0.3  7.3  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_CARRY_CO$CARRY.COUT
Info:  0.7  8.0    Net $nextpnr_ICESTORM_LC_2$I3 budget 0.660000 ns (3,2) -> (3,2)
Info:                Sink $nextpnr_ICESTORM_LC_2.I3
Info:  0.9  8.8  Source $nextpnr_ICESTORM_LC_2.O
Info:  1.8 10.6    Net tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_I2[3] budget 15.215000 ns (3,2) -> (2,2)
Info:                Sink tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.I2
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2 11.8  Source tx_data_o_SB_LUT4_O_I3_SB_LUT4_O_LC.O
Info:  1.8 13.6    Net tx_data_o_SB_LUT4_O_I3[2] budget 15.321000 ns (2,2) -> (2,3)
Info:                Sink tx_data_o_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 14.4  Source tx_data_o_SB_LUT4_O_LC.O
Info:  3.6 18.0    Net tx_data_o$SB_IO_OUT budget 15.321000 ns (2,3) -> (7,0)
Info:                Sink tx_data_o$sb_io.D_OUT_0
Info:                Defined in:
Info:                  top.sv:19.11-19.20
Info: 6.7 ns logic, 11.3 ns routing

Info: Max frequency for clock 'tx_main_clk_o$SB_IO_OUT_$glb_clk': 45.99 MHz (PASS at 25.51 MHz)

Info: Max delay <async>                                  -> posedge tx_main_clk_o$SB_IO_OUT_$glb_clk: 13.90 ns
Info: Max delay posedge tx_main_clk_o$SB_IO_OUT_$glb_clk -> <async>                                 : 18.03 ns

Info: Slack histogram:
Info:  legend: * represents 6 endpoint(s)
Info:          + represents [1,6) endpoint(s)
Info: [ 17454,  20531) |******** 
Info: [ 20531,  23608) |***+
Info: [ 23608,  26685) |***********************************+
Info: [ 26685,  29762) |*********************** 
Info: [ 29762,  32839) |************************************+
Info: [ 32839,  35916) |************************************************************ 
Info: [ 35916,  38993) |+
Info: [ 38993,  42070) | 
Info: [ 42070,  45147) | 
Info: [ 45147,  48224) | 
Info: [ 48224,  51301) | 
Info: [ 51301,  54378) | 
Info: [ 54378,  57455) | 
Info: [ 57455,  60532) | 
Info: [ 60532,  63609) | 
Info: [ 63609,  66686) |+
Info: [ 66686,  69763) | 
Info: [ 69763,  72840) | 
Info: [ 72840,  75917) | 
Info: [ 75917,  78994) |+

Info: Program finished normally.
