const e=JSON.parse('{"key":"v-97114f60","path":"/train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.html","title":"3.3 布局阶段","lang":"zh-CN","frontmatter":{"title":"3.3 布局阶段","order":3},"headers":[{"level":2,"title":"1 布局的内容","slug":"_1-布局的内容","link":"#_1-布局的内容","children":[{"level":3,"title":"（1）Initial placement","slug":"_1-initial-placement","link":"#_1-initial-placement","children":[]},{"level":3,"title":"（2）Legalization","slug":"_2-legalization","link":"#_2-legalization","children":[]},{"level":3,"title":"（3）Removing existing buffer trees","slug":"_3-removing-existing-buffer-trees","link":"#_3-removing-existing-buffer-trees","children":[]},{"level":3,"title":"（4）High Fan-out Net Synthesis (HFNS)","slug":"_4-high-fan-out-net-synthesis-hfns","link":"#_4-high-fan-out-net-synthesis-hfns","children":[]},{"level":3,"title":"（5）Iterations of timing/power optimizations","slug":"_5-iterations-of-timing-power-optimizations","link":"#_5-iterations-of-timing-power-optimizations","children":[]},{"level":3,"title":"（6）Scan-chain re-ordering","slug":"_6-scan-chain-re-ordering","link":"#_6-scan-chain-re-ordering","children":[]}]},{"level":2,"title":"2 布局的目标评估","slug":"_2-布局的目标评估","link":"#_2-布局的目标评估","children":[{"level":3,"title":"拥塞预估","slug":"拥塞预估","link":"#拥塞预估","children":[]},{"level":3,"title":"时序预估","slug":"时序预估","link":"#时序预估","children":[]},{"level":3,"title":"供电预估","slug":"供电预估","link":"#供电预估","children":[]}]},{"level":2,"title":"摘自","slug":"摘自","link":"#摘自","children":[]}],"git":{"createdTime":1721213548000,"updatedTime":1721213548000,"contributors":[{"name":"Xingquan-Li","email":"fzulxq@gmail.com","commits":1}]},"readingTime":{"minutes":4.98,"words":1494},"filePathRelative":"train/eda/chip-circuit/Part_3-chip_flow/3_3_palcement.md","localizedDate":"2024年7月17日","excerpt":"<p>布局范畴的I/O单元和模块的布放都在布图规划时完成了，并且决定了布局方案——<strong>展平式布局</strong> or <strong>层次化布局</strong>，因此布局的剩余任务主要是根据布局方案对标准单元进行布局。<strong>标准单元具体的种类和功能请移步第4部分</strong>。</p>\\n<h2> 1 布局的内容</h2>\\n<p>Placement详细步骤</p>\\n<h3> （1）Initial placement</h3>\\n<p>这个步骤就是通常我们所说的初始布局，也称Coarse placement。在这一步骤中，EDA工具会根据设计规约和布局约束，将电路中的元件（如逻辑门、存储器等）初步放置在芯片的物理空间上。这一放置是基于初始算法进行的，通常不是最优的。此时不考虑overlap问题。Overlap问题是指在电路布局中的一个常见挑战，即不同电路元件（如逻辑门、存储器等）在物理空间上的互相重叠或冲突。</p>","copyright":{"author":"iEDA","license":"GPL-3.0"}}');export{e as data};
