
Selected circuits
===================
 - **Circuit**: 8-bit unsigned adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8se_7A2 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8se_7A2.v)]  [[C](add8se_7A2.c)] |
| add8se_7C9 | 0.039 | 0.39 | 12.50 | 1.00 | 0.5 |  [[Verilog](add8se_7C9.v)]  [[C](add8se_7C9.c)] |
| add8se_71L | 0.098 | 0.39 | 25.00 | 1.81 | 1.0 |  [[Verilog](add8se_71L.v)]  [[C](add8se_71L.c)] |
| add8se_78P | 0.20 | 0.39 | 50.00 | 4.15 | 2.0 |  [[Verilog](add8se_78P.v)]  [[C](add8se_78P.c)] |
| add8se_7LN | 0.23 | 0.59 | 62.50 | 4.89 | 2.8 |  [[Verilog](add8se_7LN.v)]  [[C](add8se_7LN.c)] |
| add8se_7MD | 0.59 | 1.37 | 87.50 | 12.13 | 14 |  [[Verilog](add8se_7MD.v)]  [[C](add8se_7MD.c)] |
| add8se_7NX | 12.46 | 25.00 | 99.98 | 250.03 | 4749 |  [[Verilog](add8se_7NX.v)]  [[C](add8se_7NX.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             