# do feedbavk_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /tools/altera/quartus_18.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+/home/evelinova/Desktop/internship_file_2_exc {/home/evelinova/Desktop/internship_file_2_exc/feedback.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:08 on Dec 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/evelinova/Desktop/internship_file_2_exc" /home/evelinova/Desktop/internship_file_2_exc/feedback.v 
# -- Compiling module feedback
# 
# Top level modules:
# 	feedback
# End time: 16:49:09 on Dec 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+/home/evelinova/Desktop/internship_file_2_exc {/home/evelinova/Desktop/internship_file_2_exc/test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:09 on Dec 22,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+/home/evelinova/Desktop/internship_file_2_exc" /home/evelinova/Desktop/internship_file_2_exc/test.v 
# -- Compiling module test
# 
# Top level modules:
# 	test
# End time: 16:49:10 on Dec 22,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  test
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" test 
# Start time: 16:49:10 on Dec 22,2020
# Loading work.test
# Loading work.feedback
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : /home/evelinova/Desktop/internship_file_2_exc/test.v(44)
#    Time: 1458 ns  Iteration: 0  Instance: /test
# 1
# Break in Module test at /home/evelinova/Desktop/internship_file_2_exc/test.v line 44
# End time: 16:53:01 on Dec 22,2020, Elapsed time: 0:03:51
# Errors: 0, Warnings: 0
