#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Thu Oct 18 21:47:11 2018
# Process ID: 3067
# Current directory: /home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.runs/synth_1
# Command line: vivado -log spiMemory.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source spiMemory.tcl
# Log file: /home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.runs/synth_1/spiMemory.vds
# Journal file: /home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source spiMemory.tcl -notrace
Command: synth_design -top spiMemory -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3075 
WARNING: [Synth 8-2490] overwriting previous definition of module dflipflop [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/flips.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module inputconditioner [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
WARNING: [Synth 8-2490] overwriting previous definition of module shiftregister [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/shiftregister.v:9]
WARNING: [Synth 8-2490] overwriting previous definition of module dflipflop [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/flips.v:1]
WARNING: [Synth 8-2490] overwriting previous definition of module latch [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/latch.v:3]
WARNING: [Synth 8-2490] overwriting previous definition of module fsm [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/fsm.v:6]
WARNING: [Synth 8-2490] overwriting previous definition of module datamemory [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/datamemory.v:8]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1257.730 ; gain = 72.273 ; free physical = 707 ; free virtual = 3153
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'spiMemory' [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/spimemory.v:11]
INFO: [Synth 8-6157] synthesizing module 'datamemory' [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/datamemory.v:8]
	Parameter addresswidth bound to: 7 - type: integer 
	Parameter depth bound to: 128 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'datamemory' (1#1) [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/datamemory.v:8]
INFO: [Synth 8-6157] synthesizing module 'inputconditioner' [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
	Parameter counterwidth bound to: 3 - type: integer 
	Parameter waittime bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inputconditioner' (2#1) [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/inputconditioner.v:8]
INFO: [Synth 8-6157] synthesizing module 'shiftregister' [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/shiftregister.v:9]
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'shiftregister' (3#1) [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/shiftregister.v:9]
INFO: [Synth 8-6157] synthesizing module 'dflipflop' [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/flips.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dflipflop' (4#1) [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/flips.v:1]
INFO: [Synth 8-6157] synthesizing module 'fsm' [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/fsm.v:6]
	Parameter standby bound to: 0 - type: integer 
	Parameter wait_address bound to: 1 - type: integer 
	Parameter read_0 bound to: 2 - type: integer 
	Parameter read_1 bound to: 3 - type: integer 
	Parameter write_0 bound to: 4 - type: integer 
	Parameter write_1 bound to: 5 - type: integer 
	Parameter wait_end bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fsm' (5#1) [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/fsm.v:6]
INFO: [Synth 8-6157] synthesizing module 'latch' [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/latch.v:3]
	Parameter width bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'latch' (6#1) [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/latch.v:3]
WARNING: [Synth 8-3848] Net leds in module/entity spiMemory does not have driver. [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/spimemory.v:18]
INFO: [Synth 8-6155] done synthesizing module 'spiMemory' (7#1) [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/spimemory.v:11]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[3]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[2]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[1]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1286.980 ; gain = 101.523 ; free physical = 723 ; free virtual = 3170
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.980 ; gain = 101.523 ; free physical = 722 ; free virtual = 3170
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1286.980 ; gain = 101.523 ; free physical = 722 ; free virtual = 3170
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/constrs_1/imports/ComputerArchitectureLabs/ZYBO_Master.xdc]
Finished Parsing XDC File [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/constrs_1/imports/ComputerArchitectureLabs/ZYBO_Master.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1586.594 ; gain = 0.000 ; free physical = 421 ; free virtual = 2910
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:01:10 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 508 ; free virtual = 2998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:01:10 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 508 ; free virtual = 2998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:01:10 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 510 ; free virtual = 3000
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "negativeedge" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "conditioned" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'fsm'
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "addr_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "dm_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                              000 |                              000
*
                 iSTATE3 |                              001 |                              001
                 iSTATE5 |                              010 |                              100
                 iSTATE1 |                              011 |                              101
                 iSTATE4 |                              100 |                              010
                  iSTATE |                              101 |                              011
                 iSTATE2 |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:01:11 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 502 ; free virtual = 2992
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 4     
+---Registers : 
	                8 Bit    Registers := 2     
	                3 Bit    Registers := 4     
	                1 Bit    Registers := 27    
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 8     
	   3 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
	   3 Input      1 Bit        Muxes := 6     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module datamemory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module inputconditioner 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module shiftregister 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module dflipflop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 5     
	   3 Input      3 Bit        Muxes := 2     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
	   3 Input      1 Bit        Muxes := 3     
	   5 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element mosi/positiveedge_reg was removed.  [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/inputconditioner.v:30]
WARNING: [Synth 8-6014] Unused sequential element mosi/negativeedge_reg was removed.  [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/inputconditioner.v:29]
WARNING: [Synth 8-6014] Unused sequential element cs/positiveedge_reg was removed.  [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/inputconditioner.v:30]
WARNING: [Synth 8-6014] Unused sequential element cs/negativeedge_reg was removed.  [/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.srcs/sources_1/imports/Lab2/inputconditioner.v:29]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[3]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[2]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[1]
WARNING: [Synth 8-3331] design spiMemory has unconnected port leds[0]
WARNING: [Synth 8-3332] Sequential element (cs/synchronizer0_reg) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (cs/synchronizer1_reg) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (cs/conditioned_reg) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (cs/counter_reg[2]) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (cs/counter_reg[1]) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (cs/counter_reg[0]) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (mosi/counter_reg[2]) is unused and will be removed from module spiMemory.
WARNING: [Synth 8-3332] Sequential element (sclk/counter_reg[2]) is unused and will be removed from module spiMemory.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:01:12 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 488 ; free virtual = 2982
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|datamemory: | memory_reg | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_1/data/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:01:33 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 352 ; free virtual = 2854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:01:33 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 352 ; free virtual = 2854
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|datamemory: | memory_reg | 128 x 8(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance data/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:01:33 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 351 ; free virtual = 2852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 351 ; free virtual = 2852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 351 ; free virtual = 2852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 351 ; free virtual = 2852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 351 ; free virtual = 2852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 351 ; free virtual = 2852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 351 ; free virtual = 2852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |LUT1     |     2|
|3     |LUT2     |     3|
|4     |LUT3     |    16|
|5     |LUT4     |    10|
|6     |LUT5     |     4|
|7     |LUT6     |    12|
|8     |RAMB18E1 |     1|
|9     |FDRE     |    38|
|10    |IBUF     |     4|
|11    |OBUFT    |     5|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+-------------------+------+
|      |Instance             |Module             |Cells |
+------+---------------------+-------------------+------+
|1     |top                  |                   |    97|
|2     |  data               |datamemory         |     9|
|3     |  flippy             |dflipflop          |     1|
|4     |  latchy             |latch              |     7|
|5     |    \genblk1[0].dff  |dflipflop_1        |     1|
|6     |    \genblk1[1].dff  |dflipflop_2        |     1|
|7     |    \genblk1[2].dff  |dflipflop_3        |     1|
|8     |    \genblk1[3].dff  |dflipflop_4        |     1|
|9     |    \genblk1[4].dff  |dflipflop_5        |     1|
|10    |    \genblk1[5].dff  |dflipflop_6        |     1|
|11    |    \genblk1[6].dff  |dflipflop_7        |     1|
|12    |  mosi               |inputconditioner   |     8|
|13    |  sclk               |inputconditioner_0 |    12|
|14    |  shifty             |shiftregister      |     9|
|15    |  statey             |fsm                |    40|
+------+---------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1586.594 ; gain = 401.137 ; free physical = 351 ; free virtual = 2852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 16 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:39 . Memory (MB): peak = 1586.594 ; gain = 101.523 ; free physical = 409 ; free virtual = 2910
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:01:34 . Memory (MB): peak = 1586.602 ; gain = 401.137 ; free physical = 420 ; free virtual = 2921
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:01:37 . Memory (MB): peak = 1586.602 ; gain = 401.246 ; free physical = 401 ; free virtual = 2903
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/comparch/Documents/ComputerArchitectureLabs/Lab2/final/final.runs/synth_1/spiMemory.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file spiMemory_utilization_synth.rpt -pb spiMemory_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1586.602 ; gain = 0.000 ; free physical = 402 ; free virtual = 2904
INFO: [Common 17-206] Exiting Vivado at Thu Oct 18 21:49:02 2018...
