INFO-FLOW: Workspace C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1 opened at Mon May 02 12:37:01 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 3.323 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.488 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=s_axilite 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
Execute     config_interface -default_slave_interface=s_axilite 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 3.514 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.104 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.2 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./pip_hls_kernel/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
Execute     set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Analyzing design file 'pip_kernel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling pip_kernel.cpp as C++
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang pip_kernel.cpp -foptimization-record-file=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.cpp.clang.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.cpp.clang.err.log 
Command       ap_eval done; 0.445 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top pip_kernel -name=pip_kernel 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/clang.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.195 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.95 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.327 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.961 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.533 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.577 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.913 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp.clang.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.273 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 8.81 seconds; current allocated memory: 1.542 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.g.bc -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.423 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.426 sec.
Execute       run_link_or_opt -opt -out C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pip_kernel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=pip_kernel -reflow-float-conversion -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.967 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.969 sec.
Execute       run_link_or_opt -out C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.112 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.114 sec.
Execute       run_link_or_opt -opt -out C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pip_kernel 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=pip_kernel -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=pip_kernel -mllvm -hls-db-dir -mllvm C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_1824.000000_DSP_2520.000000_FF_548160.000000_LUT_274080.000000_SLICE_34260.000000_URAM_0.000000 > C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.982 sec.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, false>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<32, false>::arg1 operator>><32, false>(ap_int_base<32, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base(int)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:183:79)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb1EEC2EDq19_i' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi40ELb1EEC2EDq40_i' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<40, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1345:97)
INFO: [HLS 214-131] Inlining function 'ap_fixed<41, 41, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1378:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb1EEC2EDq20_i' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed<20, 12, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<41, 41, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3203)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<19, 11, true>::div ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:2422:3263)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi20ELb0EEC2EDq20_j' into 'ap_int_base<20, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<20>::ap_uint<20, false>(ap_int_base<20, false> const&)' into 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<20, false>::operator==<20, false>(ap_int_base<20, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::RType<20, false>::arg1 operator>><20, false>(ap_int_base<20, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<20, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:21:20)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<20, 12, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:26)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::RType<($_0)32, ($_0)32, true>::div operator/<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(int, ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'init_div_table()' (pip_kernel.cpp:23:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'init_div_table()' (pip_kernel.cpp:23:41)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed(int)' into 'init_div_table()' (pip_kernel.cpp:23:30)
INFO: [HLS 214-131] Inlining function 'ssdm_int<8, false>::ssdm_int(unsigned char)' into 'ap_int_base<8, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_uint<8>::ap_uint(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:327)
INFO: [HLS 214-131] Inlining function 'ap_fixed<19, 11, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:387)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:347)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394:335)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi19ELb0EEC2EDq19_j' into 'ap_int_base<19, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<19, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi10ELb1EEC2EDq10_i' into 'ap_int_base<10, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<10, true>(ap_int_base<10, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1541:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<32, true>::plus operator+<10, true, 32, true>(ap_int_base<10, true> const&, ap_int_base<32, true> const&)' into 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1029:57)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>& ap_int_base<10, true>::operator=<33, true>(ap_int_base<33, true> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:13)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::RType<($_0)32, true>::plus operator+<10, true>(ap_int_base<10, true> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1052:19)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_ap_int_base(bool) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:89)
INFO: [HLS 214-131] Inlining function 'ap_int_base<10, true>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1068:106)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::to_int() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1243:91)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator int() const' into 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:29:25)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<36, 20, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi36ELb0EEC2EDq36_j' into 'ap_int_base<36, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<36>::ap_uint<36, false>(ap_int_base<36, false> const&)' into 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<36, false>::operator==<36, false>(ap_int_base<36, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::RType<36, false>::arg1 operator>><36, false>(ap_int_base<36, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<36, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:10)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<36, 20, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:34:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:55)
INFO: [HLS 214-131] Inlining function 'ap_fixed<37, 21, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1320:12)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1316:61)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<32, 32, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:576:146)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb1EEC2EDq38_i' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>& ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator=<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:325)
INFO: [HLS 214-131] Inlining function 'ap_fixed<38, 22, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:385)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:345)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393:333)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi38ELb0EEC2EDq38_j' into 'ap_int_base<38, false>::ap_int_base(int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:558)
INFO: [HLS 214-131] Inlining function 'ap_uint<38>::ap_uint<38, false>(ap_int_base<38, false> const&)' into 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1715:656)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>::operator!() const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:854:9)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::overflow_adjust(bool, bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:949:7)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:923:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:921:38)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<38, false>::operator==<38, false>(ap_int_base<38, false> const&) const' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::RType<38, false>::arg1 operator>><38, false>(ap_int_base<38, false> const&, int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:915:49)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:913:38)
INFO: [HLS 214-131] Inlining function 'ap_int_base<38, false>::ap_int_base(int)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:910:36)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::quantization_adjust(bool, bool, bool)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:875:17)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi18ELb1EEC2EDq18_i' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:447:80)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>& ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator=<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:449:5)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed.h:75:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::ap_int_base(int)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:520)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1543:558)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::logic operator&<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:45:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:44:21)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<38, 22, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:18)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<37, 21, true>::plus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator+<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<37, 21, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:23)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<19, 11, true>::mult ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator*<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:29)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:43:37)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:42)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:48)
INFO: [HLS 214-131] Inlining function 'ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>::ap_fixed<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0>(ap_fixed_base<19, 11, true, (ap_q_mode)5, (ap_o_mode)3, 0> const&)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:27)
INFO: [HLS 214-131] Inlining function 'ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::RType<18, 10, true>::minus ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator-<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:42:32)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:13)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator<=<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:70)
INFO: [HLS 214-131] Inlining function 'bool ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>::operator><18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0>(ap_fixed_base<18, 10, true, (ap_q_mode)0, (ap_o_mode)0, 0> const&) const' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:39:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:101:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<8, false>(ap_int_base<8, false> const&)' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*)' (pip_kernel.cpp:110:11)
INFO: [HLS 214-291] Loop 'LOOP_PIP' is marked as complete unroll implied by the pipeline pragma (pip_kernel.cpp:102:13)
INFO: [HLS 214-186] Unrolling loop 'LOOP_PIP' (pip_kernel.cpp:102:13) in function 'pip_edges' completely with a factor of 32 (pip_kernel.cpp:99:0)
INFO: [HLS 214-178] Inlining function 'div_lookup(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:32:0)
INFO: [HLS 214-178] Inlining function 'fast_div(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' into 'pip_crossing2(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>)' (pip_kernel.cpp:38:0)
INFO: [HLS 214-178] Inlining function 'init_div_table()' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (pip_kernel.cpp:130:0)
WARNING: [HLS 214-253] Ignore array partition/reshape applied to 'edges' which is a m_axi interface.
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'edges_copy'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (pip_kernel.cpp:134:9)
INFO: [HLS 214-241] Aggregating maxi variable 'edges' with compact=none mode in 32-bits (pip_kernel.cpp:130:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:34)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:38)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:46)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.i18.i32' into 'pip_edges(ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*) (.1)' (pip_kernel.cpp:110:42)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint<8>s' into 'pip_kernel(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>, 0>&, ap_fixed<18, 10, (ap_q_mode)0, (ap_o_mode)0, 0>*, unsigned short)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174:9)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/../../../kernel.xml -> C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.419 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.542 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top pip_kernel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.0.bc -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.155 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.542 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.1.bc -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.129 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.542 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.g.1.bc to C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.o.1.bc -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'LOOP_INIT_DIV_TABLE' in function 'pip_kernel' automatically.
Command         transform done; 0.242 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (pip_kernel.cpp:46:1) in function 'pip_crossing2'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'pip_edges' (pip_kernel.cpp:110:42)...31 expression(s) balanced.
Command         transform done; 0.143 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.391 seconds; current allocated memory: 1.542 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.o.2.bc -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'div_table.V' (pip_kernel.cpp:24:20)
WARNING: [HLS 200-959] Unable to rewind loop 'LOOP_STREAM' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0) in function 'pip_kernel': initialization section preceding the loop contains control flow.
Command         transform done; 0.262 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.542 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.061 sec.
Command     elaborate done; 19.316 sec.
Execute     ap_eval exec zip -j C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'pip_kernel' ...
Execute       ap_set_top_model pip_kernel 
Execute       get_model_list pip_kernel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model pip_kernel 
Execute       preproc_iomode -model pip_edges 
Execute       preproc_iomode -model pip_crossing2 
Execute       preproc_iomode -model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
Execute       get_model_list pip_kernel -filter all-wo-channel 
INFO-FLOW: Model list for configure: pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE pip_crossing2 pip_edges pip_kernel
INFO-FLOW: Configuring Module : pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE ...
Execute       set_default_model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
Execute       apply_spec_resource_limit pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
INFO-FLOW: Configuring Module : pip_crossing2 ...
Execute       set_default_model pip_crossing2 
Execute       apply_spec_resource_limit pip_crossing2 
INFO-FLOW: Configuring Module : pip_edges ...
Execute       set_default_model pip_edges 
Execute       apply_spec_resource_limit pip_edges 
INFO-FLOW: Configuring Module : pip_kernel ...
Execute       set_default_model pip_kernel 
Execute       apply_spec_resource_limit pip_kernel 
INFO-FLOW: Model list for preprocess: pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE pip_crossing2 pip_edges pip_kernel
INFO-FLOW: Preprocessing Module: pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE ...
Execute       set_default_model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
Execute       cdfg_preprocess -model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
Execute       rtl_gen_preprocess pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
INFO-FLOW: Preprocessing Module: pip_crossing2 ...
Execute       set_default_model pip_crossing2 
Execute       cdfg_preprocess -model pip_crossing2 
Execute       rtl_gen_preprocess pip_crossing2 
INFO-FLOW: Preprocessing Module: pip_edges ...
Execute       set_default_model pip_edges 
Execute       cdfg_preprocess -model pip_edges 
Execute       rtl_gen_preprocess pip_edges 
INFO-FLOW: Preprocessing Module: pip_kernel ...
Execute       set_default_model pip_kernel 
Execute       cdfg_preprocess -model pip_kernel 
Execute       rtl_gen_preprocess pip_kernel 
INFO-FLOW: Model list for synthesis: pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE pip_crossing2 pip_edges pip_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
Execute       schedule -model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 15, loop 'LOOP_INIT_DIV_TABLE'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.sched.adb -f 
INFO-FLOW: Finish scheduling pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.
Execute       set_default_model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
Execute       bind -model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.bind.adb -f 
INFO-FLOW: Finish binding pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pip_crossing2 
Execute       schedule -model pip_crossing2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=ret_V_3) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=r_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pip_crossing2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 8, function 'pip_crossing2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.124 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.sched.adb -f 
INFO-FLOW: Finish scheduling pip_crossing2.
Execute       set_default_model pip_crossing2 
Execute       bind -model pip_crossing2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.115 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.238 sec.
Execute       db_write -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.bind.adb -f 
INFO-FLOW: Finish binding pip_crossing2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pip_edges 
Execute       schedule -model pip_edges 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'pip_edges'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 331, function 'pip_edges'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.339 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.626 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.98 sec.
Execute       db_write -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.sched.adb -f 
Command       db_write done; 0.146 sec.
INFO-FLOW: Finish scheduling pip_edges.
Execute       set_default_model pip_edges 
Execute       bind -model pip_edges 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.785 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.913 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.884 sec.
Execute       db_write -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.bind.adb -f 
Command       db_write done; 0.25 sec.
INFO-FLOW: Finish binding pip_edges.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model pip_kernel 
Execute       schedule -model pip_kernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_STREAM'.
INFO: [HLS 200-1470] Pipelining result : Target II = 256, Final II = 256, Depth = 333, loop 'LOOP_STREAM'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.484 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.645 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.768 sec.
Execute       db_write -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.sched.adb -f 
INFO-FLOW: Finish scheduling pip_kernel.
Execute       set_default_model pip_kernel 
Execute       bind -model pip_kernel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.686 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.464 seconds; current allocated memory: 1.542 GB.
Execute       syn_report -verbosereport -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.699 sec.
Execute       db_write -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.bind.adb -f 
INFO-FLOW: Finish binding pip_kernel.
Execute       get_model_list pip_kernel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
Execute       rtl_gen_preprocess pip_crossing2 
Execute       rtl_gen_preprocess pip_edges 
Execute       rtl_gen_preprocess pip_kernel 
INFO-FLOW: Model list for RTL generation: pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE pip_crossing2 pip_edges pip_kernel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE -top_prefix pip_kernel_ -sub_prefix pip_kernel_ -mg_file C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE' pipeline 'LOOP_INIT_DIV_TABLE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sdiv_11ns_18ns_18_15_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.794 seconds; current allocated memory: 1.542 GB.
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE -style xilinx -f -lang vhdl -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/vhdl/pip_kernel_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
Execute       gen_rtl pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE -style xilinx -f -lang vlog -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/verilog/pip_kernel_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
Execute       syn_report -csynth -model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/report/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/report/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE -f -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.adb 
Execute       db_write -model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE -bindview -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE -p C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_crossing2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pip_crossing2 -top_prefix pip_kernel_ -sub_prefix pip_kernel_ -mg_file C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_submul_18s_18s_18s_37_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_18s_18s_36_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_crossing2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.542 GB.
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl pip_crossing2 -style xilinx -f -lang vhdl -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/vhdl/pip_kernel_pip_crossing2 
Execute       gen_rtl pip_crossing2 -style xilinx -f -lang vlog -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/verilog/pip_kernel_pip_crossing2 
Execute       syn_report -csynth -model pip_crossing2 -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/report/pip_crossing2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.126 sec.
Execute       syn_report -rtlxml -model pip_crossing2 -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/report/pip_crossing2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model pip_crossing2 -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.288 sec.
Execute       db_write -model pip_crossing2 -f -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.adb 
Execute       db_write -model pip_crossing2 -bindview -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pip_crossing2 -p C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_edges' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pip_edges -top_prefix pip_kernel_ -sub_prefix pip_kernel_ -mg_file C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pip_edges' pipeline 'pip_edges' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_edges'.
Command       create_rtl_model done; 0.558 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.279 seconds; current allocated memory: 1.542 GB.
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl pip_edges -style xilinx -f -lang vhdl -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/vhdl/pip_kernel_pip_edges 
Execute       gen_rtl pip_edges -style xilinx -f -lang vlog -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/verilog/pip_kernel_pip_edges 
Execute       syn_report -csynth -model pip_edges -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/report/pip_edges_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.228 sec.
Execute       syn_report -rtlxml -model pip_edges -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/report/pip_edges_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.107 sec.
Execute       syn_report -verbosereport -model pip_edges -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.981 sec.
Execute       db_write -model pip_edges -f -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.adb 
Command       db_write done; 0.362 sec.
Execute       db_write -model pip_edges -bindview -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pip_edges -p C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pip_kernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model pip_kernel -top_prefix  -sub_prefix pip_kernel_ -mg_file C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/points' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/edges' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'pip_kernel/strm_len' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'pip_kernel' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'edges', 'strm_len' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'pip_kernel' is 8021 from HDL expression: (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp621) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage255_11001_ignoreCallOp620) & (1'b1 == ap_CS_fsm_pp0_stage255)) | ((1'b0 == ap_block_pp0_stage254_11001_ignoreCallOp619) & (1'b1 == ap_CS_fsm_pp0_stage254)) | ((1'b0 == ap_block_pp0_stage253_11001_ignoreCallOp618) & (1'b1 == ap_CS_fsm_pp0_stage253)) | ((1'b0 == ap_block_pp0_stage252_11001_ignoreCallOp617) & (1'b1 == ap_CS_fsm_pp0_stage252)) | ((1'b0 == ap_block_pp0_stage251_11001_ignoreCallOp616) & (1'b1 == ap_CS_fsm_pp0_stage251)) | ((1'b0 == ap_block_pp0_stage250_11001_ignoreCallOp615) & (1'b1 == ap_CS_fsm_pp0_stage250)) | ((1'b0 == ap_block_pp0_stage249_11001_ignoreCallOp614) & (1'b1 == ap_CS_fsm_pp0_stage249)) | ((1'b0 == ap_block_pp0_stage248_11001_ignoreCallOp613) & (1'b1 == ap_CS_fsm_pp0_stage248)) | ((1'b0 == ap_block_pp0_stage247_11001_ignoreCallOp612) & (1'b1 == ap_CS_fsm_pp0_stage247)) | ((1'b0 == ap_block_pp0_stage246_11001_ignoreCallOp611) & (1'b1 == ap_CS_fsm_pp0_stage246)) | ((1'b0 == ap_block_pp0_stage245_11001_ignoreCallOp610) & (1'b1 == ap_CS_fsm_pp0_stage245)) | ((1'b0 == ap_block_pp0_stage244_11001_ignoreCallOp609) & (1'b1 == ap_CS_fsm_pp0_stage244)) | ((1'b0 == ap_block_pp0_stage243_11001_ignoreCallOp608) & (1'b1 == ap_CS_fsm_pp0_stage243)) | ((1'b0 == ap_block_pp0_stage242_11001_ignoreCallOp607) & (1'b1 == ap_CS_fsm_pp0_stage242)) | ((1'b0 == ap_block_pp0_stage241_11001_ignoreCallOp606) & (1'b1 == ap_CS_fsm_pp0_stage241)) | ((1'b0 == ap_block_pp0_stage240_11001_ignoreCallOp605) & (1'b1 == ap_CS_fsm_pp0_stage240)) | ((1'b0 == ap_block_pp0_stage239_11001_ignoreCallOp604) & (1'b1 == ap_CS_fsm_pp0_stage239)) | ((1'b0 == ap_block_pp0_stage238_11001_ignoreCallOp603) & (1'b1 == ap_CS_fsm_pp0_stage238)) | ((1'b0 == ap_block_pp0_stage237_11001_ignoreCallOp602) & (1'b1 == ap_CS_fsm_pp0_stage237)) | ((1'b0 == ap_block_pp0_stage236_11001_ignoreCallOp601) & (1'b1 == ap_CS_fsm_pp0_stage236)) | ((1'b0 == ap_block_pp0_stage235_11001_ignoreCallOp600) & (1'b1 == ap_CS_fsm_pp0_stage235)) | ((1'b0 == ap_block_pp0_stage234_11001_ignoreCallOp599) & (1'b1 == ap_CS_fsm_pp0_stage234)) | ((1'b0 == ap_block_pp0_stage233_11001_ignoreCallOp598) & (1'b1 == ap_CS_fsm_pp0_stage233)) | ((1'b0 == ap_block_pp0_stage232_11001_ignoreCallOp597) & (1'b1 == ap_CS_fsm_pp0_stage232)) | ((1'b0 == ap_block_pp0_stage231_11001_ignoreCallOp596) & (1'b1 == ap_CS_fsm_pp0_stage231)) | ((1'b0 == ap_block_pp0_stage230_11001_ignoreCallOp595) & (1'b1 == ap_CS_fsm_pp0_stage230)) | ((1'b0 == ap_block_pp0_stage229_11001_ignoreCallOp594) & (1'b1 == ap_CS_fsm_pp0_stage229)) | ((1'b0 == ap_block_pp0_stage228_11001_ignoreCallOp593) & (1'b1 == ap_CS_fsm_pp0_stage228)) | ((1'b0 == ap_block_pp0_stage227_11001_ignoreCallOp592) & (1'b1 == ap_CS_fsm_pp0_stage227)) | ((1'b0 == ap_block_pp0_stage226_11001_ignoreCallOp591) & (1'b1 == ap_CS_fsm_pp0_stage226)) | ((1'b0 == ap_block_pp0_stage225_11001_ignoreCallOp590) & (1'b1 == ap_CS_fsm_pp0_stage225)) | ((1'b0 == ap_block_pp0_stage224_11001_ignoreCallOp589) & (1'b1 == ap_CS_fsm_pp0_stage224)) | ((1'b0 == ap_block_pp0_stage223_11001_ignoreCallOp588) & (1'b1 == ap_CS_fsm_pp0_stage223)) | ((1'b0 == ap_block_pp0_stage222_11001_ignoreCallOp587) & (1'b1 == ap_CS_fsm_pp0_stage222)) | ((1'b0 == ap_block_pp0_stage221_11001_ignoreCallOp586) & (1'b1 == ap_CS_fsm_pp0_stage221)) | ((1'b0 == ap_block_pp0_stage220_11001_ignoreCallOp585) & (1'b1 == ap_CS_fsm_pp0_stage220)) | ((1'b0 == ap_block_pp0_stage219_11001_ignoreCallOp584) & (1'b1 == ap_CS_fsm_pp0_stage219)) | ((1'b0 == ap_block_pp0_stage218_11001_ignoreCallOp583) & (1'b1 == ap_CS_fsm_pp0_stage218)) | ((1'b0 == ap_block_pp0_stage217_11001_ignoreCallOp582) & (1'b1 == ap_CS_fsm_pp0_stage217)) | ((1'b0 == ap_block_pp0_stage216_11001_ignoreCallOp581) & (1'b1 == ap_CS_fsm_pp0_stage216)) | ((1'b0 == ap_block_pp0_stage215_11001_ignoreCallOp580) & (1'b1 == ap_CS_fsm_pp0_stage215)) | ((1'b0 == ap_block_pp0_stage214_11001_ignoreCallOp579) & (1'b1 == ap_CS_fsm_pp0_stage214)) | ((1'b0 == ap_block_pp0_stage213_11001_ignoreCallOp578) & (1'b1 == ap_CS_fsm_pp0_stage213)) | ((1'b0 == ap_block_pp0_stage212_11001_ignoreCallOp577) & (1'b1 == ap_CS_fsm_pp0_stage212)) | ((1'b0 == ap_block_pp0_stage211_11001_ignoreCallOp576) & (1'b1 == ap_CS_fsm_pp0_stage211)) | ((1'b0 == ap_block_pp0_stage210_11001_ignoreCallOp575) & (1'b1 == ap_CS_fsm_pp0_stage210)) | ((1'b0 == ap_block_pp0_stage209_11001_ignoreCallOp574) & (1'b1 == ap_CS_fsm_pp0_stage209)) | ((1'b0 == ap_block_pp0_stage208_11001_ignoreCallOp573) & (1'b1 == ap_CS_fsm_pp0_stage208)) | ((1'b0 == ap_block_pp0_stage207_11001_ignoreCallOp572) & (1'b1 == ap_CS_fsm_pp0_stage207)) | ((1'b0 == ap_block_pp0_stage206_11001_ignoreCallOp571) & (1'b1 == ap_CS_fsm_pp0_stage206)) | ((1'b0 == ap_block_pp0_stage205_11001_ignoreCallOp570) & (1'b1 == ap_CS_fsm_pp0_stage205)) | ((1'b0 == ap_block_pp0_stage204_11001_ignoreCallOp569) & (1'b1 == ap_CS_fsm_pp0_stage204)) | ((1'b0 == ap_block_pp0_stage203_11001_ignoreCallOp568) & (1'b1 == ap_CS_fsm_pp0_stage203)) | ((1'b0 == ap_block_pp0_stage202_11001_ignoreCallOp567) & (1'b1 == ap_CS_fsm_pp0_stage202)) | ((1'b0 == ap_block_pp0_stage201_11001_ignoreCallOp566) & (1'b1 == ap_CS_fsm_pp0_stage201)) | ((1'b0 == ap_block_pp0_stage200_11001_ignoreCallOp565) & (1'b1 == ap_CS_fsm_pp0_stage200)) | ((1'b0 == ap_block_pp0_stage199_11001_ignoreCallOp564) & (1'b1 == ap_CS_fsm_pp0_stage199)) | ((1'b0 == ap_block_pp0_stage198_11001_ignoreCallOp563) & (1'b1 == ap_CS_fsm_pp0_stage198)) | ((1'b0 == ap_block_pp0_stage197_11001_ignoreCallOp562) & (1'b1 == ap_CS_fsm_pp0_stage197)) | ((1'b0 == ap_block_pp0_stage196_11001_ignoreCallOp561) & (1'b1 == ap_CS_fsm_pp0_stage196)) | ((1'b0 == ap_block_pp0_stage195_11001_ignoreCallOp560) & (1'b1 == ap_CS_fsm_pp0_stage195)) | ((1'b0 == ap_block_pp0_stage194_11001_ignoreCallOp559) & (1'b1 == ap_CS_fsm_pp0_stage194)) | ((1'b0 == ap_block_pp0_stage193_11001_ignoreCallOp558) & (1'b1 == ap_CS_fsm_pp0_stage193)) | ((1'b0 == ap_block_pp0_stage192_11001_ignoreCallOp557) & (1'b1 == ap_CS_fsm_pp0_stage192)) | ((1'b0 == ap_block_pp0_stage191_11001_ignoreCallOp556) & (1'b1 == ap_CS_fsm_pp0_stage191)) | ((1'b0 == ap_block_pp0_stage190_11001_ignoreCallOp555) & (1'b1 == ap_CS_fsm_pp0_stage190)) | ((1'b0 == ap_block_pp0_stage189_11001_ignoreCallOp554) & (1'b1 == ap_CS_fsm_pp0_stage189)) | ((1'b0 == ap_block_pp0_stage188_11001_ignoreCallOp553) & (1'b1 == ap_CS_fsm_pp0_stage188)) | ((1'b0 == ap_block_pp0_stage187_11001_ignoreCallOp552) & (1'b1 == ap_CS_fsm_pp0_stage187)) | ((1'b0 == ap_block_pp0_stage186_11001_ignoreCallOp551) & (1'b1 == ap_CS_fsm_pp0_stage186)) | ((1'b0 == ap_block_pp0_stage185_11001_ignoreCallOp550) & (1'b1 == ap_CS_fsm_pp0_stage185)) | ((1'b0 == ap_block_pp0_stage184_11001_ignoreCallOp549) & (1'b1 == ap_CS_fsm_pp0_stage184)) | ((1'b0 == ap_block_pp0_stage183_11001_ignoreCallOp548) & (1'b1 == ap_CS_fsm_pp0_stage183)) | ((1'b0 == ap_block_pp0_stage182_11001_ignoreCallOp547) & (1'b1 == ap_CS_fsm_pp0_stage182)) | ((1'b0 == ap_block_pp0_stage181_11001_ignoreCallOp546) & (1'b1 == ap_CS_fsm_pp0_stage181)) | ((1'b0 == ap_block_pp0_stage180_11001_ignoreCallOp545) & (1'b1 == ap_CS_fsm_pp0_stage180)) | ((1'b0 == ap_block_pp0_stage179_11001_ignoreCallOp544) & (1'b1 == ap_CS_fsm_pp0_stage179)) | ((1'b0 == ap_block_pp0_stage178_11001_ignoreCallOp543) & (1'b1 == ap_CS_fsm_pp0_stage178)) | ((1'b0 == ap_block_pp0_stage177_11001_ignoreCallOp542) & (1'b1 == ap_CS_fsm_pp0_stage177)) | ((1'b0 == ap_block_pp0_stage176_11001_ignoreCallOp541) & (1'b1 == ap_CS_fsm_pp0_stage176)) | ((1'b0 == ap_block_pp0_stage175_11001_ignoreCallOp540) & (1'b1 == ap_CS_fsm_pp0_stage175)) | ((1'b0 == ap_block_pp0_stage174_11001_ignoreCallOp539) & (1'b1 == ap_CS_fsm_pp0_stage174)) | ((1'b0 == ap_block_pp0_stage173_11001_ignoreCallOp538) & (1'b1 == ap_CS_fsm_pp0_stage173)) | ((1'b0 == ap_block_pp0_stage172_11001_ignoreCallOp537) & (1'b1 == ap_CS_fsm_pp0_stage172)) | ((1'b0 == ap_block_pp0_stage171_11001_ignoreCallOp536) & (1'b1 == ap_CS_fsm_pp0_stage171)) | ((1'b0 == ap_block_pp0_stage170_11001_ignoreCallOp535) & (1'b1 == ap_CS_fsm_pp0_stage170)) | ((1'b0 == ap_block_pp0_stage169_11001_ignoreCallOp534) & (1'b1 == ap_CS_fsm_pp0_stage169)) | ((1'b0 == ap_block_pp0_stage168_11001_ignoreCallOp533) & (1'b1 == ap_CS_fsm_pp0_stage168)) | ((1'b0 == ap_block_pp0_stage167_11001_ignoreCallOp532) & (1'b1 == ap_CS_fsm_pp0_stage167)) | ((1'b0 == ap_block_pp0_stage166_11001_ignoreCallOp531) & (1'b1 == ap_CS_fsm_pp0_stage166)) | ((1'b0 == ap_block_pp0_stage165_11001_ignoreCallOp530) & (1'b1 == ap_CS_fsm_pp0_stage165)) | ((1'b0 == ap_block_pp0_stage164_11001_ignoreCallOp529) & (1'b1 == ap_CS_fsm_pp0_stage164)) | ((1'b0 == ap_block_pp0_stage163_11001_ignoreCallOp528) & (1'b1 == ap_CS_fsm_pp0_stage163)) | ((1'b0 == ap_block_pp0_stage162_11001_ignoreCallOp527) & (1'b1 == ap_CS_fsm_pp0_stage162)) | ((1'b0 == ap_block_pp0_stage161_11001_ignoreCallOp526) & (1'b1 == ap_CS_fsm_pp0_stage161)) | ((1'b0 == ap_block_pp0_stage160_11001_ignoreCallOp525) & (1'b1 == ap_CS_fsm_pp0_stage160)) | ((1'b0 == ap_block_pp0_stage159_11001_ignoreCallOp524) & (1'b1 == ap_CS_fsm_pp0_stage159)) | ((1'b0 == ap_block_pp0_stage158_11001_ignoreCallOp523) & (1'b1 == ap_CS_fsm_pp0_stage158)) | ((1'b0 == ap_block_pp0_stage157_11001_ignoreCallOp522) & (1'b1 == ap_CS_fsm_pp0_stage157)) | ((1'b0 == ap_block_pp0_stage156_11001_ignoreCallOp521) & (1'b1 == ap_CS_fsm_pp0_stage156)) | ((1'b0 == ap_block_pp0_stage155_11001_ignoreCallOp520) & (1'b1 == ap_CS_fsm_pp0_stage155)) | ((1'b0 == ap_block_pp0_stage154_11001_ignoreCallOp519) & (1'b1 == ap_CS_fsm_pp0_stage154)) | ((1'b0 == ap_block_pp0_stage153_11001_ignoreCallOp518) & (1'b1 == ap_CS_fsm_pp0_stage153)) | ((1'b0 == ap_block_pp0_stage152_11001_ignoreCallOp517) & (1'b1 == ap_CS_fsm_pp0_stage152)) | ((1'b0 == ap_block_pp0_stage151_11001_ignoreCallOp516) & (1'b1 == ap_CS_fsm_pp0_stage151)) | ((1'b0 == ap_block_pp0_stage150_11001_ignoreCallOp515) & (1'b1 == ap_CS_fsm_pp0_stage150)) | ((1'b0 == ap_block_pp0_stage149_11001_ignoreCallOp514) & (1'b1 == ap_CS_fsm_pp0_stage149)) | ((1'b0 == ap_block_pp0_stage148_11001_ignoreCallOp513) & (1'b1 == ap_CS_fsm_pp0_stage148)) | ((1'b0 == ap_block_pp0_stage147_11001_ignoreCallOp512) & (1'b1 == ap_CS_fsm_pp0_stage147)) | ((1'b0 == ap_block_pp0_stage146_11001_ignoreCallOp511) & (1'b1 == ap_CS_fsm_pp0_stage146)) | ((1'b0 == ap_block_pp0_stage145_11001_ignoreCallOp510) & (1'b1 == ap_CS_fsm_pp0_stage145)) | ((1'b0 == ap_block_pp0_stage144_11001_ignoreCallOp509) & (1'b1 == ap_CS_fsm_pp0_stage144)) | ((1'b0 == ap_block_pp0_stage143_11001_ignoreCallOp508) & (1'b1 == ap_CS_fsm_pp0_stage143)) | ((1'b0 == ap_block_pp0_stage142_11001_ignoreCallOp507) & (1'b1 == ap_CS_fsm_pp0_stage142)) | ((1'b0 == ap_block_pp0_stage141_11001_ignoreCallOp506) & (1'b1 == ap_CS_fsm_pp0_stage141)) | ((1'b0 == ap_block_pp0_stage140_11001_ignoreCallOp505) & (1'b1 == ap_CS_fsm_pp0_stage140)) | ((1'b0 == ap_block_pp0_stage139_11001_ignoreCallOp504) & (1'b1 == ap_CS_fsm_pp0_stage139)) | ((1'b0 == ap_block_pp0_stage138_11001_ignoreCallOp503) & (1'b1 == ap_CS_fsm_pp0_stage138)) | ((1'b0 == ap_block_pp0_stage137_11001_ignoreCallOp502) & (1'b1 == ap_CS_fsm_pp0_stage137)) | ((1'b0 == ap_block_pp0_stage136_11001_ignoreCallOp501) & (1'b1 == ap_CS_fsm_pp0_stage136)) | ((1'b0 == ap_block_pp0_stage135_11001_ignoreCallOp500) & (1'b1 == ap_CS_fsm_pp0_stage135)) | ((1'b0 == ap_block_pp0_stage134_11001_ignoreCallOp499) & (1'b1 == ap_CS_fsm_pp0_stage134)) | ((1'b0 == ap_block_pp0_stage133_11001_ignoreCallOp498) & (1'b1 == ap_CS_fsm_pp0_stage133)) | ((1'b0 == ap_block_pp0_stage132_11001_ignoreCallOp497) & (1'b1 == ap_CS_fsm_pp0_stage132)) | ((1'b0 == ap_block_pp0_stage131_11001_ignoreCallOp496) & (1'b1 == ap_CS_fsm_pp0_stage131)) | ((1'b0 == ap_block_pp0_stage130_11001_ignoreCallOp495) & (1'b1 == ap_CS_fsm_pp0_stage130)) | ((1'b0 == ap_block_pp0_stage129_11001_ignoreCallOp494) & (1'b1 == ap_CS_fsm_pp0_stage129)) | ((1'b0 == ap_block_pp0_stage128_11001_ignoreCallOp493) & (1'b1 == ap_CS_fsm_pp0_stage128)) | ((1'b0 == ap_block_pp0_stage127_11001_ignoreCallOp492) & (1'b1 == ap_CS_fsm_pp0_stage127)) | ((1'b0 == ap_block_pp0_stage126_11001_ignoreCallOp491) & (1'b1 == ap_CS_fsm_pp0_stage126)) | ((1'b0 == ap_block_pp0_stage125_11001_ignoreCallOp490) & (1'b1 == ap_CS_fsm_pp0_stage125)) | ((1'b0 == ap_block_pp0_stage124_11001_ignoreCallOp489) & (1'b1 == ap_CS_fsm_pp0_stage124)) | ((1'b0 == ap_block_pp0_stage123_11001_ignoreCallOp488) & (1'b1 == ap_CS_fsm_pp0_stage123)) | ((1'b0 == ap_block_pp0_stage122_11001_ignoreCallOp487) & (1'b1 == ap_CS_fsm_pp0_stage122)) | ((1'b0 == ap_block_pp0_stage121_11001_ignoreCallOp486) & (1'b1 == ap_CS_fsm_pp0_stage121)) | ((1'b0 == ap_block_pp0_stage120_11001_ignoreCallOp485) & (1'b1 == ap_CS_fsm_pp0_stage120)) | ((1'b0 == ap_block_pp0_stage119_11001_ignoreCallOp484) & (1'b1 == ap_CS_fsm_pp0_stage119)) | ((1'b0 == ap_block_pp0_stage118_11001_ignoreCallOp483) & (1'b1 == ap_CS_fsm_pp0_stage118)) | ((1'b0 == ap_block_pp0_stage117_11001_ignoreCallOp482) & (1'b1 == ap_CS_fsm_pp0_stage117)) | ((1'b0 == ap_block_pp0_stage116_11001_ignoreCallOp481) & (1'b1 == ap_CS_fsm_pp0_stage116)) | ((1'b0 == ap_block_pp0_stage115_11001_ignoreCallOp480) & (1'b1 == ap_CS_fsm_pp0_stage115)) | ((1'b0 == ap_block_pp0_stage114_11001_ignoreCallOp479) & (1'b1 == ap_CS_fsm_pp0_stage114)) | ((1'b0 == ap_block_pp0_stage113_11001_ignoreCallOp478) & (1'b1 == ap_CS_fsm_pp0_stage113)) | ((1'b0 == ap_block_pp0_stage112_11001_ignoreCallOp477) & (1'b1 == ap_CS_fsm_pp0_stage112)) | ((1'b0 == ap_block_pp0_stage111_11001_ignoreCallOp476) & (1'b1 == ap_CS_fsm_pp0_stage111)) | ((1'b0 == ap_block_pp0_stage110_11001_ignoreCallOp475) & (1'b1 == ap_CS_fsm_pp0_stage110)) | ((1'b0 == ap_block_pp0_stage109_11001_ignoreCallOp474) & (1'b1 == ap_CS_fsm_pp0_stage109)) | ((1'b0 == ap_block_pp0_stage108_11001_ignoreCallOp473) & (1'b1 == ap_CS_fsm_pp0_stage108)) | ((1'b0 == ap_block_pp0_stage107_11001_ignoreCallOp472) & (1'b1 == ap_CS_fsm_pp0_stage107)) | ((1'b0 == ap_block_pp0_stage106_11001_ignoreCallOp471) & (1'b1 == ap_CS_fsm_pp0_stage106)) | ((1'b0 == ap_block_pp0_stage105_11001_ignoreCallOp470) & (1'b1 == ap_CS_fsm_pp0_stage105)) | ((1'b0 == ap_block_pp0_stage104_11001_ignoreCallOp469) & (1'b1 == ap_CS_fsm_pp0_stage104)) | ((1'b0 == ap_block_pp0_stage103_11001_ignoreCallOp468) & (1'b1 == ap_CS_fsm_pp0_stage103)) | ((1'b0 == ap_block_pp0_stage102_11001_ignoreCallOp467) & (1'b1 == ap_CS_fsm_pp0_stage102)) | ((1'b0 == ap_block_pp0_stage101_11001_ignoreCallOp466) & (1'b1 == ap_CS_fsm_pp0_stage101)) | ((1'b0 == ap_block_pp0_stage100_11001_ignoreCallOp465) & (1'b1 == ap_CS_fsm_pp0_stage100)) | ((1'b0 == ap_block_pp0_stage99_11001_ignoreCallOp464) & (1'b1 == ap_CS_fsm_pp0_stage99)) | ((1'b0 == ap_block_pp0_stage98_11001_ignoreCallOp463) & (1'b1 == ap_CS_fsm_pp0_stage98)) | ((1'b0 == ap_block_pp0_stage97_11001_ignoreCallOp462) & (1'b1 == ap_CS_fsm_pp0_stage97)) | ((1'b0 == ap_block_pp0_stage96_11001_ignoreCallOp461) & (1'b1 == ap_CS_fsm_pp0_stage96)) | ((1'b0 == ap_block_pp0_stage95_11001_ignoreCallOp460) & (1'b1 == ap_CS_fsm_pp0_stage95)) | ((1'b0 == ap_block_pp0_stage94_11001_ignoreCallOp459) & (1'b1 == ap_CS_fsm_pp0_stage94)) | ((1'b0 == ap_block_pp0_stage93_11001_ignoreCallOp458) & (1'b1 == ap_CS_fsm_pp0_stage93)) | ((1'b0 == ap_block_pp0_stage92_11001_ignoreCallOp457) & (1'b1 == ap_CS_fsm_pp0_stage92)) | ((1'b0 == ap_block_pp0_stage91_11001_ignoreCallOp456) & (1'b1 == ap_CS_fsm_pp0_stage91)) | ((1'b0 == ap_block_pp0_stage90_11001_ignoreCallOp455) & (1'b1 == ap_CS_fsm_pp0_stage90)) | ((1'b0 == ap_block_pp0_stage89_11001_ignoreCallOp454) & (1'b1 == ap_CS_fsm_pp0_stage89)) | ((1'b0 == ap_block_pp0_stage88_11001_ignoreCallOp453) & (1'b1 == ap_CS_fsm_pp0_stage88)) | ((1'b0 == ap_block_pp0_stage87_11001_ignoreCallOp452) & (1'b1 == ap_CS_fsm_pp0_stage87)) | ((1'b0 == ap_block_pp0_stage86_11001_ignoreCallOp451) & (1'b1 == ap_CS_fsm_pp0_stage86)) | ((1'b0 == ap_block_pp0_stage85_11001_ignoreCallOp450) & (1'b1 == ap_CS_fsm_pp0_stage85)) | ((1'b0 == ap_block_pp0_stage84_11001_ignoreCallOp449) & (1'b1 == ap_CS_fsm_pp0_stage84)) | ((1'b0 == ap_block_pp0_stage83_11001_ignoreCallOp448) & (1'b1 == ap_CS_fsm_pp0_stage83)) | ((1'b0 == ap_block_pp0_stage82_11001_ignoreCallOp447) & (1'b1 == ap_CS_fsm_pp0_stage82)) | ((1'b0 == ap_block_pp0_stage81_11001_ignoreCallOp446) & (1'b1 == ap_CS_fsm_pp0_stage81)) | ((1'b0 == ap_block_pp0_stage80_11001_ignoreCallOp445) & (1'b1 == ap_CS_fsm_pp0_stage80)) | ((1'b0 == ap_block_pp0_stage79_11001_ignoreCallOp444) & (1'b1 == ap_CS_fsm_pp0_stage79)) | ((1'b0 == ap_block_pp0_stage78_11001_ignoreCallOp443) & (1'b1 == ap_CS_fsm_pp0_stage78)) | ((1'b0 == ap_block_pp0_stage77_11001_ignoreCallOp442) & (1'b1 == ap_CS_fsm_pp0_stage77)) | ((1'b0 == ap_block_pp0_stage76_11001_ignoreCallOp441) & (1'b1 == ap_CS_fsm_pp0_stage76)) | ((1'b0 == ap_block_pp0_stage75_11001_ignoreCallOp440) & (1'b1 == ap_CS_fsm_pp0_stage75)) | ((1'b0 == ap_block_pp0_stage74_11001_ignoreCallOp439) & (1'b1 == ap_CS_fsm_pp0_stage74)) | ((1'b0 == ap_block_pp0_stage73_11001_ignoreCallOp438) & (1'b1 == ap_CS_fsm_pp0_stage73)) | ((1'b0 == ap_block_pp0_stage72_11001_ignoreCallOp437) & (1'b1 == ap_CS_fsm_pp0_stage72)) | ((1'b0 == ap_block_pp0_stage71_11001_ignoreCallOp436) & (1'b1 == ap_CS_fsm_pp0_stage71)) | ((1'b0 == ap_block_pp0_stage70_11001_ignoreCallOp435) & (1'b1 == ap_CS_fsm_pp0_stage70)) | ((1'b0 == ap_block_pp0_stage69_11001_ignoreCallOp434) & (1'b1 == ap_CS_fsm_pp0_stage69)) | ((1'b0 == ap_block_pp0_stage68_11001_ignoreCallOp433) & (1'b1 == ap_CS_fsm_pp0_stage68)) | ((1'b0 == ap_block_pp0_stage67_11001_ignoreCallOp432) & (1'b1 == ap_CS_fsm_pp0_stage67)) | ((1'b0 == ap_block_pp0_stage66_11001_ignoreCallOp431) & (1'b1 == ap_CS_fsm_pp0_stage66)) | ((1'b0 == ap_block_pp0_stage65_11001_ignoreCallOp430) & (1'b1 == ap_CS_fsm_pp0_stage65)) | ((1'b0 == ap_block_pp0_stage64_11001_ignoreCallOp429) & (1'b1 == ap_CS_fsm_pp0_stage64)) | ((1'b0 == ap_block_pp0_stage63_11001_ignoreCallOp428) & (1'b1 == ap_CS_fsm_pp0_stage63)) | ((1'b0 == ap_block_pp0_stage62_11001_ignoreCallOp427) & (1'b1 == ap_CS_fsm_pp0_stage62)) | ((1'b0 == ap_block_pp0_stage61_11001_ignoreCallOp426) & (1'b1 == ap_CS_fsm_pp0_stage61)) | ((1'b0 == ap_block_pp0_stage60_11001_ignoreCallOp425) & (1'b1 == ap_CS_fsm_pp0_stage60)) | ((1'b0 == ap_block_pp0_stage59_11001_ignoreCallOp424) & (1'b1 == ap_CS_fsm_pp0_stage59)) | ((1'b0 == ap_block_pp0_stage58_11001_ignoreCallOp423) & (1'b1 == ap_CS_fsm_pp0_stage58)) | ((1'b0 == ap_block_pp0_stage57_11001_ignoreCallOp422) & (1'b1 == ap_CS_fsm_pp0_stage57)) | ((1'b0 == ap_block_pp0_stage56_11001_ignoreCallOp421) & (1'b1 == ap_CS_fsm_pp0_stage56)) | ((1'b0 == ap_block_pp0_stage55_11001_ignoreCallOp420) & (1'b1 == ap_CS_fsm_pp0_stage55)) | ((1'b0 == ap_block_pp0_stage54_11001_ignoreCallOp419) & (1'b1 == ap_CS_fsm_pp0_stage54)) | ((1'b0 == ap_block_pp0_stage53_11001_ignoreCallOp418) & (1'b1 == ap_CS_fsm_pp0_stage53)) | ((1'b0 == ap_block_pp0_stage52_11001_ignoreCallOp417) & (1'b1 == ap_CS_fsm_pp0_stage52)) | ((1'b0 == ap_block_pp0_stage51_11001_ignoreCallOp416) & (1'b1 == ap_CS_fsm_pp0_stage51)) | ((1'b0 == ap_block_pp0_stage50_11001_ignoreCallOp415) & (1'b1 == ap_CS_fsm_pp0_stage50)) | ((1'b0 == ap_block_pp0_stage49_11001_ignoreCallOp414) & (1'b1 == ap_CS_fsm_pp0_stage49)) | ((1'b0 == ap_block_pp0_stage48_11001_ignoreCallOp413) & (1'b1 == ap_CS_fsm_pp0_stage48)) | ((1'b0 == ap_block_pp0_stage47_11001_ignoreCallOp412) & (1'b1 == ap_CS_fsm_pp0_stage47)) | ((1'b0 == ap_block_pp0_stage46_11001_ignoreCallOp411) & (1'b1 == ap_CS_fsm_pp0_stage46)) | ((1'b0 == ap_block_pp0_stage45_11001_ignoreCallOp410) & (1'b1 == ap_CS_fsm_pp0_stage45)) | ((1'b0 == ap_block_pp0_stage44_11001_ignoreCallOp409) & (1'b1 == ap_CS_fsm_pp0_stage44)) | ((1'b0 == ap_block_pp0_stage43_11001_ignoreCallOp408) & (1'b1 == ap_CS_fsm_pp0_stage43)) | ((1'b0 == ap_block_pp0_stage42_11001_ignoreCallOp407) & (1'b1 == ap_CS_fsm_pp0_stage42)) | ((1'b0 == ap_block_pp0_stage41_11001_ignoreCallOp406) & (1'b1 == ap_CS_fsm_pp0_stage41)) | ((1'b0 == ap_block_pp0_stage40_11001_ignoreCallOp405) & (1'b1 == ap_CS_fsm_pp0_stage40)) | ((1'b0 == ap_block_pp0_stage39_11001_ignoreCallOp404) & (1'b1 == ap_CS_fsm_pp0_stage39)) | ((1'b0 == ap_block_pp0_stage38_11001_ignoreCallOp403) & (1'b1 == ap_CS_fsm_pp0_stage38)) | ((1'b0 == ap_block_pp0_stage37_11001_ignoreCallOp402) & (1'b1 == ap_CS_fsm_pp0_stage37)) | ((1'b0 == ap_block_pp0_stage36_11001_ignoreCallOp401) & (1'b1 == ap_CS_fsm_pp0_stage36)) | ((1'b0 == ap_block_pp0_stage35_11001_ignoreCallOp400) & (1'b1 == ap_CS_fsm_pp0_stage35)) | ((1'b0 == ap_block_pp0_stage34_11001_ignoreCallOp399) & (1'b1 == ap_CS_fsm_pp0_stage34)) | ((1'b0 == ap_block_pp0_stage33_11001_ignoreCallOp398) & (1'b1 == ap_CS_fsm_pp0_stage33)) | ((1'b0 == ap_block_pp0_stage32_11001_ignoreCallOp397) & (1'b1 == ap_CS_fsm_pp0_stage32)) | ((1'b0 == ap_block_pp0_stage31_11001_ignoreCallOp396) & (1'b1 == ap_CS_fsm_pp0_stage31)) | ((1'b0 == ap_block_pp0_stage30_11001_ignoreCallOp395) & (1'b1 == ap_CS_fsm_pp0_stage30)) | ((1'b0 == ap_block_pp0_stage29_11001_ignoreCallOp394) & (1'b1 == ap_CS_fsm_pp0_stage29)) | ((1'b0 == ap_block_pp0_stage28_11001_ignoreCallOp393) & (1'b1 == ap_CS_fsm_pp0_stage28)) | ((1'b0 == ap_block_pp0_stage27_11001_ignoreCallOp392) & (1'b1 == ap_CS_fsm_pp0_stage27)) | ((1'b0 == ap_block_pp0_stage26_11001_ignoreCallOp391) & (1'b1 == ap_CS_fsm_pp0_stage26)) | ((1'b0 == ap_block_pp0_stage25_11001_ignoreCallOp390) & (1'b1 == ap_CS_fsm_pp0_stage25)) | ((1'b0 == ap_block_pp0_stage24_11001_ignoreCallOp389) & (1'b1 == ap_CS_fsm_pp0_stage24)) | ((1'b0 == ap_block_pp0_stage23_11001_ignoreCallOp388) & (1'b1 == ap_CS_fsm_pp0_stage23)) | ((1'b0 == ap_block_pp0_stage22_11001_ignoreCallOp387) & (1'b1 == ap_CS_fsm_pp0_stage22)) | ((1'b0 == ap_block_pp0_stage21_11001_ignoreCallOp386) & (1'b1 == ap_CS_fsm_pp0_stage21)) | ((1'b0 == ap_block_pp0_stage20_11001_ignoreCallOp385) & (1'b1 == ap_CS_fsm_pp0_stage20)) | ((1'b0 == ap_block_pp0_stage19_11001_ignoreCallOp384) & (1'b1 == ap_CS_fsm_pp0_stage19)) | ((1'b0 == ap_block_pp0_stage18_11001_ignoreCallOp383) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001_ignoreCallOp382) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001_ignoreCallOp381) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001_ignoreCallOp380) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001_ignoreCallOp379) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001_ignoreCallOp378) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001_ignoreCallOp377) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage11_11001_ignoreCallOp376) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001_ignoreCallOp375) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001_ignoreCallOp374) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001_ignoreCallOp373) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001_ignoreCallOp372) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001_ignoreCallOp371) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001_ignoreCallOp370) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001_ignoreCallOp369) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001_ignoreCallOp368) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001_ignoreCallOp367) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001_ignoreCallOp366) & (1'b1 == ap_CS_fsm_pp0_stage1)))
INFO: [RTGEN 206-100] Finished creating RTL model for 'pip_kernel'.
Command       create_rtl_model done; 1.196 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.646 seconds; current allocated memory: 1.542 GB.
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute       gen_rtl pip_kernel -istop -style xilinx -f -lang vhdl -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/vhdl/pip_kernel 
Execute       gen_rtl pip_kernel -istop -style xilinx -f -lang vlog -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/verilog/pip_kernel 
Execute       syn_report -csynth -model pip_kernel -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/report/pip_kernel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model pip_kernel -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/report/pip_kernel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model pip_kernel -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.7 sec.
Execute       db_write -model pip_kernel -f -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.adb 
Execute       db_write -model pip_kernel -bindview -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info pip_kernel -p C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel 
Execute       export_constraint_db -f -tool general -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.constraint.tcl 
Execute       syn_report -designview -model pip_kernel -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.design.xml 
Command       syn_report done; 0.395 sec.
Execute       syn_report -csynthDesign -model pip_kernel -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model pip_kernel -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model pip_kernel -o C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks pip_kernel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain pip_kernel 
INFO-FLOW: Model list for RTL component generation: pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE pip_crossing2 pip_edges pip_kernel
INFO-FLOW: Handling components in module [pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE] ... 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.compgen.tcl 
INFO-FLOW: Found component pip_kernel_sdiv_11ns_18ns_18_15_1.
INFO-FLOW: Append model pip_kernel_sdiv_11ns_18ns_18_15_1
INFO-FLOW: Found component pip_kernel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model pip_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [pip_crossing2] ... 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.compgen.tcl 
INFO-FLOW: Found component pip_kernel_mul_mul_18s_18s_36_4_1.
INFO-FLOW: Append model pip_kernel_mul_mul_18s_18s_36_4_1
INFO-FLOW: Found component pip_kernel_am_submul_18s_18s_18s_37_4_1.
INFO-FLOW: Append model pip_kernel_am_submul_18s_18s_18s_37_4_1
INFO-FLOW: Handling components in module [pip_edges] ... 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.compgen.tcl 
INFO-FLOW: Handling components in module [pip_kernel] ... 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.tcl 
INFO-FLOW: Found component pip_kernel_div_table_V_RAM_AUTO_1R1W.
INFO-FLOW: Append model pip_kernel_div_table_V_RAM_AUTO_1R1W
INFO-FLOW: Found component pip_kernel_gmem_m_axi.
INFO-FLOW: Append model pip_kernel_gmem_m_axi
INFO-FLOW: Found component pip_kernel_control_s_axi.
INFO-FLOW: Append model pip_kernel_control_s_axi
INFO-FLOW: Found component pip_kernel_regslice_both.
INFO-FLOW: Append model pip_kernel_regslice_both
INFO-FLOW: Found component pip_kernel_regslice_both.
INFO-FLOW: Append model pip_kernel_regslice_both
INFO-FLOW: Append model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE
INFO-FLOW: Append model pip_crossing2
INFO-FLOW: Append model pip_edges
INFO-FLOW: Append model pip_kernel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: pip_kernel_sdiv_11ns_18ns_18_15_1 pip_kernel_flow_control_loop_pipe_sequential_init pip_kernel_mul_mul_18s_18s_36_4_1 pip_kernel_am_submul_18s_18s_18s_37_4_1 pip_kernel_div_table_V_RAM_AUTO_1R1W pip_kernel_gmem_m_axi pip_kernel_control_s_axi pip_kernel_regslice_both pip_kernel_regslice_both pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE pip_crossing2 pip_edges pip_kernel
INFO-FLOW: Generating C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model pip_kernel_sdiv_11ns_18ns_18_15_1
INFO-FLOW: To file: write model pip_kernel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model pip_kernel_mul_mul_18s_18s_36_4_1
INFO-FLOW: To file: write model pip_kernel_am_submul_18s_18s_18s_37_4_1
INFO-FLOW: To file: write model pip_kernel_div_table_V_RAM_AUTO_1R1W
INFO-FLOW: To file: write model pip_kernel_gmem_m_axi
INFO-FLOW: To file: write model pip_kernel_control_s_axi
INFO-FLOW: To file: write model pip_kernel_regslice_both
INFO-FLOW: To file: write model pip_kernel_regslice_both
INFO-FLOW: To file: write model pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE
INFO-FLOW: To file: write model pip_crossing2
INFO-FLOW: To file: write model pip_edges
INFO-FLOW: To file: write model pip_kernel
INFO-FLOW: Generating C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.106 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/vlog' tclDir='C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db' modelList='pip_kernel_sdiv_11ns_18ns_18_15_1
pip_kernel_flow_control_loop_pipe_sequential_init
pip_kernel_mul_mul_18s_18s_36_4_1
pip_kernel_am_submul_18s_18s_18s_37_4_1
pip_kernel_div_table_V_RAM_AUTO_1R1W
pip_kernel_gmem_m_axi
pip_kernel_control_s_axi
pip_kernel_regslice_both
pip_kernel_regslice_both
pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE
pip_crossing2
pip_edges
pip_kernel
' expOnly='0'
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.compgen.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.compgen.tcl 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Command       ap_source done; 0.185 sec.
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.compgen.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'pip_kernel_div_table_V_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs with power-on initialization.
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute         ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.11 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.026 seconds; current allocated memory: 1.542 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='pip_kernel_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='pip_kernel_sdiv_11ns_18ns_18_15_1
pip_kernel_flow_control_loop_pipe_sequential_init
pip_kernel_mul_mul_18s_18s_36_4_1
pip_kernel_am_submul_18s_18s_18s_37_4_1
pip_kernel_div_table_V_RAM_AUTO_1R1W
pip_kernel_gmem_m_axi
pip_kernel_control_s_axi
pip_kernel_regslice_both
pip_kernel_regslice_both
pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE
pip_crossing2
pip_edges
pip_kernel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.dataonly.tcl 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.dataonly.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.tbgen.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.tbgen.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.tbgen.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.constraint.tcl 
Execute       sc_get_clocks pip_kernel 
Execute       source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE pip_kernel LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE pip_kernel LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST pip_kernel MODULE2INSTS {pip_kernel pip_kernel pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_124 pip_edges grp_pip_edges_fu_130 pip_crossing2 grp_pip_crossing2_fu_970} INST2MODULE {pip_kernel pip_kernel grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_124 pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE grp_pip_edges_fu_130 pip_edges grp_pip_crossing2_fu_970 pip_crossing2} INSTDATA {pip_kernel {DEPTH 1 CHILDREN {grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_124 grp_pip_edges_fu_130}} grp_pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE_fu_124 {DEPTH 2 CHILDREN {}} grp_pip_edges_fu_130 {DEPTH 2 CHILDREN grp_pip_crossing2_fu_970} grp_pip_crossing2_fu_970 {DEPTH 3 CHILDREN {}}} MODULEDATA {pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_91_p2 SOURCE pip_kernel.cpp:22 VARIABLE i LOOP LOOP_INIT_DIV_TABLE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} pip_crossing2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_6_fu_161_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_V_7_fu_225_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_1_fu_313_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:501} VARIABLE ret_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_18s_18s_36_4_1_U4 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME vt_V_fu_381_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE vt_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE sub PRAGMA {} RTLNAME am_submul_18s_18s_18s_37_4_1_U5 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1394} VARIABLE ret_V_3 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_submul_18s_18s_18s_37_4_1_U5 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1319} VARIABLE r_V_4 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_V_8_fu_603_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:1393} VARIABLE ret_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ix_V_4_fu_645_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_fixed_base.h:423} VARIABLE ix_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} pip_edges {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_1009_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_1_fu_1035_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_2_fu_1060_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_3_fu_1085_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_4_fu_1110_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_5_fu_1135_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_6_fu_1160_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_7_fu_1185_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_8_fu_1210_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_9_fu_1235_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_10_fu_1260_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_11_fu_1285_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_12_fu_1310_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_13_fu_1335_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_14_fu_1360_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_15_fu_1385_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_16_fu_1410_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_17_fu_1435_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_18_fu_1460_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_19_fu_1485_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_20_fu_1510_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_21_fu_1535_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_22_fu_1560_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_23_fu_1585_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_24_fu_1610_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_25_fu_1635_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_26_fu_1660_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_27_fu_1685_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_28_fu_1710_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_29_fu_1735_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_30_fu_1760_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_31_fu_1785_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_32_fu_1810_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_33_fu_1835_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_34_fu_1860_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_35_fu_1885_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_36_fu_1910_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_37_fu_1935_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_38_fu_1960_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_39_fu_1985_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_40_fu_2010_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_41_fu_2035_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_42_fu_2060_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_43_fu_2085_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_44_fu_2110_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_45_fu_2135_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_46_fu_2160_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_47_fu_2185_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_48_fu_2210_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_49_fu_2235_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_50_fu_2260_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_51_fu_2285_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_51 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_52_fu_2310_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_52 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_53_fu_2335_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_53 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_54_fu_2360_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_55_fu_2385_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_55 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_56_fu_2410_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_56 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_57_fu_2435_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_57 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_58_fu_2460_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_58 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_59_fu_2485_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_59 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_60_fu_2510_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_60 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_61_fu_2535_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_61 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_62_fu_2550_p2 SOURCE pip_kernel.cpp:110 VARIABLE add_ln110_62 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_fu_3404_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_1_fu_3414_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_2_fu_3424_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_3_fu_3434_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_4_fu_3444_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_5_fu_3454_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_6_fu_3464_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_7_fu_3474_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_8_fu_3484_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_9_fu_3494_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_10_fu_3504_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_11_fu_3514_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_12_fu_3524_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_13_fu_3534_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_14_fu_3544_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_15_fu_3554_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_16_fu_3564_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_17_fu_3574_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_18_fu_3584_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_19_fu_3594_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_20_fu_3604_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_21_fu_3614_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_22_fu_3624_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_23_fu_3634_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_24_fu_3644_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_25_fu_3654_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_26_fu_3664_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_27_fu_3674_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_28_fu_3684_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln886_29_fu_3694_p2 SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE add_ln886_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ap_return SOURCE {C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:886} VARIABLE acc_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 0 URAM 0}} pip_kernel {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_fu_151_p2 SOURCE pip_kernel.cpp:138 VARIABLE i LOOP LOOP_STREAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME div_table_V_U SOURCE {} VARIABLE div_table_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 2 BRAM 1 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 1.542 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for pip_kernel.
INFO: [VLOG 209-307] Generating Verilog RTL for pip_kernel.
Execute       syn_report -model pip_kernel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 16.445 sec.
Command   csynth_design done; 35.847 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 35.847 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 39.607 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1 opened at Mon May 02 16:42:39 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 3.343 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.124 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.523 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=s_axilite 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
Execute     config_interface -default_slave_interface=s_axilite 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Command   open_solution done; 3.548 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.207 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   source ./pip_hls_kernel/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
Execute     set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
Execute   cosim_design -trace_level all -rtl vhdl 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -rtl vhdl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.107 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: C:/Users/fpga/workspace/pip_hls_kernel/test_pip_kernel.cpp C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/./sim/autowrap/testbench/test_pip_kernel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/./sim/autowrap/testbench/test_pip_kernel.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/./sim/autowrap/testbench/test_pip_kernel.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.8 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO-FLOW: TB processing: C:/Users/fpga/workspace/pip_hls_kernel/pip_kernel.cpp C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/./sim/autowrap/testbench/pip_kernel.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/./sim/autowrap/testbench/pip_kernel.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/./sim/autowrap/testbench/pip_kernel.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.095 sec.
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.218 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-322] Starting VHDL simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 41.067 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
Command   cosim_design done; 57.587 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 57.588 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 61.382 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1 opened at Mon May 02 16:45:12 +0200 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu9eg-ffvb1156-2-e 
Execute       create_platform xczu9eg-ffvb1156-2-e -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu9eg-ffvb1156-2-e'
Command       create_platform done; 3.367 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Execute       ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.54 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_interface=kernel 
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -default_slave_interface=s_axilite 
INFO: [HLS 200-1464] Running solution command: config_interface -default_slave_interface=s_axilite
Execute     config_interface -default_slave_interface=s_axilite 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_latency=64 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
Execute     send_msg_by_id INFO @200-1464@%s config_rtl -register_reset_num=3 
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute     config_export -format=xo 
Command   open_solution done; 3.569 sec.
Execute   set_part xczu9eg-ffvb1156-2-e 
INFO: [HLS 200-1510] Running: set_part xczu9eg-ffvb1156-2-e 
Execute     create_platform xczu9eg-ffvb1156-2-e -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.106 sec.
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.206 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
INFO: [HLS 200-1510] Running: config_interface -default_slave_interface s_axilite -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 
Execute   config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
Execute   config_export -format xo 
INFO: [HLS 200-1510] Running: config_export -format xo 
Execute   source ./pip_hls_kernel/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./pip_hls_kernel/solution1/directives.tcl
Execute     set_directive_top -name pip_kernel pip_kernel 
INFO: [HLS 200-1510] Running: set_directive_top -name pip_kernel pip_kernel 
Execute   export_design -rtl verilog -format xo 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format xo 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -output 
Execute     get_config_export -taxonomy 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=xo -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_solution -flow_target 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=pip_kernel xml_exists=0
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pip_kernel
Execute     get_config_rtl -deadlock_detection 
Execute     get_solution -flow_target 
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/kernel.internal.xml top=pip_kernel
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/../../../kernel.xml
Execute     get_config_debug -enable 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_interface -s_axilite_sw_reset 
Execute     get_config_interface -s_axilite_mailbox 
Execute     get_config_interface -s_axilite_auto_restart_counter 
Execute     get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Updating C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name pip_kernel vlnv xilinx.com:hls:pip_kernel:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=5
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=13 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='pip_kernel_sdiv_11ns_18ns_18_15_1
pip_kernel_flow_control_loop_pipe_sequential_init
pip_kernel_mul_mul_18s_18s_36_4_1
pip_kernel_am_submul_18s_18s_18s_37_4_1
pip_kernel_div_table_V_RAM_AUTO_1R1W
pip_kernel_gmem_m_axi
pip_kernel_control_s_axi
pip_kernel_regslice_both
pip_kernel_regslice_both
pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE
pip_crossing2
pip_edges
pip_kernel
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.dataonly.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     get_config_export -output 
Execute     get_config_export -vendor 
Execute     get_config_export -library 
Execute     get_config_export -version 
Execute     get_config_export -ipname 
Execute     get_config_export -taxonomy 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel_Pipeline_LOOP_INIT_DIV_TABLE.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_crossing2.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_edges.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.constraint.tcl 
Execute     sc_get_clocks pip_kernel 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_rtl -deadlock_detection 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to pip_kernel
Execute     get_config_rtl -deadlock_detection 
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/driver
Execute     get_config_export -format 
Execute     get_config_export -output 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/impl/export.xo
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.dataonly.tcl 
Execute     get_config_interface -s_axilite_interrupt_mode 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.compgen.dataonly.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=pip_kernel
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.rtl_wrap.cfg.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.constraint.tcl 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/pip_kernel.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data names -quiet 
Execute     ap_part_info -name xczu9eg-ffvb1156-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.108 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/fpga/workspace/pip_hls_kernel/pip_hls_kernel/solution1/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s pip_hls_kernel/solution1/impl/export.xo 
INFO: [HLS 200-802] Generated output file pip_hls_kernel/solution1/impl/export.xo
Command   export_design done; 15.679 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 15.679 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 19.506 sec.
Execute cleanup_all 
