module top_module(
    output reg out
);

    initial begin
        out = 1'b0; // assign the output port a value of 0
    end

endmodule
