#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Fri Jun 16 18:02:09 2017
# Process ID: 9764
# Current directory: C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.runs/synth_1
# Command line: vivado.exe -log Puto_Dios.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Puto_Dios.tcl
# Log file: C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.runs/synth_1/Puto_Dios.vds
# Journal file: C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Puto_Dios.tcl -notrace
Command: synth_design -top Puto_Dios -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16920 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 282.188 ; gain = 72.324
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Puto_Dios' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/new/Puto_Dios.v:23]
INFO: [Synth 8-638] synthesizing module 'Slave_Endpoint_top' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/new/Slave_Endpoint_top.v:23]
INFO: [Synth 8-638] synthesizing module 'uart_basic' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_basic.v:10]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
INFO: [Synth 8-638] synthesizing module 'uart_baud_tick_gen' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 8 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 7 - type: integer 
	Parameter INCREMENT bound to: 2416 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_baud_tick_gen.v:38]
INFO: [Synth 8-256] done synthesizing module 'uart_baud_tick_gen' (1#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_rx.v:10]
	Parameter RX_IDLE bound to: 0 - type: integer 
	Parameter RX_START bound to: 1 - type: integer 
	Parameter RX_RECV bound to: 2 - type: integer 
	Parameter RX_STOP bound to: 3 - type: integer 
	Parameter RX_READY bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'data_sync' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/data_sync.v:11]
INFO: [Synth 8-256] done synthesizing module 'data_sync' (2#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/data_sync.v:11]
INFO: [Synth 8-155] case statement is not full and has no default [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_rx.v:78]
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (3#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_rx.v:10]
INFO: [Synth 8-638] synthesizing module 'uart_baud_tick_gen__parameterized0' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_baud_tick_gen.v:11]
	Parameter CLK_FREQUENCY bound to: 100000000 - type: integer 
	Parameter BAUD_RATE bound to: 115200 - type: integer 
	Parameter OVERSAMPLING bound to: 1 - type: integer 
	Parameter ACC_WIDTH bound to: 18 - type: integer 
	Parameter SHIFT_LIMITER bound to: 4 - type: integer 
	Parameter INCREMENT bound to: 302 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_baud_tick_gen__parameterized0' (3#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_baud_tick_gen.v:11]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_tx.v:10]
	Parameter TX_IDLE bound to: 2'b00 
	Parameter TX_START bound to: 2'b01 
	Parameter TX_SEND bound to: 2'b10 
	Parameter TX_STOP bound to: 2'b11 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (4#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_tx.v:10]
INFO: [Synth 8-256] done synthesizing module 'uart_basic' (5#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/new/uart/uart_basic.v:10]
INFO: [Synth 8-638] synthesizing module 'UART_RX_CTRL' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/new/UART_RX_CTRL.v:23]
	Parameter OP1 bound to: 2'b01 
	Parameter OP2 bound to: 2'b10 
	Parameter OP_CTRL bound to: 2'b11 
	Parameter WAIT_OP1_LSB bound to: 4'b0001 
	Parameter STORE_OP1_LSB bound to: 4'b0010 
	Parameter WAIT_OP1_MSB bound to: 4'b0011 
	Parameter STORE_OP1_MSB bound to: 4'b0100 
	Parameter WAIT_OP2_LSB bound to: 4'b0101 
	Parameter STORE_OP2_LSB bound to: 4'b0110 
	Parameter WAIT_OP2_MSB bound to: 4'b0111 
	Parameter STORE_OP2_MSB bound to: 4'b1000 
	Parameter WAIT_CMD bound to: 4'b1001 
	Parameter STORE_CMD bound to: 4'b1010 
	Parameter DELAY_1_CYCLE bound to: 4'b1011 
	Parameter TRIGGER_TX_RESULT bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/new/UART_RX_CTRL.v:62]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_CTRL' (6#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/new/UART_RX_CTRL.v:23]
INFO: [Synth 8-638] synthesizing module 'lab_4' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/new/No_ALU.v:23]
	Parameter ESPERANDO_OPERADOR1 bound to: 3'b001 
	Parameter ESPERANDO_OPERADOR2 bound to: 3'b011 
	Parameter ESPERANDO_OPERACION bound to: 3'b101 
	Parameter MOSTRAR_RESULTADO bound to: 3'b111 
INFO: [Synth 8-638] synthesizing module 'clock_divider' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/imports/Downloads/clockuru.v:1]
	Parameter CONSTANT bound to: 50000 - type: integer 
	Parameter constantNumber bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clock_divider' (7#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/imports/Downloads/clockuru.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/new/No_ALU.v:77]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/new/ALU.v:23]
	Parameter width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (8#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'double_dabble' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/imports/Downloads/unsigned_to_bcd.v:22]
	Parameter S_IDLE bound to: 1 - type: integer 
	Parameter S_SHIFT bound to: 2 - type: integer 
	Parameter S_ADD3 bound to: 4 - type: integer 
	Parameter COUNTER_MAX bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'double_dabble' (9#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/imports/Downloads/unsigned_to_bcd.v:22]
INFO: [Synth 8-638] synthesizing module 'display' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/imports/5.2.3/display.v:34]
INFO: [Synth 8-638] synthesizing module 'ssdec' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/imports/5.2.3/ssdec.v:7]
INFO: [Synth 8-256] done synthesizing module 'ssdec' (10#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/imports/5.2.3/ssdec.v:7]
INFO: [Synth 8-256] done synthesizing module 'display' (11#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/imports/5.2.3/display.v:34]
INFO: [Synth 8-256] done synthesizing module 'lab_4' (12#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/new/No_ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'TX_CTRL' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/Downloads/TX_CTRL.v:1]
	Parameter INTER_BYTE_DELAY bound to: 1000000 - type: integer 
	Parameter WAIT_FOR_REGISTER_DELAY bound to: 100 - type: integer 
	Parameter REGISTRAR bound to: 3'b001 
	Parameter SEND_BYTE_0 bound to: 3'b010 
	Parameter DELAY_0 bound to: 3'b011 
	Parameter SEND_BYTE_1 bound to: 3'b100 
	Parameter DELAY_1 bound to: 3'b101 
	Parameter IDLE bound to: 3'b110 
INFO: [Synth 8-155] case statement is not full and has no default [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/Downloads/TX_CTRL.v:29]
INFO: [Synth 8-256] done synthesizing module 'TX_CTRL' (13#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/imports/Downloads/TX_CTRL.v:1]
INFO: [Synth 8-256] done synthesizing module 'Slave_Endpoint_top' (14#1) [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/imports/sources_1/new/Slave_Endpoint_top.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'LED' does not match port width (8) of module 'Slave_Endpoint_top' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/new/Puto_Dios.v:64]
ERROR: [Synth 8-448] named port connection 'leds' does not exist for instance 'slavecito' of module 'Slave_Endpoint_top' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/new/Puto_Dios.v:66]
ERROR: [Synth 8-285] failed synthesizing module 'Puto_Dios' [C:/GitHub/LabDigitales2017/Lab5_MasterSlave/Lab5_MasterSlave.srcs/sources_1/new/Puto_Dios.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 319.555 ; gain = 109.691
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Jun 16 18:02:16 2017...
