cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/meson/meson_venc.c 979 */;
	unsigned long cocci_id/* drivers/gpu/drm/meson/meson_venc.c 957 */;
	unsigned int cocci_id/* drivers/gpu/drm/meson/meson_venc.c 956 */;
	bool cocci_id/* drivers/gpu/drm/meson/meson_venc.c 953 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/meson/meson_venc.c 949 */;
	struct meson_cvbs_enci_mode cocci_id/* drivers/gpu/drm/meson/meson_venc.c 93 */;
	struct meson_hdmi_venc_vic_mode *cocci_id/* drivers/gpu/drm/meson/meson_venc.c 920 */;
	int cocci_id/* drivers/gpu/drm/meson/meson_venc.c 918 */;
	union meson_hdmi_venc_mode *cocci_id/* drivers/gpu/drm/meson/meson_venc.c 894 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/meson/meson_venc.c 893 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/meson/meson_venc.c 862 */;
	signed int cocci_id/* drivers/gpu/drm/meson/meson_venc.c 846 */;
	struct meson_hdmi_venc_vic_mode {
		unsigned int vic;
		union meson_hdmi_venc_mode *mode;
	} cocci_id/* drivers/gpu/drm/meson/meson_venc.c 817 */[];
	union meson_hdmi_venc_mode cocci_id/* drivers/gpu/drm/meson/meson_venc.c 189 */;
	struct meson_drm *cocci_id/* drivers/gpu/drm/meson/meson_venc.c 1753 */;
	void cocci_id/* drivers/gpu/drm/meson/meson_venc.c 1753 */;
	struct meson_cvbs_enci_mode *cocci_id/* drivers/gpu/drm/meson/meson_venc.c 1559 */;
	union meson_hdmi_venc_mode {
		struct {
			unsigned int mode_tag;
			unsigned int hso_begin;
			unsigned int hso_end;
			unsigned int vso_even;
			unsigned int vso_odd;
			unsigned int macv_max_amp;
			unsigned int video_prog_mode;
			unsigned int video_mode;
			unsigned int sch_adjust;
			unsigned int yc_delay;
			unsigned int pixel_start;
			unsigned int pixel_end;
			unsigned int top_field_line_start;
			unsigned int top_field_line_end;
			unsigned int bottom_field_line_start;
			unsigned int bottom_field_line_end;
		} enci;
		struct {
			unsigned int dvi_settings;
			unsigned int video_mode;
			unsigned int video_mode_adv;
			unsigned int video_prog_mode;
			bool video_prog_mode_present;
			unsigned int video_sync_mode;
			bool video_sync_mode_present;
			unsigned int video_yc_dly;
			bool video_yc_dly_present;
			unsigned int video_rgb_ctrl;
			bool video_rgb_ctrl_present;
			unsigned int video_filt_ctrl;
			bool video_filt_ctrl_present;
			unsigned int video_ofld_voav_ofst;
			bool video_ofld_voav_ofst_present;
			unsigned int yfp1_htime;
			unsigned int yfp2_htime;
			unsigned int max_pxcnt;
			unsigned int hspuls_begin;
			unsigned int hspuls_end;
			unsigned int hspuls_switch;
			unsigned int vspuls_begin;
			unsigned int vspuls_end;
			unsigned int vspuls_bline;
			unsigned int vspuls_eline;
			unsigned int eqpuls_begin;
			bool eqpuls_begin_present;
			unsigned int eqpuls_end;
			bool eqpuls_end_present;
			unsigned int eqpuls_bline;
			bool eqpuls_bline_present;
			unsigned int eqpuls_eline;
			bool eqpuls_eline_present;
			unsigned int havon_begin;
			unsigned int havon_end;
			unsigned int vavon_bline;
			unsigned int vavon_eline;
			unsigned int hso_begin;
			unsigned int hso_end;
			unsigned int vso_begin;
			unsigned int vso_end;
			unsigned int vso_bline;
			unsigned int vso_eline;
			bool vso_eline_present;
			unsigned int sy_val;
			bool sy_val_present;
			unsigned int sy2_val;
			bool sy2_val_present;
			unsigned int max_lncnt;
		} encp;
	} cocci_id/* drivers/gpu/drm/meson/meson_venc.c 117 */;
}
