#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 31 16:54:50 2022
# Process ID: 6572
# Current directory: C:/Xilinx/Vivado/Projects/FinalProject
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10908 C:\Xilinx\Vivado\Projects\FinalProject\FinalProject.xpr
# Log file: C:/Xilinx/Vivado/Projects/FinalProject/vivado.log
# Journal file: C:/Xilinx/Vivado/Projects/FinalProject\vivado.jou
# Running On: DESKTOP-NKGLEPF, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 12674 MB
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.797 ; gain = 0.000
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'robotFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "robotFSM_tb_behav -key {Behavioral:sim_1:Functional:robotFSM_tb} -tclbatch {robotFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source robotFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 31 out of bound 4 downto 0
Time: 13 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__55
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'robotFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'robotFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 13 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1566.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'robotFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:83]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit robotfsm_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'robotFSM_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "robotFSM_tb_behav -key {Behavioral:sim_1:Functional:robotFSM_tb} -tclbatch {robotFSM_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source robotFSM_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 30 out of bound 4 downto 0
Time: 27 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
INFO: [USF-XSim-96] XSim completed. Design snapshot 'robotFSM_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'std_logic_vector' [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:82]
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'std_logic_vector' [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:83]
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'std_logic_vector' [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:84]
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'std_logic_vector' [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:85]
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:94]
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:90]
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:103]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:115]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:111]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:124]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:136]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:132]
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:145]
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:157]
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:153]
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:166]
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:177]
ERROR: [VRFC 10-724] found '0' definitions of operator "-", cannot determine exact overloaded matching definition for "-" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:173]
ERROR: [VRFC 10-724] found '0' definitions of operator "+", cannot determine exact overloaded matching definition for "+" [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:188]
INFO: [#UNDEF] Sorry, too many errors..
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'std_logic_vector' [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:82]
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'std_logic_vector' [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:83]
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'std_logic_vector' [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:84]
ERROR: [VRFC 10-3167] cannot convert type 'integer' to type 'std_logic_vector' [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:85]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:52]
INFO: [VRFC 10-3070] VHDL file 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:82]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit robotfsm_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd:83]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit robotfsm_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Index 5 out of bound 4 downto 0
Time: 13 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 61 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/robotFSM_tb/uut}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 61 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 71 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 71 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 71 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 71 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 71 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 71 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 71 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 91 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 71 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 77 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 77 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 71 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
ERROR: Index 5 out of bound 4 downto 0
Time: 127 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.797 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj robotFSM_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/robotFSM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sim_1/new/robotFSM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'robotFSM_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'robotFSM_tb'
WARNING: [Vivado 12-12986] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log"
Vivado Simulator v2021.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot robotFSM_tb_behav xil_defaultlib.robotFSM_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.memory [memory_default]
Compiling architecture behavioral of entity xil_defaultlib.robotFSM [robotfsm_default]
Compiling architecture behavioral of entity xil_defaultlib.robotfsm_tb
Built simulation snapshot robotFSM_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
ERROR: Index 31 out of bound 4 downto 0
Time: 77 ns  Iteration: 1  Process: /robotFSM_tb/uut/line__54
  File: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd

HDL Line: C:/Xilinx/Vivado/Projects/FinalProject/FinalProject.srcs/sources_1/new/memory.vhd:62
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1566.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: No such child: 6 (See C:/Xilinx/Vivado/Projects/FinalProject/vivado_pid6572.debug)
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr  1 16:42:32 2022...
