0.6
2019.1
May 24 2019
15:06:07
D:/HDL/lab/activecore/designs/rtl/ram/ram.v,1725568853,verilog,,D:/HDL/lab/activecore/designs/rtl/ram/ram_dual.v,,ram,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/ram/ram_dual.v,1725568853,verilog,,,,ram_dual,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/ram/ram_dual_memsplit.v,1725568853,verilog,,D:/HDL/lab/activecore/designs/rtl/ram/ram.v,,ram_dual_memsplit,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/reset_sync/reset_sync.v,1725568853,verilog,,D:/HDL/lab/activecore/designs/rtl/ram/ram_dual_memsplit.v,,reset_sync,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/hw/uart_rx.v,1725568853,verilog,,D:/HDL/lab/activecore/designs/rtl/udm/hw/udm_controller.v,,uart_rx,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/hw/uart_tx.v,1725568853,verilog,,D:/HDL/lab/activecore/designs/rtl/reset_sync/reset_sync.v,,uart_tx,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/hw/udm.v,1725568853,verilog,,D:/HDL/lab/activecore/designs/rtl/udm/hw/uart_rx.v,,udm,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/hw/udm_controller.v,1725568853,verilog,,D:/HDL/lab/activecore/designs/rtl/udm/hw/uart_tx.v,,udm_controller,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.ip_user_files/ip/sys_clk/sys_clk_sim_netlist.v,1730992890,verilog,,,,sys_clk;sys_clk_sys_clk_clk_wiz,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv,1731505062,systemVerilog,,,,tb_LFSR_Comb,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Comb.sv,1732820417,systemVerilog,,D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Stage.sv,,LFSR_Comb,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_MultiStage.sv,1732820366,systemVerilog,,D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sim_1/new/mod_tb.sv,,LFSR_MultiStage,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Pipeline.sv,1732820101,systemVerilog,,D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_MultiStage.sv,,LFSR_Pipeline,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Stage.sv,1732814145,systemVerilog,,D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.srcs/sources_1/new/LFSR_Pipeline.sv,,LFSR_Stage,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv,1732820502,systemVerilog,,,,MemSplit32;NEXYS4_DDR,,,,,,,,
D:/HDL/lab/activecore/designs/rtl/udm/tb/tb.sv,1732820565,systemVerilog,,D:/HDL/lab/activecore/designs/rtl/udm/syn/NEXYS4_DDR/NEXYS4_DDR.sv,,tb,,,,,,,,
