wire CAP_CLK;

pll pll_0(.refclk(CLK), .rst(1'b1), .outclk_0(CAP_CLK));
