;redcode
;assert 1
	SPL 0, -202
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT @13, 0
	MOV @13, 0
	SUB @121, 125
	JMP 3, #21
	SPL 0, -202
	MOV -1, <-20
	SLT -1, <-20
	JMN 100, 9
	JMP 73, #500
	DJN 73, #500
	SPL 0, -202
	SPL <735, 2
	SUB 12, @10
	DJN <735, 2
	SUB 3, @21
	JMP <-31, @-20
	DJN 0, -202
	ADD 45, -889
	SLT @13, 0
	SPL 0, -202
	CMP 121, 100
	CMP -7, <-420
	CMP -7, <-420
	SLT 130, 0
	SLT 139, 391
	SUB 3, @21
	ADD 270, 1
	SUB @121, 106
	SLT @13, 0
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	JMZ 3, #21
	SUB 3, @21
	ADD 45, -889
	JMP @12, #200
	MOV 40, 889
	MOV 12, @10
	MOV 40, 889
	MOV -1, <-20
	CMP -7, <-420
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	SLT @13, 0
	SLT @13, 0
