--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Get_Inst.twx Get_Inst.ncd -o Get_Inst.twr Get_Inst.pcf
-ucf Get_Inst.ucf

Design file:              Get_Inst.ncd
Physical constraint file: Get_Inst.pcf
Device,package,speed:     xc7a100t,fgg484,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock cls
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    1.088(F)|      SLOW  |    1.075(F)|      SLOW  |cls_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<1>      |        12.344(R)|      SLOW  |         5.143(R)|      FAST  |clk_BUFGP         |   0.000|
led<2>      |        12.237(R)|      SLOW  |         4.971(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |        12.226(R)|      SLOW  |         5.205(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |        12.092(R)|      SLOW  |         5.066(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |        12.500(R)|      SLOW  |         5.101(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |        12.499(R)|      SLOW  |         5.218(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |        12.434(R)|      SLOW  |         5.240(R)|      FAST  |clk_BUFGP         |   0.000|
which<0>    |         8.913(R)|      SLOW  |         3.941(R)|      FAST  |clk_BUFGP         |   0.000|
which<1>    |         8.647(R)|      SLOW  |         3.774(R)|      FAST  |clk_BUFGP         |   0.000|
which<2>    |         8.666(R)|      SLOW  |         3.725(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock cls to Pad
---------------+-----------------+------------+-----------------+------------+------------------+--------+
               |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination    |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------+-----------------+------------+-----------------+------------+------------------+--------+
Output_Data<1> |        10.019(R)|      SLOW  |         4.287(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<2> |        10.125(R)|      SLOW  |         4.363(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<3> |        10.144(R)|      SLOW  |         4.391(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<4> |        10.119(R)|      SLOW  |         4.375(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<5> |        10.044(R)|      SLOW  |         4.315(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<6> |         9.987(R)|      SLOW  |         4.304(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<7> |        10.307(R)|      SLOW  |         4.466(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<8> |        10.654(R)|      SLOW  |         4.669(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<9> |        10.706(R)|      SLOW  |         4.718(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<10>|        10.584(R)|      SLOW  |         4.632(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<11>|        10.442(R)|      SLOW  |         4.570(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<12>|        10.333(R)|      SLOW  |         4.501(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<13>|        10.268(R)|      SLOW  |         4.471(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<14>|        10.161(R)|      SLOW  |         4.408(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<15>|        10.294(R)|      SLOW  |         4.472(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<16>|        10.395(R)|      SLOW  |         4.528(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<17>|        10.106(R)|      SLOW  |         4.380(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<18>|         9.919(R)|      SLOW  |         4.239(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<19>|        10.021(R)|      SLOW  |         4.337(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<20>|         9.943(R)|      SLOW  |         4.262(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<21>|        10.609(R)|      SLOW  |         4.665(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<22>|        10.342(R)|      SLOW  |         4.518(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<23>|        10.494(R)|      SLOW  |         4.592(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<24>|        10.457(R)|      SLOW  |         4.563(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<25>|        10.277(R)|      SLOW  |         4.476(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<26>|         9.996(R)|      SLOW  |         4.307(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<27>|         9.996(R)|      SLOW  |         4.312(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<28>|        10.106(R)|      SLOW  |         4.359(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<29>|        10.420(R)|      SLOW  |         4.541(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<30>|        10.318(R)|      SLOW  |         4.488(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<31>|        10.471(R)|      SLOW  |         4.558(R)|      FAST  |cls_BUFGP         |   0.000|
Output_Data<32>|        10.317(R)|      SLOW  |         4.491(R)|      FAST  |cls_BUFGP         |   0.000|
led<1>         |        11.988(F)|      SLOW  |         5.199(F)|      FAST  |cls_BUFGP         |   0.000|
led<2>         |        11.789(F)|      SLOW  |         5.063(F)|      FAST  |cls_BUFGP         |   0.000|
led<3>         |        11.967(F)|      SLOW  |         5.088(F)|      FAST  |cls_BUFGP         |   0.000|
led<4>         |        11.525(F)|      SLOW  |         5.047(F)|      FAST  |cls_BUFGP         |   0.000|
led<5>         |        12.068(F)|      SLOW  |         5.193(F)|      FAST  |cls_BUFGP         |   0.000|
led<6>         |        12.150(F)|      SLOW  |         5.279(F)|      FAST  |cls_BUFGP         |   0.000|
led<7>         |        11.867(F)|      SLOW  |         5.225(F)|      FAST  |cls_BUFGP         |   0.000|
---------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.399|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock cls
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
cls            |         |    1.990|         |    1.985|
---------------+---------+---------+---------+---------+


Analysis completed Thu May 16 10:57:11 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5004 MB



