

================================================================
== Vitis HLS Report for 'Loop_loop0_proc_Pipeline_loop6_loop7_loop8'
================================================================
* Date:           Wed Sep 25 12:39:09 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_ResidualBlock
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.692 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12549|    12549|  41.788 us|  41.788 us|  12549|  12549|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- loop6_loop7_loop8  |    12547|    12547|         5|          1|          1|  12544|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     4|        -|        -|    -|
|Expression           |        -|     -|        0|      272|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     0|        0|       46|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      300|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     4|      300|      422|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-------------------+---------+----+---+----+-----+
    |        Instance       |       Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |mul_4ns_6ns_9_1_1_U9   |mul_4ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    |mul_4ns_6ns_9_1_1_U10  |mul_4ns_6ns_9_1_1  |        0|   0|  0|  23|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+
    |Total                  |                   |        0|   0|  0|  46|    0|
    +-----------------------+-------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------------+--------------------------------------+---------------------+
    |                 Instance                 |                Module                |      Expression     |
    +------------------------------------------+--------------------------------------+---------------------+
    |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U11  |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U12  |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U13  |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1  |  (i0 + i1) * i2 + i3|
    |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1_U14  |ama_addmuladd_9ns_5ns_6ns_6ns_15_4_1  |  (i0 + i1) * i2 + i3|
    +------------------------------------------+--------------------------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln47_1_fu_244_p2     |         +|   0|  0|  21|          14|           1|
    |add_ln47_fu_262_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln48_fu_402_p2       |         +|   0|  0|  18|          11|           1|
    |add_ln49_1_fu_322_p2     |         +|   0|  0|  12|           5|           1|
    |add_ln49_2_fu_342_p2     |         +|   0|  0|  12|           5|           2|
    |add_ln49_fu_282_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln55_1_fu_517_p2     |         +|   0|  0|  16|          14|          14|
    |add_ln55_fu_479_p2       |         +|   0|  0|  18|          11|          11|
    |add_ln56_fu_396_p2       |         +|   0|  0|  13|           6|           1|
    |sub_ln55_1_fu_505_p2     |         -|   0|  0|  16|          14|          14|
    |sub_ln55_fu_463_p2       |         -|   0|  0|  17|          10|          10|
    |and_ln47_fu_308_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln47_fu_238_p2      |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln48_fu_268_p2      |      icmp|   0|  0|  18|          11|          10|
    |icmp_ln49_fu_302_p2      |      icmp|   0|  0|  13|           6|           5|
    |empty_240_fu_380_p2      |        or|   0|  0|   4|           4|           1|
    |or_ln48_fu_328_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln47_1_fu_288_p3  |    select|   0|  0|   5|           1|           1|
    |select_ln47_2_fu_314_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln47_fu_274_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln48_1_fu_348_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln48_2_fu_356_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln48_3_fu_408_p3  |    select|   0|  0|  11|           1|           1|
    |select_ln48_fu_334_p3    |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln47_fu_296_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 272|         145|         110|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |indvar_flatten19_fu_96   |   9|          2|   11|         22|
    |indvar_flatten34_fu_104  |   9|          2|   14|         28|
    |v11_fu_100               |   9|          2|    4|          8|
    |v12_fu_92                |   9|          2|    5|         10|
    |v13_fu_88                |   9|          2|    6|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         16|   43|         86|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln55_1_reg_683                |  14|   0|   14|          0|
    |add_ln56_reg_678                  |   6|   0|    6|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |indvar_flatten19_fu_96            |  11|   0|   11|          0|
    |indvar_flatten34_fu_104           |  14|   0|   14|          0|
    |mul_ln56_1_reg_672                |   9|   0|    9|          0|
    |mul_ln56_reg_666                  |   9|   0|    9|          0|
    |select_ln47_2_reg_644             |   4|   0|    4|          0|
    |select_ln48_1_reg_655             |   5|   0|    5|          0|
    |select_ln48_2_reg_660             |   5|   0|    5|          0|
    |select_ln48_reg_650               |   6|   0|    6|          0|
    |v0_0_0_load_reg_708               |  32|   0|   32|          0|
    |v0_0_1_load_reg_721               |  32|   0|   32|          0|
    |v0_1_0_load_reg_726               |  32|   0|   32|          0|
    |v0_1_1_load_reg_731               |  32|   0|   32|          0|
    |v11_fu_100                        |   4|   0|    4|          0|
    |v12_fu_92                         |   5|   0|    5|          0|
    |v13_fu_88                         |   6|   0|    6|          0|
    |add_ln56_reg_678                  |  64|  32|    6|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 300|  32|  242|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop6_loop7_loop8|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop6_loop7_loop8|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop6_loop7_loop8|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop6_loop7_loop8|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop6_loop7_loop8|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  Loop_loop0_proc_Pipeline_loop6_loop7_loop8|  return value|
|v0_0_0_address0  |  out|   14|   ap_memory|                                      v0_0_0|         array|
|v0_0_0_ce0       |  out|    1|   ap_memory|                                      v0_0_0|         array|
|v0_0_0_q0        |   in|   32|   ap_memory|                                      v0_0_0|         array|
|v0_0_1_address0  |  out|   14|   ap_memory|                                      v0_0_1|         array|
|v0_0_1_ce0       |  out|    1|   ap_memory|                                      v0_0_1|         array|
|v0_0_1_q0        |   in|   32|   ap_memory|                                      v0_0_1|         array|
|v0_1_0_address0  |  out|   14|   ap_memory|                                      v0_1_0|         array|
|v0_1_0_ce0       |  out|    1|   ap_memory|                                      v0_1_0|         array|
|v0_1_0_q0        |   in|   32|   ap_memory|                                      v0_1_0|         array|
|v0_1_1_address0  |  out|   14|   ap_memory|                                      v0_1_1|         array|
|v0_1_1_ce0       |  out|    1|   ap_memory|                                      v0_1_1|         array|
|v0_1_1_q0        |   in|   32|   ap_memory|                                      v0_1_1|         array|
|v4_1_address0    |  out|   15|   ap_memory|                                        v4_1|         array|
|v4_1_ce0         |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_we0         |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_d0          |  out|   32|   ap_memory|                                        v4_1|         array|
|v4_1_address1    |  out|   15|   ap_memory|                                        v4_1|         array|
|v4_1_ce1         |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_we1         |  out|    1|   ap_memory|                                        v4_1|         array|
|v4_1_d1          |  out|   32|   ap_memory|                                        v4_1|         array|
|v4_address0      |  out|   15|   ap_memory|                                          v4|         array|
|v4_ce0           |  out|    1|   ap_memory|                                          v4|         array|
|v4_we0           |  out|    1|   ap_memory|                                          v4|         array|
|v4_d0            |  out|   32|   ap_memory|                                          v4|         array|
|v4_address1      |  out|   15|   ap_memory|                                          v4|         array|
|v4_ce1           |  out|    1|   ap_memory|                                          v4|         array|
|v4_we1           |  out|    1|   ap_memory|                                          v4|         array|
|v4_d1            |  out|   32|   ap_memory|                                          v4|         array|
+-----------------+-----+-----+------------+--------------------------------------------+--------------+

