
stm32_parametric_eq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012764  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001b00  080128f8  080128f8  000228f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080143f8  080143f8  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  080143f8  080143f8  000243f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014400  08014400  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014400  08014400  00024400  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014404  08014404  00024404  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08014408  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e74  200001fc  08014604  000301fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001070  08014604  00031070  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017ff2  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000317f  00000000  00000000  0004821e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001300  00000000  00000000  0004b3a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011a8  00000000  00000000  0004c6a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000236d7  00000000  00000000  0004d848  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000113a0  00000000  00000000  00070f1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cf227  00000000  00000000  000822bf  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001514e6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006138  00000000  00000000  00151564  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080128dc 	.word	0x080128dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	080128dc 	.word	0x080128dc

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b972 	b.w	8000fa4 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	4688      	mov	r8, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d14b      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce6:	428a      	cmp	r2, r1
 8000ce8:	4615      	mov	r5, r2
 8000cea:	d967      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	b14a      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf2:	f1c2 0720 	rsb	r7, r2, #32
 8000cf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cfe:	4095      	lsls	r5, r2
 8000d00:	ea47 0803 	orr.w	r8, r7, r3
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d10:	fa1f fc85 	uxth.w	ip, r5
 8000d14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d2a:	f080 811b 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8118 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d34:	3f02      	subs	r7, #2
 8000d36:	442b      	add	r3, r5
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	192c      	adds	r4, r5, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8107 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	f240 8104 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d60:	3802      	subs	r0, #2
 8000d62:	442c      	add	r4, r5
 8000d64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d68:	eba4 040c 	sub.w	r4, r4, ip
 8000d6c:	2700      	movs	r7, #0
 8000d6e:	b11e      	cbz	r6, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c6 4300 	strd	r4, r3, [r6]
 8000d78:	4639      	mov	r1, r7
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0xbe>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80eb 	beq.w	8000f5e <__udivmoddi4+0x286>
 8000d88:	2700      	movs	r7, #0
 8000d8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d8e:	4638      	mov	r0, r7
 8000d90:	4639      	mov	r1, r7
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f783 	clz	r7, r3
 8000d9a:	2f00      	cmp	r7, #0
 8000d9c:	d147      	bne.n	8000e2e <__udivmoddi4+0x156>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0xd0>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80fa 	bhi.w	8000f9c <__udivmoddi4+0x2c4>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	4698      	mov	r8, r3
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d0e0      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000db6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dba:	e7dd      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000dbc:	b902      	cbnz	r2, 8000dc0 <__udivmoddi4+0xe8>
 8000dbe:	deff      	udf	#255	; 0xff
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f040 808f 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dca:	1b49      	subs	r1, r1, r5
 8000dcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd0:	fa1f f885 	uxth.w	r8, r5
 8000dd4:	2701      	movs	r7, #1
 8000dd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dda:	0c23      	lsrs	r3, r4, #16
 8000ddc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb08 f10c 	mul.w	r1, r8, ip
 8000de8:	4299      	cmp	r1, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dec:	18eb      	adds	r3, r5, r3
 8000dee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4299      	cmp	r1, r3
 8000df6:	f200 80cd 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000dfa:	4684      	mov	ip, r0
 8000dfc:	1a59      	subs	r1, r3, r1
 8000dfe:	b2a3      	uxth	r3, r4
 8000e00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e0c:	fb08 f800 	mul.w	r8, r8, r0
 8000e10:	45a0      	cmp	r8, r4
 8000e12:	d907      	bls.n	8000e24 <__udivmoddi4+0x14c>
 8000e14:	192c      	adds	r4, r5, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x14a>
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	f200 80b6 	bhi.w	8000f8e <__udivmoddi4+0x2b6>
 8000e22:	4618      	mov	r0, r3
 8000e24:	eba4 0408 	sub.w	r4, r4, r8
 8000e28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e2c:	e79f      	b.n	8000d6e <__udivmoddi4+0x96>
 8000e2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e32:	40bb      	lsls	r3, r7
 8000e34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e4c:	4325      	orrs	r5, r4
 8000e4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e52:	0c2c      	lsrs	r4, r5, #16
 8000e54:	fb08 3319 	mls	r3, r8, r9, r3
 8000e58:	fa1f fa8e 	uxth.w	sl, lr
 8000e5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e60:	fb09 f40a 	mul.w	r4, r9, sl
 8000e64:	429c      	cmp	r4, r3
 8000e66:	fa02 f207 	lsl.w	r2, r2, r7
 8000e6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1e 0303 	adds.w	r3, lr, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	f080 8087 	bcs.w	8000f8a <__udivmoddi4+0x2b2>
 8000e7c:	429c      	cmp	r4, r3
 8000e7e:	f240 8084 	bls.w	8000f8a <__udivmoddi4+0x2b2>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4473      	add	r3, lr
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	b2ad      	uxth	r5, r5
 8000e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e90:	fb08 3310 	mls	r3, r8, r0, r3
 8000e94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e9c:	45a2      	cmp	sl, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ea8:	d26b      	bcs.n	8000f82 <__udivmoddi4+0x2aa>
 8000eaa:	45a2      	cmp	sl, r4
 8000eac:	d969      	bls.n	8000f82 <__udivmoddi4+0x2aa>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4474      	add	r4, lr
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	eba4 040a 	sub.w	r4, r4, sl
 8000ebe:	454c      	cmp	r4, r9
 8000ec0:	46c2      	mov	sl, r8
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	d354      	bcc.n	8000f70 <__udivmoddi4+0x298>
 8000ec6:	d051      	beq.n	8000f6c <__udivmoddi4+0x294>
 8000ec8:	2e00      	cmp	r6, #0
 8000eca:	d069      	beq.n	8000fa0 <__udivmoddi4+0x2c8>
 8000ecc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ed0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ed4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ed8:	40fd      	lsrs	r5, r7
 8000eda:	40fc      	lsrs	r4, r7
 8000edc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ee0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ee4:	2700      	movs	r7, #0
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f703 	lsr.w	r7, r0, r3
 8000ef0:	4095      	lsls	r5, r2
 8000ef2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8000efa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000efe:	4338      	orrs	r0, r7
 8000f00:	0c01      	lsrs	r1, r0, #16
 8000f02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f06:	fa1f f885 	uxth.w	r8, r5
 8000f0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb07 f308 	mul.w	r3, r7, r8
 8000f16:	428b      	cmp	r3, r1
 8000f18:	fa04 f402 	lsl.w	r4, r4, r2
 8000f1c:	d907      	bls.n	8000f2e <__udivmoddi4+0x256>
 8000f1e:	1869      	adds	r1, r5, r1
 8000f20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f24:	d22f      	bcs.n	8000f86 <__udivmoddi4+0x2ae>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d92d      	bls.n	8000f86 <__udivmoddi4+0x2ae>
 8000f2a:	3f02      	subs	r7, #2
 8000f2c:	4429      	add	r1, r5
 8000f2e:	1acb      	subs	r3, r1, r3
 8000f30:	b281      	uxth	r1, r0
 8000f32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f3e:	fb00 f308 	mul.w	r3, r0, r8
 8000f42:	428b      	cmp	r3, r1
 8000f44:	d907      	bls.n	8000f56 <__udivmoddi4+0x27e>
 8000f46:	1869      	adds	r1, r5, r1
 8000f48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f4c:	d217      	bcs.n	8000f7e <__udivmoddi4+0x2a6>
 8000f4e:	428b      	cmp	r3, r1
 8000f50:	d915      	bls.n	8000f7e <__udivmoddi4+0x2a6>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4429      	add	r1, r5
 8000f56:	1ac9      	subs	r1, r1, r3
 8000f58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f5c:	e73b      	b.n	8000dd6 <__udivmoddi4+0xfe>
 8000f5e:	4637      	mov	r7, r6
 8000f60:	4630      	mov	r0, r6
 8000f62:	e709      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f64:	4607      	mov	r7, r0
 8000f66:	e6e7      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f68:	4618      	mov	r0, r3
 8000f6a:	e6fb      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f6c:	4541      	cmp	r1, r8
 8000f6e:	d2ab      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f74:	eb69 020e 	sbc.w	r2, r9, lr
 8000f78:	3801      	subs	r0, #1
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	e7a4      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f7e:	4660      	mov	r0, ip
 8000f80:	e7e9      	b.n	8000f56 <__udivmoddi4+0x27e>
 8000f82:	4618      	mov	r0, r3
 8000f84:	e795      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f86:	4667      	mov	r7, ip
 8000f88:	e7d1      	b.n	8000f2e <__udivmoddi4+0x256>
 8000f8a:	4681      	mov	r9, r0
 8000f8c:	e77c      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	442c      	add	r4, r5
 8000f92:	e747      	b.n	8000e24 <__udivmoddi4+0x14c>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	442b      	add	r3, r5
 8000f9a:	e72f      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	e708      	b.n	8000db2 <__udivmoddi4+0xda>
 8000fa0:	4637      	mov	r7, r6
 8000fa2:	e6e9      	b.n	8000d78 <__udivmoddi4+0xa0>

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0


	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fae:	f007 f863 	bl	8008078 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fb2:	f000 f85b 	bl	800106c <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	607b      	str	r3, [r7, #4]
 8000fba:	4b22      	ldr	r3, [pc, #136]	; (8001044 <main+0x9c>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	4a21      	ldr	r2, [pc, #132]	; (8001044 <main+0x9c>)
 8000fc0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc6:	4b1f      	ldr	r3, [pc, #124]	; (8001044 <main+0x9c>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fd2:	f000 fa09 	bl	80013e8 <MX_GPIO_Init>
	MX_I2S2_Init();
 8000fd6:	f000 f925 	bl	8001224 <MX_I2S2_Init>
	MX_DMA_Init();
 8000fda:	f000 f9c7 	bl	800136c <MX_DMA_Init>
	MX_I2C1_Init();
 8000fde:	f000 f8c5 	bl	800116c <MX_I2C1_Init>
	MX_I2C3_Init();
 8000fe2:	f000 f8f1 	bl	80011c8 <MX_I2C3_Init>
	MX_TIM2_Init();
 8000fe6:	f000 f94b 	bl	8001280 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 8000fea:	f000 f995 	bl	8001318 <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(20);
 8000fee:	2014      	movs	r0, #20
 8000ff0:	f007 f8b4 	bl	800815c <HAL_Delay>
	Display_Init();
 8000ff4:	f005 fd5c 	bl	8006ab0 <Display_Init>

	HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2102      	movs	r1, #2
 8000ffc:	4812      	ldr	r0, [pc, #72]	; (8001048 <main+0xa0>)
 8000ffe:	f007 ff2b 	bl	8008e58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 1);
 8001002:	2201      	movs	r2, #1
 8001004:	2101      	movs	r1, #1
 8001006:	4810      	ldr	r0, [pc, #64]	; (8001048 <main+0xa0>)
 8001008:	f007 ff26 	bl	8008e58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 800100c:	2201      	movs	r2, #1
 800100e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001012:	480e      	ldr	r0, [pc, #56]	; (800104c <main+0xa4>)
 8001014:	f007 ff20 	bl	8008e58 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, 1);
 8001018:	2201      	movs	r2, #1
 800101a:	2120      	movs	r1, #32
 800101c:	480c      	ldr	r0, [pc, #48]	; (8001050 <main+0xa8>)
 800101e:	f007 ff1b 	bl	8008e58 <HAL_GPIO_WritePin>
	/* DMA I2S dimulai */
	HAL_I2SEx_TransmitReceive_DMA(&hi2s2, I2S_txBuff, I2S_rxBuff, BLOCK_SIZE);
 8001022:	2304      	movs	r3, #4
 8001024:	4a0b      	ldr	r2, [pc, #44]	; (8001054 <main+0xac>)
 8001026:	490c      	ldr	r1, [pc, #48]	; (8001058 <main+0xb0>)
 8001028:	480c      	ldr	r0, [pc, #48]	; (800105c <main+0xb4>)
 800102a:	f009 fb8b 	bl	800a744 <HAL_I2SEx_TransmitReceive_DMA>
	/* TIM2 dimulai */
	HAL_TIM_Base_Start_IT(&htim2);
 800102e:	480c      	ldr	r0, [pc, #48]	; (8001060 <main+0xb8>)
 8001030:	f00a fdb5 	bl	800bb9e <HAL_TIM_Base_Start_IT>

	//  HAL_UART_Receive_IT(&huart1, buff_uart, 1);
	HAL_UART_Receive_DMA(&huart1, buff_uart, 1);
 8001034:	2201      	movs	r2, #1
 8001036:	490b      	ldr	r1, [pc, #44]	; (8001064 <main+0xbc>)
 8001038:	480b      	ldr	r0, [pc, #44]	; (8001068 <main+0xc0>)
 800103a:	f00b fa35 	bl	800c4a8 <HAL_UART_Receive_DMA>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		myTask();
 800103e:	f001 fb9b 	bl	8002778 <myTask>
 8001042:	e7fc      	b.n	800103e <main+0x96>
 8001044:	40023800 	.word	0x40023800
 8001048:	40020c00 	.word	0x40020c00
 800104c:	40020400 	.word	0x40020400
 8001050:	40020800 	.word	0x40020800
 8001054:	2000073c 	.word	0x2000073c
 8001058:	20000ea0 	.word	0x20000ea0
 800105c:	20001010 	.word	0x20001010
 8001060:	20000eb0 	.word	0x20000eb0
 8001064:	20000d7c 	.word	0x20000d7c
 8001068:	20000888 	.word	0x20000888

0800106c <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b098      	sub	sp, #96	; 0x60
 8001070:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001072:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001076:	2230      	movs	r2, #48	; 0x30
 8001078:	2100      	movs	r1, #0
 800107a:	4618      	mov	r0, r3
 800107c:	f00c f80b 	bl	800d096 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001080:	f107 031c 	add.w	r3, r7, #28
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001090:	f107 030c 	add.w	r3, r7, #12
 8001094:	2200      	movs	r2, #0
 8001096:	601a      	str	r2, [r3, #0]
 8001098:	605a      	str	r2, [r3, #4]
 800109a:	609a      	str	r2, [r3, #8]
 800109c:	60da      	str	r2, [r3, #12]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 800109e:	2300      	movs	r3, #0
 80010a0:	60bb      	str	r3, [r7, #8]
 80010a2:	4b30      	ldr	r3, [pc, #192]	; (8001164 <SystemClock_Config+0xf8>)
 80010a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a6:	4a2f      	ldr	r2, [pc, #188]	; (8001164 <SystemClock_Config+0xf8>)
 80010a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010ac:	6413      	str	r3, [r2, #64]	; 0x40
 80010ae:	4b2d      	ldr	r3, [pc, #180]	; (8001164 <SystemClock_Config+0xf8>)
 80010b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010b6:	60bb      	str	r3, [r7, #8]
 80010b8:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010ba:	2300      	movs	r3, #0
 80010bc:	607b      	str	r3, [r7, #4]
 80010be:	4b2a      	ldr	r3, [pc, #168]	; (8001168 <SystemClock_Config+0xfc>)
 80010c0:	681b      	ldr	r3, [r3, #0]
 80010c2:	4a29      	ldr	r2, [pc, #164]	; (8001168 <SystemClock_Config+0xfc>)
 80010c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010c8:	6013      	str	r3, [r2, #0]
 80010ca:	4b27      	ldr	r3, [pc, #156]	; (8001168 <SystemClock_Config+0xfc>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010d2:	607b      	str	r3, [r7, #4]
 80010d4:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80010d6:	2301      	movs	r3, #1
 80010d8:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80010da:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80010de:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80010e0:	2302      	movs	r3, #2
 80010e2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80010e4:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80010e8:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80010ea:	2304      	movs	r3, #4
 80010ec:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 168;
 80010ee:	23a8      	movs	r3, #168	; 0xa8
 80010f0:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80010f2:	2302      	movs	r3, #2
 80010f4:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80010f6:	2304      	movs	r3, #4
 80010f8:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80010fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010fe:	4618      	mov	r0, r3
 8001100:	f009 ffb4 	bl	800b06c <HAL_RCC_OscConfig>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <SystemClock_Config+0xa2>
	{
		Error_Handler();
 800110a:	f004 f8b3 	bl	8005274 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800110e:	230f      	movs	r3, #15
 8001110:	61fb      	str	r3, [r7, #28]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001112:	2302      	movs	r3, #2
 8001114:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001116:	2300      	movs	r3, #0
 8001118:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800111a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800111e:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001120:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001124:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001126:	f107 031c 	add.w	r3, r7, #28
 800112a:	2105      	movs	r1, #5
 800112c:	4618      	mov	r0, r3
 800112e:	f00a f9df 	bl	800b4f0 <HAL_RCC_ClockConfig>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d001      	beq.n	800113c <SystemClock_Config+0xd0>
	{
		Error_Handler();
 8001138:	f004 f89c 	bl	8005274 <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800113c:	2301      	movs	r3, #1
 800113e:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8001140:	2332      	movs	r3, #50	; 0x32
 8001142:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001144:	2302      	movs	r3, #2
 8001146:	617b      	str	r3, [r7, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001148:	f107 030c 	add.w	r3, r7, #12
 800114c:	4618      	mov	r0, r3
 800114e:	f00a fbbd 	bl	800b8cc <HAL_RCCEx_PeriphCLKConfig>
 8001152:	4603      	mov	r3, r0
 8001154:	2b00      	cmp	r3, #0
 8001156:	d001      	beq.n	800115c <SystemClock_Config+0xf0>
	{
		Error_Handler();
 8001158:	f004 f88c 	bl	8005274 <Error_Handler>
	}
}
 800115c:	bf00      	nop
 800115e:	3760      	adds	r7, #96	; 0x60
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40023800 	.word	0x40023800
 8001168:	40007000 	.word	0x40007000

0800116c <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001170:	4b12      	ldr	r3, [pc, #72]	; (80011bc <MX_I2C1_Init+0x50>)
 8001172:	4a13      	ldr	r2, [pc, #76]	; (80011c0 <MX_I2C1_Init+0x54>)
 8001174:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 8001176:	4b11      	ldr	r3, [pc, #68]	; (80011bc <MX_I2C1_Init+0x50>)
 8001178:	4a12      	ldr	r2, [pc, #72]	; (80011c4 <MX_I2C1_Init+0x58>)
 800117a:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800117c:	4b0f      	ldr	r3, [pc, #60]	; (80011bc <MX_I2C1_Init+0x50>)
 800117e:	2200      	movs	r2, #0
 8001180:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001182:	4b0e      	ldr	r3, [pc, #56]	; (80011bc <MX_I2C1_Init+0x50>)
 8001184:	2200      	movs	r2, #0
 8001186:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001188:	4b0c      	ldr	r3, [pc, #48]	; (80011bc <MX_I2C1_Init+0x50>)
 800118a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800118e:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001190:	4b0a      	ldr	r3, [pc, #40]	; (80011bc <MX_I2C1_Init+0x50>)
 8001192:	2200      	movs	r2, #0
 8001194:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001196:	4b09      	ldr	r3, [pc, #36]	; (80011bc <MX_I2C1_Init+0x50>)
 8001198:	2200      	movs	r2, #0
 800119a:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800119c:	4b07      	ldr	r3, [pc, #28]	; (80011bc <MX_I2C1_Init+0x50>)
 800119e:	2200      	movs	r2, #0
 80011a0:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011a2:	4b06      	ldr	r3, [pc, #24]	; (80011bc <MX_I2C1_Init+0x50>)
 80011a4:	2200      	movs	r2, #0
 80011a6:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011a8:	4804      	ldr	r0, [pc, #16]	; (80011bc <MX_I2C1_Init+0x50>)
 80011aa:	f007 fe6f 	bl	8008e8c <HAL_I2C_Init>
 80011ae:	4603      	mov	r3, r0
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 80011b4:	f004 f85e 	bl	8005274 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}
 80011bc:	200006e8 	.word	0x200006e8
 80011c0:	40005400 	.word	0x40005400
 80011c4:	00061a80 	.word	0x00061a80

080011c8 <MX_I2C3_Init>:
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <MX_I2C3_Init+0x50>)
 80011ce:	4a13      	ldr	r2, [pc, #76]	; (800121c <MX_I2C3_Init+0x54>)
 80011d0:	601a      	str	r2, [r3, #0]
	hi2c3.Init.ClockSpeed = 400000;
 80011d2:	4b11      	ldr	r3, [pc, #68]	; (8001218 <MX_I2C3_Init+0x50>)
 80011d4:	4a12      	ldr	r2, [pc, #72]	; (8001220 <MX_I2C3_Init+0x58>)
 80011d6:	605a      	str	r2, [r3, #4]
	hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011d8:	4b0f      	ldr	r3, [pc, #60]	; (8001218 <MX_I2C3_Init+0x50>)
 80011da:	2200      	movs	r2, #0
 80011dc:	609a      	str	r2, [r3, #8]
	hi2c3.Init.OwnAddress1 = 0;
 80011de:	4b0e      	ldr	r3, [pc, #56]	; (8001218 <MX_I2C3_Init+0x50>)
 80011e0:	2200      	movs	r2, #0
 80011e2:	60da      	str	r2, [r3, #12]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e4:	4b0c      	ldr	r3, [pc, #48]	; (8001218 <MX_I2C3_Init+0x50>)
 80011e6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011ea:	611a      	str	r2, [r3, #16]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011ec:	4b0a      	ldr	r3, [pc, #40]	; (8001218 <MX_I2C3_Init+0x50>)
 80011ee:	2200      	movs	r2, #0
 80011f0:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2 = 0;
 80011f2:	4b09      	ldr	r3, [pc, #36]	; (8001218 <MX_I2C3_Init+0x50>)
 80011f4:	2200      	movs	r2, #0
 80011f6:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011f8:	4b07      	ldr	r3, [pc, #28]	; (8001218 <MX_I2C3_Init+0x50>)
 80011fa:	2200      	movs	r2, #0
 80011fc:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011fe:	4b06      	ldr	r3, [pc, #24]	; (8001218 <MX_I2C3_Init+0x50>)
 8001200:	2200      	movs	r2, #0
 8001202:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001204:	4804      	ldr	r0, [pc, #16]	; (8001218 <MX_I2C3_Init+0x50>)
 8001206:	f007 fe41 	bl	8008e8c <HAL_I2C_Init>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <MX_I2C3_Init+0x4c>
	{
		Error_Handler();
 8001210:	f004 f830 	bl	8005274 <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 8001214:	bf00      	nop
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000654 	.word	0x20000654
 800121c:	40005c00 	.word	0x40005c00
 8001220:	00061a80 	.word	0x00061a80

08001224 <MX_I2S2_Init>:
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 8001228:	4b13      	ldr	r3, [pc, #76]	; (8001278 <MX_I2S2_Init+0x54>)
 800122a:	4a14      	ldr	r2, [pc, #80]	; (800127c <MX_I2S2_Init+0x58>)
 800122c:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 800122e:	4b12      	ldr	r3, [pc, #72]	; (8001278 <MX_I2S2_Init+0x54>)
 8001230:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001234:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 8001236:	4b10      	ldr	r3, [pc, #64]	; (8001278 <MX_I2S2_Init+0x54>)
 8001238:	2200      	movs	r2, #0
 800123a:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 800123c:	4b0e      	ldr	r3, [pc, #56]	; (8001278 <MX_I2S2_Init+0x54>)
 800123e:	2203      	movs	r2, #3
 8001240:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001242:	4b0d      	ldr	r3, [pc, #52]	; (8001278 <MX_I2S2_Init+0x54>)
 8001244:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001248:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800124a:	4b0b      	ldr	r3, [pc, #44]	; (8001278 <MX_I2S2_Init+0x54>)
 800124c:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001250:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001252:	4b09      	ldr	r3, [pc, #36]	; (8001278 <MX_I2S2_Init+0x54>)
 8001254:	2200      	movs	r2, #0
 8001256:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 8001258:	4b07      	ldr	r3, [pc, #28]	; (8001278 <MX_I2S2_Init+0x54>)
 800125a:	2200      	movs	r2, #0
 800125c:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 800125e:	4b06      	ldr	r3, [pc, #24]	; (8001278 <MX_I2S2_Init+0x54>)
 8001260:	2201      	movs	r2, #1
 8001262:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001264:	4804      	ldr	r0, [pc, #16]	; (8001278 <MX_I2S2_Init+0x54>)
 8001266:	f009 f827 	bl	800a2b8 <HAL_I2S_Init>
 800126a:	4603      	mov	r3, r0
 800126c:	2b00      	cmp	r3, #0
 800126e:	d001      	beq.n	8001274 <MX_I2S2_Init+0x50>
	{
		Error_Handler();
 8001270:	f004 f800 	bl	8005274 <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 8001274:	bf00      	nop
 8001276:	bd80      	pop	{r7, pc}
 8001278:	20001010 	.word	0x20001010
 800127c:	40003800 	.word	0x40003800

08001280 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	b086      	sub	sp, #24
 8001284:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001286:	f107 0308 	add.w	r3, r7, #8
 800128a:	2200      	movs	r2, #0
 800128c:	601a      	str	r2, [r3, #0]
 800128e:	605a      	str	r2, [r3, #4]
 8001290:	609a      	str	r2, [r3, #8]
 8001292:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001294:	463b      	mov	r3, r7
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800129c:	4b1d      	ldr	r3, [pc, #116]	; (8001314 <MX_TIM2_Init+0x94>)
 800129e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012a2:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 4199;
 80012a4:	4b1b      	ldr	r3, [pc, #108]	; (8001314 <MX_TIM2_Init+0x94>)
 80012a6:	f241 0267 	movw	r2, #4199	; 0x1067
 80012aa:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012ac:	4b19      	ldr	r3, [pc, #100]	; (8001314 <MX_TIM2_Init+0x94>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 80012b2:	4b18      	ldr	r3, [pc, #96]	; (8001314 <MX_TIM2_Init+0x94>)
 80012b4:	2209      	movs	r2, #9
 80012b6:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012b8:	4b16      	ldr	r3, [pc, #88]	; (8001314 <MX_TIM2_Init+0x94>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012be:	4b15      	ldr	r3, [pc, #84]	; (8001314 <MX_TIM2_Init+0x94>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012c4:	4813      	ldr	r0, [pc, #76]	; (8001314 <MX_TIM2_Init+0x94>)
 80012c6:	f00a fc3f 	bl	800bb48 <HAL_TIM_Base_Init>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM2_Init+0x54>
	{
		Error_Handler();
 80012d0:	f003 ffd0 	bl	8005274 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012d8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012da:	f107 0308 	add.w	r3, r7, #8
 80012de:	4619      	mov	r1, r3
 80012e0:	480c      	ldr	r0, [pc, #48]	; (8001314 <MX_TIM2_Init+0x94>)
 80012e2:	f00a fd88 	bl	800bdf6 <HAL_TIM_ConfigClockSource>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM2_Init+0x70>
	{
		Error_Handler();
 80012ec:	f003 ffc2 	bl	8005274 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80012f0:	2320      	movs	r3, #32
 80012f2:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012f4:	2300      	movs	r3, #0
 80012f6:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012f8:	463b      	mov	r3, r7
 80012fa:	4619      	mov	r1, r3
 80012fc:	4805      	ldr	r0, [pc, #20]	; (8001314 <MX_TIM2_Init+0x94>)
 80012fe:	f00a ff93 	bl	800c228 <HAL_TIMEx_MasterConfigSynchronization>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_TIM2_Init+0x8c>
	{
		Error_Handler();
 8001308:	f003 ffb4 	bl	8005274 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 800130c:	bf00      	nop
 800130e:	3718      	adds	r7, #24
 8001310:	46bd      	mov	sp, r7
 8001312:	bd80      	pop	{r7, pc}
 8001314:	20000eb0 	.word	0x20000eb0

08001318 <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 800131c:	4b11      	ldr	r3, [pc, #68]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800131e:	4a12      	ldr	r2, [pc, #72]	; (8001368 <MX_USART1_UART_Init+0x50>)
 8001320:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001322:	4b10      	ldr	r3, [pc, #64]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001324:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001328:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800132a:	4b0e      	ldr	r3, [pc, #56]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800132c:	2200      	movs	r2, #0
 800132e:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001330:	4b0c      	ldr	r3, [pc, #48]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001332:	2200      	movs	r2, #0
 8001334:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001336:	4b0b      	ldr	r3, [pc, #44]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001338:	2200      	movs	r2, #0
 800133a:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 800133c:	4b09      	ldr	r3, [pc, #36]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800133e:	220c      	movs	r2, #12
 8001340:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001342:	4b08      	ldr	r3, [pc, #32]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001344:	2200      	movs	r2, #0
 8001346:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001348:	4b06      	ldr	r3, [pc, #24]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 800134a:	2200      	movs	r2, #0
 800134c:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 800134e:	4805      	ldr	r0, [pc, #20]	; (8001364 <MX_USART1_UART_Init+0x4c>)
 8001350:	f00a ffc3 	bl	800c2da <HAL_UART_Init>
 8001354:	4603      	mov	r3, r0
 8001356:	2b00      	cmp	r3, #0
 8001358:	d001      	beq.n	800135e <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 800135a:	f003 ff8b 	bl	8005274 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 800135e:	bf00      	nop
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	20000888 	.word	0x20000888
 8001368:	40011000 	.word	0x40011000

0800136c <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) 
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b082      	sub	sp, #8
 8001370:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8001372:	2300      	movs	r3, #0
 8001374:	607b      	str	r3, [r7, #4]
 8001376:	4b1b      	ldr	r3, [pc, #108]	; (80013e4 <MX_DMA_Init+0x78>)
 8001378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137a:	4a1a      	ldr	r2, [pc, #104]	; (80013e4 <MX_DMA_Init+0x78>)
 800137c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001380:	6313      	str	r3, [r2, #48]	; 0x30
 8001382:	4b18      	ldr	r3, [pc, #96]	; (80013e4 <MX_DMA_Init+0x78>)
 8001384:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001386:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800138a:	607b      	str	r3, [r7, #4]
 800138c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 800138e:	2300      	movs	r3, #0
 8001390:	603b      	str	r3, [r7, #0]
 8001392:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <MX_DMA_Init+0x78>)
 8001394:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001396:	4a13      	ldr	r2, [pc, #76]	; (80013e4 <MX_DMA_Init+0x78>)
 8001398:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800139c:	6313      	str	r3, [r2, #48]	; 0x30
 800139e:	4b11      	ldr	r3, [pc, #68]	; (80013e4 <MX_DMA_Init+0x78>)
 80013a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013a6:	603b      	str	r3, [r7, #0]
 80013a8:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80013aa:	2200      	movs	r2, #0
 80013ac:	2100      	movs	r1, #0
 80013ae:	200e      	movs	r0, #14
 80013b0:	f006 ffd1 	bl	8008356 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80013b4:	200e      	movs	r0, #14
 80013b6:	f006 ffea 	bl	800838e <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80013ba:	2200      	movs	r2, #0
 80013bc:	2100      	movs	r1, #0
 80013be:	200f      	movs	r0, #15
 80013c0:	f006 ffc9 	bl	8008356 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80013c4:	200f      	movs	r0, #15
 80013c6:	f006 ffe2 	bl	800838e <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2100      	movs	r1, #0
 80013ce:	203a      	movs	r0, #58	; 0x3a
 80013d0:	f006 ffc1 	bl	8008356 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80013d4:	203a      	movs	r0, #58	; 0x3a
 80013d6:	f006 ffda 	bl	800838e <HAL_NVIC_EnableIRQ>

}
 80013da:	bf00      	nop
 80013dc:	3708      	adds	r7, #8
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	40023800 	.word	0x40023800

080013e8 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ee:	f107 0314 	add.w	r3, r7, #20
 80013f2:	2200      	movs	r2, #0
 80013f4:	601a      	str	r2, [r3, #0]
 80013f6:	605a      	str	r2, [r3, #4]
 80013f8:	609a      	str	r2, [r3, #8]
 80013fa:	60da      	str	r2, [r3, #12]
 80013fc:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 80013fe:	2300      	movs	r3, #0
 8001400:	613b      	str	r3, [r7, #16]
 8001402:	4b4e      	ldr	r3, [pc, #312]	; (800153c <MX_GPIO_Init+0x154>)
 8001404:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001406:	4a4d      	ldr	r2, [pc, #308]	; (800153c <MX_GPIO_Init+0x154>)
 8001408:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800140c:	6313      	str	r3, [r2, #48]	; 0x30
 800140e:	4b4b      	ldr	r3, [pc, #300]	; (800153c <MX_GPIO_Init+0x154>)
 8001410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001416:	613b      	str	r3, [r7, #16]
 8001418:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800141a:	2300      	movs	r3, #0
 800141c:	60fb      	str	r3, [r7, #12]
 800141e:	4b47      	ldr	r3, [pc, #284]	; (800153c <MX_GPIO_Init+0x154>)
 8001420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001422:	4a46      	ldr	r2, [pc, #280]	; (800153c <MX_GPIO_Init+0x154>)
 8001424:	f043 0304 	orr.w	r3, r3, #4
 8001428:	6313      	str	r3, [r2, #48]	; 0x30
 800142a:	4b44      	ldr	r3, [pc, #272]	; (800153c <MX_GPIO_Init+0x154>)
 800142c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800142e:	f003 0304 	and.w	r3, r3, #4
 8001432:	60fb      	str	r3, [r7, #12]
 8001434:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001436:	2300      	movs	r3, #0
 8001438:	60bb      	str	r3, [r7, #8]
 800143a:	4b40      	ldr	r3, [pc, #256]	; (800153c <MX_GPIO_Init+0x154>)
 800143c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143e:	4a3f      	ldr	r2, [pc, #252]	; (800153c <MX_GPIO_Init+0x154>)
 8001440:	f043 0302 	orr.w	r3, r3, #2
 8001444:	6313      	str	r3, [r2, #48]	; 0x30
 8001446:	4b3d      	ldr	r3, [pc, #244]	; (800153c <MX_GPIO_Init+0x154>)
 8001448:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800144a:	f003 0302 	and.w	r3, r3, #2
 800144e:	60bb      	str	r3, [r7, #8]
 8001450:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001452:	2300      	movs	r3, #0
 8001454:	607b      	str	r3, [r7, #4]
 8001456:	4b39      	ldr	r3, [pc, #228]	; (800153c <MX_GPIO_Init+0x154>)
 8001458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145a:	4a38      	ldr	r2, [pc, #224]	; (800153c <MX_GPIO_Init+0x154>)
 800145c:	f043 0308 	orr.w	r3, r3, #8
 8001460:	6313      	str	r3, [r2, #48]	; 0x30
 8001462:	4b36      	ldr	r3, [pc, #216]	; (800153c <MX_GPIO_Init+0x154>)
 8001464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001466:	f003 0308 	and.w	r3, r3, #8
 800146a:	607b      	str	r3, [r7, #4]
 800146c:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800146e:	2300      	movs	r3, #0
 8001470:	603b      	str	r3, [r7, #0]
 8001472:	4b32      	ldr	r3, [pc, #200]	; (800153c <MX_GPIO_Init+0x154>)
 8001474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001476:	4a31      	ldr	r2, [pc, #196]	; (800153c <MX_GPIO_Init+0x154>)
 8001478:	f043 0301 	orr.w	r3, r3, #1
 800147c:	6313      	str	r3, [r2, #48]	; 0x30
 800147e:	4b2f      	ldr	r3, [pc, #188]	; (800153c <MX_GPIO_Init+0x154>)
 8001480:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001482:	f003 0301 	and.w	r3, r3, #1
 8001486:	603b      	str	r3, [r7, #0]
 8001488:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, GPIO_PIN_RESET);
 800148a:	2200      	movs	r2, #0
 800148c:	2120      	movs	r1, #32
 800148e:	482c      	ldr	r0, [pc, #176]	; (8001540 <MX_GPIO_Init+0x158>)
 8001490:	f007 fce2 	bl	8008e58 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LED_Pin|TP_D_Pin|TP_C_Pin, GPIO_PIN_RESET);
 8001494:	2200      	movs	r2, #0
 8001496:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 800149a:	482a      	ldr	r0, [pc, #168]	; (8001544 <MX_GPIO_Init+0x15c>)
 800149c:	f007 fcdc 	bl	8008e58 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin, GPIO_PIN_RESET);
 80014a0:	2200      	movs	r2, #0
 80014a2:	f240 3103 	movw	r1, #771	; 0x303
 80014a6:	4828      	ldr	r0, [pc, #160]	; (8001548 <MX_GPIO_Init+0x160>)
 80014a8:	f007 fcd6 	bl	8008e58 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : I2S_EN_Pin */
	GPIO_InitStruct.Pin = I2S_EN_Pin;
 80014ac:	2320      	movs	r3, #32
 80014ae:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b0:	2301      	movs	r3, #1
 80014b2:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b4:	2300      	movs	r3, #0
 80014b6:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b8:	2300      	movs	r3, #0
 80014ba:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(I2S_EN_GPIO_Port, &GPIO_InitStruct);
 80014bc:	f107 0314 	add.w	r3, r7, #20
 80014c0:	4619      	mov	r1, r3
 80014c2:	481f      	ldr	r0, [pc, #124]	; (8001540 <MX_GPIO_Init+0x158>)
 80014c4:	f007 fb16 	bl	8008af4 <HAL_GPIO_Init>

	/*Configure GPIO pins : LED_Pin TP_D_Pin TP_C_Pin */
	GPIO_InitStruct.Pin = LED_Pin|TP_D_Pin|TP_C_Pin;
 80014c8:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80014cc:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ce:	2301      	movs	r3, #1
 80014d0:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d6:	2300      	movs	r3, #0
 80014d8:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014da:	f107 0314 	add.w	r3, r7, #20
 80014de:	4619      	mov	r1, r3
 80014e0:	4818      	ldr	r0, [pc, #96]	; (8001544 <MX_GPIO_Init+0x15c>)
 80014e2:	f007 fb07 	bl	8008af4 <HAL_GPIO_Init>

	/*Configure GPIO pins : TP_B_Pin TP_A_Pin R_SIGN_Pin L_SIGN_Pin */
	GPIO_InitStruct.Pin = TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin;
 80014e6:	f240 3303 	movw	r3, #771	; 0x303
 80014ea:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ec:	2301      	movs	r3, #1
 80014ee:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f0:	2300      	movs	r3, #0
 80014f2:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f4:	2300      	movs	r3, #0
 80014f6:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80014f8:	f107 0314 	add.w	r3, r7, #20
 80014fc:	4619      	mov	r1, r3
 80014fe:	4812      	ldr	r0, [pc, #72]	; (8001548 <MX_GPIO_Init+0x160>)
 8001500:	f007 faf8 	bl	8008af4 <HAL_GPIO_Init>

	/*Configure GPIO pins : SW_UP_Pin SW_DOWN_Pin SW_LEFT_Pin SW_RIGHT_Pin */
	GPIO_InitStruct.Pin = SW_UP_Pin|SW_DOWN_Pin|SW_LEFT_Pin|SW_RIGHT_Pin;
 8001504:	233c      	movs	r3, #60	; 0x3c
 8001506:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001508:	2300      	movs	r3, #0
 800150a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150c:	2300      	movs	r3, #0
 800150e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001510:	f107 0314 	add.w	r3, r7, #20
 8001514:	4619      	mov	r1, r3
 8001516:	480c      	ldr	r0, [pc, #48]	; (8001548 <MX_GPIO_Init+0x160>)
 8001518:	f007 faec 	bl	8008af4 <HAL_GPIO_Init>

	/*Configure GPIO pins : ENC_SW_Pin ENC_CLK_Pin ENC_DT_Pin */
	GPIO_InitStruct.Pin = ENC_SW_Pin|ENC_CLK_Pin|ENC_DT_Pin;
 800151c:	2338      	movs	r3, #56	; 0x38
 800151e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001520:	2300      	movs	r3, #0
 8001522:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001528:	f107 0314 	add.w	r3, r7, #20
 800152c:	4619      	mov	r1, r3
 800152e:	4805      	ldr	r0, [pc, #20]	; (8001544 <MX_GPIO_Init+0x15c>)
 8001530:	f007 fae0 	bl	8008af4 <HAL_GPIO_Init>

}
 8001534:	bf00      	nop
 8001536:	3728      	adds	r7, #40	; 0x28
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	40023800 	.word	0x40023800
 8001540:	40020800 	.word	0x40020800
 8001544:	40020400 	.word	0x40020400
 8001548:	40020c00 	.word	0x40020c00
 800154c:	00000000 	.word	0x00000000

08001550 <HAL_I2SEx_TxRxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
/* ------------------------------------- DSP PROCESS ------------------------------------------ */
void HAL_I2SEx_TxRxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 8001550:	b5b0      	push	{r4, r5, r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
	L_Samplef = I2S_readWord(0,0);
 8001558:	2100      	movs	r1, #0
 800155a:	2000      	movs	r0, #0
 800155c:	f000 fd82 	bl	8002064 <I2S_readWord>
 8001560:	eef0 7a40 	vmov.f32	s15, s0
 8001564:	4b4c      	ldr	r3, [pc, #304]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001566:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = I2S_readWord(1,0);
 800156a:	2100      	movs	r1, #0
 800156c:	2001      	movs	r0, #1
 800156e:	f000 fd79 	bl	8002064 <I2S_readWord>
 8001572:	eef0 7a40 	vmov.f32	s15, s0
 8001576:	4b49      	ldr	r3, [pc, #292]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 8001578:	edc3 7a00 	vstr	s15, [r3]

	L_input = L_Samplef;
 800157c:	4b46      	ldr	r3, [pc, #280]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 800157e:	681b      	ldr	r3, [r3, #0]
 8001580:	4a47      	ldr	r2, [pc, #284]	; (80016a0 <HAL_I2SEx_TxRxHalfCpltCallback+0x150>)
 8001582:	6013      	str	r3, [r2, #0]
	R_input = R_Samplef;
 8001584:	4b45      	ldr	r3, [pc, #276]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a46      	ldr	r2, [pc, #280]	; (80016a4 <HAL_I2SEx_TxRxHalfCpltCallback+0x154>)
 800158a:	6013      	str	r3, [r2, #0]

	L_Samplef = L_Samplef * (myPreset[EQ_preset].level_L * 0.01);
 800158c:	4b42      	ldr	r3, [pc, #264]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4618      	mov	r0, r3
 8001592:	f7fe ffe9 	bl	8000568 <__aeabi_f2d>
 8001596:	4604      	mov	r4, r0
 8001598:	460d      	mov	r5, r1
 800159a:	4b43      	ldr	r3, [pc, #268]	; (80016a8 <HAL_I2SEx_TxRxHalfCpltCallback+0x158>)
 800159c:	f993 3000 	ldrsb.w	r3, [r3]
 80015a0:	4619      	mov	r1, r3
 80015a2:	4a42      	ldr	r2, [pc, #264]	; (80016ac <HAL_I2SEx_TxRxHalfCpltCallback+0x15c>)
 80015a4:	235c      	movs	r3, #92	; 0x5c
 80015a6:	fb03 f301 	mul.w	r3, r3, r1
 80015aa:	4413      	add	r3, r2
 80015ac:	3301      	adds	r3, #1
 80015ae:	f993 3000 	ldrsb.w	r3, [r3]
 80015b2:	4618      	mov	r0, r3
 80015b4:	f7fe ffc6 	bl	8000544 <__aeabi_i2d>
 80015b8:	a335      	add	r3, pc, #212	; (adr r3, 8001690 <HAL_I2SEx_TxRxHalfCpltCallback+0x140>)
 80015ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015be:	f7ff f82b 	bl	8000618 <__aeabi_dmul>
 80015c2:	4602      	mov	r2, r0
 80015c4:	460b      	mov	r3, r1
 80015c6:	4620      	mov	r0, r4
 80015c8:	4629      	mov	r1, r5
 80015ca:	f7ff f825 	bl	8000618 <__aeabi_dmul>
 80015ce:	4603      	mov	r3, r0
 80015d0:	460c      	mov	r4, r1
 80015d2:	4618      	mov	r0, r3
 80015d4:	4621      	mov	r1, r4
 80015d6:	f7ff fb17 	bl	8000c08 <__aeabi_d2f>
 80015da:	4602      	mov	r2, r0
 80015dc:	4b2e      	ldr	r3, [pc, #184]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 80015de:	601a      	str	r2, [r3, #0]
	R_Samplef = R_Samplef * (myPreset[EQ_preset].level_R * 0.01);
 80015e0:	4b2e      	ldr	r3, [pc, #184]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 80015e2:	681b      	ldr	r3, [r3, #0]
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7fe ffbf 	bl	8000568 <__aeabi_f2d>
 80015ea:	4604      	mov	r4, r0
 80015ec:	460d      	mov	r5, r1
 80015ee:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <HAL_I2SEx_TxRxHalfCpltCallback+0x158>)
 80015f0:	f993 3000 	ldrsb.w	r3, [r3]
 80015f4:	4619      	mov	r1, r3
 80015f6:	4a2d      	ldr	r2, [pc, #180]	; (80016ac <HAL_I2SEx_TxRxHalfCpltCallback+0x15c>)
 80015f8:	235c      	movs	r3, #92	; 0x5c
 80015fa:	fb03 f301 	mul.w	r3, r3, r1
 80015fe:	4413      	add	r3, r2
 8001600:	f993 3000 	ldrsb.w	r3, [r3]
 8001604:	4618      	mov	r0, r3
 8001606:	f7fe ff9d 	bl	8000544 <__aeabi_i2d>
 800160a:	a321      	add	r3, pc, #132	; (adr r3, 8001690 <HAL_I2SEx_TxRxHalfCpltCallback+0x140>)
 800160c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001610:	f7ff f802 	bl	8000618 <__aeabi_dmul>
 8001614:	4602      	mov	r2, r0
 8001616:	460b      	mov	r3, r1
 8001618:	4620      	mov	r0, r4
 800161a:	4629      	mov	r1, r5
 800161c:	f7fe fffc 	bl	8000618 <__aeabi_dmul>
 8001620:	4603      	mov	r3, r0
 8001622:	460c      	mov	r4, r1
 8001624:	4618      	mov	r0, r3
 8001626:	4621      	mov	r1, r4
 8001628:	f7ff faee 	bl	8000c08 <__aeabi_d2f>
 800162c:	4602      	mov	r2, r0
 800162e:	4b1b      	ldr	r3, [pc, #108]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 8001630:	601a      	str	r2, [r3, #0]

	L_Samplef = IIR_Left(L_Samplef);
 8001632:	4b19      	ldr	r3, [pc, #100]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	eeb0 0a67 	vmov.f32	s0, s15
 800163c:	f005 f898 	bl	8006770 <IIR_Left>
 8001640:	eef0 7a40 	vmov.f32	s15, s0
 8001644:	4b14      	ldr	r3, [pc, #80]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001646:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = IIR_Right(R_Samplef);
 800164a:	4b14      	ldr	r3, [pc, #80]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 800164c:	edd3 7a00 	vldr	s15, [r3]
 8001650:	eeb0 0a67 	vmov.f32	s0, s15
 8001654:	f004 feec 	bl	8006430 <IIR_Right>
 8001658:	eef0 7a40 	vmov.f32	s15, s0
 800165c:	4b0f      	ldr	r3, [pc, #60]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 800165e:	edc3 7a00 	vstr	s15, [r3]

	I2S_writeWord(L_Samplef, 0, 0);
 8001662:	4b0d      	ldr	r3, [pc, #52]	; (8001698 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	2100      	movs	r1, #0
 800166a:	2000      	movs	r0, #0
 800166c:	eeb0 0a67 	vmov.f32	s0, s15
 8001670:	f000 fd42 	bl	80020f8 <I2S_writeWord>
	I2S_writeWord(R_Samplef, 1, 0);
 8001674:	4b09      	ldr	r3, [pc, #36]	; (800169c <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 8001676:	edd3 7a00 	vldr	s15, [r3]
 800167a:	2100      	movs	r1, #0
 800167c:	2001      	movs	r0, #1
 800167e:	eeb0 0a67 	vmov.f32	s0, s15
 8001682:	f000 fd39 	bl	80020f8 <I2S_writeWord>
}
 8001686:	bf00      	nop
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bdb0      	pop	{r4, r5, r7, pc}
 800168e:	bf00      	nop
 8001690:	47ae147b 	.word	0x47ae147b
 8001694:	3f847ae1 	.word	0x3f847ae1
 8001698:	200007d0 	.word	0x200007d0
 800169c:	20001004 	.word	0x20001004
 80016a0:	20000780 	.word	0x20000780
 80016a4:	20000fdc 	.word	0x20000fdc
 80016a8:	200006b2 	.word	0x200006b2
 80016ac:	200008dc 	.word	0x200008dc

080016b0 <HAL_I2SEx_TxRxCpltCallback>:
void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s){
 80016b0:	b5b0      	push	{r4, r5, r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
	L_Samplef = I2S_readWord(0,4);
 80016b8:	2104      	movs	r1, #4
 80016ba:	2000      	movs	r0, #0
 80016bc:	f000 fcd2 	bl	8002064 <I2S_readWord>
 80016c0:	eef0 7a40 	vmov.f32	s15, s0
 80016c4:	4b4c      	ldr	r3, [pc, #304]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80016c6:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = I2S_readWord(1,4);
 80016ca:	2104      	movs	r1, #4
 80016cc:	2001      	movs	r0, #1
 80016ce:	f000 fcc9 	bl	8002064 <I2S_readWord>
 80016d2:	eef0 7a40 	vmov.f32	s15, s0
 80016d6:	4b49      	ldr	r3, [pc, #292]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80016d8:	edc3 7a00 	vstr	s15, [r3]

	L_input = L_Samplef;
 80016dc:	4b46      	ldr	r3, [pc, #280]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	4a47      	ldr	r2, [pc, #284]	; (8001800 <HAL_I2SEx_TxRxCpltCallback+0x150>)
 80016e2:	6013      	str	r3, [r2, #0]
	R_input = R_Samplef;
 80016e4:	4b45      	ldr	r3, [pc, #276]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	4a46      	ldr	r2, [pc, #280]	; (8001804 <HAL_I2SEx_TxRxCpltCallback+0x154>)
 80016ea:	6013      	str	r3, [r2, #0]

	L_Samplef = L_Samplef * (myPreset[EQ_preset].level_L * 0.01);
 80016ec:	4b42      	ldr	r3, [pc, #264]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4618      	mov	r0, r3
 80016f2:	f7fe ff39 	bl	8000568 <__aeabi_f2d>
 80016f6:	4604      	mov	r4, r0
 80016f8:	460d      	mov	r5, r1
 80016fa:	4b43      	ldr	r3, [pc, #268]	; (8001808 <HAL_I2SEx_TxRxCpltCallback+0x158>)
 80016fc:	f993 3000 	ldrsb.w	r3, [r3]
 8001700:	4619      	mov	r1, r3
 8001702:	4a42      	ldr	r2, [pc, #264]	; (800180c <HAL_I2SEx_TxRxCpltCallback+0x15c>)
 8001704:	235c      	movs	r3, #92	; 0x5c
 8001706:	fb03 f301 	mul.w	r3, r3, r1
 800170a:	4413      	add	r3, r2
 800170c:	3301      	adds	r3, #1
 800170e:	f993 3000 	ldrsb.w	r3, [r3]
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe ff16 	bl	8000544 <__aeabi_i2d>
 8001718:	a335      	add	r3, pc, #212	; (adr r3, 80017f0 <HAL_I2SEx_TxRxCpltCallback+0x140>)
 800171a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800171e:	f7fe ff7b 	bl	8000618 <__aeabi_dmul>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	4620      	mov	r0, r4
 8001728:	4629      	mov	r1, r5
 800172a:	f7fe ff75 	bl	8000618 <__aeabi_dmul>
 800172e:	4603      	mov	r3, r0
 8001730:	460c      	mov	r4, r1
 8001732:	4618      	mov	r0, r3
 8001734:	4621      	mov	r1, r4
 8001736:	f7ff fa67 	bl	8000c08 <__aeabi_d2f>
 800173a:	4602      	mov	r2, r0
 800173c:	4b2e      	ldr	r3, [pc, #184]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 800173e:	601a      	str	r2, [r3, #0]
	R_Samplef = R_Samplef * (myPreset[EQ_preset].level_R * 0.01);
 8001740:	4b2e      	ldr	r3, [pc, #184]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4618      	mov	r0, r3
 8001746:	f7fe ff0f 	bl	8000568 <__aeabi_f2d>
 800174a:	4604      	mov	r4, r0
 800174c:	460d      	mov	r5, r1
 800174e:	4b2e      	ldr	r3, [pc, #184]	; (8001808 <HAL_I2SEx_TxRxCpltCallback+0x158>)
 8001750:	f993 3000 	ldrsb.w	r3, [r3]
 8001754:	4619      	mov	r1, r3
 8001756:	4a2d      	ldr	r2, [pc, #180]	; (800180c <HAL_I2SEx_TxRxCpltCallback+0x15c>)
 8001758:	235c      	movs	r3, #92	; 0x5c
 800175a:	fb03 f301 	mul.w	r3, r3, r1
 800175e:	4413      	add	r3, r2
 8001760:	f993 3000 	ldrsb.w	r3, [r3]
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe feed 	bl	8000544 <__aeabi_i2d>
 800176a:	a321      	add	r3, pc, #132	; (adr r3, 80017f0 <HAL_I2SEx_TxRxCpltCallback+0x140>)
 800176c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001770:	f7fe ff52 	bl	8000618 <__aeabi_dmul>
 8001774:	4602      	mov	r2, r0
 8001776:	460b      	mov	r3, r1
 8001778:	4620      	mov	r0, r4
 800177a:	4629      	mov	r1, r5
 800177c:	f7fe ff4c 	bl	8000618 <__aeabi_dmul>
 8001780:	4603      	mov	r3, r0
 8001782:	460c      	mov	r4, r1
 8001784:	4618      	mov	r0, r3
 8001786:	4621      	mov	r1, r4
 8001788:	f7ff fa3e 	bl	8000c08 <__aeabi_d2f>
 800178c:	4602      	mov	r2, r0
 800178e:	4b1b      	ldr	r3, [pc, #108]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 8001790:	601a      	str	r2, [r3, #0]

	L_Samplef = IIR_Left(L_Samplef);
 8001792:	4b19      	ldr	r3, [pc, #100]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 8001794:	edd3 7a00 	vldr	s15, [r3]
 8001798:	eeb0 0a67 	vmov.f32	s0, s15
 800179c:	f004 ffe8 	bl	8006770 <IIR_Left>
 80017a0:	eef0 7a40 	vmov.f32	s15, s0
 80017a4:	4b14      	ldr	r3, [pc, #80]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80017a6:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = IIR_Right(R_Samplef);
 80017aa:	4b14      	ldr	r3, [pc, #80]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80017ac:	edd3 7a00 	vldr	s15, [r3]
 80017b0:	eeb0 0a67 	vmov.f32	s0, s15
 80017b4:	f004 fe3c 	bl	8006430 <IIR_Right>
 80017b8:	eef0 7a40 	vmov.f32	s15, s0
 80017bc:	4b0f      	ldr	r3, [pc, #60]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80017be:	edc3 7a00 	vstr	s15, [r3]

	I2S_writeWord(L_Samplef, 0, 4);
 80017c2:	4b0d      	ldr	r3, [pc, #52]	; (80017f8 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80017c4:	edd3 7a00 	vldr	s15, [r3]
 80017c8:	2104      	movs	r1, #4
 80017ca:	2000      	movs	r0, #0
 80017cc:	eeb0 0a67 	vmov.f32	s0, s15
 80017d0:	f000 fc92 	bl	80020f8 <I2S_writeWord>
	I2S_writeWord(R_Samplef, 1, 4);
 80017d4:	4b09      	ldr	r3, [pc, #36]	; (80017fc <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80017d6:	edd3 7a00 	vldr	s15, [r3]
 80017da:	2104      	movs	r1, #4
 80017dc:	2001      	movs	r0, #1
 80017de:	eeb0 0a67 	vmov.f32	s0, s15
 80017e2:	f000 fc89 	bl	80020f8 <I2S_writeWord>
}
 80017e6:	bf00      	nop
 80017e8:	3708      	adds	r7, #8
 80017ea:	46bd      	mov	sp, r7
 80017ec:	bdb0      	pop	{r4, r5, r7, pc}
 80017ee:	bf00      	nop
 80017f0:	47ae147b 	.word	0x47ae147b
 80017f4:	3f847ae1 	.word	0x3f847ae1
 80017f8:	200007d0 	.word	0x200007d0
 80017fc:	20001004 	.word	0x20001004
 8001800:	20000780 	.word	0x20000780
 8001804:	20000fdc 	.word	0x20000fdc
 8001808:	200006b2 	.word	0x200006b2
 800180c:	200008dc 	.word	0x200008dc

08001810 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8001810:	b580      	push	{r7, lr}
 8001812:	b082      	sub	sp, #8
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
	if(R_input > 1000000){
 8001818:	4b16      	ldr	r3, [pc, #88]	; (8001874 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800181a:	edd3 7a00 	vldr	s15, [r3]
 800181e:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001878 <HAL_TIM_PeriodElapsedCallback+0x68>
 8001822:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001826:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182a:	dd05      	ble.n	8001838 <HAL_TIM_PeriodElapsedCallback+0x28>
		HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 0);
 800182c:	2200      	movs	r2, #0
 800182e:	2101      	movs	r1, #1
 8001830:	4812      	ldr	r0, [pc, #72]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001832:	f007 fb11 	bl	8008e58 <HAL_GPIO_WritePin>
 8001836:	e004      	b.n	8001842 <HAL_TIM_PeriodElapsedCallback+0x32>
	}
	else{
		HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 1);
 8001838:	2201      	movs	r2, #1
 800183a:	2101      	movs	r1, #1
 800183c:	480f      	ldr	r0, [pc, #60]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800183e:	f007 fb0b 	bl	8008e58 <HAL_GPIO_WritePin>
	}
	if(L_input > 1000000){
 8001842:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001844:	edd3 7a00 	vldr	s15, [r3]
 8001848:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001878 <HAL_TIM_PeriodElapsedCallback+0x68>
 800184c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001850:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001854:	dd05      	ble.n	8001862 <HAL_TIM_PeriodElapsedCallback+0x52>
		HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	2102      	movs	r1, #2
 800185a:	4808      	ldr	r0, [pc, #32]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800185c:	f007 fafc 	bl	8008e58 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
	}
}
 8001860:	e004      	b.n	800186c <HAL_TIM_PeriodElapsedCallback+0x5c>
		HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
 8001862:	2201      	movs	r2, #1
 8001864:	2102      	movs	r1, #2
 8001866:	4805      	ldr	r0, [pc, #20]	; (800187c <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001868:	f007 faf6 	bl	8008e58 <HAL_GPIO_WritePin>
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	20000fdc 	.word	0x20000fdc
 8001878:	49742400 	.word	0x49742400
 800187c:	40020c00 	.word	0x40020c00
 8001880:	20000780 	.word	0x20000780

08001884 <send_preset>:

_Bool pernahMasuk=0;
uint8_t ukuranMasuk;
_Bool enWritePreset=0;

void send_preset(uint8_t nPreset){
 8001884:	b590      	push	{r4, r7, lr}
 8001886:	b085      	sub	sp, #20
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	71fb      	strb	r3, [r7, #7]
	for(int j=0; j<MAX_BAND; j++){
 800188e:	2300      	movs	r3, #0
 8001890:	60fb      	str	r3, [r7, #12]
 8001892:	e14d      	b.n	8001b30 <send_preset+0x2ac>
		for(int k=0; k<2; k++){
 8001894:	2300      	movs	r3, #0
 8001896:	60bb      	str	r3, [r7, #8]
 8001898:	e143      	b.n	8001b22 <send_preset+0x29e>
			sprintf(str_preset, "%d", nPreset);
 800189a:	79fb      	ldrb	r3, [r7, #7]
 800189c:	461a      	mov	r2, r3
 800189e:	49a8      	ldr	r1, [pc, #672]	; (8001b40 <send_preset+0x2bc>)
 80018a0:	48a8      	ldr	r0, [pc, #672]	; (8001b44 <send_preset+0x2c0>)
 80018a2:	f00c f915 	bl	800dad0 <siprintf>
			sprintf(str_band, "%d", j);
 80018a6:	68fa      	ldr	r2, [r7, #12]
 80018a8:	49a5      	ldr	r1, [pc, #660]	; (8001b40 <send_preset+0x2bc>)
 80018aa:	48a7      	ldr	r0, [pc, #668]	; (8001b48 <send_preset+0x2c4>)
 80018ac:	f00c f910 	bl	800dad0 <siprintf>
			sprintf(str_channel, "%d", k);
 80018b0:	68ba      	ldr	r2, [r7, #8]
 80018b2:	49a3      	ldr	r1, [pc, #652]	; (8001b40 <send_preset+0x2bc>)
 80018b4:	48a5      	ldr	r0, [pc, #660]	; (8001b4c <send_preset+0x2c8>)
 80018b6:	f00c f90b 	bl	800dad0 <siprintf>
			/* L CH */
			if(k==0){
 80018ba:	68bb      	ldr	r3, [r7, #8]
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d14e      	bne.n	800195e <send_preset+0xda>
				sprintf(str_level, "%d", myPreset[nPreset].level_L);
 80018c0:	79fb      	ldrb	r3, [r7, #7]
 80018c2:	4aa3      	ldr	r2, [pc, #652]	; (8001b50 <send_preset+0x2cc>)
 80018c4:	215c      	movs	r1, #92	; 0x5c
 80018c6:	fb01 f303 	mul.w	r3, r1, r3
 80018ca:	4413      	add	r3, r2
 80018cc:	3301      	adds	r3, #1
 80018ce:	f993 3000 	ldrsb.w	r3, [r3]
 80018d2:	461a      	mov	r2, r3
 80018d4:	499a      	ldr	r1, [pc, #616]	; (8001b40 <send_preset+0x2bc>)
 80018d6:	489f      	ldr	r0, [pc, #636]	; (8001b54 <send_preset+0x2d0>)
 80018d8:	f00c f8fa 	bl	800dad0 <siprintf>
				sprintf(str_gain, "%.1f", myPreset[nPreset].gain_L[j]);
 80018dc:	79fa      	ldrb	r2, [r7, #7]
 80018de:	499c      	ldr	r1, [pc, #624]	; (8001b50 <send_preset+0x2cc>)
 80018e0:	4613      	mov	r3, r2
 80018e2:	005b      	lsls	r3, r3, #1
 80018e4:	4413      	add	r3, r2
 80018e6:	00db      	lsls	r3, r3, #3
 80018e8:	1a9b      	subs	r3, r3, r2
 80018ea:	68fa      	ldr	r2, [r7, #12]
 80018ec:	4413      	add	r3, r2
 80018ee:	3306      	adds	r3, #6
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	440b      	add	r3, r1
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7fe fe36 	bl	8000568 <__aeabi_f2d>
 80018fc:	4603      	mov	r3, r0
 80018fe:	460c      	mov	r4, r1
 8001900:	461a      	mov	r2, r3
 8001902:	4623      	mov	r3, r4
 8001904:	4994      	ldr	r1, [pc, #592]	; (8001b58 <send_preset+0x2d4>)
 8001906:	4895      	ldr	r0, [pc, #596]	; (8001b5c <send_preset+0x2d8>)
 8001908:	f00c f8e2 	bl	800dad0 <siprintf>
				sprintf(str_fc, "%lu", myPreset[nPreset].fc_L[j]);
 800190c:	79fa      	ldrb	r2, [r7, #7]
 800190e:	4990      	ldr	r1, [pc, #576]	; (8001b50 <send_preset+0x2cc>)
 8001910:	4613      	mov	r3, r2
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	4413      	add	r3, r2
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	1a9b      	subs	r3, r3, r2
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	4413      	add	r3, r2
 800191e:	3310      	adds	r3, #16
 8001920:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001924:	461a      	mov	r2, r3
 8001926:	498e      	ldr	r1, [pc, #568]	; (8001b60 <send_preset+0x2dc>)
 8001928:	488e      	ldr	r0, [pc, #568]	; (8001b64 <send_preset+0x2e0>)
 800192a:	f00c f8d1 	bl	800dad0 <siprintf>
				if(j>0 && j<4){
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	2b00      	cmp	r3, #0
 8001932:	dd62      	ble.n	80019fa <send_preset+0x176>
 8001934:	68fb      	ldr	r3, [r7, #12]
 8001936:	2b03      	cmp	r3, #3
 8001938:	dc5f      	bgt.n	80019fa <send_preset+0x176>
					sprintf(str_bw, "%d", myPreset[nPreset].bw_L[j-1]);
 800193a:	79fa      	ldrb	r2, [r7, #7]
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	3b01      	subs	r3, #1
 8001940:	4983      	ldr	r1, [pc, #524]	; (8001b50 <send_preset+0x2cc>)
 8001942:	205c      	movs	r0, #92	; 0x5c
 8001944:	fb00 f202 	mul.w	r2, r0, r2
 8001948:	440a      	add	r2, r1
 800194a:	4413      	add	r3, r2
 800194c:	3357      	adds	r3, #87	; 0x57
 800194e:	f993 3000 	ldrsb.w	r3, [r3]
 8001952:	461a      	mov	r2, r3
 8001954:	497a      	ldr	r1, [pc, #488]	; (8001b40 <send_preset+0x2bc>)
 8001956:	4884      	ldr	r0, [pc, #528]	; (8001b68 <send_preset+0x2e4>)
 8001958:	f00c f8ba 	bl	800dad0 <siprintf>
 800195c:	e04d      	b.n	80019fa <send_preset+0x176>
				}
			}
			/* R CH */
			else{
				sprintf(str_level, "%d", myPreset[nPreset].level_R);
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	4a7b      	ldr	r2, [pc, #492]	; (8001b50 <send_preset+0x2cc>)
 8001962:	215c      	movs	r1, #92	; 0x5c
 8001964:	fb01 f303 	mul.w	r3, r1, r3
 8001968:	4413      	add	r3, r2
 800196a:	f993 3000 	ldrsb.w	r3, [r3]
 800196e:	461a      	mov	r2, r3
 8001970:	4973      	ldr	r1, [pc, #460]	; (8001b40 <send_preset+0x2bc>)
 8001972:	4878      	ldr	r0, [pc, #480]	; (8001b54 <send_preset+0x2d0>)
 8001974:	f00c f8ac 	bl	800dad0 <siprintf>
				sprintf(str_gain, "%.1f", myPreset[nPreset].gain_R[j]);
 8001978:	79fa      	ldrb	r2, [r7, #7]
 800197a:	4975      	ldr	r1, [pc, #468]	; (8001b50 <send_preset+0x2cc>)
 800197c:	4613      	mov	r3, r2
 800197e:	005b      	lsls	r3, r3, #1
 8001980:	4413      	add	r3, r2
 8001982:	00db      	lsls	r3, r3, #3
 8001984:	1a9b      	subs	r3, r3, r2
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	4413      	add	r3, r2
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	440b      	add	r3, r1
 800198e:	3304      	adds	r3, #4
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4618      	mov	r0, r3
 8001994:	f7fe fde8 	bl	8000568 <__aeabi_f2d>
 8001998:	4603      	mov	r3, r0
 800199a:	460c      	mov	r4, r1
 800199c:	461a      	mov	r2, r3
 800199e:	4623      	mov	r3, r4
 80019a0:	496d      	ldr	r1, [pc, #436]	; (8001b58 <send_preset+0x2d4>)
 80019a2:	486e      	ldr	r0, [pc, #440]	; (8001b5c <send_preset+0x2d8>)
 80019a4:	f00c f894 	bl	800dad0 <siprintf>
				sprintf(str_fc, "%lu", myPreset[nPreset].fc_R[j]);
 80019a8:	79fa      	ldrb	r2, [r7, #7]
 80019aa:	4969      	ldr	r1, [pc, #420]	; (8001b50 <send_preset+0x2cc>)
 80019ac:	4613      	mov	r3, r2
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	4413      	add	r3, r2
 80019b2:	00db      	lsls	r3, r3, #3
 80019b4:	1a9b      	subs	r3, r3, r2
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	4413      	add	r3, r2
 80019ba:	330a      	adds	r3, #10
 80019bc:	009b      	lsls	r3, r3, #2
 80019be:	440b      	add	r3, r1
 80019c0:	685b      	ldr	r3, [r3, #4]
 80019c2:	461a      	mov	r2, r3
 80019c4:	4966      	ldr	r1, [pc, #408]	; (8001b60 <send_preset+0x2dc>)
 80019c6:	4867      	ldr	r0, [pc, #412]	; (8001b64 <send_preset+0x2e0>)
 80019c8:	f00c f882 	bl	800dad0 <siprintf>
				if(j>0 && j<4){
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	dd13      	ble.n	80019fa <send_preset+0x176>
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	2b03      	cmp	r3, #3
 80019d6:	dc10      	bgt.n	80019fa <send_preset+0x176>
					sprintf(str_bw, "%d", myPreset[nPreset].bw_R[j-1]);
 80019d8:	79fa      	ldrb	r2, [r7, #7]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	3b01      	subs	r3, #1
 80019de:	495c      	ldr	r1, [pc, #368]	; (8001b50 <send_preset+0x2cc>)
 80019e0:	205c      	movs	r0, #92	; 0x5c
 80019e2:	fb00 f202 	mul.w	r2, r0, r2
 80019e6:	440a      	add	r2, r1
 80019e8:	4413      	add	r3, r2
 80019ea:	3354      	adds	r3, #84	; 0x54
 80019ec:	f993 3000 	ldrsb.w	r3, [r3]
 80019f0:	461a      	mov	r2, r3
 80019f2:	4953      	ldr	r1, [pc, #332]	; (8001b40 <send_preset+0x2bc>)
 80019f4:	485c      	ldr	r0, [pc, #368]	; (8001b68 <send_preset+0x2e4>)
 80019f6:	f00c f86b 	bl	800dad0 <siprintf>
				}
			}

			strcpy(str_temp, str_preset);	strcat(str_temp, "#");
 80019fa:	4952      	ldr	r1, [pc, #328]	; (8001b44 <send_preset+0x2c0>)
 80019fc:	485b      	ldr	r0, [pc, #364]	; (8001b6c <send_preset+0x2e8>)
 80019fe:	f00c f896 	bl	800db2e <strcpy>
 8001a02:	485a      	ldr	r0, [pc, #360]	; (8001b6c <send_preset+0x2e8>)
 8001a04:	f7fe fbee 	bl	80001e4 <strlen>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	461a      	mov	r2, r3
 8001a0c:	4b57      	ldr	r3, [pc, #348]	; (8001b6c <send_preset+0x2e8>)
 8001a0e:	4413      	add	r3, r2
 8001a10:	4957      	ldr	r1, [pc, #348]	; (8001b70 <send_preset+0x2ec>)
 8001a12:	461a      	mov	r2, r3
 8001a14:	460b      	mov	r3, r1
 8001a16:	881b      	ldrh	r3, [r3, #0]
 8001a18:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_band);		strcat(str_temp, "#");
 8001a1a:	494b      	ldr	r1, [pc, #300]	; (8001b48 <send_preset+0x2c4>)
 8001a1c:	4853      	ldr	r0, [pc, #332]	; (8001b6c <send_preset+0x2e8>)
 8001a1e:	f00c f877 	bl	800db10 <strcat>
 8001a22:	4852      	ldr	r0, [pc, #328]	; (8001b6c <send_preset+0x2e8>)
 8001a24:	f7fe fbde 	bl	80001e4 <strlen>
 8001a28:	4603      	mov	r3, r0
 8001a2a:	461a      	mov	r2, r3
 8001a2c:	4b4f      	ldr	r3, [pc, #316]	; (8001b6c <send_preset+0x2e8>)
 8001a2e:	4413      	add	r3, r2
 8001a30:	494f      	ldr	r1, [pc, #316]	; (8001b70 <send_preset+0x2ec>)
 8001a32:	461a      	mov	r2, r3
 8001a34:	460b      	mov	r3, r1
 8001a36:	881b      	ldrh	r3, [r3, #0]
 8001a38:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_channel);	strcat(str_temp, "#");
 8001a3a:	4944      	ldr	r1, [pc, #272]	; (8001b4c <send_preset+0x2c8>)
 8001a3c:	484b      	ldr	r0, [pc, #300]	; (8001b6c <send_preset+0x2e8>)
 8001a3e:	f00c f867 	bl	800db10 <strcat>
 8001a42:	484a      	ldr	r0, [pc, #296]	; (8001b6c <send_preset+0x2e8>)
 8001a44:	f7fe fbce 	bl	80001e4 <strlen>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	4b47      	ldr	r3, [pc, #284]	; (8001b6c <send_preset+0x2e8>)
 8001a4e:	4413      	add	r3, r2
 8001a50:	4947      	ldr	r1, [pc, #284]	; (8001b70 <send_preset+0x2ec>)
 8001a52:	461a      	mov	r2, r3
 8001a54:	460b      	mov	r3, r1
 8001a56:	881b      	ldrh	r3, [r3, #0]
 8001a58:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_level);	strcat(str_temp, "#");
 8001a5a:	493e      	ldr	r1, [pc, #248]	; (8001b54 <send_preset+0x2d0>)
 8001a5c:	4843      	ldr	r0, [pc, #268]	; (8001b6c <send_preset+0x2e8>)
 8001a5e:	f00c f857 	bl	800db10 <strcat>
 8001a62:	4842      	ldr	r0, [pc, #264]	; (8001b6c <send_preset+0x2e8>)
 8001a64:	f7fe fbbe 	bl	80001e4 <strlen>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	461a      	mov	r2, r3
 8001a6c:	4b3f      	ldr	r3, [pc, #252]	; (8001b6c <send_preset+0x2e8>)
 8001a6e:	4413      	add	r3, r2
 8001a70:	493f      	ldr	r1, [pc, #252]	; (8001b70 <send_preset+0x2ec>)
 8001a72:	461a      	mov	r2, r3
 8001a74:	460b      	mov	r3, r1
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_gain);		strcat(str_temp, "#");
 8001a7a:	4938      	ldr	r1, [pc, #224]	; (8001b5c <send_preset+0x2d8>)
 8001a7c:	483b      	ldr	r0, [pc, #236]	; (8001b6c <send_preset+0x2e8>)
 8001a7e:	f00c f847 	bl	800db10 <strcat>
 8001a82:	483a      	ldr	r0, [pc, #232]	; (8001b6c <send_preset+0x2e8>)
 8001a84:	f7fe fbae 	bl	80001e4 <strlen>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	461a      	mov	r2, r3
 8001a8c:	4b37      	ldr	r3, [pc, #220]	; (8001b6c <send_preset+0x2e8>)
 8001a8e:	4413      	add	r3, r2
 8001a90:	4937      	ldr	r1, [pc, #220]	; (8001b70 <send_preset+0x2ec>)
 8001a92:	461a      	mov	r2, r3
 8001a94:	460b      	mov	r3, r1
 8001a96:	881b      	ldrh	r3, [r3, #0]
 8001a98:	8013      	strh	r3, [r2, #0]

			if(j>0 && j<4){
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	dd23      	ble.n	8001ae8 <send_preset+0x264>
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	dc20      	bgt.n	8001ae8 <send_preset+0x264>
				strcat(str_temp, str_fc);	strcat(str_temp, "#");
 8001aa6:	492f      	ldr	r1, [pc, #188]	; (8001b64 <send_preset+0x2e0>)
 8001aa8:	4830      	ldr	r0, [pc, #192]	; (8001b6c <send_preset+0x2e8>)
 8001aaa:	f00c f831 	bl	800db10 <strcat>
 8001aae:	482f      	ldr	r0, [pc, #188]	; (8001b6c <send_preset+0x2e8>)
 8001ab0:	f7fe fb98 	bl	80001e4 <strlen>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	461a      	mov	r2, r3
 8001ab8:	4b2c      	ldr	r3, [pc, #176]	; (8001b6c <send_preset+0x2e8>)
 8001aba:	4413      	add	r3, r2
 8001abc:	492c      	ldr	r1, [pc, #176]	; (8001b70 <send_preset+0x2ec>)
 8001abe:	461a      	mov	r2, r3
 8001ac0:	460b      	mov	r3, r1
 8001ac2:	881b      	ldrh	r3, [r3, #0]
 8001ac4:	8013      	strh	r3, [r2, #0]
				strcat(str_temp, str_bw);	strcat(str_temp, "$");
 8001ac6:	4928      	ldr	r1, [pc, #160]	; (8001b68 <send_preset+0x2e4>)
 8001ac8:	4828      	ldr	r0, [pc, #160]	; (8001b6c <send_preset+0x2e8>)
 8001aca:	f00c f821 	bl	800db10 <strcat>
 8001ace:	4827      	ldr	r0, [pc, #156]	; (8001b6c <send_preset+0x2e8>)
 8001ad0:	f7fe fb88 	bl	80001e4 <strlen>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	4b24      	ldr	r3, [pc, #144]	; (8001b6c <send_preset+0x2e8>)
 8001ada:	4413      	add	r3, r2
 8001adc:	4925      	ldr	r1, [pc, #148]	; (8001b74 <send_preset+0x2f0>)
 8001ade:	461a      	mov	r2, r3
 8001ae0:	460b      	mov	r3, r1
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	8013      	strh	r3, [r2, #0]
 8001ae6:	e00f      	b.n	8001b08 <send_preset+0x284>
			}
			else{
				strcat(str_temp, str_fc);	strcat(str_temp, "$");
 8001ae8:	491e      	ldr	r1, [pc, #120]	; (8001b64 <send_preset+0x2e0>)
 8001aea:	4820      	ldr	r0, [pc, #128]	; (8001b6c <send_preset+0x2e8>)
 8001aec:	f00c f810 	bl	800db10 <strcat>
 8001af0:	481e      	ldr	r0, [pc, #120]	; (8001b6c <send_preset+0x2e8>)
 8001af2:	f7fe fb77 	bl	80001e4 <strlen>
 8001af6:	4603      	mov	r3, r0
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b1c      	ldr	r3, [pc, #112]	; (8001b6c <send_preset+0x2e8>)
 8001afc:	4413      	add	r3, r2
 8001afe:	491d      	ldr	r1, [pc, #116]	; (8001b74 <send_preset+0x2f0>)
 8001b00:	461a      	mov	r2, r3
 8001b02:	460b      	mov	r3, r1
 8001b04:	881b      	ldrh	r3, [r3, #0]
 8001b06:	8013      	strh	r3, [r2, #0]
			}

			HAL_UART_Transmit(&huart1, (uint8_t*)str_temp, strlen(str_temp),100);
 8001b08:	4818      	ldr	r0, [pc, #96]	; (8001b6c <send_preset+0x2e8>)
 8001b0a:	f7fe fb6b 	bl	80001e4 <strlen>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	b29a      	uxth	r2, r3
 8001b12:	2364      	movs	r3, #100	; 0x64
 8001b14:	4915      	ldr	r1, [pc, #84]	; (8001b6c <send_preset+0x2e8>)
 8001b16:	4818      	ldr	r0, [pc, #96]	; (8001b78 <send_preset+0x2f4>)
 8001b18:	f00a fc2c 	bl	800c374 <HAL_UART_Transmit>
		for(int k=0; k<2; k++){
 8001b1c:	68bb      	ldr	r3, [r7, #8]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	60bb      	str	r3, [r7, #8]
 8001b22:	68bb      	ldr	r3, [r7, #8]
 8001b24:	2b01      	cmp	r3, #1
 8001b26:	f77f aeb8 	ble.w	800189a <send_preset+0x16>
	for(int j=0; j<MAX_BAND; j++){
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	f77f aeae 	ble.w	8001894 <send_preset+0x10>
		}
	}
}
 8001b38:	bf00      	nop
 8001b3a:	3714      	adds	r7, #20
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	bd90      	pop	{r4, r7, pc}
 8001b40:	080128f8 	.word	0x080128f8
 8001b44:	200007b4 	.word	0x200007b4
 8001b48:	20000d28 	.word	0x20000d28
 8001b4c:	200006b0 	.word	0x200006b0
 8001b50:	200008dc 	.word	0x200008dc
 8001b54:	20000da0 	.word	0x20000da0
 8001b58:	080128fc 	.word	0x080128fc
 8001b5c:	20000788 	.word	0x20000788
 8001b60:	08012904 	.word	0x08012904
 8001b64:	200007ec 	.word	0x200007ec
 8001b68:	20000784 	.word	0x20000784
 8001b6c:	200007f4 	.word	0x200007f4
 8001b70:	08012908 	.word	0x08012908
 8001b74:	0801290c 	.word	0x0801290c
 8001b78:	20000888 	.word	0x20000888

08001b7c <HAL_UART_RxCpltCallback>:



//char *token;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b7c:	b5b0      	push	{r4, r5, r7, lr}
 8001b7e:	b090      	sub	sp, #64	; 0x40
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	6078      	str	r0, [r7, #4]
	static uint8_t pos;
	char temp[50];
	char *token;
	data_serial_rx[pos] = buff_uart[0];
 8001b84:	4bab      	ldr	r3, [pc, #684]	; (8001e34 <HAL_UART_RxCpltCallback+0x2b8>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	4bab      	ldr	r3, [pc, #684]	; (8001e38 <HAL_UART_RxCpltCallback+0x2bc>)
 8001b8c:	7819      	ldrb	r1, [r3, #0]
 8001b8e:	4bab      	ldr	r3, [pc, #684]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001b90:	5499      	strb	r1, [r3, r2]
	pos++;
 8001b92:	4ba8      	ldr	r3, [pc, #672]	; (8001e34 <HAL_UART_RxCpltCallback+0x2b8>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	3301      	adds	r3, #1
 8001b98:	b2da      	uxtb	r2, r3
 8001b9a:	4ba6      	ldr	r3, [pc, #664]	; (8001e34 <HAL_UART_RxCpltCallback+0x2b8>)
 8001b9c:	701a      	strb	r2, [r3, #0]
	if(buff_uart[0]=='$') {
 8001b9e:	4ba6      	ldr	r3, [pc, #664]	; (8001e38 <HAL_UART_RxCpltCallback+0x2bc>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	2b24      	cmp	r3, #36	; 0x24
 8001ba4:	f040 81eb 	bne.w	8001f7e <HAL_UART_RxCpltCallback+0x402>
		pos=0;
 8001ba8:	4ba2      	ldr	r3, [pc, #648]	; (8001e34 <HAL_UART_RxCpltCallback+0x2b8>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	701a      	strb	r2, [r3, #0]
		ukuran=strlen(data_serial_rx);
 8001bae:	48a3      	ldr	r0, [pc, #652]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001bb0:	f7fe fb18 	bl	80001e4 <strlen>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	b2da      	uxtb	r2, r3
 8001bb8:	4ba1      	ldr	r3, [pc, #644]	; (8001e40 <HAL_UART_RxCpltCallback+0x2c4>)
 8001bba:	701a      	strb	r2, [r3, #0]
		if(strcmp(data_serial_rx, "RP0$")==0){
 8001bbc:	49a1      	ldr	r1, [pc, #644]	; (8001e44 <HAL_UART_RxCpltCallback+0x2c8>)
 8001bbe:	489f      	ldr	r0, [pc, #636]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001bc0:	f7fe fb06 	bl	80001d0 <strcmp>
 8001bc4:	4603      	mov	r3, r0
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d103      	bne.n	8001bd2 <HAL_UART_RxCpltCallback+0x56>
			send_preset(0);
 8001bca:	2000      	movs	r0, #0
 8001bcc:	f7ff fe5a 	bl	8001884 <send_preset>
 8001bd0:	e06c      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP1$")==0){
 8001bd2:	499d      	ldr	r1, [pc, #628]	; (8001e48 <HAL_UART_RxCpltCallback+0x2cc>)
 8001bd4:	4899      	ldr	r0, [pc, #612]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001bd6:	f7fe fafb 	bl	80001d0 <strcmp>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d103      	bne.n	8001be8 <HAL_UART_RxCpltCallback+0x6c>
			send_preset(1);
 8001be0:	2001      	movs	r0, #1
 8001be2:	f7ff fe4f 	bl	8001884 <send_preset>
 8001be6:	e061      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP2$")==0){
 8001be8:	4998      	ldr	r1, [pc, #608]	; (8001e4c <HAL_UART_RxCpltCallback+0x2d0>)
 8001bea:	4894      	ldr	r0, [pc, #592]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001bec:	f7fe faf0 	bl	80001d0 <strcmp>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d103      	bne.n	8001bfe <HAL_UART_RxCpltCallback+0x82>
			send_preset(2);
 8001bf6:	2002      	movs	r0, #2
 8001bf8:	f7ff fe44 	bl	8001884 <send_preset>
 8001bfc:	e056      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP3$")==0){
 8001bfe:	4994      	ldr	r1, [pc, #592]	; (8001e50 <HAL_UART_RxCpltCallback+0x2d4>)
 8001c00:	488e      	ldr	r0, [pc, #568]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c02:	f7fe fae5 	bl	80001d0 <strcmp>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d103      	bne.n	8001c14 <HAL_UART_RxCpltCallback+0x98>
			send_preset(3);
 8001c0c:	2003      	movs	r0, #3
 8001c0e:	f7ff fe39 	bl	8001884 <send_preset>
 8001c12:	e04b      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP4$")==0){
 8001c14:	498f      	ldr	r1, [pc, #572]	; (8001e54 <HAL_UART_RxCpltCallback+0x2d8>)
 8001c16:	4889      	ldr	r0, [pc, #548]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c18:	f7fe fada 	bl	80001d0 <strcmp>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d103      	bne.n	8001c2a <HAL_UART_RxCpltCallback+0xae>
			send_preset(4);
 8001c22:	2004      	movs	r0, #4
 8001c24:	f7ff fe2e 	bl	8001884 <send_preset>
 8001c28:	e040      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP5$")==0){
 8001c2a:	498b      	ldr	r1, [pc, #556]	; (8001e58 <HAL_UART_RxCpltCallback+0x2dc>)
 8001c2c:	4883      	ldr	r0, [pc, #524]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c2e:	f7fe facf 	bl	80001d0 <strcmp>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d103      	bne.n	8001c40 <HAL_UART_RxCpltCallback+0xc4>
			send_preset(5);
 8001c38:	2005      	movs	r0, #5
 8001c3a:	f7ff fe23 	bl	8001884 <send_preset>
 8001c3e:	e035      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP6$")==0){
 8001c40:	4986      	ldr	r1, [pc, #536]	; (8001e5c <HAL_UART_RxCpltCallback+0x2e0>)
 8001c42:	487e      	ldr	r0, [pc, #504]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c44:	f7fe fac4 	bl	80001d0 <strcmp>
 8001c48:	4603      	mov	r3, r0
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d103      	bne.n	8001c56 <HAL_UART_RxCpltCallback+0xda>
			send_preset(6);
 8001c4e:	2006      	movs	r0, #6
 8001c50:	f7ff fe18 	bl	8001884 <send_preset>
 8001c54:	e02a      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP7$")==0){
 8001c56:	4982      	ldr	r1, [pc, #520]	; (8001e60 <HAL_UART_RxCpltCallback+0x2e4>)
 8001c58:	4878      	ldr	r0, [pc, #480]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c5a:	f7fe fab9 	bl	80001d0 <strcmp>
 8001c5e:	4603      	mov	r3, r0
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d103      	bne.n	8001c6c <HAL_UART_RxCpltCallback+0xf0>
			send_preset(7);
 8001c64:	2007      	movs	r0, #7
 8001c66:	f7ff fe0d 	bl	8001884 <send_preset>
 8001c6a:	e01f      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP8$")==0){
 8001c6c:	497d      	ldr	r1, [pc, #500]	; (8001e64 <HAL_UART_RxCpltCallback+0x2e8>)
 8001c6e:	4873      	ldr	r0, [pc, #460]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c70:	f7fe faae 	bl	80001d0 <strcmp>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d103      	bne.n	8001c82 <HAL_UART_RxCpltCallback+0x106>
			send_preset(8);
 8001c7a:	2008      	movs	r0, #8
 8001c7c:	f7ff fe02 	bl	8001884 <send_preset>
 8001c80:	e014      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP9$")==0){
 8001c82:	4979      	ldr	r1, [pc, #484]	; (8001e68 <HAL_UART_RxCpltCallback+0x2ec>)
 8001c84:	486d      	ldr	r0, [pc, #436]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c86:	f7fe faa3 	bl	80001d0 <strcmp>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d103      	bne.n	8001c98 <HAL_UART_RxCpltCallback+0x11c>
			send_preset(9);
 8001c90:	2009      	movs	r0, #9
 8001c92:	f7ff fdf7 	bl	8001884 <send_preset>
 8001c96:	e009      	b.n	8001cac <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "WP$")==0){
 8001c98:	4974      	ldr	r1, [pc, #464]	; (8001e6c <HAL_UART_RxCpltCallback+0x2f0>)
 8001c9a:	4868      	ldr	r0, [pc, #416]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001c9c:	f7fe fa98 	bl	80001d0 <strcmp>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d102      	bne.n	8001cac <HAL_UART_RxCpltCallback+0x130>
			enWritePreset=1;
 8001ca6:	4b72      	ldr	r3, [pc, #456]	; (8001e70 <HAL_UART_RxCpltCallback+0x2f4>)
 8001ca8:	2201      	movs	r2, #1
 8001caa:	701a      	strb	r2, [r3, #0]
		}

		if(enWritePreset==1){
 8001cac:	4b70      	ldr	r3, [pc, #448]	; (8001e70 <HAL_UART_RxCpltCallback+0x2f4>)
 8001cae:	781b      	ldrb	r3, [r3, #0]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	f000 815b 	beq.w	8001f6c <HAL_UART_RxCpltCallback+0x3f0>
			if(strcmp(data_serial_rx, "WP$")!=0){
 8001cb6:	496d      	ldr	r1, [pc, #436]	; (8001e6c <HAL_UART_RxCpltCallback+0x2f0>)
 8001cb8:	4860      	ldr	r0, [pc, #384]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001cba:	f7fe fa89 	bl	80001d0 <strcmp>
 8001cbe:	4603      	mov	r3, r0
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	f000 8153 	beq.w	8001f6c <HAL_UART_RxCpltCallback+0x3f0>
				strcpy(temp,data_serial_rx);
 8001cc6:	f107 0308 	add.w	r3, r7, #8
 8001cca:	495c      	ldr	r1, [pc, #368]	; (8001e3c <HAL_UART_RxCpltCallback+0x2c0>)
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f00b ff2e 	bl	800db2e <strcpy>
				/* get the first token */
				token = strtok(temp, "#");
 8001cd2:	f107 0308 	add.w	r3, r7, #8
 8001cd6:	4967      	ldr	r1, [pc, #412]	; (8001e74 <HAL_UART_RxCpltCallback+0x2f8>)
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f00c fd55 	bl	800e788 <strtok>
 8001cde:	63f8      	str	r0, [r7, #60]	; 0x3c
				int8_t pPos=0;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
				/* walk through other tokens */
				while( token != NULL ) {
 8001ce6:	e010      	b.n	8001d0a <HAL_UART_RxCpltCallback+0x18e>
					str_param_EQ[pPos++] = token;
 8001ce8:	f997 203b 	ldrsb.w	r2, [r7, #59]	; 0x3b
 8001cec:	b2d3      	uxtb	r3, r2
 8001cee:	3301      	adds	r3, #1
 8001cf0:	b2db      	uxtb	r3, r3
 8001cf2:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8001cf6:	4611      	mov	r1, r2
 8001cf8:	4a5f      	ldr	r2, [pc, #380]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001cfa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001cfc:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
					token = strtok(NULL, "#");
 8001d00:	495c      	ldr	r1, [pc, #368]	; (8001e74 <HAL_UART_RxCpltCallback+0x2f8>)
 8001d02:	2000      	movs	r0, #0
 8001d04:	f00c fd40 	bl	800e788 <strtok>
 8001d08:	63f8      	str	r0, [r7, #60]	; 0x3c
				while( token != NULL ) {
 8001d0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d1eb      	bne.n	8001ce8 <HAL_UART_RxCpltCallback+0x16c>
				}
				EQ_preset = atoi(str_param_EQ[0]);
 8001d10:	4b59      	ldr	r3, [pc, #356]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	4618      	mov	r0, r3
 8001d16:	f00b f97c 	bl	800d012 <atoi>
 8001d1a:	4603      	mov	r3, r0
 8001d1c:	b25a      	sxtb	r2, r3
 8001d1e:	4b57      	ldr	r3, [pc, #348]	; (8001e7c <HAL_UART_RxCpltCallback+0x300>)
 8001d20:	701a      	strb	r2, [r3, #0]
				EQ_band = atoi(str_param_EQ[1]);
 8001d22:	4b55      	ldr	r3, [pc, #340]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	4618      	mov	r0, r3
 8001d28:	f00b f973 	bl	800d012 <atoi>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	b25a      	sxtb	r2, r3
 8001d30:	4b53      	ldr	r3, [pc, #332]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001d32:	701a      	strb	r2, [r3, #0]
				EQ_channel = atoi(str_param_EQ[2]);
 8001d34:	4b50      	ldr	r3, [pc, #320]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	4618      	mov	r0, r3
 8001d3a:	f00b f96a 	bl	800d012 <atoi>
 8001d3e:	4603      	mov	r3, r0
 8001d40:	b25a      	sxtb	r2, r3
 8001d42:	4b50      	ldr	r3, [pc, #320]	; (8001e84 <HAL_UART_RxCpltCallback+0x308>)
 8001d44:	701a      	strb	r2, [r3, #0]

				if(EQ_channel==0){
 8001d46:	4b4f      	ldr	r3, [pc, #316]	; (8001e84 <HAL_UART_RxCpltCallback+0x308>)
 8001d48:	f993 3000 	ldrsb.w	r3, [r3]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	f040 809d 	bne.w	8001e8c <HAL_UART_RxCpltCallback+0x310>
					myPreset[EQ_preset].level_L = atoi(str_param_EQ[3]);
 8001d52:	4b49      	ldr	r3, [pc, #292]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d54:	68db      	ldr	r3, [r3, #12]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f00b f95b 	bl	800d012 <atoi>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	4b47      	ldr	r3, [pc, #284]	; (8001e7c <HAL_UART_RxCpltCallback+0x300>)
 8001d60:	f993 3000 	ldrsb.w	r3, [r3]
 8001d64:	4618      	mov	r0, r3
 8001d66:	b251      	sxtb	r1, r2
 8001d68:	4a47      	ldr	r2, [pc, #284]	; (8001e88 <HAL_UART_RxCpltCallback+0x30c>)
 8001d6a:	235c      	movs	r3, #92	; 0x5c
 8001d6c:	fb03 f300 	mul.w	r3, r3, r0
 8001d70:	4413      	add	r3, r2
 8001d72:	3301      	adds	r3, #1
 8001d74:	460a      	mov	r2, r1
 8001d76:	701a      	strb	r2, [r3, #0]
					myPreset[EQ_preset].gain_L[EQ_band] = atof(str_param_EQ[4]);
 8001d78:	4b3f      	ldr	r3, [pc, #252]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001d7a:	691b      	ldr	r3, [r3, #16]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f00b f945 	bl	800d00c <atof>
 8001d82:	ec52 1b10 	vmov	r1, r2, d0
 8001d86:	4b3d      	ldr	r3, [pc, #244]	; (8001e7c <HAL_UART_RxCpltCallback+0x300>)
 8001d88:	f993 3000 	ldrsb.w	r3, [r3]
 8001d8c:	461c      	mov	r4, r3
 8001d8e:	4b3c      	ldr	r3, [pc, #240]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001d90:	f993 3000 	ldrsb.w	r3, [r3]
 8001d94:	461d      	mov	r5, r3
 8001d96:	4608      	mov	r0, r1
 8001d98:	4611      	mov	r1, r2
 8001d9a:	f7fe ff35 	bl	8000c08 <__aeabi_d2f>
 8001d9e:	4601      	mov	r1, r0
 8001da0:	4a39      	ldr	r2, [pc, #228]	; (8001e88 <HAL_UART_RxCpltCallback+0x30c>)
 8001da2:	4623      	mov	r3, r4
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	4423      	add	r3, r4
 8001da8:	00db      	lsls	r3, r3, #3
 8001daa:	1b1b      	subs	r3, r3, r4
 8001dac:	442b      	add	r3, r5
 8001dae:	3306      	adds	r3, #6
 8001db0:	009b      	lsls	r3, r3, #2
 8001db2:	4413      	add	r3, r2
 8001db4:	6019      	str	r1, [r3, #0]
					myPreset[EQ_preset].fc_L[EQ_band] = atoi(str_param_EQ[5]);
 8001db6:	4b30      	ldr	r3, [pc, #192]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f00b f929 	bl	800d012 <atoi>
 8001dc0:	4601      	mov	r1, r0
 8001dc2:	4b2e      	ldr	r3, [pc, #184]	; (8001e7c <HAL_UART_RxCpltCallback+0x300>)
 8001dc4:	f993 3000 	ldrsb.w	r3, [r3]
 8001dc8:	461a      	mov	r2, r3
 8001dca:	4b2d      	ldr	r3, [pc, #180]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001dcc:	f993 3000 	ldrsb.w	r3, [r3]
 8001dd0:	461c      	mov	r4, r3
 8001dd2:	4608      	mov	r0, r1
 8001dd4:	492c      	ldr	r1, [pc, #176]	; (8001e88 <HAL_UART_RxCpltCallback+0x30c>)
 8001dd6:	4613      	mov	r3, r2
 8001dd8:	005b      	lsls	r3, r3, #1
 8001dda:	4413      	add	r3, r2
 8001ddc:	00db      	lsls	r3, r3, #3
 8001dde:	1a9b      	subs	r3, r3, r2
 8001de0:	4423      	add	r3, r4
 8001de2:	3310      	adds	r3, #16
 8001de4:	f841 0023 	str.w	r0, [r1, r3, lsl #2]
					if(EQ_band>0 && EQ_band<4){
 8001de8:	4b25      	ldr	r3, [pc, #148]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001dea:	f993 3000 	ldrsb.w	r3, [r3]
 8001dee:	2b00      	cmp	r3, #0
 8001df0:	f340 80b9 	ble.w	8001f66 <HAL_UART_RxCpltCallback+0x3ea>
 8001df4:	4b22      	ldr	r3, [pc, #136]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001df6:	f993 3000 	ldrsb.w	r3, [r3]
 8001dfa:	2b03      	cmp	r3, #3
 8001dfc:	f300 80b3 	bgt.w	8001f66 <HAL_UART_RxCpltCallback+0x3ea>
						myPreset[EQ_preset].bw_L[EQ_band-1] = atoi(str_param_EQ[6]);
 8001e00:	4b1d      	ldr	r3, [pc, #116]	; (8001e78 <HAL_UART_RxCpltCallback+0x2fc>)
 8001e02:	699b      	ldr	r3, [r3, #24]
 8001e04:	4618      	mov	r0, r3
 8001e06:	f00b f904 	bl	800d012 <atoi>
 8001e0a:	4602      	mov	r2, r0
 8001e0c:	4b1b      	ldr	r3, [pc, #108]	; (8001e7c <HAL_UART_RxCpltCallback+0x300>)
 8001e0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001e12:	461c      	mov	r4, r3
 8001e14:	4b1a      	ldr	r3, [pc, #104]	; (8001e80 <HAL_UART_RxCpltCallback+0x304>)
 8001e16:	f993 3000 	ldrsb.w	r3, [r3]
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	b250      	sxtb	r0, r2
 8001e1e:	491a      	ldr	r1, [pc, #104]	; (8001e88 <HAL_UART_RxCpltCallback+0x30c>)
 8001e20:	225c      	movs	r2, #92	; 0x5c
 8001e22:	fb02 f204 	mul.w	r2, r2, r4
 8001e26:	440a      	add	r2, r1
 8001e28:	4413      	add	r3, r2
 8001e2a:	3357      	adds	r3, #87	; 0x57
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	701a      	strb	r2, [r3, #0]
 8001e30:	e099      	b.n	8001f66 <HAL_UART_RxCpltCallback+0x3ea>
 8001e32:	bf00      	nop
 8001e34:	2000021a 	.word	0x2000021a
 8001e38:	20000d7c 	.word	0x20000d7c
 8001e3c:	20000d44 	.word	0x20000d44
 8001e40:	20000fe0 	.word	0x20000fe0
 8001e44:	08012910 	.word	0x08012910
 8001e48:	08012918 	.word	0x08012918
 8001e4c:	08012920 	.word	0x08012920
 8001e50:	08012928 	.word	0x08012928
 8001e54:	08012930 	.word	0x08012930
 8001e58:	08012938 	.word	0x08012938
 8001e5c:	08012940 	.word	0x08012940
 8001e60:	08012948 	.word	0x08012948
 8001e64:	08012950 	.word	0x08012950
 8001e68:	08012958 	.word	0x08012958
 8001e6c:	08012960 	.word	0x08012960
 8001e70:	20000219 	.word	0x20000219
 8001e74:	08012908 	.word	0x08012908
 8001e78:	20000cd8 	.word	0x20000cd8
 8001e7c:	200006b2 	.word	0x200006b2
 8001e80:	20000d04 	.word	0x20000d04
 8001e84:	200006ac 	.word	0x200006ac
 8001e88:	200008dc 	.word	0x200008dc
					}
				}
				else{
					myPreset[EQ_preset].level_R = atoi(str_param_EQ[3]);
 8001e8c:	4b3e      	ldr	r3, [pc, #248]	; (8001f88 <HAL_UART_RxCpltCallback+0x40c>)
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	4618      	mov	r0, r3
 8001e92:	f00b f8be 	bl	800d012 <atoi>
 8001e96:	4602      	mov	r2, r0
 8001e98:	4b3c      	ldr	r3, [pc, #240]	; (8001f8c <HAL_UART_RxCpltCallback+0x410>)
 8001e9a:	f993 3000 	ldrsb.w	r3, [r3]
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	b251      	sxtb	r1, r2
 8001ea2:	4a3b      	ldr	r2, [pc, #236]	; (8001f90 <HAL_UART_RxCpltCallback+0x414>)
 8001ea4:	235c      	movs	r3, #92	; 0x5c
 8001ea6:	fb03 f300 	mul.w	r3, r3, r0
 8001eaa:	4413      	add	r3, r2
 8001eac:	460a      	mov	r2, r1
 8001eae:	701a      	strb	r2, [r3, #0]
					myPreset[EQ_preset].gain_R[EQ_band] = atof(str_param_EQ[4]);
 8001eb0:	4b35      	ldr	r3, [pc, #212]	; (8001f88 <HAL_UART_RxCpltCallback+0x40c>)
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f00b f8a9 	bl	800d00c <atof>
 8001eba:	ec52 1b10 	vmov	r1, r2, d0
 8001ebe:	4b33      	ldr	r3, [pc, #204]	; (8001f8c <HAL_UART_RxCpltCallback+0x410>)
 8001ec0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ec4:	461c      	mov	r4, r3
 8001ec6:	4b33      	ldr	r3, [pc, #204]	; (8001f94 <HAL_UART_RxCpltCallback+0x418>)
 8001ec8:	f993 3000 	ldrsb.w	r3, [r3]
 8001ecc:	461d      	mov	r5, r3
 8001ece:	4608      	mov	r0, r1
 8001ed0:	4611      	mov	r1, r2
 8001ed2:	f7fe fe99 	bl	8000c08 <__aeabi_d2f>
 8001ed6:	4601      	mov	r1, r0
 8001ed8:	4a2d      	ldr	r2, [pc, #180]	; (8001f90 <HAL_UART_RxCpltCallback+0x414>)
 8001eda:	4623      	mov	r3, r4
 8001edc:	005b      	lsls	r3, r3, #1
 8001ede:	4423      	add	r3, r4
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	1b1b      	subs	r3, r3, r4
 8001ee4:	442b      	add	r3, r5
 8001ee6:	009b      	lsls	r3, r3, #2
 8001ee8:	4413      	add	r3, r2
 8001eea:	3304      	adds	r3, #4
 8001eec:	6019      	str	r1, [r3, #0]
					myPreset[EQ_preset].fc_R[EQ_band] = atoi(str_param_EQ[5]);
 8001eee:	4b26      	ldr	r3, [pc, #152]	; (8001f88 <HAL_UART_RxCpltCallback+0x40c>)
 8001ef0:	695b      	ldr	r3, [r3, #20]
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f00b f88d 	bl	800d012 <atoi>
 8001ef8:	4601      	mov	r1, r0
 8001efa:	4b24      	ldr	r3, [pc, #144]	; (8001f8c <HAL_UART_RxCpltCallback+0x410>)
 8001efc:	f993 3000 	ldrsb.w	r3, [r3]
 8001f00:	461a      	mov	r2, r3
 8001f02:	4b24      	ldr	r3, [pc, #144]	; (8001f94 <HAL_UART_RxCpltCallback+0x418>)
 8001f04:	f993 3000 	ldrsb.w	r3, [r3]
 8001f08:	461c      	mov	r4, r3
 8001f0a:	4608      	mov	r0, r1
 8001f0c:	4920      	ldr	r1, [pc, #128]	; (8001f90 <HAL_UART_RxCpltCallback+0x414>)
 8001f0e:	4613      	mov	r3, r2
 8001f10:	005b      	lsls	r3, r3, #1
 8001f12:	4413      	add	r3, r2
 8001f14:	00db      	lsls	r3, r3, #3
 8001f16:	1a9b      	subs	r3, r3, r2
 8001f18:	4423      	add	r3, r4
 8001f1a:	330a      	adds	r3, #10
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	440b      	add	r3, r1
 8001f20:	6058      	str	r0, [r3, #4]
					if(EQ_band>0 && EQ_band<4){
 8001f22:	4b1c      	ldr	r3, [pc, #112]	; (8001f94 <HAL_UART_RxCpltCallback+0x418>)
 8001f24:	f993 3000 	ldrsb.w	r3, [r3]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	dd1c      	ble.n	8001f66 <HAL_UART_RxCpltCallback+0x3ea>
 8001f2c:	4b19      	ldr	r3, [pc, #100]	; (8001f94 <HAL_UART_RxCpltCallback+0x418>)
 8001f2e:	f993 3000 	ldrsb.w	r3, [r3]
 8001f32:	2b03      	cmp	r3, #3
 8001f34:	dc17      	bgt.n	8001f66 <HAL_UART_RxCpltCallback+0x3ea>
						myPreset[EQ_preset].bw_R[EQ_band-1] = atoi(str_param_EQ[6]);
 8001f36:	4b14      	ldr	r3, [pc, #80]	; (8001f88 <HAL_UART_RxCpltCallback+0x40c>)
 8001f38:	699b      	ldr	r3, [r3, #24]
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f00b f869 	bl	800d012 <atoi>
 8001f40:	4602      	mov	r2, r0
 8001f42:	4b12      	ldr	r3, [pc, #72]	; (8001f8c <HAL_UART_RxCpltCallback+0x410>)
 8001f44:	f993 3000 	ldrsb.w	r3, [r3]
 8001f48:	461c      	mov	r4, r3
 8001f4a:	4b12      	ldr	r3, [pc, #72]	; (8001f94 <HAL_UART_RxCpltCallback+0x418>)
 8001f4c:	f993 3000 	ldrsb.w	r3, [r3]
 8001f50:	3b01      	subs	r3, #1
 8001f52:	b250      	sxtb	r0, r2
 8001f54:	490e      	ldr	r1, [pc, #56]	; (8001f90 <HAL_UART_RxCpltCallback+0x414>)
 8001f56:	225c      	movs	r2, #92	; 0x5c
 8001f58:	fb02 f204 	mul.w	r2, r2, r4
 8001f5c:	440a      	add	r2, r1
 8001f5e:	4413      	add	r3, r2
 8001f60:	3354      	adds	r3, #84	; 0x54
 8001f62:	4602      	mov	r2, r0
 8001f64:	701a      	strb	r2, [r3, #0]
					}
				}
				enWritePreset=0;
 8001f66:	4b0c      	ldr	r3, [pc, #48]	; (8001f98 <HAL_UART_RxCpltCallback+0x41c>)
 8001f68:	2200      	movs	r2, #0
 8001f6a:	701a      	strb	r2, [r3, #0]
			}
		}
		memset(data_serial_rx,0,strlen(data_serial_rx));
 8001f6c:	480b      	ldr	r0, [pc, #44]	; (8001f9c <HAL_UART_RxCpltCallback+0x420>)
 8001f6e:	f7fe f939 	bl	80001e4 <strlen>
 8001f72:	4603      	mov	r3, r0
 8001f74:	461a      	mov	r2, r3
 8001f76:	2100      	movs	r1, #0
 8001f78:	4808      	ldr	r0, [pc, #32]	; (8001f9c <HAL_UART_RxCpltCallback+0x420>)
 8001f7a:	f00b f88c 	bl	800d096 <memset>
	}
}
 8001f7e:	bf00      	nop
 8001f80:	3740      	adds	r7, #64	; 0x40
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bdb0      	pop	{r4, r5, r7, pc}
 8001f86:	bf00      	nop
 8001f88:	20000cd8 	.word	0x20000cd8
 8001f8c:	200006b2 	.word	0x200006b2
 8001f90:	200008dc 	.word	0x200008dc
 8001f94:	20000d04 	.word	0x20000d04
 8001f98:	20000219 	.word	0x20000219
 8001f9c:	20000d44 	.word	0x20000d44

08001fa0 <saveToEeprom>:
/* ------------------------------------------ EEPROM ------------------------------------------ */
void saveToEeprom(void){
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
	/* Baca preset terakhir */
	EEPROM_WriteByte(0, 0, (uint8_t*)&EQ_preset);
 8001fa6:	4a0a      	ldr	r2, [pc, #40]	; (8001fd0 <saveToEeprom+0x30>)
 8001fa8:	2100      	movs	r1, #0
 8001faa:	2000      	movs	r0, #0
 8001fac:	f003 fa48 	bl	8005440 <EEPROM_WriteByte>
	/* Baca semua preset */
	uint8_t* addrOfStruct = (uint8_t*)&myPreset;
 8001fb0:	4b08      	ldr	r3, [pc, #32]	; (8001fd4 <saveToEeprom+0x34>)
 8001fb2:	607b      	str	r3, [r7, #4]
	uint16_t sizeOfStruct = sizeof(myPreset);
 8001fb4:	f44f 737d 	mov.w	r3, #1012	; 0x3f4
 8001fb8:	807b      	strh	r3, [r7, #2]
	EEPROM_Write(1, 0, addrOfStruct, sizeOfStruct);
 8001fba:	887b      	ldrh	r3, [r7, #2]
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	2100      	movs	r1, #0
 8001fc0:	2001      	movs	r0, #1
 8001fc2:	f003 f977 	bl	80052b4 <EEPROM_Write>
}
 8001fc6:	bf00      	nop
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	200006b2 	.word	0x200006b2
 8001fd4:	200008dc 	.word	0x200008dc

08001fd8 <LoadFromEeprom>:
void LoadFromEeprom(void){
 8001fd8:	b5b0      	push	{r4, r5, r7, lr}
 8001fda:	b084      	sub	sp, #16
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	466b      	mov	r3, sp
 8001fe0:	461d      	mov	r5, r3
	/* Tulis preset terakhir */
	EEPROM_ReadByte(0, 0, (uint8_t*)&EQ_preset);
 8001fe2:	4a1e      	ldr	r2, [pc, #120]	; (800205c <LoadFromEeprom+0x84>)
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	2000      	movs	r0, #0
 8001fe8:	f003 fa50 	bl	800548c <EEPROM_ReadByte>
	/* Tulis semua prset */
	uint16_t sizeOfBuff = sizeof(myPreset);
 8001fec:	f44f 737d 	mov.w	r3, #1012	; 0x3f4
 8001ff0:	81fb      	strh	r3, [r7, #14]
	uint8_t reciveBuff[sizeOfBuff];
 8001ff2:	89f8      	ldrh	r0, [r7, #14]
 8001ff4:	4603      	mov	r3, r0
 8001ff6:	3b01      	subs	r3, #1
 8001ff8:	60bb      	str	r3, [r7, #8]
 8001ffa:	b281      	uxth	r1, r0
 8001ffc:	f04f 0200 	mov.w	r2, #0
 8002000:	f04f 0300 	mov.w	r3, #0
 8002004:	f04f 0400 	mov.w	r4, #0
 8002008:	00d4      	lsls	r4, r2, #3
 800200a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800200e:	00cb      	lsls	r3, r1, #3
 8002010:	b281      	uxth	r1, r0
 8002012:	f04f 0200 	mov.w	r2, #0
 8002016:	f04f 0300 	mov.w	r3, #0
 800201a:	f04f 0400 	mov.w	r4, #0
 800201e:	00d4      	lsls	r4, r2, #3
 8002020:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8002024:	00cb      	lsls	r3, r1, #3
 8002026:	4603      	mov	r3, r0
 8002028:	3307      	adds	r3, #7
 800202a:	08db      	lsrs	r3, r3, #3
 800202c:	00db      	lsls	r3, r3, #3
 800202e:	ebad 0d03 	sub.w	sp, sp, r3
 8002032:	466b      	mov	r3, sp
 8002034:	3300      	adds	r3, #0
 8002036:	607b      	str	r3, [r7, #4]
	EEPROM_Read(1, 0, reciveBuff, sizeOfBuff);
 8002038:	687a      	ldr	r2, [r7, #4]
 800203a:	89fb      	ldrh	r3, [r7, #14]
 800203c:	2100      	movs	r1, #0
 800203e:	2001      	movs	r0, #1
 8002040:	f003 f99c 	bl	800537c <EEPROM_Read>
	memcpy(&myPreset, reciveBuff, sizeof(myPreset));
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	f44f 727d 	mov.w	r2, #1012	; 0x3f4
 800204a:	4619      	mov	r1, r3
 800204c:	4804      	ldr	r0, [pc, #16]	; (8002060 <LoadFromEeprom+0x88>)
 800204e:	f00b f817 	bl	800d080 <memcpy>
 8002052:	46ad      	mov	sp, r5
}
 8002054:	bf00      	nop
 8002056:	3710      	adds	r7, #16
 8002058:	46bd      	mov	sp, r7
 800205a:	bdb0      	pop	{r4, r5, r7, pc}
 800205c:	200006b2 	.word	0x200006b2
 8002060:	200008dc 	.word	0x200008dc

08002064 <I2S_readWord>:

/* -------------------------------------- I2S [AK4556] ---------------------------------------- */
float I2S_readWord(_Bool ch, uint8_t buffer){
 8002064:	b480      	push	{r7}
 8002066:	b085      	sub	sp, #20
 8002068:	af00      	add	r7, sp, #0
 800206a:	4603      	mov	r3, r0
 800206c:	460a      	mov	r2, r1
 800206e:	71fb      	strb	r3, [r7, #7]
 8002070:	4613      	mov	r3, r2
 8002072:	71bb      	strb	r3, [r7, #6]
	int32_t result_int32 = 0;
 8002074:	2300      	movs	r3, #0
 8002076:	60fb      	str	r3, [r7, #12]
	uint32_t result_uint32 = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	60bb      	str	r3, [r7, #8]
	if(!ch){
 800207c:	79fb      	ldrb	r3, [r7, #7]
 800207e:	f083 0301 	eor.w	r3, r3, #1
 8002082:	b2db      	uxtb	r3, r3
 8002084:	2b00      	cmp	r3, #0
 8002086:	d00e      	beq.n	80020a6 <I2S_readWord+0x42>
		/* read L ch */
		result_uint32 = (I2S_rxBuff[0+buffer]<<8) | (I2S_rxBuff[1+buffer]>>8);
 8002088:	79bb      	ldrb	r3, [r7, #6]
 800208a:	4a1a      	ldr	r2, [pc, #104]	; (80020f4 <I2S_readWord+0x90>)
 800208c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002090:	021b      	lsls	r3, r3, #8
 8002092:	79ba      	ldrb	r2, [r7, #6]
 8002094:	3201      	adds	r2, #1
 8002096:	4917      	ldr	r1, [pc, #92]	; (80020f4 <I2S_readWord+0x90>)
 8002098:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800209c:	0a12      	lsrs	r2, r2, #8
 800209e:	b292      	uxth	r2, r2
 80020a0:	4313      	orrs	r3, r2
 80020a2:	60bb      	str	r3, [r7, #8]
 80020a4:	e00e      	b.n	80020c4 <I2S_readWord+0x60>
	}
	else{
		/* write L ch */
		result_uint32 = (I2S_rxBuff[2+buffer]<<8) | (I2S_rxBuff[3+buffer]>>8);
 80020a6:	79bb      	ldrb	r3, [r7, #6]
 80020a8:	3302      	adds	r3, #2
 80020aa:	4a12      	ldr	r2, [pc, #72]	; (80020f4 <I2S_readWord+0x90>)
 80020ac:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80020b0:	021b      	lsls	r3, r3, #8
 80020b2:	79ba      	ldrb	r2, [r7, #6]
 80020b4:	3203      	adds	r2, #3
 80020b6:	490f      	ldr	r1, [pc, #60]	; (80020f4 <I2S_readWord+0x90>)
 80020b8:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 80020bc:	0a12      	lsrs	r2, r2, #8
 80020be:	b292      	uxth	r2, r2
 80020c0:	4313      	orrs	r3, r2
 80020c2:	60bb      	str	r3, [r7, #8]
	}

	/* ubah 24bit 2's comp ke int 32 bit */
	if((result_uint32&(1<<23)) != 0){
 80020c4:	68bb      	ldr	r3, [r7, #8]
 80020c6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d004      	beq.n	80020d8 <I2S_readWord+0x74>
		result_int32 = result_uint32 | ~((1<<24)-1);
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	e001      	b.n	80020dc <I2S_readWord+0x78>
	}
	else{
		result_int32 = result_uint32;
 80020d8:	68bb      	ldr	r3, [r7, #8]
 80020da:	60fb      	str	r3, [r7, #12]
	}
	return (float)result_int32;
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	ee07 3a90 	vmov	s15, r3
 80020e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 80020e6:	eeb0 0a67 	vmov.f32	s0, s15
 80020ea:	3714      	adds	r7, #20
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr
 80020f4:	2000073c 	.word	0x2000073c

080020f8 <I2S_writeWord>:
void I2S_writeWord(float dataf, _Bool ch, uint8_t buffer){
 80020f8:	b480      	push	{r7}
 80020fa:	b085      	sub	sp, #20
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8002102:	4603      	mov	r3, r0
 8002104:	460a      	mov	r2, r1
 8002106:	70fb      	strb	r3, [r7, #3]
 8002108:	4613      	mov	r3, r2
 800210a:	70bb      	strb	r3, [r7, #2]
	uint32_t result_uint32 = 0;
 800210c:	2300      	movs	r3, #0
 800210e:	60fb      	str	r3, [r7, #12]
	/* ubah int 32bit ke 24bit 2's comp */
	if(dataf < 0){
 8002110:	edd7 7a01 	vldr	s15, [r7, #4]
 8002114:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800211c:	d50b      	bpl.n	8002136 <I2S_writeWord+0x3e>
		result_uint32 |= (1<<24) | (int32_t)dataf;
 800211e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002122:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002126:	ee17 2a90 	vmov	r2, s15
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	4313      	orrs	r3, r2
 800212e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002132:	60fb      	str	r3, [r7, #12]
 8002134:	e006      	b.n	8002144 <I2S_writeWord+0x4c>
	}
	else{
		result_uint32 = (int32_t)dataf;
 8002136:	edd7 7a01 	vldr	s15, [r7, #4]
 800213a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800213e:	ee17 3a90 	vmov	r3, s15
 8002142:	60fb      	str	r3, [r7, #12]
	}

	if(!ch){
 8002144:	78fb      	ldrb	r3, [r7, #3]
 8002146:	f083 0301 	eor.w	r3, r3, #1
 800214a:	b2db      	uxtb	r3, r3
 800214c:	2b00      	cmp	r3, #0
 800214e:	d010      	beq.n	8002172 <I2S_writeWord+0x7a>
		/* write L ch */
		I2S_txBuff[0+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	0a1a      	lsrs	r2, r3, #8
 8002154:	78bb      	ldrb	r3, [r7, #2]
 8002156:	b291      	uxth	r1, r2
 8002158:	4a11      	ldr	r2, [pc, #68]	; (80021a0 <I2S_writeWord+0xa8>)
 800215a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		I2S_txBuff[1+buffer] = (result_uint32<<8) & 0x0000FF00;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	b29a      	uxth	r2, r3
 8002162:	78bb      	ldrb	r3, [r7, #2]
 8002164:	3301      	adds	r3, #1
 8002166:	0212      	lsls	r2, r2, #8
 8002168:	b291      	uxth	r1, r2
 800216a:	4a0d      	ldr	r2, [pc, #52]	; (80021a0 <I2S_writeWord+0xa8>)
 800216c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	else{
		/* write L ch */
		I2S_txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
		I2S_txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
	}
}
 8002170:	e010      	b.n	8002194 <I2S_writeWord+0x9c>
		I2S_txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	0a1a      	lsrs	r2, r3, #8
 8002176:	78bb      	ldrb	r3, [r7, #2]
 8002178:	3302      	adds	r3, #2
 800217a:	b291      	uxth	r1, r2
 800217c:	4a08      	ldr	r2, [pc, #32]	; (80021a0 <I2S_writeWord+0xa8>)
 800217e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		I2S_txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	b29a      	uxth	r2, r3
 8002186:	78bb      	ldrb	r3, [r7, #2]
 8002188:	3303      	adds	r3, #3
 800218a:	0212      	lsls	r2, r2, #8
 800218c:	b291      	uxth	r1, r2
 800218e:	4a04      	ldr	r2, [pc, #16]	; (80021a0 <I2S_writeWord+0xa8>)
 8002190:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8002194:	bf00      	nop
 8002196:	3714      	adds	r7, #20
 8002198:	46bd      	mov	sp, r7
 800219a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219e:	4770      	bx	lr
 80021a0:	20000ea0 	.word	0x20000ea0

080021a4 <Calc_Coeff_Filter>:


/* --------------------------------------- EQ PRESET ------------------------------------------ */
void Calc_Coeff_Filter(void){
 80021a4:	b580      	push	{r7, lr}
 80021a6:	af00      	add	r7, sp, #0
	/* Hitung koefisien filter Kanan */
	shelv(&R_cS1[0], 0, myPreset[EQ_preset].gain_R[0], myPreset[EQ_preset].fc_R[0], FREQSAMPLING);
 80021a8:	4bdb      	ldr	r3, [pc, #876]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80021aa:	f993 3000 	ldrsb.w	r3, [r3]
 80021ae:	4619      	mov	r1, r3
 80021b0:	4ada      	ldr	r2, [pc, #872]	; (800251c <Calc_Coeff_Filter+0x378>)
 80021b2:	235c      	movs	r3, #92	; 0x5c
 80021b4:	fb03 f301 	mul.w	r3, r3, r1
 80021b8:	4413      	add	r3, r2
 80021ba:	3304      	adds	r3, #4
 80021bc:	edd3 7a00 	vldr	s15, [r3]
 80021c0:	4bd5      	ldr	r3, [pc, #852]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80021c2:	f993 3000 	ldrsb.w	r3, [r3]
 80021c6:	4619      	mov	r1, r3
 80021c8:	4ad4      	ldr	r2, [pc, #848]	; (800251c <Calc_Coeff_Filter+0x378>)
 80021ca:	235c      	movs	r3, #92	; 0x5c
 80021cc:	fb03 f301 	mul.w	r3, r3, r1
 80021d0:	4413      	add	r3, r2
 80021d2:	332c      	adds	r3, #44	; 0x2c
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	ee07 3a10 	vmov	s14, r3
 80021da:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80021de:	ed9f 1ad0 	vldr	s2, [pc, #832]	; 8002520 <Calc_Coeff_Filter+0x37c>
 80021e2:	eef0 0a47 	vmov.f32	s1, s14
 80021e6:	eeb0 0a67 	vmov.f32	s0, s15
 80021ea:	2100      	movs	r1, #0
 80021ec:	48cd      	ldr	r0, [pc, #820]	; (8002524 <Calc_Coeff_Filter+0x380>)
 80021ee:	f003 f973 	bl	80054d8 <shelv>
	peak(&R_cS2[0], myPreset[EQ_preset].gain_R[1], myPreset[EQ_preset].fc_R[1], myPreset[EQ_preset].bw_R[0], FREQSAMPLING);
 80021f2:	4bc9      	ldr	r3, [pc, #804]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80021f4:	f993 3000 	ldrsb.w	r3, [r3]
 80021f8:	4619      	mov	r1, r3
 80021fa:	4ac8      	ldr	r2, [pc, #800]	; (800251c <Calc_Coeff_Filter+0x378>)
 80021fc:	235c      	movs	r3, #92	; 0x5c
 80021fe:	fb03 f301 	mul.w	r3, r3, r1
 8002202:	4413      	add	r3, r2
 8002204:	3308      	adds	r3, #8
 8002206:	edd3 7a00 	vldr	s15, [r3]
 800220a:	4bc3      	ldr	r3, [pc, #780]	; (8002518 <Calc_Coeff_Filter+0x374>)
 800220c:	f993 3000 	ldrsb.w	r3, [r3]
 8002210:	4619      	mov	r1, r3
 8002212:	4ac2      	ldr	r2, [pc, #776]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002214:	235c      	movs	r3, #92	; 0x5c
 8002216:	fb03 f301 	mul.w	r3, r3, r1
 800221a:	4413      	add	r3, r2
 800221c:	3330      	adds	r3, #48	; 0x30
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	ee07 3a10 	vmov	s14, r3
 8002224:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002228:	4bbb      	ldr	r3, [pc, #748]	; (8002518 <Calc_Coeff_Filter+0x374>)
 800222a:	f993 3000 	ldrsb.w	r3, [r3]
 800222e:	4619      	mov	r1, r3
 8002230:	4aba      	ldr	r2, [pc, #744]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002232:	235c      	movs	r3, #92	; 0x5c
 8002234:	fb03 f301 	mul.w	r3, r3, r1
 8002238:	4413      	add	r3, r2
 800223a:	3354      	adds	r3, #84	; 0x54
 800223c:	f993 3000 	ldrsb.w	r3, [r3]
 8002240:	ee06 3a90 	vmov	s13, r3
 8002244:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002248:	eddf 1ab5 	vldr	s3, [pc, #724]	; 8002520 <Calc_Coeff_Filter+0x37c>
 800224c:	eeb0 1a66 	vmov.f32	s2, s13
 8002250:	eef0 0a47 	vmov.f32	s1, s14
 8002254:	eeb0 0a67 	vmov.f32	s0, s15
 8002258:	48b3      	ldr	r0, [pc, #716]	; (8002528 <Calc_Coeff_Filter+0x384>)
 800225a:	f003 ff39 	bl	80060d0 <peak>
	peak(&R_cS3[0], myPreset[EQ_preset].gain_R[2], myPreset[EQ_preset].fc_R[2], myPreset[EQ_preset].bw_R[1], FREQSAMPLING);
 800225e:	4bae      	ldr	r3, [pc, #696]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002260:	f993 3000 	ldrsb.w	r3, [r3]
 8002264:	4619      	mov	r1, r3
 8002266:	4aad      	ldr	r2, [pc, #692]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002268:	235c      	movs	r3, #92	; 0x5c
 800226a:	fb03 f301 	mul.w	r3, r3, r1
 800226e:	4413      	add	r3, r2
 8002270:	330c      	adds	r3, #12
 8002272:	edd3 7a00 	vldr	s15, [r3]
 8002276:	4ba8      	ldr	r3, [pc, #672]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002278:	f993 3000 	ldrsb.w	r3, [r3]
 800227c:	4619      	mov	r1, r3
 800227e:	4aa7      	ldr	r2, [pc, #668]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002280:	235c      	movs	r3, #92	; 0x5c
 8002282:	fb03 f301 	mul.w	r3, r3, r1
 8002286:	4413      	add	r3, r2
 8002288:	3334      	adds	r3, #52	; 0x34
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	ee07 3a10 	vmov	s14, r3
 8002290:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002294:	4ba0      	ldr	r3, [pc, #640]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002296:	f993 3000 	ldrsb.w	r3, [r3]
 800229a:	4619      	mov	r1, r3
 800229c:	4a9f      	ldr	r2, [pc, #636]	; (800251c <Calc_Coeff_Filter+0x378>)
 800229e:	235c      	movs	r3, #92	; 0x5c
 80022a0:	fb03 f301 	mul.w	r3, r3, r1
 80022a4:	4413      	add	r3, r2
 80022a6:	3355      	adds	r3, #85	; 0x55
 80022a8:	f993 3000 	ldrsb.w	r3, [r3]
 80022ac:	ee06 3a90 	vmov	s13, r3
 80022b0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80022b4:	eddf 1a9a 	vldr	s3, [pc, #616]	; 8002520 <Calc_Coeff_Filter+0x37c>
 80022b8:	eeb0 1a66 	vmov.f32	s2, s13
 80022bc:	eef0 0a47 	vmov.f32	s1, s14
 80022c0:	eeb0 0a67 	vmov.f32	s0, s15
 80022c4:	4899      	ldr	r0, [pc, #612]	; (800252c <Calc_Coeff_Filter+0x388>)
 80022c6:	f003 ff03 	bl	80060d0 <peak>
	peak(&R_cS4[0], myPreset[EQ_preset].gain_R[3], myPreset[EQ_preset].fc_R[3], myPreset[EQ_preset].bw_R[2], FREQSAMPLING);
 80022ca:	4b93      	ldr	r3, [pc, #588]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80022cc:	f993 3000 	ldrsb.w	r3, [r3]
 80022d0:	4619      	mov	r1, r3
 80022d2:	4a92      	ldr	r2, [pc, #584]	; (800251c <Calc_Coeff_Filter+0x378>)
 80022d4:	235c      	movs	r3, #92	; 0x5c
 80022d6:	fb03 f301 	mul.w	r3, r3, r1
 80022da:	4413      	add	r3, r2
 80022dc:	3310      	adds	r3, #16
 80022de:	edd3 7a00 	vldr	s15, [r3]
 80022e2:	4b8d      	ldr	r3, [pc, #564]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80022e4:	f993 3000 	ldrsb.w	r3, [r3]
 80022e8:	4619      	mov	r1, r3
 80022ea:	4a8c      	ldr	r2, [pc, #560]	; (800251c <Calc_Coeff_Filter+0x378>)
 80022ec:	235c      	movs	r3, #92	; 0x5c
 80022ee:	fb03 f301 	mul.w	r3, r3, r1
 80022f2:	4413      	add	r3, r2
 80022f4:	3338      	adds	r3, #56	; 0x38
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	ee07 3a10 	vmov	s14, r3
 80022fc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002300:	4b85      	ldr	r3, [pc, #532]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002302:	f993 3000 	ldrsb.w	r3, [r3]
 8002306:	4619      	mov	r1, r3
 8002308:	4a84      	ldr	r2, [pc, #528]	; (800251c <Calc_Coeff_Filter+0x378>)
 800230a:	235c      	movs	r3, #92	; 0x5c
 800230c:	fb03 f301 	mul.w	r3, r3, r1
 8002310:	4413      	add	r3, r2
 8002312:	3356      	adds	r3, #86	; 0x56
 8002314:	f993 3000 	ldrsb.w	r3, [r3]
 8002318:	ee06 3a90 	vmov	s13, r3
 800231c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002320:	eddf 1a7f 	vldr	s3, [pc, #508]	; 8002520 <Calc_Coeff_Filter+0x37c>
 8002324:	eeb0 1a66 	vmov.f32	s2, s13
 8002328:	eef0 0a47 	vmov.f32	s1, s14
 800232c:	eeb0 0a67 	vmov.f32	s0, s15
 8002330:	487f      	ldr	r0, [pc, #508]	; (8002530 <Calc_Coeff_Filter+0x38c>)
 8002332:	f003 fecd 	bl	80060d0 <peak>
	shelv(&R_cS5[0], 1, myPreset[EQ_preset].gain_R[4], myPreset[EQ_preset].fc_R[4], FREQSAMPLING);
 8002336:	4b78      	ldr	r3, [pc, #480]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002338:	f993 3000 	ldrsb.w	r3, [r3]
 800233c:	4619      	mov	r1, r3
 800233e:	4a77      	ldr	r2, [pc, #476]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002340:	235c      	movs	r3, #92	; 0x5c
 8002342:	fb03 f301 	mul.w	r3, r3, r1
 8002346:	4413      	add	r3, r2
 8002348:	3314      	adds	r3, #20
 800234a:	edd3 7a00 	vldr	s15, [r3]
 800234e:	4b72      	ldr	r3, [pc, #456]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002350:	f993 3000 	ldrsb.w	r3, [r3]
 8002354:	4619      	mov	r1, r3
 8002356:	4a71      	ldr	r2, [pc, #452]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002358:	235c      	movs	r3, #92	; 0x5c
 800235a:	fb03 f301 	mul.w	r3, r3, r1
 800235e:	4413      	add	r3, r2
 8002360:	333c      	adds	r3, #60	; 0x3c
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	ee07 3a10 	vmov	s14, r3
 8002368:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800236c:	ed9f 1a6c 	vldr	s2, [pc, #432]	; 8002520 <Calc_Coeff_Filter+0x37c>
 8002370:	eef0 0a47 	vmov.f32	s1, s14
 8002374:	eeb0 0a67 	vmov.f32	s0, s15
 8002378:	2101      	movs	r1, #1
 800237a:	486e      	ldr	r0, [pc, #440]	; (8002534 <Calc_Coeff_Filter+0x390>)
 800237c:	f003 f8ac 	bl	80054d8 <shelv>

	/* Hitung koefisien filter kiri */
	shelv(&L_cS1[0], 0, myPreset[EQ_preset].gain_L[0], myPreset[EQ_preset].fc_L[0], FREQSAMPLING);
 8002380:	4b65      	ldr	r3, [pc, #404]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002382:	f993 3000 	ldrsb.w	r3, [r3]
 8002386:	4619      	mov	r1, r3
 8002388:	4a64      	ldr	r2, [pc, #400]	; (800251c <Calc_Coeff_Filter+0x378>)
 800238a:	235c      	movs	r3, #92	; 0x5c
 800238c:	fb03 f301 	mul.w	r3, r3, r1
 8002390:	4413      	add	r3, r2
 8002392:	3318      	adds	r3, #24
 8002394:	edd3 7a00 	vldr	s15, [r3]
 8002398:	4b5f      	ldr	r3, [pc, #380]	; (8002518 <Calc_Coeff_Filter+0x374>)
 800239a:	f993 3000 	ldrsb.w	r3, [r3]
 800239e:	4619      	mov	r1, r3
 80023a0:	4a5e      	ldr	r2, [pc, #376]	; (800251c <Calc_Coeff_Filter+0x378>)
 80023a2:	235c      	movs	r3, #92	; 0x5c
 80023a4:	fb03 f301 	mul.w	r3, r3, r1
 80023a8:	4413      	add	r3, r2
 80023aa:	3340      	adds	r3, #64	; 0x40
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	ee07 3a10 	vmov	s14, r3
 80023b2:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80023b6:	ed9f 1a5a 	vldr	s2, [pc, #360]	; 8002520 <Calc_Coeff_Filter+0x37c>
 80023ba:	eef0 0a47 	vmov.f32	s1, s14
 80023be:	eeb0 0a67 	vmov.f32	s0, s15
 80023c2:	2100      	movs	r1, #0
 80023c4:	485c      	ldr	r0, [pc, #368]	; (8002538 <Calc_Coeff_Filter+0x394>)
 80023c6:	f003 f887 	bl	80054d8 <shelv>
	peak(&L_cS2[0], myPreset[EQ_preset].gain_L[1], myPreset[EQ_preset].fc_L[1], myPreset[EQ_preset].bw_L[0], FREQSAMPLING);
 80023ca:	4b53      	ldr	r3, [pc, #332]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80023cc:	f993 3000 	ldrsb.w	r3, [r3]
 80023d0:	4619      	mov	r1, r3
 80023d2:	4a52      	ldr	r2, [pc, #328]	; (800251c <Calc_Coeff_Filter+0x378>)
 80023d4:	235c      	movs	r3, #92	; 0x5c
 80023d6:	fb03 f301 	mul.w	r3, r3, r1
 80023da:	4413      	add	r3, r2
 80023dc:	331c      	adds	r3, #28
 80023de:	edd3 7a00 	vldr	s15, [r3]
 80023e2:	4b4d      	ldr	r3, [pc, #308]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80023e4:	f993 3000 	ldrsb.w	r3, [r3]
 80023e8:	4619      	mov	r1, r3
 80023ea:	4a4c      	ldr	r2, [pc, #304]	; (800251c <Calc_Coeff_Filter+0x378>)
 80023ec:	235c      	movs	r3, #92	; 0x5c
 80023ee:	fb03 f301 	mul.w	r3, r3, r1
 80023f2:	4413      	add	r3, r2
 80023f4:	3344      	adds	r3, #68	; 0x44
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	ee07 3a10 	vmov	s14, r3
 80023fc:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002400:	4b45      	ldr	r3, [pc, #276]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002402:	f993 3000 	ldrsb.w	r3, [r3]
 8002406:	4619      	mov	r1, r3
 8002408:	4a44      	ldr	r2, [pc, #272]	; (800251c <Calc_Coeff_Filter+0x378>)
 800240a:	235c      	movs	r3, #92	; 0x5c
 800240c:	fb03 f301 	mul.w	r3, r3, r1
 8002410:	4413      	add	r3, r2
 8002412:	3357      	adds	r3, #87	; 0x57
 8002414:	f993 3000 	ldrsb.w	r3, [r3]
 8002418:	ee06 3a90 	vmov	s13, r3
 800241c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002420:	eddf 1a3f 	vldr	s3, [pc, #252]	; 8002520 <Calc_Coeff_Filter+0x37c>
 8002424:	eeb0 1a66 	vmov.f32	s2, s13
 8002428:	eef0 0a47 	vmov.f32	s1, s14
 800242c:	eeb0 0a67 	vmov.f32	s0, s15
 8002430:	4842      	ldr	r0, [pc, #264]	; (800253c <Calc_Coeff_Filter+0x398>)
 8002432:	f003 fe4d 	bl	80060d0 <peak>
	peak(&L_cS3[0], myPreset[EQ_preset].gain_L[2], myPreset[EQ_preset].fc_L[2], myPreset[EQ_preset].bw_L[1], FREQSAMPLING);
 8002436:	4b38      	ldr	r3, [pc, #224]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002438:	f993 3000 	ldrsb.w	r3, [r3]
 800243c:	4619      	mov	r1, r3
 800243e:	4a37      	ldr	r2, [pc, #220]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002440:	235c      	movs	r3, #92	; 0x5c
 8002442:	fb03 f301 	mul.w	r3, r3, r1
 8002446:	4413      	add	r3, r2
 8002448:	3320      	adds	r3, #32
 800244a:	edd3 7a00 	vldr	s15, [r3]
 800244e:	4b32      	ldr	r3, [pc, #200]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002450:	f993 3000 	ldrsb.w	r3, [r3]
 8002454:	4619      	mov	r1, r3
 8002456:	4a31      	ldr	r2, [pc, #196]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002458:	235c      	movs	r3, #92	; 0x5c
 800245a:	fb03 f301 	mul.w	r3, r3, r1
 800245e:	4413      	add	r3, r2
 8002460:	3348      	adds	r3, #72	; 0x48
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	ee07 3a10 	vmov	s14, r3
 8002468:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800246c:	4b2a      	ldr	r3, [pc, #168]	; (8002518 <Calc_Coeff_Filter+0x374>)
 800246e:	f993 3000 	ldrsb.w	r3, [r3]
 8002472:	4619      	mov	r1, r3
 8002474:	4a29      	ldr	r2, [pc, #164]	; (800251c <Calc_Coeff_Filter+0x378>)
 8002476:	235c      	movs	r3, #92	; 0x5c
 8002478:	fb03 f301 	mul.w	r3, r3, r1
 800247c:	4413      	add	r3, r2
 800247e:	3358      	adds	r3, #88	; 0x58
 8002480:	f993 3000 	ldrsb.w	r3, [r3]
 8002484:	ee06 3a90 	vmov	s13, r3
 8002488:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 800248c:	eddf 1a24 	vldr	s3, [pc, #144]	; 8002520 <Calc_Coeff_Filter+0x37c>
 8002490:	eeb0 1a66 	vmov.f32	s2, s13
 8002494:	eef0 0a47 	vmov.f32	s1, s14
 8002498:	eeb0 0a67 	vmov.f32	s0, s15
 800249c:	4828      	ldr	r0, [pc, #160]	; (8002540 <Calc_Coeff_Filter+0x39c>)
 800249e:	f003 fe17 	bl	80060d0 <peak>
	peak(&L_cS4[0], myPreset[EQ_preset].gain_L[3], myPreset[EQ_preset].fc_L[3], myPreset[EQ_preset].bw_L[2], FREQSAMPLING);
 80024a2:	4b1d      	ldr	r3, [pc, #116]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80024a4:	f993 3000 	ldrsb.w	r3, [r3]
 80024a8:	4619      	mov	r1, r3
 80024aa:	4a1c      	ldr	r2, [pc, #112]	; (800251c <Calc_Coeff_Filter+0x378>)
 80024ac:	235c      	movs	r3, #92	; 0x5c
 80024ae:	fb03 f301 	mul.w	r3, r3, r1
 80024b2:	4413      	add	r3, r2
 80024b4:	3324      	adds	r3, #36	; 0x24
 80024b6:	edd3 7a00 	vldr	s15, [r3]
 80024ba:	4b17      	ldr	r3, [pc, #92]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80024bc:	f993 3000 	ldrsb.w	r3, [r3]
 80024c0:	4619      	mov	r1, r3
 80024c2:	4a16      	ldr	r2, [pc, #88]	; (800251c <Calc_Coeff_Filter+0x378>)
 80024c4:	235c      	movs	r3, #92	; 0x5c
 80024c6:	fb03 f301 	mul.w	r3, r3, r1
 80024ca:	4413      	add	r3, r2
 80024cc:	334c      	adds	r3, #76	; 0x4c
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	ee07 3a10 	vmov	s14, r3
 80024d4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80024d8:	4b0f      	ldr	r3, [pc, #60]	; (8002518 <Calc_Coeff_Filter+0x374>)
 80024da:	f993 3000 	ldrsb.w	r3, [r3]
 80024de:	4619      	mov	r1, r3
 80024e0:	4a0e      	ldr	r2, [pc, #56]	; (800251c <Calc_Coeff_Filter+0x378>)
 80024e2:	235c      	movs	r3, #92	; 0x5c
 80024e4:	fb03 f301 	mul.w	r3, r3, r1
 80024e8:	4413      	add	r3, r2
 80024ea:	3359      	adds	r3, #89	; 0x59
 80024ec:	f993 3000 	ldrsb.w	r3, [r3]
 80024f0:	ee06 3a90 	vmov	s13, r3
 80024f4:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80024f8:	eddf 1a09 	vldr	s3, [pc, #36]	; 8002520 <Calc_Coeff_Filter+0x37c>
 80024fc:	eeb0 1a66 	vmov.f32	s2, s13
 8002500:	eef0 0a47 	vmov.f32	s1, s14
 8002504:	eeb0 0a67 	vmov.f32	s0, s15
 8002508:	480e      	ldr	r0, [pc, #56]	; (8002544 <Calc_Coeff_Filter+0x3a0>)
 800250a:	f003 fde1 	bl	80060d0 <peak>
	shelv(&L_cS5[0], 1, myPreset[EQ_preset].gain_L[4], myPreset[EQ_preset].fc_L[4], FREQSAMPLING);
 800250e:	4b02      	ldr	r3, [pc, #8]	; (8002518 <Calc_Coeff_Filter+0x374>)
 8002510:	f993 3000 	ldrsb.w	r3, [r3]
 8002514:	4619      	mov	r1, r3
 8002516:	e017      	b.n	8002548 <Calc_Coeff_Filter+0x3a4>
 8002518:	200006b2 	.word	0x200006b2
 800251c:	200008dc 	.word	0x200008dc
 8002520:	473b8000 	.word	0x473b8000
 8002524:	20000da4 	.word	0x20000da4
 8002528:	200006d0 	.word	0x200006d0
 800252c:	20000d08 	.word	0x20000d08
 8002530:	20000870 	.word	0x20000870
 8002534:	20000db8 	.word	0x20000db8
 8002538:	20000fe4 	.word	0x20000fe4
 800253c:	20000fc4 	.word	0x20000fc4
 8002540:	20000d8c 	.word	0x20000d8c
 8002544:	20000758 	.word	0x20000758
 8002548:	4a11      	ldr	r2, [pc, #68]	; (8002590 <Calc_Coeff_Filter+0x3ec>)
 800254a:	235c      	movs	r3, #92	; 0x5c
 800254c:	fb03 f301 	mul.w	r3, r3, r1
 8002550:	4413      	add	r3, r2
 8002552:	3328      	adds	r3, #40	; 0x28
 8002554:	edd3 7a00 	vldr	s15, [r3]
 8002558:	4b0e      	ldr	r3, [pc, #56]	; (8002594 <Calc_Coeff_Filter+0x3f0>)
 800255a:	f993 3000 	ldrsb.w	r3, [r3]
 800255e:	4619      	mov	r1, r3
 8002560:	4a0b      	ldr	r2, [pc, #44]	; (8002590 <Calc_Coeff_Filter+0x3ec>)
 8002562:	235c      	movs	r3, #92	; 0x5c
 8002564:	fb03 f301 	mul.w	r3, r3, r1
 8002568:	4413      	add	r3, r2
 800256a:	3350      	adds	r3, #80	; 0x50
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	ee07 3a10 	vmov	s14, r3
 8002572:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002576:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8002598 <Calc_Coeff_Filter+0x3f4>
 800257a:	eef0 0a47 	vmov.f32	s1, s14
 800257e:	eeb0 0a67 	vmov.f32	s0, s15
 8002582:	2101      	movs	r1, #1
 8002584:	4805      	ldr	r0, [pc, #20]	; (800259c <Calc_Coeff_Filter+0x3f8>)
 8002586:	f002 ffa7 	bl	80054d8 <shelv>
}
 800258a:	bf00      	nop
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	200008dc 	.word	0x200008dc
 8002594:	200006b2 	.word	0x200006b2
 8002598:	473b8000 	.word	0x473b8000
 800259c:	20000794 	.word	0x20000794

080025a0 <Default_Setting>:
void Default_Setting(void){
 80025a0:	b480      	push	{r7}
 80025a2:	b083      	sub	sp, #12
 80025a4:	af00      	add	r7, sp, #0
	int8_t i = 0;
 80025a6:	2300      	movs	r3, #0
 80025a8:	71fb      	strb	r3, [r7, #7]
	int8_t j = 0;
 80025aa:	2300      	movs	r3, #0
 80025ac:	71bb      	strb	r3, [r7, #6]

	for(i=0; i<MAX_PRESET; i++){
 80025ae:	2300      	movs	r3, #0
 80025b0:	71fb      	strb	r3, [r7, #7]
 80025b2:	e0d2      	b.n	800275a <Default_Setting+0x1ba>
		myPreset[i].level_R = 100;
 80025b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025b8:	4a6d      	ldr	r2, [pc, #436]	; (8002770 <Default_Setting+0x1d0>)
 80025ba:	215c      	movs	r1, #92	; 0x5c
 80025bc:	fb01 f303 	mul.w	r3, r1, r3
 80025c0:	4413      	add	r3, r2
 80025c2:	2264      	movs	r2, #100	; 0x64
 80025c4:	701a      	strb	r2, [r3, #0]
		myPreset[i].level_L = 100;
 80025c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025ca:	4a69      	ldr	r2, [pc, #420]	; (8002770 <Default_Setting+0x1d0>)
 80025cc:	215c      	movs	r1, #92	; 0x5c
 80025ce:	fb01 f303 	mul.w	r3, r1, r3
 80025d2:	4413      	add	r3, r2
 80025d4:	3301      	adds	r3, #1
 80025d6:	2264      	movs	r2, #100	; 0x64
 80025d8:	701a      	strb	r2, [r3, #0]

		for(j=0; j<MAX_BAND; j++){
 80025da:	2300      	movs	r3, #0
 80025dc:	71bb      	strb	r3, [r7, #6]
 80025de:	e046      	b.n	800266e <Default_Setting+0xce>
			myPreset[i].gain_R[j] = 0;
 80025e0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80025e4:	f997 1006 	ldrsb.w	r1, [r7, #6]
 80025e8:	4861      	ldr	r0, [pc, #388]	; (8002770 <Default_Setting+0x1d0>)
 80025ea:	4613      	mov	r3, r2
 80025ec:	005b      	lsls	r3, r3, #1
 80025ee:	4413      	add	r3, r2
 80025f0:	00db      	lsls	r3, r3, #3
 80025f2:	1a9b      	subs	r3, r3, r2
 80025f4:	440b      	add	r3, r1
 80025f6:	009b      	lsls	r3, r3, #2
 80025f8:	4403      	add	r3, r0
 80025fa:	3304      	adds	r3, #4
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	601a      	str	r2, [r3, #0]
			myPreset[i].gain_L[j] = 0;
 8002602:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002606:	f997 1006 	ldrsb.w	r1, [r7, #6]
 800260a:	4859      	ldr	r0, [pc, #356]	; (8002770 <Default_Setting+0x1d0>)
 800260c:	4613      	mov	r3, r2
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	4413      	add	r3, r2
 8002612:	00db      	lsls	r3, r3, #3
 8002614:	1a9b      	subs	r3, r3, r2
 8002616:	440b      	add	r3, r1
 8002618:	3306      	adds	r3, #6
 800261a:	009b      	lsls	r3, r3, #2
 800261c:	4403      	add	r3, r0
 800261e:	f04f 0200 	mov.w	r2, #0
 8002622:	601a      	str	r2, [r3, #0]

			if(EQ_band<3){
 8002624:	4b53      	ldr	r3, [pc, #332]	; (8002774 <Default_Setting+0x1d4>)
 8002626:	f993 3000 	ldrsb.w	r3, [r3]
 800262a:	2b02      	cmp	r3, #2
 800262c:	dc19      	bgt.n	8002662 <Default_Setting+0xc2>
				myPreset[i].bw_R[j] = 100;
 800262e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002632:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002636:	494e      	ldr	r1, [pc, #312]	; (8002770 <Default_Setting+0x1d0>)
 8002638:	205c      	movs	r0, #92	; 0x5c
 800263a:	fb00 f202 	mul.w	r2, r0, r2
 800263e:	440a      	add	r2, r1
 8002640:	4413      	add	r3, r2
 8002642:	3354      	adds	r3, #84	; 0x54
 8002644:	2264      	movs	r2, #100	; 0x64
 8002646:	701a      	strb	r2, [r3, #0]
				myPreset[i].bw_L[j] = 100;
 8002648:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800264c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002650:	4947      	ldr	r1, [pc, #284]	; (8002770 <Default_Setting+0x1d0>)
 8002652:	205c      	movs	r0, #92	; 0x5c
 8002654:	fb00 f202 	mul.w	r2, r0, r2
 8002658:	440a      	add	r2, r1
 800265a:	4413      	add	r3, r2
 800265c:	3357      	adds	r3, #87	; 0x57
 800265e:	2264      	movs	r2, #100	; 0x64
 8002660:	701a      	strb	r2, [r3, #0]
		for(j=0; j<MAX_BAND; j++){
 8002662:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002666:	b2db      	uxtb	r3, r3
 8002668:	3301      	adds	r3, #1
 800266a:	b2db      	uxtb	r3, r3
 800266c:	71bb      	strb	r3, [r7, #6]
 800266e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002672:	2b04      	cmp	r3, #4
 8002674:	ddb4      	ble.n	80025e0 <Default_Setting+0x40>
			}

		}

		myPreset[i].fc_R[0] = 70;
 8002676:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800267a:	4a3d      	ldr	r2, [pc, #244]	; (8002770 <Default_Setting+0x1d0>)
 800267c:	215c      	movs	r1, #92	; 0x5c
 800267e:	fb01 f303 	mul.w	r3, r1, r3
 8002682:	4413      	add	r3, r2
 8002684:	332c      	adds	r3, #44	; 0x2c
 8002686:	2246      	movs	r2, #70	; 0x46
 8002688:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[1] = 300;
 800268a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800268e:	4a38      	ldr	r2, [pc, #224]	; (8002770 <Default_Setting+0x1d0>)
 8002690:	215c      	movs	r1, #92	; 0x5c
 8002692:	fb01 f303 	mul.w	r3, r1, r3
 8002696:	4413      	add	r3, r2
 8002698:	3330      	adds	r3, #48	; 0x30
 800269a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800269e:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[2] = 1000;
 80026a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026a4:	4a32      	ldr	r2, [pc, #200]	; (8002770 <Default_Setting+0x1d0>)
 80026a6:	215c      	movs	r1, #92	; 0x5c
 80026a8:	fb01 f303 	mul.w	r3, r1, r3
 80026ac:	4413      	add	r3, r2
 80026ae:	3334      	adds	r3, #52	; 0x34
 80026b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80026b4:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[3] = 3000;
 80026b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026ba:	4a2d      	ldr	r2, [pc, #180]	; (8002770 <Default_Setting+0x1d0>)
 80026bc:	215c      	movs	r1, #92	; 0x5c
 80026be:	fb01 f303 	mul.w	r3, r1, r3
 80026c2:	4413      	add	r3, r2
 80026c4:	3338      	adds	r3, #56	; 0x38
 80026c6:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80026ca:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[4] = 12000;
 80026cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d0:	4a27      	ldr	r2, [pc, #156]	; (8002770 <Default_Setting+0x1d0>)
 80026d2:	215c      	movs	r1, #92	; 0x5c
 80026d4:	fb01 f303 	mul.w	r3, r1, r3
 80026d8:	4413      	add	r3, r2
 80026da:	333c      	adds	r3, #60	; 0x3c
 80026dc:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80026e0:	601a      	str	r2, [r3, #0]

		myPreset[i].fc_L[0] = 70;
 80026e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026e6:	4a22      	ldr	r2, [pc, #136]	; (8002770 <Default_Setting+0x1d0>)
 80026e8:	215c      	movs	r1, #92	; 0x5c
 80026ea:	fb01 f303 	mul.w	r3, r1, r3
 80026ee:	4413      	add	r3, r2
 80026f0:	3340      	adds	r3, #64	; 0x40
 80026f2:	2246      	movs	r2, #70	; 0x46
 80026f4:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[1] = 300;
 80026f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fa:	4a1d      	ldr	r2, [pc, #116]	; (8002770 <Default_Setting+0x1d0>)
 80026fc:	215c      	movs	r1, #92	; 0x5c
 80026fe:	fb01 f303 	mul.w	r3, r1, r3
 8002702:	4413      	add	r3, r2
 8002704:	3344      	adds	r3, #68	; 0x44
 8002706:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800270a:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[2] = 1000;
 800270c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002710:	4a17      	ldr	r2, [pc, #92]	; (8002770 <Default_Setting+0x1d0>)
 8002712:	215c      	movs	r1, #92	; 0x5c
 8002714:	fb01 f303 	mul.w	r3, r1, r3
 8002718:	4413      	add	r3, r2
 800271a:	3348      	adds	r3, #72	; 0x48
 800271c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002720:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[3] = 3000;
 8002722:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002726:	4a12      	ldr	r2, [pc, #72]	; (8002770 <Default_Setting+0x1d0>)
 8002728:	215c      	movs	r1, #92	; 0x5c
 800272a:	fb01 f303 	mul.w	r3, r1, r3
 800272e:	4413      	add	r3, r2
 8002730:	334c      	adds	r3, #76	; 0x4c
 8002732:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002736:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[4] = 12000;
 8002738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273c:	4a0c      	ldr	r2, [pc, #48]	; (8002770 <Default_Setting+0x1d0>)
 800273e:	215c      	movs	r1, #92	; 0x5c
 8002740:	fb01 f303 	mul.w	r3, r1, r3
 8002744:	4413      	add	r3, r2
 8002746:	3350      	adds	r3, #80	; 0x50
 8002748:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800274c:	601a      	str	r2, [r3, #0]
	for(i=0; i<MAX_PRESET; i++){
 800274e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002752:	b2db      	uxtb	r3, r3
 8002754:	3301      	adds	r3, #1
 8002756:	b2db      	uxtb	r3, r3
 8002758:	71fb      	strb	r3, [r7, #7]
 800275a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800275e:	2b0a      	cmp	r3, #10
 8002760:	f77f af28 	ble.w	80025b4 <Default_Setting+0x14>
	}
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr
 8002770:	200008dc 	.word	0x200008dc
 8002774:	20000d04 	.word	0x20000d04

08002778 <myTask>:
////	HAL_UART_Transmit(&huart1, (uint8_t*)data_serial_rx, 8,100);
////	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, LEN_SERIAL);
//	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, 8);
//}

void myTask(void){
 8002778:	b590      	push	{r4, r7, lr}
 800277a:	b083      	sub	sp, #12
 800277c:	af02      	add	r7, sp, #8
	static _Bool r_bw_selected = 0;

	static uint8_t last_state = preset;


	switch(state_home){
 800277e:	4bc2      	ldr	r3, [pc, #776]	; (8002a88 <myTask+0x310>)
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	2b11      	cmp	r3, #17
 8002784:	f202 8559 	bhi.w	800523a <myTask+0x2ac2>
 8002788:	a201      	add	r2, pc, #4	; (adr r2, 8002790 <myTask+0x18>)
 800278a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800278e:	bf00      	nop
 8002790:	080027d9 	.word	0x080027d9
 8002794:	08002869 	.word	0x08002869
 8002798:	08002b59 	.word	0x08002b59
 800279c:	08002c71 	.word	0x08002c71
 80027a0:	08002e11 	.word	0x08002e11
 80027a4:	080031df 	.word	0x080031df
 80027a8:	08003201 	.word	0x08003201
 80027ac:	08003277 	.word	0x08003277
 80027b0:	08003d55 	.word	0x08003d55
 80027b4:	08003e69 	.word	0x08003e69
 80027b8:	08004111 	.word	0x08004111
 80027bc:	08004381 	.word	0x08004381
 80027c0:	080048b7 	.word	0x080048b7
 80027c4:	08004d93 	.word	0x08004d93
 80027c8:	08004fe9 	.word	0x08004fe9
 80027cc:	08003223 	.word	0x08003223
 80027d0:	08002f7f 	.word	0x08002f7f
 80027d4:	0800306f 	.word	0x0800306f
	case start:
		Display_GotoXY(6, 2);
 80027d8:	2102      	movs	r1, #2
 80027da:	2006      	movs	r0, #6
 80027dc:	f004 fad2 	bl	8006d84 <Display_GotoXY>
		Display_Puts("Selamat Datang ", &Font_7x10, 1);
 80027e0:	2201      	movs	r2, #1
 80027e2:	49aa      	ldr	r1, [pc, #680]	; (8002a8c <myTask+0x314>)
 80027e4:	48aa      	ldr	r0, [pc, #680]	; (8002a90 <myTask+0x318>)
 80027e6:	f004 fb63 	bl	8006eb0 <Display_Puts>
		Display_UpdateScreen();
 80027ea:	f004 fa25 	bl	8006c38 <Display_UpdateScreen>
		/* Baca preset dari EEPROM */
		LoadFromEeprom();
 80027ee:	f7ff fbf3 	bl	8001fd8 <LoadFromEeprom>
		/* Hitung koefisien filter untuk pertama kaili on */
		Calc_Coeff_Filter();
 80027f2:	f7ff fcd7 	bl	80021a4 <Calc_Coeff_Filter>

		/* Matikan Bluetooth dan WiFi */
		strcpy(str_send, "BTOFF$");
 80027f6:	4ba7      	ldr	r3, [pc, #668]	; (8002a94 <myTask+0x31c>)
 80027f8:	4aa7      	ldr	r2, [pc, #668]	; (8002a98 <myTask+0x320>)
 80027fa:	6810      	ldr	r0, [r2, #0]
 80027fc:	6018      	str	r0, [r3, #0]
 80027fe:	8891      	ldrh	r1, [r2, #4]
 8002800:	7992      	ldrb	r2, [r2, #6]
 8002802:	8099      	strh	r1, [r3, #4]
 8002804:	719a      	strb	r2, [r3, #6]
		strLength = strlen(str_send);
 8002806:	48a3      	ldr	r0, [pc, #652]	; (8002a94 <myTask+0x31c>)
 8002808:	f7fd fcec 	bl	80001e4 <strlen>
 800280c:	4603      	mov	r3, r0
 800280e:	b2da      	uxtb	r2, r3
 8002810:	4ba2      	ldr	r3, [pc, #648]	; (8002a9c <myTask+0x324>)
 8002812:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 8002814:	4ba1      	ldr	r3, [pc, #644]	; (8002a9c <myTask+0x324>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	b29a      	uxth	r2, r3
 800281a:	2364      	movs	r3, #100	; 0x64
 800281c:	499d      	ldr	r1, [pc, #628]	; (8002a94 <myTask+0x31c>)
 800281e:	48a0      	ldr	r0, [pc, #640]	; (8002aa0 <myTask+0x328>)
 8002820:	f009 fda8 	bl	800c374 <HAL_UART_Transmit>
		strcpy(str_send, "WIFIOFF$");
 8002824:	4a9b      	ldr	r2, [pc, #620]	; (8002a94 <myTask+0x31c>)
 8002826:	4b9f      	ldr	r3, [pc, #636]	; (8002aa4 <myTask+0x32c>)
 8002828:	cb03      	ldmia	r3!, {r0, r1}
 800282a:	6010      	str	r0, [r2, #0]
 800282c:	6051      	str	r1, [r2, #4]
 800282e:	781b      	ldrb	r3, [r3, #0]
 8002830:	7213      	strb	r3, [r2, #8]

		HAL_Delay(10);
 8002832:	200a      	movs	r0, #10
 8002834:	f005 fc92 	bl	800815c <HAL_Delay>

		strLength = strlen(str_send);
 8002838:	4896      	ldr	r0, [pc, #600]	; (8002a94 <myTask+0x31c>)
 800283a:	f7fd fcd3 	bl	80001e4 <strlen>
 800283e:	4603      	mov	r3, r0
 8002840:	b2da      	uxtb	r2, r3
 8002842:	4b96      	ldr	r3, [pc, #600]	; (8002a9c <myTask+0x324>)
 8002844:	701a      	strb	r2, [r3, #0]
		HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 8002846:	4b95      	ldr	r3, [pc, #596]	; (8002a9c <myTask+0x324>)
 8002848:	781b      	ldrb	r3, [r3, #0]
 800284a:	b29a      	uxth	r2, r3
 800284c:	2364      	movs	r3, #100	; 0x64
 800284e:	4991      	ldr	r1, [pc, #580]	; (8002a94 <myTask+0x31c>)
 8002850:	4893      	ldr	r0, [pc, #588]	; (8002aa0 <myTask+0x328>)
 8002852:	f009 fd8f 	bl	800c374 <HAL_UART_Transmit>

		HAL_Delay(1000);
 8002856:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800285a:	f005 fc7f 	bl	800815c <HAL_Delay>
		state_home = display_home;
 800285e:	4b8a      	ldr	r3, [pc, #552]	; (8002a88 <myTask+0x310>)
 8002860:	2201      	movs	r2, #1
 8002862:	701a      	strb	r2, [r3, #0]
		break;
 8002864:	f002 bce9 	b.w	800523a <myTask+0x2ac2>

	case display_home:
		/* clear baris 1 */
		Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 8002868:	2300      	movs	r3, #0
 800286a:	9300      	str	r3, [sp, #0]
 800286c:	230c      	movs	r3, #12
 800286e:	2280      	movs	r2, #128	; 0x80
 8002870:	2100      	movs	r1, #0
 8002872:	2000      	movs	r0, #0
 8002874:	f004 fe79 	bl	800756a <Display_DrawFilledRectangle>
		/* tampilan preset */
		preset_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 8002878:	4b8b      	ldr	r3, [pc, #556]	; (8002aa8 <myTask+0x330>)
 800287a:	781b      	ldrb	r3, [r3, #0]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d008      	beq.n	8002892 <myTask+0x11a>
 8002880:	2301      	movs	r3, #1
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	230c      	movs	r3, #12
 8002886:	2280      	movs	r2, #128	; 0x80
 8002888:	2100      	movs	r1, #0
 800288a:	2000      	movs	r0, #0
 800288c:	f004 fe6d 	bl	800756a <Display_DrawFilledRectangle>
 8002890:	e007      	b.n	80028a2 <myTask+0x12a>
 8002892:	2301      	movs	r3, #1
 8002894:	9300      	str	r3, [sp, #0]
 8002896:	230c      	movs	r3, #12
 8002898:	2280      	movs	r2, #128	; 0x80
 800289a:	2100      	movs	r1, #0
 800289c:	2000      	movs	r0, #0
 800289e:	f004 fdfa 	bl	8007496 <Display_DrawRectangle>
		Display_GotoXY((128-(8*7))/2, 2);
 80028a2:	2102      	movs	r1, #2
 80028a4:	2024      	movs	r0, #36	; 0x24
 80028a6:	f004 fa6d 	bl	8006d84 <Display_GotoXY>
		Display_Puts("PRESET ", &Font_7x10, !preset_selected);
 80028aa:	4b7f      	ldr	r3, [pc, #508]	; (8002aa8 <myTask+0x330>)
 80028ac:	781b      	ldrb	r3, [r3, #0]
 80028ae:	f083 0301 	eor.w	r3, r3, #1
 80028b2:	b2db      	uxtb	r3, r3
 80028b4:	461a      	mov	r2, r3
 80028b6:	4975      	ldr	r1, [pc, #468]	; (8002a8c <myTask+0x314>)
 80028b8:	487c      	ldr	r0, [pc, #496]	; (8002aac <myTask+0x334>)
 80028ba:	f004 faf9 	bl	8006eb0 <Display_Puts>
		Display_PutUint(EQ_preset,&Font_7x10 , !preset_selected);
 80028be:	4b7c      	ldr	r3, [pc, #496]	; (8002ab0 <myTask+0x338>)
 80028c0:	f993 3000 	ldrsb.w	r3, [r3]
 80028c4:	b298      	uxth	r0, r3
 80028c6:	4b78      	ldr	r3, [pc, #480]	; (8002aa8 <myTask+0x330>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	f083 0301 	eor.w	r3, r3, #1
 80028ce:	b2db      	uxtb	r3, r3
 80028d0:	461a      	mov	r2, r3
 80028d2:	496e      	ldr	r1, [pc, #440]	; (8002a8c <myTask+0x314>)
 80028d4:	f004 fba6 	bl	8007024 <Display_PutUint>
		/* clear baris 2 */
		Display_DrawFilledRectangle(0, 17, 128, 21, 0);
 80028d8:	2300      	movs	r3, #0
 80028da:	9300      	str	r3, [sp, #0]
 80028dc:	2315      	movs	r3, #21
 80028de:	2280      	movs	r2, #128	; 0x80
 80028e0:	2111      	movs	r1, #17
 80028e2:	2000      	movs	r0, #0
 80028e4:	f004 fe41 	bl	800756a <Display_DrawFilledRectangle>

		/* tampilan L level */
		l_selected? Display_DrawFilledRectangle(0, 17, 61, 21, 1) : Display_DrawRectangle(0, 17, 61, 21, 1);
 80028e8:	4b72      	ldr	r3, [pc, #456]	; (8002ab4 <myTask+0x33c>)
 80028ea:	781b      	ldrb	r3, [r3, #0]
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d008      	beq.n	8002902 <myTask+0x18a>
 80028f0:	2301      	movs	r3, #1
 80028f2:	9300      	str	r3, [sp, #0]
 80028f4:	2315      	movs	r3, #21
 80028f6:	223d      	movs	r2, #61	; 0x3d
 80028f8:	2111      	movs	r1, #17
 80028fa:	2000      	movs	r0, #0
 80028fc:	f004 fe35 	bl	800756a <Display_DrawFilledRectangle>
 8002900:	e007      	b.n	8002912 <myTask+0x19a>
 8002902:	2301      	movs	r3, #1
 8002904:	9300      	str	r3, [sp, #0]
 8002906:	2315      	movs	r3, #21
 8002908:	223d      	movs	r2, #61	; 0x3d
 800290a:	2111      	movs	r1, #17
 800290c:	2000      	movs	r0, #0
 800290e:	f004 fdc2 	bl	8007496 <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_L >= 100)	Display_GotoXY((61-(11*4))/2, 19);
 8002912:	4b67      	ldr	r3, [pc, #412]	; (8002ab0 <myTask+0x338>)
 8002914:	f993 3000 	ldrsb.w	r3, [r3]
 8002918:	4619      	mov	r1, r3
 800291a:	4a67      	ldr	r2, [pc, #412]	; (8002ab8 <myTask+0x340>)
 800291c:	235c      	movs	r3, #92	; 0x5c
 800291e:	fb03 f301 	mul.w	r3, r3, r1
 8002922:	4413      	add	r3, r2
 8002924:	3301      	adds	r3, #1
 8002926:	f993 3000 	ldrsb.w	r3, [r3]
 800292a:	2b63      	cmp	r3, #99	; 0x63
 800292c:	dd04      	ble.n	8002938 <myTask+0x1c0>
 800292e:	2113      	movs	r1, #19
 8002930:	2008      	movs	r0, #8
 8002932:	f004 fa27 	bl	8006d84 <Display_GotoXY>
 8002936:	e016      	b.n	8002966 <myTask+0x1ee>
		else if(myPreset[EQ_preset].level_L >= 10)	Display_GotoXY((61-(11*3))/2, 19);
 8002938:	4b5d      	ldr	r3, [pc, #372]	; (8002ab0 <myTask+0x338>)
 800293a:	f993 3000 	ldrsb.w	r3, [r3]
 800293e:	4619      	mov	r1, r3
 8002940:	4a5d      	ldr	r2, [pc, #372]	; (8002ab8 <myTask+0x340>)
 8002942:	235c      	movs	r3, #92	; 0x5c
 8002944:	fb03 f301 	mul.w	r3, r3, r1
 8002948:	4413      	add	r3, r2
 800294a:	3301      	adds	r3, #1
 800294c:	f993 3000 	ldrsb.w	r3, [r3]
 8002950:	2b09      	cmp	r3, #9
 8002952:	dd04      	ble.n	800295e <myTask+0x1e6>
 8002954:	2113      	movs	r1, #19
 8002956:	200e      	movs	r0, #14
 8002958:	f004 fa14 	bl	8006d84 <Display_GotoXY>
 800295c:	e003      	b.n	8002966 <myTask+0x1ee>
		else Display_GotoXY((61-(11*2))/2, 19);
 800295e:	2113      	movs	r1, #19
 8002960:	2013      	movs	r0, #19
 8002962:	f004 fa0f 	bl	8006d84 <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_L, &Font_11x18, !l_selected);
 8002966:	4b52      	ldr	r3, [pc, #328]	; (8002ab0 <myTask+0x338>)
 8002968:	f993 3000 	ldrsb.w	r3, [r3]
 800296c:	4619      	mov	r1, r3
 800296e:	4a52      	ldr	r2, [pc, #328]	; (8002ab8 <myTask+0x340>)
 8002970:	235c      	movs	r3, #92	; 0x5c
 8002972:	fb03 f301 	mul.w	r3, r3, r1
 8002976:	4413      	add	r3, r2
 8002978:	3301      	adds	r3, #1
 800297a:	f993 3000 	ldrsb.w	r3, [r3]
 800297e:	b298      	uxth	r0, r3
 8002980:	4b4c      	ldr	r3, [pc, #304]	; (8002ab4 <myTask+0x33c>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	f083 0301 	eor.w	r3, r3, #1
 8002988:	b2db      	uxtb	r3, r3
 800298a:	461a      	mov	r2, r3
 800298c:	494b      	ldr	r1, [pc, #300]	; (8002abc <myTask+0x344>)
 800298e:	f004 fb49 	bl	8007024 <Display_PutUint>
		Display_Putc('%', &Font_11x18, !l_selected);
 8002992:	4b48      	ldr	r3, [pc, #288]	; (8002ab4 <myTask+0x33c>)
 8002994:	781b      	ldrb	r3, [r3, #0]
 8002996:	f083 0301 	eor.w	r3, r3, #1
 800299a:	b2db      	uxtb	r3, r3
 800299c:	461a      	mov	r2, r3
 800299e:	4947      	ldr	r1, [pc, #284]	; (8002abc <myTask+0x344>)
 80029a0:	2025      	movs	r0, #37	; 0x25
 80029a2:	f004 fa05 	bl	8006db0 <Display_Putc>

		/* tampilan R level */
		r_selected? Display_DrawFilledRectangle(66, 17, 61, 21, 1) : Display_DrawRectangle(66, 17, 61, 21, 1);
 80029a6:	4b46      	ldr	r3, [pc, #280]	; (8002ac0 <myTask+0x348>)
 80029a8:	781b      	ldrb	r3, [r3, #0]
 80029aa:	2b00      	cmp	r3, #0
 80029ac:	d008      	beq.n	80029c0 <myTask+0x248>
 80029ae:	2301      	movs	r3, #1
 80029b0:	9300      	str	r3, [sp, #0]
 80029b2:	2315      	movs	r3, #21
 80029b4:	223d      	movs	r2, #61	; 0x3d
 80029b6:	2111      	movs	r1, #17
 80029b8:	2042      	movs	r0, #66	; 0x42
 80029ba:	f004 fdd6 	bl	800756a <Display_DrawFilledRectangle>
 80029be:	e007      	b.n	80029d0 <myTask+0x258>
 80029c0:	2301      	movs	r3, #1
 80029c2:	9300      	str	r3, [sp, #0]
 80029c4:	2315      	movs	r3, #21
 80029c6:	223d      	movs	r2, #61	; 0x3d
 80029c8:	2111      	movs	r1, #17
 80029ca:	2042      	movs	r0, #66	; 0x42
 80029cc:	f004 fd63 	bl	8007496 <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_R >= 100)	Display_GotoXY(66+(61-(11*4))/2, 19);
 80029d0:	4b37      	ldr	r3, [pc, #220]	; (8002ab0 <myTask+0x338>)
 80029d2:	f993 3000 	ldrsb.w	r3, [r3]
 80029d6:	4619      	mov	r1, r3
 80029d8:	4a37      	ldr	r2, [pc, #220]	; (8002ab8 <myTask+0x340>)
 80029da:	235c      	movs	r3, #92	; 0x5c
 80029dc:	fb03 f301 	mul.w	r3, r3, r1
 80029e0:	4413      	add	r3, r2
 80029e2:	f993 3000 	ldrsb.w	r3, [r3]
 80029e6:	2b63      	cmp	r3, #99	; 0x63
 80029e8:	dd04      	ble.n	80029f4 <myTask+0x27c>
 80029ea:	2113      	movs	r1, #19
 80029ec:	204a      	movs	r0, #74	; 0x4a
 80029ee:	f004 f9c9 	bl	8006d84 <Display_GotoXY>
 80029f2:	e015      	b.n	8002a20 <myTask+0x2a8>
		else if(myPreset[EQ_preset].level_R >= 10)	Display_GotoXY(66+(61-(11*3))/2, 19);
 80029f4:	4b2e      	ldr	r3, [pc, #184]	; (8002ab0 <myTask+0x338>)
 80029f6:	f993 3000 	ldrsb.w	r3, [r3]
 80029fa:	4619      	mov	r1, r3
 80029fc:	4a2e      	ldr	r2, [pc, #184]	; (8002ab8 <myTask+0x340>)
 80029fe:	235c      	movs	r3, #92	; 0x5c
 8002a00:	fb03 f301 	mul.w	r3, r3, r1
 8002a04:	4413      	add	r3, r2
 8002a06:	f993 3000 	ldrsb.w	r3, [r3]
 8002a0a:	2b09      	cmp	r3, #9
 8002a0c:	dd04      	ble.n	8002a18 <myTask+0x2a0>
 8002a0e:	2113      	movs	r1, #19
 8002a10:	2050      	movs	r0, #80	; 0x50
 8002a12:	f004 f9b7 	bl	8006d84 <Display_GotoXY>
 8002a16:	e003      	b.n	8002a20 <myTask+0x2a8>
		else Display_GotoXY(66+(61-(11*2))/2, 19);
 8002a18:	2113      	movs	r1, #19
 8002a1a:	2055      	movs	r0, #85	; 0x55
 8002a1c:	f004 f9b2 	bl	8006d84 <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_R, &Font_11x18, !r_selected);
 8002a20:	4b23      	ldr	r3, [pc, #140]	; (8002ab0 <myTask+0x338>)
 8002a22:	f993 3000 	ldrsb.w	r3, [r3]
 8002a26:	4619      	mov	r1, r3
 8002a28:	4a23      	ldr	r2, [pc, #140]	; (8002ab8 <myTask+0x340>)
 8002a2a:	235c      	movs	r3, #92	; 0x5c
 8002a2c:	fb03 f301 	mul.w	r3, r3, r1
 8002a30:	4413      	add	r3, r2
 8002a32:	f993 3000 	ldrsb.w	r3, [r3]
 8002a36:	b298      	uxth	r0, r3
 8002a38:	4b21      	ldr	r3, [pc, #132]	; (8002ac0 <myTask+0x348>)
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	f083 0301 	eor.w	r3, r3, #1
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	461a      	mov	r2, r3
 8002a44:	491d      	ldr	r1, [pc, #116]	; (8002abc <myTask+0x344>)
 8002a46:	f004 faed 	bl	8007024 <Display_PutUint>
		Display_Putc('%', &Font_11x18, !r_selected);
 8002a4a:	4b1d      	ldr	r3, [pc, #116]	; (8002ac0 <myTask+0x348>)
 8002a4c:	781b      	ldrb	r3, [r3, #0]
 8002a4e:	f083 0301 	eor.w	r3, r3, #1
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	461a      	mov	r2, r3
 8002a56:	4919      	ldr	r1, [pc, #100]	; (8002abc <myTask+0x344>)
 8002a58:	2025      	movs	r0, #37	; 0x25
 8002a5a:	f004 f9a9 	bl	8006db0 <Display_Putc>

		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 50, 128, 12, 0);
 8002a5e:	2300      	movs	r3, #0
 8002a60:	9300      	str	r3, [sp, #0]
 8002a62:	230c      	movs	r3, #12
 8002a64:	2280      	movs	r2, #128	; 0x80
 8002a66:	2132      	movs	r1, #50	; 0x32
 8002a68:	2000      	movs	r0, #0
 8002a6a:	f004 fd7e 	bl	800756a <Display_DrawFilledRectangle>
		/* tampilan setting wireless */
		con_selected? Display_DrawFilledRectangle(0, 50, 128, 12, 1) : Display_DrawRectangle(0, 50, 128, 12, 1);
 8002a6e:	4b15      	ldr	r3, [pc, #84]	; (8002ac4 <myTask+0x34c>)
 8002a70:	781b      	ldrb	r3, [r3, #0]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d028      	beq.n	8002ac8 <myTask+0x350>
 8002a76:	2301      	movs	r3, #1
 8002a78:	9300      	str	r3, [sp, #0]
 8002a7a:	230c      	movs	r3, #12
 8002a7c:	2280      	movs	r2, #128	; 0x80
 8002a7e:	2132      	movs	r1, #50	; 0x32
 8002a80:	2000      	movs	r0, #0
 8002a82:	f004 fd72 	bl	800756a <Display_DrawFilledRectangle>
 8002a86:	e027      	b.n	8002ad8 <myTask+0x360>
 8002a88:	2000064c 	.word	0x2000064c
 8002a8c:	20000004 	.word	0x20000004
 8002a90:	08012964 	.word	0x08012964
 8002a94:	20000dd4 	.word	0x20000dd4
 8002a98:	08012974 	.word	0x08012974
 8002a9c:	20000218 	.word	0x20000218
 8002aa0:	20000888 	.word	0x20000888
 8002aa4:	0801297c 	.word	0x0801297c
 8002aa8:	20000000 	.word	0x20000000
 8002aac:	08012988 	.word	0x08012988
 8002ab0:	200006b2 	.word	0x200006b2
 8002ab4:	2000021b 	.word	0x2000021b
 8002ab8:	200008dc 	.word	0x200008dc
 8002abc:	2000000c 	.word	0x2000000c
 8002ac0:	2000021c 	.word	0x2000021c
 8002ac4:	2000021d 	.word	0x2000021d
 8002ac8:	2301      	movs	r3, #1
 8002aca:	9300      	str	r3, [sp, #0]
 8002acc:	230c      	movs	r3, #12
 8002ace:	2280      	movs	r2, #128	; 0x80
 8002ad0:	2132      	movs	r1, #50	; 0x32
 8002ad2:	2000      	movs	r0, #0
 8002ad4:	f004 fcdf 	bl	8007496 <Display_DrawRectangle>
		//		Display_GotoXY(0, 50);
		//		Display_Puts("Connectivity:", &Font_7x10, 1);
		switch(EQ_Con){
 8002ad8:	4bc0      	ldr	r3, [pc, #768]	; (8002ddc <myTask+0x664>)
 8002ada:	f993 3000 	ldrsb.w	r3, [r3]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d012      	beq.n	8002b08 <myTask+0x390>
 8002ae2:	2b02      	cmp	r3, #2
 8002ae4:	d01f      	beq.n	8002b26 <myTask+0x3ae>
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d12c      	bne.n	8002b44 <myTask+0x3cc>
		case 0:
			Display_GotoXY((128-(13*7))/2, 52);
 8002aea:	2134      	movs	r1, #52	; 0x34
 8002aec:	2012      	movs	r0, #18
 8002aee:	f004 f949 	bl	8006d84 <Display_GotoXY>
			Display_Puts("No Connection", &Font_7x10, !con_selected);
 8002af2:	4bbb      	ldr	r3, [pc, #748]	; (8002de0 <myTask+0x668>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	f083 0301 	eor.w	r3, r3, #1
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	461a      	mov	r2, r3
 8002afe:	49b9      	ldr	r1, [pc, #740]	; (8002de4 <myTask+0x66c>)
 8002b00:	48b9      	ldr	r0, [pc, #740]	; (8002de8 <myTask+0x670>)
 8002b02:	f004 f9d5 	bl	8006eb0 <Display_Puts>
			break;
 8002b06:	e01d      	b.n	8002b44 <myTask+0x3cc>
		case 1:
			Display_GotoXY((128-(9*7))/2, 52);
 8002b08:	2134      	movs	r1, #52	; 0x34
 8002b0a:	2020      	movs	r0, #32
 8002b0c:	f004 f93a 	bl	8006d84 <Display_GotoXY>
			Display_Puts("Bluetooth", &Font_7x10, !con_selected);
 8002b10:	4bb3      	ldr	r3, [pc, #716]	; (8002de0 <myTask+0x668>)
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	f083 0301 	eor.w	r3, r3, #1
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	461a      	mov	r2, r3
 8002b1c:	49b1      	ldr	r1, [pc, #708]	; (8002de4 <myTask+0x66c>)
 8002b1e:	48b3      	ldr	r0, [pc, #716]	; (8002dec <myTask+0x674>)
 8002b20:	f004 f9c6 	bl	8006eb0 <Display_Puts>
			break;
 8002b24:	e00e      	b.n	8002b44 <myTask+0x3cc>
		case 2:
			Display_GotoXY((128-(4*7))/2, 52);
 8002b26:	2134      	movs	r1, #52	; 0x34
 8002b28:	2032      	movs	r0, #50	; 0x32
 8002b2a:	f004 f92b 	bl	8006d84 <Display_GotoXY>
			Display_Puts("WiFi", &Font_7x10, !con_selected);
 8002b2e:	4bac      	ldr	r3, [pc, #688]	; (8002de0 <myTask+0x668>)
 8002b30:	781b      	ldrb	r3, [r3, #0]
 8002b32:	f083 0301 	eor.w	r3, r3, #1
 8002b36:	b2db      	uxtb	r3, r3
 8002b38:	461a      	mov	r2, r3
 8002b3a:	49aa      	ldr	r1, [pc, #680]	; (8002de4 <myTask+0x66c>)
 8002b3c:	48ac      	ldr	r0, [pc, #688]	; (8002df0 <myTask+0x678>)
 8002b3e:	f004 f9b7 	bl	8006eb0 <Display_Puts>
			break;
 8002b42:	bf00      	nop
		}

		/* Update semua layar */
		Display_UpdateScreen();
 8002b44:	f004 f878 	bl	8006c38 <Display_UpdateScreen>

		/* Hitung koefisien filter setiap pergantian parameter */
		Calc_Coeff_Filter();
 8002b48:	f7ff fb2c 	bl	80021a4 <Calc_Coeff_Filter>

		state_home = last_state;
 8002b4c:	4ba9      	ldr	r3, [pc, #676]	; (8002df4 <myTask+0x67c>)
 8002b4e:	781a      	ldrb	r2, [r3, #0]
 8002b50:	4ba9      	ldr	r3, [pc, #676]	; (8002df8 <myTask+0x680>)
 8002b52:	701a      	strb	r2, [r3, #0]

		break;
 8002b54:	f002 bb71 	b.w	800523a <myTask+0x2ac2>

		case preset:
			if(switchUp()==2){
 8002b58:	f004 fef0 	bl	800793c <switchUp>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d102      	bne.n	8002b68 <myTask+0x3f0>
				state_home = set_default;
 8002b62:	4ba5      	ldr	r3, [pc, #660]	; (8002df8 <myTask+0x680>)
 8002b64:	220f      	movs	r2, #15
 8002b66:	701a      	strb	r2, [r3, #0]

			}
			if(switchRight()){
 8002b68:	f004 febc 	bl	80078e4 <switchRight>
 8002b6c:	4603      	mov	r3, r0
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d00e      	beq.n	8002b90 <myTask+0x418>
				preset_selected = 0;
 8002b72:	4ba2      	ldr	r3, [pc, #648]	; (8002dfc <myTask+0x684>)
 8002b74:	2200      	movs	r2, #0
 8002b76:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002b78:	4ba1      	ldr	r3, [pc, #644]	; (8002e00 <myTask+0x688>)
 8002b7a:	2200      	movs	r2, #0
 8002b7c:	701a      	strb	r2, [r3, #0]
				r_selected = 1;
 8002b7e:	4ba1      	ldr	r3, [pc, #644]	; (8002e04 <myTask+0x68c>)
 8002b80:	2201      	movs	r2, #1
 8002b82:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002b84:	4b9c      	ldr	r3, [pc, #624]	; (8002df8 <myTask+0x680>)
 8002b86:	2205      	movs	r2, #5
 8002b88:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8002b8a:	4b9a      	ldr	r3, [pc, #616]	; (8002df4 <myTask+0x67c>)
 8002b8c:	2204      	movs	r2, #4
 8002b8e:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002b90:	f004 fe7c 	bl	800788c <switchLeft>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d00e      	beq.n	8002bb8 <myTask+0x440>
				preset_selected = 0;
 8002b9a:	4b98      	ldr	r3, [pc, #608]	; (8002dfc <myTask+0x684>)
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	701a      	strb	r2, [r3, #0]
				l_selected = 1;
 8002ba0:	4b97      	ldr	r3, [pc, #604]	; (8002e00 <myTask+0x688>)
 8002ba2:	2201      	movs	r2, #1
 8002ba4:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002ba6:	4b97      	ldr	r3, [pc, #604]	; (8002e04 <myTask+0x68c>)
 8002ba8:	2200      	movs	r2, #0
 8002baa:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002bac:	4b92      	ldr	r3, [pc, #584]	; (8002df8 <myTask+0x680>)
 8002bae:	2205      	movs	r2, #5
 8002bb0:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8002bb2:	4b90      	ldr	r3, [pc, #576]	; (8002df4 <myTask+0x67c>)
 8002bb4:	2203      	movs	r2, #3
 8002bb6:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCW()){
 8002bb8:	f004 fdd4 	bl	8007764 <encoderCW>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d01f      	beq.n	8002c02 <myTask+0x48a>
				EQ_preset++;
 8002bc2:	4b91      	ldr	r3, [pc, #580]	; (8002e08 <myTask+0x690>)
 8002bc4:	f993 3000 	ldrsb.w	r3, [r3]
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	3301      	adds	r3, #1
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	b25a      	sxtb	r2, r3
 8002bd0:	4b8d      	ldr	r3, [pc, #564]	; (8002e08 <myTask+0x690>)
 8002bd2:	701a      	strb	r2, [r3, #0]
				if(EQ_preset>MAX_PRESET-1) EQ_preset=0;
 8002bd4:	4b8c      	ldr	r3, [pc, #560]	; (8002e08 <myTask+0x690>)
 8002bd6:	f993 3000 	ldrsb.w	r3, [r3]
 8002bda:	2b0a      	cmp	r3, #10
 8002bdc:	dd02      	ble.n	8002be4 <myTask+0x46c>
 8002bde:	4b8a      	ldr	r3, [pc, #552]	; (8002e08 <myTask+0x690>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	701a      	strb	r2, [r3, #0]
				preset_selected = 1;
 8002be4:	4b85      	ldr	r3, [pc, #532]	; (8002dfc <myTask+0x684>)
 8002be6:	2201      	movs	r2, #1
 8002be8:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002bea:	4b85      	ldr	r3, [pc, #532]	; (8002e00 <myTask+0x688>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002bf0:	4b84      	ldr	r3, [pc, #528]	; (8002e04 <myTask+0x68c>)
 8002bf2:	2200      	movs	r2, #0
 8002bf4:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002bf6:	4b80      	ldr	r3, [pc, #512]	; (8002df8 <myTask+0x680>)
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002bfc:	4b7d      	ldr	r3, [pc, #500]	; (8002df4 <myTask+0x67c>)
 8002bfe:	2202      	movs	r2, #2
 8002c00:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002c02:	f004 fde3 	bl	80077cc <encoderCCW>
 8002c06:	4603      	mov	r3, r0
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	d021      	beq.n	8002c50 <myTask+0x4d8>
				EQ_preset--;
 8002c0c:	4b7e      	ldr	r3, [pc, #504]	; (8002e08 <myTask+0x690>)
 8002c0e:	f993 3000 	ldrsb.w	r3, [r3]
 8002c12:	b2db      	uxtb	r3, r3
 8002c14:	3b01      	subs	r3, #1
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	b25a      	sxtb	r2, r3
 8002c1a:	4b7b      	ldr	r3, [pc, #492]	; (8002e08 <myTask+0x690>)
 8002c1c:	701a      	strb	r2, [r3, #0]
				if(EQ_preset<0) EQ_preset=MAX_PRESET-1;
 8002c1e:	4b7a      	ldr	r3, [pc, #488]	; (8002e08 <myTask+0x690>)
 8002c20:	f993 3000 	ldrsb.w	r3, [r3]
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	da02      	bge.n	8002c2e <myTask+0x4b6>
 8002c28:	4b77      	ldr	r3, [pc, #476]	; (8002e08 <myTask+0x690>)
 8002c2a:	220a      	movs	r2, #10
 8002c2c:	701a      	strb	r2, [r3, #0]
				preset_selected = 1;
 8002c2e:	4b73      	ldr	r3, [pc, #460]	; (8002dfc <myTask+0x684>)
 8002c30:	2201      	movs	r2, #1
 8002c32:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002c34:	4b72      	ldr	r3, [pc, #456]	; (8002e00 <myTask+0x688>)
 8002c36:	2200      	movs	r2, #0
 8002c38:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002c3a:	4b72      	ldr	r3, [pc, #456]	; (8002e04 <myTask+0x68c>)
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002c40:	4b6d      	ldr	r3, [pc, #436]	; (8002df8 <myTask+0x680>)
 8002c42:	2201      	movs	r2, #1
 8002c44:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002c46:	4b6b      	ldr	r3, [pc, #428]	; (8002df4 <myTask+0x67c>)
 8002c48:	2202      	movs	r2, #2
 8002c4a:	701a      	strb	r2, [r3, #0]
			else if(switchEncoder()){
				state_home = display_setting;
				last_state = band;
				Display_Clear();
			}
			break;
 8002c4c:	f002 bade 	b.w	800520c <myTask+0x2a94>
			else if(switchEncoder()){
 8002c50:	f004 fd5c 	bl	800770c <switchEncoder>
 8002c54:	4603      	mov	r3, r0
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	f002 82d8 	beq.w	800520c <myTask+0x2a94>
				state_home = display_setting;
 8002c5c:	4b66      	ldr	r3, [pc, #408]	; (8002df8 <myTask+0x680>)
 8002c5e:	2207      	movs	r2, #7
 8002c60:	701a      	strb	r2, [r3, #0]
				last_state = band;
 8002c62:	4b64      	ldr	r3, [pc, #400]	; (8002df4 <myTask+0x67c>)
 8002c64:	2208      	movs	r2, #8
 8002c66:	701a      	strb	r2, [r3, #0]
				Display_Clear();
 8002c68:	f004 fccc 	bl	8007604 <Display_Clear>
			break;
 8002c6c:	f002 bace 	b.w	800520c <myTask+0x2a94>

		case l_level:
			if(encoderCW()){
 8002c70:	f004 fd78 	bl	8007764 <encoderCW>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d03b      	beq.n	8002cf2 <myTask+0x57a>
				myPreset[EQ_preset].level_L += 5;
 8002c7a:	4b63      	ldr	r3, [pc, #396]	; (8002e08 <myTask+0x690>)
 8002c7c:	f993 3000 	ldrsb.w	r3, [r3]
 8002c80:	4619      	mov	r1, r3
 8002c82:	4a62      	ldr	r2, [pc, #392]	; (8002e0c <myTask+0x694>)
 8002c84:	235c      	movs	r3, #92	; 0x5c
 8002c86:	fb03 f301 	mul.w	r3, r3, r1
 8002c8a:	4413      	add	r3, r2
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	f993 3000 	ldrsb.w	r3, [r3]
 8002c92:	b2db      	uxtb	r3, r3
 8002c94:	3305      	adds	r3, #5
 8002c96:	b2da      	uxtb	r2, r3
 8002c98:	4b5b      	ldr	r3, [pc, #364]	; (8002e08 <myTask+0x690>)
 8002c9a:	f993 3000 	ldrsb.w	r3, [r3]
 8002c9e:	4618      	mov	r0, r3
 8002ca0:	b251      	sxtb	r1, r2
 8002ca2:	4a5a      	ldr	r2, [pc, #360]	; (8002e0c <myTask+0x694>)
 8002ca4:	235c      	movs	r3, #92	; 0x5c
 8002ca6:	fb03 f300 	mul.w	r3, r3, r0
 8002caa:	4413      	add	r3, r2
 8002cac:	3301      	adds	r3, #1
 8002cae:	460a      	mov	r2, r1
 8002cb0:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_L >= 100) myPreset[EQ_preset].level_L=0;
 8002cb2:	4b55      	ldr	r3, [pc, #340]	; (8002e08 <myTask+0x690>)
 8002cb4:	f993 3000 	ldrsb.w	r3, [r3]
 8002cb8:	4619      	mov	r1, r3
 8002cba:	4a54      	ldr	r2, [pc, #336]	; (8002e0c <myTask+0x694>)
 8002cbc:	235c      	movs	r3, #92	; 0x5c
 8002cbe:	fb03 f301 	mul.w	r3, r3, r1
 8002cc2:	4413      	add	r3, r2
 8002cc4:	3301      	adds	r3, #1
 8002cc6:	f993 3000 	ldrsb.w	r3, [r3]
 8002cca:	2b63      	cmp	r3, #99	; 0x63
 8002ccc:	dd0b      	ble.n	8002ce6 <myTask+0x56e>
 8002cce:	4b4e      	ldr	r3, [pc, #312]	; (8002e08 <myTask+0x690>)
 8002cd0:	f993 3000 	ldrsb.w	r3, [r3]
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	4a4d      	ldr	r2, [pc, #308]	; (8002e0c <myTask+0x694>)
 8002cd8:	235c      	movs	r3, #92	; 0x5c
 8002cda:	fb03 f301 	mul.w	r3, r3, r1
 8002cde:	4413      	add	r3, r2
 8002ce0:	3301      	adds	r3, #1
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002ce6:	4b44      	ldr	r3, [pc, #272]	; (8002df8 <myTask+0x680>)
 8002ce8:	2201      	movs	r2, #1
 8002cea:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8002cec:	4b41      	ldr	r3, [pc, #260]	; (8002df4 <myTask+0x67c>)
 8002cee:	2203      	movs	r2, #3
 8002cf0:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002cf2:	f004 fd6b 	bl	80077cc <encoderCCW>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d03b      	beq.n	8002d74 <myTask+0x5fc>
				myPreset[EQ_preset].level_L -= 5;
 8002cfc:	4b42      	ldr	r3, [pc, #264]	; (8002e08 <myTask+0x690>)
 8002cfe:	f993 3000 	ldrsb.w	r3, [r3]
 8002d02:	4619      	mov	r1, r3
 8002d04:	4a41      	ldr	r2, [pc, #260]	; (8002e0c <myTask+0x694>)
 8002d06:	235c      	movs	r3, #92	; 0x5c
 8002d08:	fb03 f301 	mul.w	r3, r3, r1
 8002d0c:	4413      	add	r3, r2
 8002d0e:	3301      	adds	r3, #1
 8002d10:	f993 3000 	ldrsb.w	r3, [r3]
 8002d14:	b2db      	uxtb	r3, r3
 8002d16:	3b05      	subs	r3, #5
 8002d18:	b2da      	uxtb	r2, r3
 8002d1a:	4b3b      	ldr	r3, [pc, #236]	; (8002e08 <myTask+0x690>)
 8002d1c:	f993 3000 	ldrsb.w	r3, [r3]
 8002d20:	4618      	mov	r0, r3
 8002d22:	b251      	sxtb	r1, r2
 8002d24:	4a39      	ldr	r2, [pc, #228]	; (8002e0c <myTask+0x694>)
 8002d26:	235c      	movs	r3, #92	; 0x5c
 8002d28:	fb03 f300 	mul.w	r3, r3, r0
 8002d2c:	4413      	add	r3, r2
 8002d2e:	3301      	adds	r3, #1
 8002d30:	460a      	mov	r2, r1
 8002d32:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_L < 0) myPreset[EQ_preset].level_L=100;
 8002d34:	4b34      	ldr	r3, [pc, #208]	; (8002e08 <myTask+0x690>)
 8002d36:	f993 3000 	ldrsb.w	r3, [r3]
 8002d3a:	4619      	mov	r1, r3
 8002d3c:	4a33      	ldr	r2, [pc, #204]	; (8002e0c <myTask+0x694>)
 8002d3e:	235c      	movs	r3, #92	; 0x5c
 8002d40:	fb03 f301 	mul.w	r3, r3, r1
 8002d44:	4413      	add	r3, r2
 8002d46:	3301      	adds	r3, #1
 8002d48:	f993 3000 	ldrsb.w	r3, [r3]
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	da0b      	bge.n	8002d68 <myTask+0x5f0>
 8002d50:	4b2d      	ldr	r3, [pc, #180]	; (8002e08 <myTask+0x690>)
 8002d52:	f993 3000 	ldrsb.w	r3, [r3]
 8002d56:	4619      	mov	r1, r3
 8002d58:	4a2c      	ldr	r2, [pc, #176]	; (8002e0c <myTask+0x694>)
 8002d5a:	235c      	movs	r3, #92	; 0x5c
 8002d5c:	fb03 f301 	mul.w	r3, r3, r1
 8002d60:	4413      	add	r3, r2
 8002d62:	3301      	adds	r3, #1
 8002d64:	2264      	movs	r2, #100	; 0x64
 8002d66:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002d68:	4b23      	ldr	r3, [pc, #140]	; (8002df8 <myTask+0x680>)
 8002d6a:	2201      	movs	r2, #1
 8002d6c:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8002d6e:	4b21      	ldr	r3, [pc, #132]	; (8002df4 <myTask+0x67c>)
 8002d70:	2203      	movs	r2, #3
 8002d72:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002d74:	f004 fd8a 	bl	800788c <switchLeft>
 8002d78:	4603      	mov	r3, r0
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d013      	beq.n	8002da6 <myTask+0x62e>
				preset_selected = 0;
 8002d7e:	4b1f      	ldr	r3, [pc, #124]	; (8002dfc <myTask+0x684>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002d84:	4b1e      	ldr	r3, [pc, #120]	; (8002e00 <myTask+0x688>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002d8a:	4b1e      	ldr	r3, [pc, #120]	; (8002e04 <myTask+0x68c>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	701a      	strb	r2, [r3, #0]
				con_selected = 1;
 8002d90:	4b13      	ldr	r3, [pc, #76]	; (8002de0 <myTask+0x668>)
 8002d92:	2201      	movs	r2, #1
 8002d94:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002d96:	4b18      	ldr	r3, [pc, #96]	; (8002df8 <myTask+0x680>)
 8002d98:	2205      	movs	r2, #5
 8002d9a:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002d9c:	4b15      	ldr	r3, [pc, #84]	; (8002df4 <myTask+0x67c>)
 8002d9e:	2210      	movs	r2, #16
 8002da0:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
				con_selected = 0;
				state_home = save;
				last_state = preset;
			}
			break;
 8002da2:	f002 ba35 	b.w	8005210 <myTask+0x2a98>
			else if(switchRight()){
 8002da6:	f004 fd9d 	bl	80078e4 <switchRight>
 8002daa:	4603      	mov	r3, r0
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	f002 822f 	beq.w	8005210 <myTask+0x2a98>
				preset_selected = 1;
 8002db2:	4b12      	ldr	r3, [pc, #72]	; (8002dfc <myTask+0x684>)
 8002db4:	2201      	movs	r2, #1
 8002db6:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002db8:	4b11      	ldr	r3, [pc, #68]	; (8002e00 <myTask+0x688>)
 8002dba:	2200      	movs	r2, #0
 8002dbc:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002dbe:	4b11      	ldr	r3, [pc, #68]	; (8002e04 <myTask+0x68c>)
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	701a      	strb	r2, [r3, #0]
				con_selected = 0;
 8002dc4:	4b06      	ldr	r3, [pc, #24]	; (8002de0 <myTask+0x668>)
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002dca:	4b0b      	ldr	r3, [pc, #44]	; (8002df8 <myTask+0x680>)
 8002dcc:	2205      	movs	r2, #5
 8002dce:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002dd0:	4b08      	ldr	r3, [pc, #32]	; (8002df4 <myTask+0x67c>)
 8002dd2:	2202      	movs	r2, #2
 8002dd4:	701a      	strb	r2, [r3, #0]
			break;
 8002dd6:	f002 ba1b 	b.w	8005210 <myTask+0x2a98>
 8002dda:	bf00      	nop
 8002ddc:	20000d3c 	.word	0x20000d3c
 8002de0:	2000021d 	.word	0x2000021d
 8002de4:	20000004 	.word	0x20000004
 8002de8:	08012990 	.word	0x08012990
 8002dec:	080129a0 	.word	0x080129a0
 8002df0:	080129ac 	.word	0x080129ac
 8002df4:	20000001 	.word	0x20000001
 8002df8:	2000064c 	.word	0x2000064c
 8002dfc:	20000000 	.word	0x20000000
 8002e00:	2000021b 	.word	0x2000021b
 8002e04:	2000021c 	.word	0x2000021c
 8002e08:	200006b2 	.word	0x200006b2
 8002e0c:	200008dc 	.word	0x200008dc

		case r_level:
			if(encoderCW()){
 8002e10:	f004 fca8 	bl	8007764 <encoderCW>
 8002e14:	4603      	mov	r3, r0
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d037      	beq.n	8002e8a <myTask+0x712>
				myPreset[EQ_preset].level_R += 5;
 8002e1a:	4bad      	ldr	r3, [pc, #692]	; (80030d0 <myTask+0x958>)
 8002e1c:	f993 3000 	ldrsb.w	r3, [r3]
 8002e20:	4619      	mov	r1, r3
 8002e22:	4aac      	ldr	r2, [pc, #688]	; (80030d4 <myTask+0x95c>)
 8002e24:	235c      	movs	r3, #92	; 0x5c
 8002e26:	fb03 f301 	mul.w	r3, r3, r1
 8002e2a:	4413      	add	r3, r2
 8002e2c:	f993 3000 	ldrsb.w	r3, [r3]
 8002e30:	b2db      	uxtb	r3, r3
 8002e32:	3305      	adds	r3, #5
 8002e34:	b2da      	uxtb	r2, r3
 8002e36:	4ba6      	ldr	r3, [pc, #664]	; (80030d0 <myTask+0x958>)
 8002e38:	f993 3000 	ldrsb.w	r3, [r3]
 8002e3c:	4618      	mov	r0, r3
 8002e3e:	b251      	sxtb	r1, r2
 8002e40:	4aa4      	ldr	r2, [pc, #656]	; (80030d4 <myTask+0x95c>)
 8002e42:	235c      	movs	r3, #92	; 0x5c
 8002e44:	fb03 f300 	mul.w	r3, r3, r0
 8002e48:	4413      	add	r3, r2
 8002e4a:	460a      	mov	r2, r1
 8002e4c:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_R >= 100) myPreset[EQ_preset].level_R=0;
 8002e4e:	4ba0      	ldr	r3, [pc, #640]	; (80030d0 <myTask+0x958>)
 8002e50:	f993 3000 	ldrsb.w	r3, [r3]
 8002e54:	4619      	mov	r1, r3
 8002e56:	4a9f      	ldr	r2, [pc, #636]	; (80030d4 <myTask+0x95c>)
 8002e58:	235c      	movs	r3, #92	; 0x5c
 8002e5a:	fb03 f301 	mul.w	r3, r3, r1
 8002e5e:	4413      	add	r3, r2
 8002e60:	f993 3000 	ldrsb.w	r3, [r3]
 8002e64:	2b63      	cmp	r3, #99	; 0x63
 8002e66:	dd0a      	ble.n	8002e7e <myTask+0x706>
 8002e68:	4b99      	ldr	r3, [pc, #612]	; (80030d0 <myTask+0x958>)
 8002e6a:	f993 3000 	ldrsb.w	r3, [r3]
 8002e6e:	4619      	mov	r1, r3
 8002e70:	4a98      	ldr	r2, [pc, #608]	; (80030d4 <myTask+0x95c>)
 8002e72:	235c      	movs	r3, #92	; 0x5c
 8002e74:	fb03 f301 	mul.w	r3, r3, r1
 8002e78:	4413      	add	r3, r2
 8002e7a:	2200      	movs	r2, #0
 8002e7c:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002e7e:	4b96      	ldr	r3, [pc, #600]	; (80030d8 <myTask+0x960>)
 8002e80:	2201      	movs	r2, #1
 8002e82:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8002e84:	4b95      	ldr	r3, [pc, #596]	; (80030dc <myTask+0x964>)
 8002e86:	2204      	movs	r2, #4
 8002e88:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002e8a:	f004 fc9f 	bl	80077cc <encoderCCW>
 8002e8e:	4603      	mov	r3, r0
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d037      	beq.n	8002f04 <myTask+0x78c>
				myPreset[EQ_preset].level_R -= 5;
 8002e94:	4b8e      	ldr	r3, [pc, #568]	; (80030d0 <myTask+0x958>)
 8002e96:	f993 3000 	ldrsb.w	r3, [r3]
 8002e9a:	4619      	mov	r1, r3
 8002e9c:	4a8d      	ldr	r2, [pc, #564]	; (80030d4 <myTask+0x95c>)
 8002e9e:	235c      	movs	r3, #92	; 0x5c
 8002ea0:	fb03 f301 	mul.w	r3, r3, r1
 8002ea4:	4413      	add	r3, r2
 8002ea6:	f993 3000 	ldrsb.w	r3, [r3]
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	3b05      	subs	r3, #5
 8002eae:	b2da      	uxtb	r2, r3
 8002eb0:	4b87      	ldr	r3, [pc, #540]	; (80030d0 <myTask+0x958>)
 8002eb2:	f993 3000 	ldrsb.w	r3, [r3]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	b251      	sxtb	r1, r2
 8002eba:	4a86      	ldr	r2, [pc, #536]	; (80030d4 <myTask+0x95c>)
 8002ebc:	235c      	movs	r3, #92	; 0x5c
 8002ebe:	fb03 f300 	mul.w	r3, r3, r0
 8002ec2:	4413      	add	r3, r2
 8002ec4:	460a      	mov	r2, r1
 8002ec6:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_R < 0) myPreset[EQ_preset].level_R=100;
 8002ec8:	4b81      	ldr	r3, [pc, #516]	; (80030d0 <myTask+0x958>)
 8002eca:	f993 3000 	ldrsb.w	r3, [r3]
 8002ece:	4619      	mov	r1, r3
 8002ed0:	4a80      	ldr	r2, [pc, #512]	; (80030d4 <myTask+0x95c>)
 8002ed2:	235c      	movs	r3, #92	; 0x5c
 8002ed4:	fb03 f301 	mul.w	r3, r3, r1
 8002ed8:	4413      	add	r3, r2
 8002eda:	f993 3000 	ldrsb.w	r3, [r3]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	da0a      	bge.n	8002ef8 <myTask+0x780>
 8002ee2:	4b7b      	ldr	r3, [pc, #492]	; (80030d0 <myTask+0x958>)
 8002ee4:	f993 3000 	ldrsb.w	r3, [r3]
 8002ee8:	4619      	mov	r1, r3
 8002eea:	4a7a      	ldr	r2, [pc, #488]	; (80030d4 <myTask+0x95c>)
 8002eec:	235c      	movs	r3, #92	; 0x5c
 8002eee:	fb03 f301 	mul.w	r3, r3, r1
 8002ef2:	4413      	add	r3, r2
 8002ef4:	2264      	movs	r2, #100	; 0x64
 8002ef6:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002ef8:	4b77      	ldr	r3, [pc, #476]	; (80030d8 <myTask+0x960>)
 8002efa:	2201      	movs	r2, #1
 8002efc:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8002efe:	4b77      	ldr	r3, [pc, #476]	; (80030dc <myTask+0x964>)
 8002f00:	2204      	movs	r2, #4
 8002f02:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002f04:	f004 fcc2 	bl	800788c <switchLeft>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d012      	beq.n	8002f34 <myTask+0x7bc>
				preset_selected = 1;
 8002f0e:	4b74      	ldr	r3, [pc, #464]	; (80030e0 <myTask+0x968>)
 8002f10:	2201      	movs	r2, #1
 8002f12:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002f14:	4b73      	ldr	r3, [pc, #460]	; (80030e4 <myTask+0x96c>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002f1a:	4b73      	ldr	r3, [pc, #460]	; (80030e8 <myTask+0x970>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	701a      	strb	r2, [r3, #0]
				con_selected = 0;
 8002f20:	4b72      	ldr	r3, [pc, #456]	; (80030ec <myTask+0x974>)
 8002f22:	2200      	movs	r2, #0
 8002f24:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002f26:	4b6c      	ldr	r3, [pc, #432]	; (80030d8 <myTask+0x960>)
 8002f28:	2205      	movs	r2, #5
 8002f2a:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002f2c:	4b6b      	ldr	r3, [pc, #428]	; (80030dc <myTask+0x964>)
 8002f2e:	2202      	movs	r2, #2
 8002f30:	701a      	strb	r2, [r3, #0]
 8002f32:	e016      	b.n	8002f62 <myTask+0x7ea>
			}
			else if(switchRight()){
 8002f34:	f004 fcd6 	bl	80078e4 <switchRight>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d011      	beq.n	8002f62 <myTask+0x7ea>
				preset_selected = 0;
 8002f3e:	4b68      	ldr	r3, [pc, #416]	; (80030e0 <myTask+0x968>)
 8002f40:	2200      	movs	r2, #0
 8002f42:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002f44:	4b67      	ldr	r3, [pc, #412]	; (80030e4 <myTask+0x96c>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002f4a:	4b67      	ldr	r3, [pc, #412]	; (80030e8 <myTask+0x970>)
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	701a      	strb	r2, [r3, #0]
				con_selected = 1;
 8002f50:	4b66      	ldr	r3, [pc, #408]	; (80030ec <myTask+0x974>)
 8002f52:	2201      	movs	r2, #1
 8002f54:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002f56:	4b60      	ldr	r3, [pc, #384]	; (80030d8 <myTask+0x960>)
 8002f58:	2205      	movs	r2, #5
 8002f5a:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002f5c:	4b5f      	ldr	r3, [pc, #380]	; (80030dc <myTask+0x964>)
 8002f5e:	2210      	movs	r2, #16
 8002f60:	701a      	strb	r2, [r3, #0]
			}
			if(switchEncoder()==1){
 8002f62:	f004 fbd3 	bl	800770c <switchEncoder>
 8002f66:	4603      	mov	r3, r0
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	f002 8153 	beq.w	8005214 <myTask+0x2a9c>
				state_home = save;
 8002f6e:	4b5a      	ldr	r3, [pc, #360]	; (80030d8 <myTask+0x960>)
 8002f70:	2205      	movs	r2, #5
 8002f72:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002f74:	4b59      	ldr	r3, [pc, #356]	; (80030dc <myTask+0x964>)
 8002f76:	2202      	movs	r2, #2
 8002f78:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002f7a:	f002 b94b 	b.w	8005214 <myTask+0x2a9c>
		case setting_wireless:
			if(encoderCW()){
 8002f7e:	f004 fbf1 	bl	8007764 <encoderCW>
 8002f82:	4603      	mov	r3, r0
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d016      	beq.n	8002fb6 <myTask+0x83e>
				state_home = display_home;
 8002f88:	4b53      	ldr	r3, [pc, #332]	; (80030d8 <myTask+0x960>)
 8002f8a:	2201      	movs	r2, #1
 8002f8c:	701a      	strb	r2, [r3, #0]
				EQ_Con++; if(EQ_Con>2) EQ_Con=0;
 8002f8e:	4b58      	ldr	r3, [pc, #352]	; (80030f0 <myTask+0x978>)
 8002f90:	f993 3000 	ldrsb.w	r3, [r3]
 8002f94:	b2db      	uxtb	r3, r3
 8002f96:	3301      	adds	r3, #1
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	b25a      	sxtb	r2, r3
 8002f9c:	4b54      	ldr	r3, [pc, #336]	; (80030f0 <myTask+0x978>)
 8002f9e:	701a      	strb	r2, [r3, #0]
 8002fa0:	4b53      	ldr	r3, [pc, #332]	; (80030f0 <myTask+0x978>)
 8002fa2:	f993 3000 	ldrsb.w	r3, [r3]
 8002fa6:	2b02      	cmp	r3, #2
 8002fa8:	dd02      	ble.n	8002fb0 <myTask+0x838>
 8002faa:	4b51      	ldr	r3, [pc, #324]	; (80030f0 <myTask+0x978>)
 8002fac:	2200      	movs	r2, #0
 8002fae:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002fb0:	4b4a      	ldr	r3, [pc, #296]	; (80030dc <myTask+0x964>)
 8002fb2:	2210      	movs	r2, #16
 8002fb4:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002fb6:	f004 fc09 	bl	80077cc <encoderCCW>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d016      	beq.n	8002fee <myTask+0x876>
				state_home = display_home;
 8002fc0:	4b45      	ldr	r3, [pc, #276]	; (80030d8 <myTask+0x960>)
 8002fc2:	2201      	movs	r2, #1
 8002fc4:	701a      	strb	r2, [r3, #0]
				EQ_Con--; if(EQ_Con<0) EQ_Con=2;
 8002fc6:	4b4a      	ldr	r3, [pc, #296]	; (80030f0 <myTask+0x978>)
 8002fc8:	f993 3000 	ldrsb.w	r3, [r3]
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	3b01      	subs	r3, #1
 8002fd0:	b2db      	uxtb	r3, r3
 8002fd2:	b25a      	sxtb	r2, r3
 8002fd4:	4b46      	ldr	r3, [pc, #280]	; (80030f0 <myTask+0x978>)
 8002fd6:	701a      	strb	r2, [r3, #0]
 8002fd8:	4b45      	ldr	r3, [pc, #276]	; (80030f0 <myTask+0x978>)
 8002fda:	f993 3000 	ldrsb.w	r3, [r3]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	da02      	bge.n	8002fe8 <myTask+0x870>
 8002fe2:	4b43      	ldr	r3, [pc, #268]	; (80030f0 <myTask+0x978>)
 8002fe4:	2202      	movs	r2, #2
 8002fe6:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002fe8:	4b3c      	ldr	r3, [pc, #240]	; (80030dc <myTask+0x964>)
 8002fea:	2210      	movs	r2, #16
 8002fec:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002fee:	f004 fc4d 	bl	800788c <switchLeft>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d012      	beq.n	800301e <myTask+0x8a6>
				preset_selected = 0;
 8002ff8:	4b39      	ldr	r3, [pc, #228]	; (80030e0 <myTask+0x968>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002ffe:	4b39      	ldr	r3, [pc, #228]	; (80030e4 <myTask+0x96c>)
 8003000:	2200      	movs	r2, #0
 8003002:	701a      	strb	r2, [r3, #0]
				r_selected = 1;
 8003004:	4b38      	ldr	r3, [pc, #224]	; (80030e8 <myTask+0x970>)
 8003006:	2201      	movs	r2, #1
 8003008:	701a      	strb	r2, [r3, #0]
				con_selected = 0;
 800300a:	4b38      	ldr	r3, [pc, #224]	; (80030ec <myTask+0x974>)
 800300c:	2200      	movs	r2, #0
 800300e:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8003010:	4b31      	ldr	r3, [pc, #196]	; (80030d8 <myTask+0x960>)
 8003012:	2205      	movs	r2, #5
 8003014:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8003016:	4b31      	ldr	r3, [pc, #196]	; (80030dc <myTask+0x964>)
 8003018:	2204      	movs	r2, #4
 800301a:	701a      	strb	r2, [r3, #0]
 800301c:	e013      	b.n	8003046 <myTask+0x8ce>
			}
			else if(switchRight()){
 800301e:	f004 fc61 	bl	80078e4 <switchRight>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d00e      	beq.n	8003046 <myTask+0x8ce>
				preset_selected = 0;
 8003028:	4b2d      	ldr	r3, [pc, #180]	; (80030e0 <myTask+0x968>)
 800302a:	2200      	movs	r2, #0
 800302c:	701a      	strb	r2, [r3, #0]
				l_selected = 1;
 800302e:	4b2d      	ldr	r3, [pc, #180]	; (80030e4 <myTask+0x96c>)
 8003030:	2201      	movs	r2, #1
 8003032:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8003034:	4b2c      	ldr	r3, [pc, #176]	; (80030e8 <myTask+0x970>)
 8003036:	2200      	movs	r2, #0
 8003038:	701a      	strb	r2, [r3, #0]
				state_home = save;
 800303a:	4b27      	ldr	r3, [pc, #156]	; (80030d8 <myTask+0x960>)
 800303c:	2205      	movs	r2, #5
 800303e:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8003040:	4b26      	ldr	r3, [pc, #152]	; (80030dc <myTask+0x964>)
 8003042:	2203      	movs	r2, #3
 8003044:	701a      	strb	r2, [r3, #0]
			}
			if(switchEncoder()){
 8003046:	f004 fb61 	bl	800770c <switchEncoder>
 800304a:	4603      	mov	r3, r0
 800304c:	2b00      	cmp	r3, #0
 800304e:	f002 80e3 	beq.w	8005218 <myTask+0x2aa0>
				if(EQ_Con!=0){
 8003052:	4b27      	ldr	r3, [pc, #156]	; (80030f0 <myTask+0x978>)
 8003054:	f993 3000 	ldrsb.w	r3, [r3]
 8003058:	2b00      	cmp	r3, #0
 800305a:	f002 80dd 	beq.w	8005218 <myTask+0x2aa0>
					oneTime=1;
 800305e:	4b25      	ldr	r3, [pc, #148]	; (80030f4 <myTask+0x97c>)
 8003060:	2201      	movs	r2, #1
 8003062:	701a      	strb	r2, [r3, #0]
					state_home = connected;
 8003064:	4b1c      	ldr	r3, [pc, #112]	; (80030d8 <myTask+0x960>)
 8003066:	2211      	movs	r2, #17
 8003068:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 800306a:	f002 b8d5 	b.w	8005218 <myTask+0x2aa0>

		case connected:
			if(oneTime){
 800306e:	4b21      	ldr	r3, [pc, #132]	; (80030f4 <myTask+0x97c>)
 8003070:	781b      	ldrb	r3, [r3, #0]
 8003072:	2b00      	cmp	r3, #0
 8003074:	d06c      	beq.n	8003150 <myTask+0x9d8>
				oneTime=0;
 8003076:	4b1f      	ldr	r3, [pc, #124]	; (80030f4 <myTask+0x97c>)
 8003078:	2200      	movs	r2, #0
 800307a:	701a      	strb	r2, [r3, #0]
				Display_Clear();
 800307c:	f004 fac2 	bl	8007604 <Display_Clear>
				switch(EQ_Con){
 8003080:	4b1b      	ldr	r3, [pc, #108]	; (80030f0 <myTask+0x978>)
 8003082:	f993 3000 	ldrsb.w	r3, [r3]
 8003086:	2b01      	cmp	r3, #1
 8003088:	d002      	beq.n	8003090 <myTask+0x918>
 800308a:	2b02      	cmp	r3, #2
 800308c:	d040      	beq.n	8003110 <myTask+0x998>
 800308e:	e05d      	b.n	800314c <myTask+0x9d4>
				case 1:
					Display_GotoXY((128-(12*7))/2, 0);
 8003090:	2100      	movs	r1, #0
 8003092:	2016      	movs	r0, #22
 8003094:	f003 fe76 	bl	8006d84 <Display_GotoXY>
					Display_Puts("Bluetooth On", &Font_7x10, 1);
 8003098:	2201      	movs	r2, #1
 800309a:	4917      	ldr	r1, [pc, #92]	; (80030f8 <myTask+0x980>)
 800309c:	4817      	ldr	r0, [pc, #92]	; (80030fc <myTask+0x984>)
 800309e:	f003 ff07 	bl	8006eb0 <Display_Puts>

					strcpy(str_send, "BTON$");
 80030a2:	4b17      	ldr	r3, [pc, #92]	; (8003100 <myTask+0x988>)
 80030a4:	4a17      	ldr	r2, [pc, #92]	; (8003104 <myTask+0x98c>)
 80030a6:	6810      	ldr	r0, [r2, #0]
 80030a8:	6018      	str	r0, [r3, #0]
 80030aa:	8892      	ldrh	r2, [r2, #4]
 80030ac:	809a      	strh	r2, [r3, #4]
					strLength = strlen(str_send);
 80030ae:	4814      	ldr	r0, [pc, #80]	; (8003100 <myTask+0x988>)
 80030b0:	f7fd f898 	bl	80001e4 <strlen>
 80030b4:	4603      	mov	r3, r0
 80030b6:	b2da      	uxtb	r2, r3
 80030b8:	4b13      	ldr	r3, [pc, #76]	; (8003108 <myTask+0x990>)
 80030ba:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 80030bc:	4b12      	ldr	r3, [pc, #72]	; (8003108 <myTask+0x990>)
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	b29a      	uxth	r2, r3
 80030c2:	2364      	movs	r3, #100	; 0x64
 80030c4:	490e      	ldr	r1, [pc, #56]	; (8003100 <myTask+0x988>)
 80030c6:	4811      	ldr	r0, [pc, #68]	; (800310c <myTask+0x994>)
 80030c8:	f009 f954 	bl	800c374 <HAL_UART_Transmit>
					break;
 80030cc:	e03e      	b.n	800314c <myTask+0x9d4>
 80030ce:	bf00      	nop
 80030d0:	200006b2 	.word	0x200006b2
 80030d4:	200008dc 	.word	0x200008dc
 80030d8:	2000064c 	.word	0x2000064c
 80030dc:	20000001 	.word	0x20000001
 80030e0:	20000000 	.word	0x20000000
 80030e4:	2000021b 	.word	0x2000021b
 80030e8:	2000021c 	.word	0x2000021c
 80030ec:	2000021d 	.word	0x2000021d
 80030f0:	20000d3c 	.word	0x20000d3c
 80030f4:	2000021e 	.word	0x2000021e
 80030f8:	20000004 	.word	0x20000004
 80030fc:	080129b4 	.word	0x080129b4
 8003100:	20000dd4 	.word	0x20000dd4
 8003104:	080129c4 	.word	0x080129c4
 8003108:	20000218 	.word	0x20000218
 800310c:	20000888 	.word	0x20000888
				case 2:

					Display_GotoXY((128-(7*7))/2, 0);
 8003110:	2100      	movs	r1, #0
 8003112:	2027      	movs	r0, #39	; 0x27
 8003114:	f003 fe36 	bl	8006d84 <Display_GotoXY>
					Display_Puts("WiFi On", &Font_7x10, 1);
 8003118:	2201      	movs	r2, #1
 800311a:	49c1      	ldr	r1, [pc, #772]	; (8003420 <myTask+0xca8>)
 800311c:	48c1      	ldr	r0, [pc, #772]	; (8003424 <myTask+0xcac>)
 800311e:	f003 fec7 	bl	8006eb0 <Display_Puts>

					strcpy(str_send, "WIFION$");
 8003122:	4ac1      	ldr	r2, [pc, #772]	; (8003428 <myTask+0xcb0>)
 8003124:	4bc1      	ldr	r3, [pc, #772]	; (800342c <myTask+0xcb4>)
 8003126:	cb03      	ldmia	r3!, {r0, r1}
 8003128:	6010      	str	r0, [r2, #0]
 800312a:	6051      	str	r1, [r2, #4]
					strLength = strlen(str_send);
 800312c:	48be      	ldr	r0, [pc, #760]	; (8003428 <myTask+0xcb0>)
 800312e:	f7fd f859 	bl	80001e4 <strlen>
 8003132:	4603      	mov	r3, r0
 8003134:	b2da      	uxtb	r2, r3
 8003136:	4bbe      	ldr	r3, [pc, #760]	; (8003430 <myTask+0xcb8>)
 8003138:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 800313a:	4bbd      	ldr	r3, [pc, #756]	; (8003430 <myTask+0xcb8>)
 800313c:	781b      	ldrb	r3, [r3, #0]
 800313e:	b29a      	uxth	r2, r3
 8003140:	2364      	movs	r3, #100	; 0x64
 8003142:	49b9      	ldr	r1, [pc, #740]	; (8003428 <myTask+0xcb0>)
 8003144:	48bb      	ldr	r0, [pc, #748]	; (8003434 <myTask+0xcbc>)
 8003146:	f009 f915 	bl	800c374 <HAL_UART_Transmit>
					break;
 800314a:	bf00      	nop
				}
				Display_UpdateScreen();
 800314c:	f003 fd74 	bl	8006c38 <Display_UpdateScreen>
			}

			if(switchEncoder()){
 8003150:	f004 fadc 	bl	800770c <switchEncoder>
 8003154:	4603      	mov	r3, r0
 8003156:	2b00      	cmp	r3, #0
 8003158:	f002 8060 	beq.w	800521c <myTask+0x2aa4>
				switch(EQ_Con){
 800315c:	4bb6      	ldr	r3, [pc, #728]	; (8003438 <myTask+0xcc0>)
 800315e:	f993 3000 	ldrsb.w	r3, [r3]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d002      	beq.n	800316c <myTask+0x9f4>
 8003166:	2b02      	cmp	r3, #2
 8003168:	d018      	beq.n	800319c <myTask+0xa24>
 800316a:	e02e      	b.n	80031ca <myTask+0xa52>
				case 1:
					strcpy(str_send, "BTOFF$");
 800316c:	4bae      	ldr	r3, [pc, #696]	; (8003428 <myTask+0xcb0>)
 800316e:	4ab3      	ldr	r2, [pc, #716]	; (800343c <myTask+0xcc4>)
 8003170:	6810      	ldr	r0, [r2, #0]
 8003172:	6018      	str	r0, [r3, #0]
 8003174:	8891      	ldrh	r1, [r2, #4]
 8003176:	7992      	ldrb	r2, [r2, #6]
 8003178:	8099      	strh	r1, [r3, #4]
 800317a:	719a      	strb	r2, [r3, #6]
					strLength = strlen(str_send);
 800317c:	48aa      	ldr	r0, [pc, #680]	; (8003428 <myTask+0xcb0>)
 800317e:	f7fd f831 	bl	80001e4 <strlen>
 8003182:	4603      	mov	r3, r0
 8003184:	b2da      	uxtb	r2, r3
 8003186:	4baa      	ldr	r3, [pc, #680]	; (8003430 <myTask+0xcb8>)
 8003188:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 800318a:	4ba9      	ldr	r3, [pc, #676]	; (8003430 <myTask+0xcb8>)
 800318c:	781b      	ldrb	r3, [r3, #0]
 800318e:	b29a      	uxth	r2, r3
 8003190:	2364      	movs	r3, #100	; 0x64
 8003192:	49a5      	ldr	r1, [pc, #660]	; (8003428 <myTask+0xcb0>)
 8003194:	48a7      	ldr	r0, [pc, #668]	; (8003434 <myTask+0xcbc>)
 8003196:	f009 f8ed 	bl	800c374 <HAL_UART_Transmit>
					break;
 800319a:	e016      	b.n	80031ca <myTask+0xa52>
				case 2:
					strcpy(str_send, "WIFIOFF$");
 800319c:	4aa2      	ldr	r2, [pc, #648]	; (8003428 <myTask+0xcb0>)
 800319e:	4ba8      	ldr	r3, [pc, #672]	; (8003440 <myTask+0xcc8>)
 80031a0:	cb03      	ldmia	r3!, {r0, r1}
 80031a2:	6010      	str	r0, [r2, #0]
 80031a4:	6051      	str	r1, [r2, #4]
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	7213      	strb	r3, [r2, #8]
					strLength = strlen(str_send);
 80031aa:	489f      	ldr	r0, [pc, #636]	; (8003428 <myTask+0xcb0>)
 80031ac:	f7fd f81a 	bl	80001e4 <strlen>
 80031b0:	4603      	mov	r3, r0
 80031b2:	b2da      	uxtb	r2, r3
 80031b4:	4b9e      	ldr	r3, [pc, #632]	; (8003430 <myTask+0xcb8>)
 80031b6:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 80031b8:	4b9d      	ldr	r3, [pc, #628]	; (8003430 <myTask+0xcb8>)
 80031ba:	781b      	ldrb	r3, [r3, #0]
 80031bc:	b29a      	uxth	r2, r3
 80031be:	2364      	movs	r3, #100	; 0x64
 80031c0:	4999      	ldr	r1, [pc, #612]	; (8003428 <myTask+0xcb0>)
 80031c2:	489c      	ldr	r0, [pc, #624]	; (8003434 <myTask+0xcbc>)
 80031c4:	f009 f8d6 	bl	800c374 <HAL_UART_Transmit>
					break;
 80031c8:	bf00      	nop
				}
				state_home = display_home;
 80031ca:	4b9e      	ldr	r3, [pc, #632]	; (8003444 <myTask+0xccc>)
 80031cc:	2201      	movs	r2, #1
 80031ce:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 80031d0:	4b9d      	ldr	r3, [pc, #628]	; (8003448 <myTask+0xcd0>)
 80031d2:	2210      	movs	r2, #16
 80031d4:	701a      	strb	r2, [r3, #0]
				Display_Clear();
 80031d6:	f004 fa15 	bl	8007604 <Display_Clear>
			}
			break;
 80031da:	f002 b81f 	b.w	800521c <myTask+0x2aa4>
			//		Display_GotoXY(3, 50);
			//		Display_Puts("Saved !", &Font_7x10, 1);
			//		/* Update semua layar */
			//		Display_UpdateScreen();
			/* Simpan data di EEPROM */
			saveToEeprom();
 80031de:	f7fe fedf 	bl	8001fa0 <saveToEeprom>
			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 80031e2:	2300      	movs	r3, #0
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	230c      	movs	r3, #12
 80031e8:	2280      	movs	r2, #128	; 0x80
 80031ea:	2131      	movs	r1, #49	; 0x31
 80031ec:	2000      	movs	r0, #0
 80031ee:	f004 f9bc 	bl	800756a <Display_DrawFilledRectangle>
			Display_UpdateScreen();
 80031f2:	f003 fd21 	bl	8006c38 <Display_UpdateScreen>
			state_home = display_home;
 80031f6:	4b93      	ldr	r3, [pc, #588]	; (8003444 <myTask+0xccc>)
 80031f8:	2201      	movs	r2, #1
 80031fa:	701a      	strb	r2, [r3, #0]
			break;
 80031fc:	f002 b81d 	b.w	800523a <myTask+0x2ac2>

		case save2:
			/* Simpan data di EEPROM */
			saveToEeprom();
 8003200:	f7fe fece 	bl	8001fa0 <saveToEeprom>
			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 8003204:	2300      	movs	r3, #0
 8003206:	9300      	str	r3, [sp, #0]
 8003208:	230c      	movs	r3, #12
 800320a:	2280      	movs	r2, #128	; 0x80
 800320c:	2131      	movs	r1, #49	; 0x31
 800320e:	2000      	movs	r0, #0
 8003210:	f004 f9ab 	bl	800756a <Display_DrawFilledRectangle>
			Display_UpdateScreen();
 8003214:	f003 fd10 	bl	8006c38 <Display_UpdateScreen>
			state_home = display_setting;
 8003218:	4b8a      	ldr	r3, [pc, #552]	; (8003444 <myTask+0xccc>)
 800321a:	2207      	movs	r2, #7
 800321c:	701a      	strb	r2, [r3, #0]
			break;
 800321e:	f002 b80c 	b.w	800523a <myTask+0x2ac2>

		case set_default:
			Display_DrawFilledRectangle(0, 50, 128, 12, 0);
 8003222:	2300      	movs	r3, #0
 8003224:	9300      	str	r3, [sp, #0]
 8003226:	230c      	movs	r3, #12
 8003228:	2280      	movs	r2, #128	; 0x80
 800322a:	2132      	movs	r1, #50	; 0x32
 800322c:	2000      	movs	r0, #0
 800322e:	f004 f99c 	bl	800756a <Display_DrawFilledRectangle>
			Display_GotoXY(3, 50);
 8003232:	2132      	movs	r1, #50	; 0x32
 8003234:	2003      	movs	r0, #3
 8003236:	f003 fda5 	bl	8006d84 <Display_GotoXY>
			Display_Puts("Set to Default !", &Font_7x10, 1);
 800323a:	2201      	movs	r2, #1
 800323c:	4978      	ldr	r1, [pc, #480]	; (8003420 <myTask+0xca8>)
 800323e:	4883      	ldr	r0, [pc, #524]	; (800344c <myTask+0xcd4>)
 8003240:	f003 fe36 	bl	8006eb0 <Display_Puts>
			/* Update semua layar */
			Display_UpdateScreen();
 8003244:	f003 fcf8 	bl	8006c38 <Display_UpdateScreen>
			/* panggil fungsi default */
			Default_Setting();
 8003248:	f7ff f9aa 	bl	80025a0 <Default_Setting>
			/* Simpan data di EEPROM */
			saveToEeprom();
 800324c:	f7fe fea8 	bl	8001fa0 <saveToEeprom>
			/* clear baris 3 */
			HAL_Delay(1000);
 8003250:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003254:	f004 ff82 	bl	800815c <HAL_Delay>
			Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 8003258:	2300      	movs	r3, #0
 800325a:	9300      	str	r3, [sp, #0]
 800325c:	230c      	movs	r3, #12
 800325e:	2280      	movs	r2, #128	; 0x80
 8003260:	2131      	movs	r1, #49	; 0x31
 8003262:	2000      	movs	r0, #0
 8003264:	f004 f981 	bl	800756a <Display_DrawFilledRectangle>
			Display_UpdateScreen();
 8003268:	f003 fce6 	bl	8006c38 <Display_UpdateScreen>
			state_home = display_home;
 800326c:	4b75      	ldr	r3, [pc, #468]	; (8003444 <myTask+0xccc>)
 800326e:	2201      	movs	r2, #1
 8003270:	701a      	strb	r2, [r3, #0]

			break;
 8003272:	f001 bfe2 	b.w	800523a <myTask+0x2ac2>

		case display_setting:
			/* clear baris 1 */
			Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 8003276:	2300      	movs	r3, #0
 8003278:	9300      	str	r3, [sp, #0]
 800327a:	230c      	movs	r3, #12
 800327c:	2280      	movs	r2, #128	; 0x80
 800327e:	2100      	movs	r1, #0
 8003280:	2000      	movs	r0, #0
 8003282:	f004 f972 	bl	800756a <Display_DrawFilledRectangle>
			/* tampilan band */
			band_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 8003286:	4b72      	ldr	r3, [pc, #456]	; (8003450 <myTask+0xcd8>)
 8003288:	781b      	ldrb	r3, [r3, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d008      	beq.n	80032a0 <myTask+0xb28>
 800328e:	2301      	movs	r3, #1
 8003290:	9300      	str	r3, [sp, #0]
 8003292:	230c      	movs	r3, #12
 8003294:	2280      	movs	r2, #128	; 0x80
 8003296:	2100      	movs	r1, #0
 8003298:	2000      	movs	r0, #0
 800329a:	f004 f966 	bl	800756a <Display_DrawFilledRectangle>
 800329e:	e007      	b.n	80032b0 <myTask+0xb38>
 80032a0:	2301      	movs	r3, #1
 80032a2:	9300      	str	r3, [sp, #0]
 80032a4:	230c      	movs	r3, #12
 80032a6:	2280      	movs	r2, #128	; 0x80
 80032a8:	2100      	movs	r1, #0
 80032aa:	2000      	movs	r0, #0
 80032ac:	f004 f8f3 	bl	8007496 <Display_DrawRectangle>
			switch(EQ_band){
 80032b0:	4b68      	ldr	r3, [pc, #416]	; (8003454 <myTask+0xcdc>)
 80032b2:	f993 3000 	ldrsb.w	r3, [r3]
 80032b6:	2b04      	cmp	r3, #4
 80032b8:	d857      	bhi.n	800336a <myTask+0xbf2>
 80032ba:	a201      	add	r2, pc, #4	; (adr r2, 80032c0 <myTask+0xb48>)
 80032bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032c0:	080032d5 	.word	0x080032d5
 80032c4:	080032f3 	.word	0x080032f3
 80032c8:	08003311 	.word	0x08003311
 80032cc:	0800332f 	.word	0x0800332f
 80032d0:	0800334d 	.word	0x0800334d
			case 0:
				Display_GotoXY((128-7*8)/2, 2);
 80032d4:	2102      	movs	r1, #2
 80032d6:	2024      	movs	r0, #36	; 0x24
 80032d8:	f003 fd54 	bl	8006d84 <Display_GotoXY>
				Display_Puts("LOW FREQ", &Font_7x10, !band_selected); break;
 80032dc:	4b5c      	ldr	r3, [pc, #368]	; (8003450 <myTask+0xcd8>)
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	f083 0301 	eor.w	r3, r3, #1
 80032e4:	b2db      	uxtb	r3, r3
 80032e6:	461a      	mov	r2, r3
 80032e8:	494d      	ldr	r1, [pc, #308]	; (8003420 <myTask+0xca8>)
 80032ea:	485b      	ldr	r0, [pc, #364]	; (8003458 <myTask+0xce0>)
 80032ec:	f003 fde0 	bl	8006eb0 <Display_Puts>
 80032f0:	e03b      	b.n	800336a <myTask+0xbf2>
			case 1:
				Display_GotoXY((128-7*12)/2, 2);
 80032f2:	2102      	movs	r1, #2
 80032f4:	2016      	movs	r0, #22
 80032f6:	f003 fd45 	bl	8006d84 <Display_GotoXY>
				Display_Puts("LOW-MID FREQ", &Font_7x10, !band_selected); break;
 80032fa:	4b55      	ldr	r3, [pc, #340]	; (8003450 <myTask+0xcd8>)
 80032fc:	781b      	ldrb	r3, [r3, #0]
 80032fe:	f083 0301 	eor.w	r3, r3, #1
 8003302:	b2db      	uxtb	r3, r3
 8003304:	461a      	mov	r2, r3
 8003306:	4946      	ldr	r1, [pc, #280]	; (8003420 <myTask+0xca8>)
 8003308:	4854      	ldr	r0, [pc, #336]	; (800345c <myTask+0xce4>)
 800330a:	f003 fdd1 	bl	8006eb0 <Display_Puts>
 800330e:	e02c      	b.n	800336a <myTask+0xbf2>
			case 2:
				Display_GotoXY((128-7*8)/2, 2);
 8003310:	2102      	movs	r1, #2
 8003312:	2024      	movs	r0, #36	; 0x24
 8003314:	f003 fd36 	bl	8006d84 <Display_GotoXY>
				Display_Puts("MID FREQ", &Font_7x10, !band_selected); break;
 8003318:	4b4d      	ldr	r3, [pc, #308]	; (8003450 <myTask+0xcd8>)
 800331a:	781b      	ldrb	r3, [r3, #0]
 800331c:	f083 0301 	eor.w	r3, r3, #1
 8003320:	b2db      	uxtb	r3, r3
 8003322:	461a      	mov	r2, r3
 8003324:	493e      	ldr	r1, [pc, #248]	; (8003420 <myTask+0xca8>)
 8003326:	484e      	ldr	r0, [pc, #312]	; (8003460 <myTask+0xce8>)
 8003328:	f003 fdc2 	bl	8006eb0 <Display_Puts>
 800332c:	e01d      	b.n	800336a <myTask+0xbf2>
			case 3:
				Display_GotoXY((128-7*13)/2, 2);
 800332e:	2102      	movs	r1, #2
 8003330:	2012      	movs	r0, #18
 8003332:	f003 fd27 	bl	8006d84 <Display_GotoXY>
				Display_Puts("MID-HIGH FREQ", &Font_7x10, !band_selected); break;
 8003336:	4b46      	ldr	r3, [pc, #280]	; (8003450 <myTask+0xcd8>)
 8003338:	781b      	ldrb	r3, [r3, #0]
 800333a:	f083 0301 	eor.w	r3, r3, #1
 800333e:	b2db      	uxtb	r3, r3
 8003340:	461a      	mov	r2, r3
 8003342:	4937      	ldr	r1, [pc, #220]	; (8003420 <myTask+0xca8>)
 8003344:	4847      	ldr	r0, [pc, #284]	; (8003464 <myTask+0xcec>)
 8003346:	f003 fdb3 	bl	8006eb0 <Display_Puts>
 800334a:	e00e      	b.n	800336a <myTask+0xbf2>
			case 4:
				Display_GotoXY((128-7*9)/2, 2);
 800334c:	2102      	movs	r1, #2
 800334e:	2020      	movs	r0, #32
 8003350:	f003 fd18 	bl	8006d84 <Display_GotoXY>
				Display_Puts("HIGH FREQ", &Font_7x10, !band_selected); break;
 8003354:	4b3e      	ldr	r3, [pc, #248]	; (8003450 <myTask+0xcd8>)
 8003356:	781b      	ldrb	r3, [r3, #0]
 8003358:	f083 0301 	eor.w	r3, r3, #1
 800335c:	b2db      	uxtb	r3, r3
 800335e:	461a      	mov	r2, r3
 8003360:	492f      	ldr	r1, [pc, #188]	; (8003420 <myTask+0xca8>)
 8003362:	4841      	ldr	r0, [pc, #260]	; (8003468 <myTask+0xcf0>)
 8003364:	f003 fda4 	bl	8006eb0 <Display_Puts>
 8003368:	bf00      	nop
			}

			/* clear baris 2 */
			Display_DrawFilledRectangle(0, 17, 128, 12, 0);
 800336a:	2300      	movs	r3, #0
 800336c:	9300      	str	r3, [sp, #0]
 800336e:	230c      	movs	r3, #12
 8003370:	2280      	movs	r2, #128	; 0x80
 8003372:	2111      	movs	r1, #17
 8003374:	2000      	movs	r0, #0
 8003376:	f004 f8f8 	bl	800756a <Display_DrawFilledRectangle>
			/* tampilan gain L */
			l_gain_selected? Display_DrawFilledRectangle(0, 17, 61, 12, 1) : Display_DrawRectangle(0, 17, 61, 12, 1);
 800337a:	4b3c      	ldr	r3, [pc, #240]	; (800346c <myTask+0xcf4>)
 800337c:	781b      	ldrb	r3, [r3, #0]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d008      	beq.n	8003394 <myTask+0xc1c>
 8003382:	2301      	movs	r3, #1
 8003384:	9300      	str	r3, [sp, #0]
 8003386:	230c      	movs	r3, #12
 8003388:	223d      	movs	r2, #61	; 0x3d
 800338a:	2111      	movs	r1, #17
 800338c:	2000      	movs	r0, #0
 800338e:	f004 f8ec 	bl	800756a <Display_DrawFilledRectangle>
 8003392:	e007      	b.n	80033a4 <myTask+0xc2c>
 8003394:	2301      	movs	r3, #1
 8003396:	9300      	str	r3, [sp, #0]
 8003398:	230c      	movs	r3, #12
 800339a:	223d      	movs	r2, #61	; 0x3d
 800339c:	2111      	movs	r1, #17
 800339e:	2000      	movs	r0, #0
 80033a0:	f004 f879 	bl	8007496 <Display_DrawRectangle>
			if(myPreset[EQ_preset].gain_L[EQ_band]>=10) Display_GotoXY((61-7*6)/2, 19);
 80033a4:	4b32      	ldr	r3, [pc, #200]	; (8003470 <myTask+0xcf8>)
 80033a6:	f993 3000 	ldrsb.w	r3, [r3]
 80033aa:	461a      	mov	r2, r3
 80033ac:	4b29      	ldr	r3, [pc, #164]	; (8003454 <myTask+0xcdc>)
 80033ae:	f993 3000 	ldrsb.w	r3, [r3]
 80033b2:	4618      	mov	r0, r3
 80033b4:	492f      	ldr	r1, [pc, #188]	; (8003474 <myTask+0xcfc>)
 80033b6:	4613      	mov	r3, r2
 80033b8:	005b      	lsls	r3, r3, #1
 80033ba:	4413      	add	r3, r2
 80033bc:	00db      	lsls	r3, r3, #3
 80033be:	1a9b      	subs	r3, r3, r2
 80033c0:	4403      	add	r3, r0
 80033c2:	3306      	adds	r3, #6
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	440b      	add	r3, r1
 80033c8:	edd3 7a00 	vldr	s15, [r3]
 80033cc:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80033d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80033d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80033d8:	db04      	blt.n	80033e4 <myTask+0xc6c>
 80033da:	2113      	movs	r1, #19
 80033dc:	2009      	movs	r0, #9
 80033de:	f003 fcd1 	bl	8006d84 <Display_GotoXY>
 80033e2:	e06d      	b.n	80034c0 <myTask+0xd48>
			else if(myPreset[EQ_preset].gain_L[EQ_band]>=0) Display_GotoXY((61-7*5)/2, 19);
 80033e4:	4b22      	ldr	r3, [pc, #136]	; (8003470 <myTask+0xcf8>)
 80033e6:	f993 3000 	ldrsb.w	r3, [r3]
 80033ea:	461a      	mov	r2, r3
 80033ec:	4b19      	ldr	r3, [pc, #100]	; (8003454 <myTask+0xcdc>)
 80033ee:	f993 3000 	ldrsb.w	r3, [r3]
 80033f2:	4618      	mov	r0, r3
 80033f4:	491f      	ldr	r1, [pc, #124]	; (8003474 <myTask+0xcfc>)
 80033f6:	4613      	mov	r3, r2
 80033f8:	005b      	lsls	r3, r3, #1
 80033fa:	4413      	add	r3, r2
 80033fc:	00db      	lsls	r3, r3, #3
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	4403      	add	r3, r0
 8003402:	3306      	adds	r3, #6
 8003404:	009b      	lsls	r3, r3, #2
 8003406:	440b      	add	r3, r1
 8003408:	edd3 7a00 	vldr	s15, [r3]
 800340c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003410:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003414:	db30      	blt.n	8003478 <myTask+0xd00>
 8003416:	2113      	movs	r1, #19
 8003418:	200d      	movs	r0, #13
 800341a:	f003 fcb3 	bl	8006d84 <Display_GotoXY>
 800341e:	e04f      	b.n	80034c0 <myTask+0xd48>
 8003420:	20000004 	.word	0x20000004
 8003424:	080129cc 	.word	0x080129cc
 8003428:	20000dd4 	.word	0x20000dd4
 800342c:	080129d4 	.word	0x080129d4
 8003430:	20000218 	.word	0x20000218
 8003434:	20000888 	.word	0x20000888
 8003438:	20000d3c 	.word	0x20000d3c
 800343c:	08012974 	.word	0x08012974
 8003440:	0801297c 	.word	0x0801297c
 8003444:	2000064c 	.word	0x2000064c
 8003448:	20000001 	.word	0x20000001
 800344c:	080129dc 	.word	0x080129dc
 8003450:	20000002 	.word	0x20000002
 8003454:	20000d04 	.word	0x20000d04
 8003458:	080129f0 	.word	0x080129f0
 800345c:	080129fc 	.word	0x080129fc
 8003460:	08012a0c 	.word	0x08012a0c
 8003464:	08012a18 	.word	0x08012a18
 8003468:	08012a28 	.word	0x08012a28
 800346c:	2000021f 	.word	0x2000021f
 8003470:	200006b2 	.word	0x200006b2
 8003474:	200008dc 	.word	0x200008dc
			else if(myPreset[EQ_preset].gain_L[EQ_band]>= -10) Display_GotoXY((61-7*6)/2, 19);
 8003478:	4bd0      	ldr	r3, [pc, #832]	; (80037bc <myTask+0x1044>)
 800347a:	f993 3000 	ldrsb.w	r3, [r3]
 800347e:	461a      	mov	r2, r3
 8003480:	4bcf      	ldr	r3, [pc, #828]	; (80037c0 <myTask+0x1048>)
 8003482:	f993 3000 	ldrsb.w	r3, [r3]
 8003486:	4618      	mov	r0, r3
 8003488:	49ce      	ldr	r1, [pc, #824]	; (80037c4 <myTask+0x104c>)
 800348a:	4613      	mov	r3, r2
 800348c:	005b      	lsls	r3, r3, #1
 800348e:	4413      	add	r3, r2
 8003490:	00db      	lsls	r3, r3, #3
 8003492:	1a9b      	subs	r3, r3, r2
 8003494:	4403      	add	r3, r0
 8003496:	3306      	adds	r3, #6
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	440b      	add	r3, r1
 800349c:	edd3 7a00 	vldr	s15, [r3]
 80034a0:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 80034a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80034a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ac:	db04      	blt.n	80034b8 <myTask+0xd40>
 80034ae:	2113      	movs	r1, #19
 80034b0:	2009      	movs	r0, #9
 80034b2:	f003 fc67 	bl	8006d84 <Display_GotoXY>
 80034b6:	e003      	b.n	80034c0 <myTask+0xd48>
			else Display_GotoXY((61-7*7)/2, 19);
 80034b8:	2113      	movs	r1, #19
 80034ba:	2006      	movs	r0, #6
 80034bc:	f003 fc62 	bl	8006d84 <Display_GotoXY>
			Display_PutFloat(myPreset[EQ_preset].gain_L[EQ_band], 1, &Font_7x10, !l_gain_selected);
 80034c0:	4bbe      	ldr	r3, [pc, #760]	; (80037bc <myTask+0x1044>)
 80034c2:	f993 3000 	ldrsb.w	r3, [r3]
 80034c6:	461a      	mov	r2, r3
 80034c8:	4bbd      	ldr	r3, [pc, #756]	; (80037c0 <myTask+0x1048>)
 80034ca:	f993 3000 	ldrsb.w	r3, [r3]
 80034ce:	4618      	mov	r0, r3
 80034d0:	49bc      	ldr	r1, [pc, #752]	; (80037c4 <myTask+0x104c>)
 80034d2:	4613      	mov	r3, r2
 80034d4:	005b      	lsls	r3, r3, #1
 80034d6:	4413      	add	r3, r2
 80034d8:	00db      	lsls	r3, r3, #3
 80034da:	1a9b      	subs	r3, r3, r2
 80034dc:	4403      	add	r3, r0
 80034de:	3306      	adds	r3, #6
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	440b      	add	r3, r1
 80034e4:	edd3 7a00 	vldr	s15, [r3]
 80034e8:	4bb7      	ldr	r3, [pc, #732]	; (80037c8 <myTask+0x1050>)
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	f083 0301 	eor.w	r3, r3, #1
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	461a      	mov	r2, r3
 80034f4:	49b5      	ldr	r1, [pc, #724]	; (80037cc <myTask+0x1054>)
 80034f6:	2001      	movs	r0, #1
 80034f8:	eeb0 0a67 	vmov.f32	s0, s15
 80034fc:	f003 fe5c 	bl	80071b8 <Display_PutFloat>
			Display_Puts("dB", &Font_7x10, !l_gain_selected);
 8003500:	4bb1      	ldr	r3, [pc, #708]	; (80037c8 <myTask+0x1050>)
 8003502:	781b      	ldrb	r3, [r3, #0]
 8003504:	f083 0301 	eor.w	r3, r3, #1
 8003508:	b2db      	uxtb	r3, r3
 800350a:	461a      	mov	r2, r3
 800350c:	49af      	ldr	r1, [pc, #700]	; (80037cc <myTask+0x1054>)
 800350e:	48b0      	ldr	r0, [pc, #704]	; (80037d0 <myTask+0x1058>)
 8003510:	f003 fcce 	bl	8006eb0 <Display_Puts>

			/* tampilan gain R */
			r_gain_selected? Display_DrawFilledRectangle(66, 17, 61, 12, 1) : Display_DrawRectangle(66, 17, 61, 12, 1);
 8003514:	4baf      	ldr	r3, [pc, #700]	; (80037d4 <myTask+0x105c>)
 8003516:	781b      	ldrb	r3, [r3, #0]
 8003518:	2b00      	cmp	r3, #0
 800351a:	d008      	beq.n	800352e <myTask+0xdb6>
 800351c:	2301      	movs	r3, #1
 800351e:	9300      	str	r3, [sp, #0]
 8003520:	230c      	movs	r3, #12
 8003522:	223d      	movs	r2, #61	; 0x3d
 8003524:	2111      	movs	r1, #17
 8003526:	2042      	movs	r0, #66	; 0x42
 8003528:	f004 f81f 	bl	800756a <Display_DrawFilledRectangle>
 800352c:	e007      	b.n	800353e <myTask+0xdc6>
 800352e:	2301      	movs	r3, #1
 8003530:	9300      	str	r3, [sp, #0]
 8003532:	230c      	movs	r3, #12
 8003534:	223d      	movs	r2, #61	; 0x3d
 8003536:	2111      	movs	r1, #17
 8003538:	2042      	movs	r0, #66	; 0x42
 800353a:	f003 ffac 	bl	8007496 <Display_DrawRectangle>
			if(myPreset[EQ_preset].gain_R[EQ_band]>=10) Display_GotoXY(66+(61-7*6)/2, 19);
 800353e:	4b9f      	ldr	r3, [pc, #636]	; (80037bc <myTask+0x1044>)
 8003540:	f993 3000 	ldrsb.w	r3, [r3]
 8003544:	461a      	mov	r2, r3
 8003546:	4b9e      	ldr	r3, [pc, #632]	; (80037c0 <myTask+0x1048>)
 8003548:	f993 3000 	ldrsb.w	r3, [r3]
 800354c:	4618      	mov	r0, r3
 800354e:	499d      	ldr	r1, [pc, #628]	; (80037c4 <myTask+0x104c>)
 8003550:	4613      	mov	r3, r2
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	4413      	add	r3, r2
 8003556:	00db      	lsls	r3, r3, #3
 8003558:	1a9b      	subs	r3, r3, r2
 800355a:	4403      	add	r3, r0
 800355c:	009b      	lsls	r3, r3, #2
 800355e:	440b      	add	r3, r1
 8003560:	3304      	adds	r3, #4
 8003562:	edd3 7a00 	vldr	s15, [r3]
 8003566:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800356a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800356e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003572:	db04      	blt.n	800357e <myTask+0xe06>
 8003574:	2113      	movs	r1, #19
 8003576:	204b      	movs	r0, #75	; 0x4b
 8003578:	f003 fc04 	bl	8006d84 <Display_GotoXY>
 800357c:	e041      	b.n	8003602 <myTask+0xe8a>
			else if(myPreset[EQ_preset].gain_R[EQ_band]>=0) Display_GotoXY(66+(61-7*5)/2, 19);
 800357e:	4b8f      	ldr	r3, [pc, #572]	; (80037bc <myTask+0x1044>)
 8003580:	f993 3000 	ldrsb.w	r3, [r3]
 8003584:	461a      	mov	r2, r3
 8003586:	4b8e      	ldr	r3, [pc, #568]	; (80037c0 <myTask+0x1048>)
 8003588:	f993 3000 	ldrsb.w	r3, [r3]
 800358c:	4618      	mov	r0, r3
 800358e:	498d      	ldr	r1, [pc, #564]	; (80037c4 <myTask+0x104c>)
 8003590:	4613      	mov	r3, r2
 8003592:	005b      	lsls	r3, r3, #1
 8003594:	4413      	add	r3, r2
 8003596:	00db      	lsls	r3, r3, #3
 8003598:	1a9b      	subs	r3, r3, r2
 800359a:	4403      	add	r3, r0
 800359c:	009b      	lsls	r3, r3, #2
 800359e:	440b      	add	r3, r1
 80035a0:	3304      	adds	r3, #4
 80035a2:	edd3 7a00 	vldr	s15, [r3]
 80035a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80035aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ae:	db04      	blt.n	80035ba <myTask+0xe42>
 80035b0:	2113      	movs	r1, #19
 80035b2:	204f      	movs	r0, #79	; 0x4f
 80035b4:	f003 fbe6 	bl	8006d84 <Display_GotoXY>
 80035b8:	e023      	b.n	8003602 <myTask+0xe8a>
			else if(myPreset[EQ_preset].gain_R[EQ_band]>= -10) Display_GotoXY(66+(61-7*6)/2, 19);
 80035ba:	4b80      	ldr	r3, [pc, #512]	; (80037bc <myTask+0x1044>)
 80035bc:	f993 3000 	ldrsb.w	r3, [r3]
 80035c0:	461a      	mov	r2, r3
 80035c2:	4b7f      	ldr	r3, [pc, #508]	; (80037c0 <myTask+0x1048>)
 80035c4:	f993 3000 	ldrsb.w	r3, [r3]
 80035c8:	4618      	mov	r0, r3
 80035ca:	497e      	ldr	r1, [pc, #504]	; (80037c4 <myTask+0x104c>)
 80035cc:	4613      	mov	r3, r2
 80035ce:	005b      	lsls	r3, r3, #1
 80035d0:	4413      	add	r3, r2
 80035d2:	00db      	lsls	r3, r3, #3
 80035d4:	1a9b      	subs	r3, r3, r2
 80035d6:	4403      	add	r3, r0
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	440b      	add	r3, r1
 80035dc:	3304      	adds	r3, #4
 80035de:	edd3 7a00 	vldr	s15, [r3]
 80035e2:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 80035e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ee:	db04      	blt.n	80035fa <myTask+0xe82>
 80035f0:	2113      	movs	r1, #19
 80035f2:	204b      	movs	r0, #75	; 0x4b
 80035f4:	f003 fbc6 	bl	8006d84 <Display_GotoXY>
 80035f8:	e003      	b.n	8003602 <myTask+0xe8a>
			else Display_GotoXY(66+(61-7*7)/2, 19);
 80035fa:	2113      	movs	r1, #19
 80035fc:	2048      	movs	r0, #72	; 0x48
 80035fe:	f003 fbc1 	bl	8006d84 <Display_GotoXY>
			Display_PutFloat(myPreset[EQ_preset].gain_R[EQ_band], 1, &Font_7x10, !r_gain_selected);
 8003602:	4b6e      	ldr	r3, [pc, #440]	; (80037bc <myTask+0x1044>)
 8003604:	f993 3000 	ldrsb.w	r3, [r3]
 8003608:	461a      	mov	r2, r3
 800360a:	4b6d      	ldr	r3, [pc, #436]	; (80037c0 <myTask+0x1048>)
 800360c:	f993 3000 	ldrsb.w	r3, [r3]
 8003610:	4618      	mov	r0, r3
 8003612:	496c      	ldr	r1, [pc, #432]	; (80037c4 <myTask+0x104c>)
 8003614:	4613      	mov	r3, r2
 8003616:	005b      	lsls	r3, r3, #1
 8003618:	4413      	add	r3, r2
 800361a:	00db      	lsls	r3, r3, #3
 800361c:	1a9b      	subs	r3, r3, r2
 800361e:	4403      	add	r3, r0
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	440b      	add	r3, r1
 8003624:	3304      	adds	r3, #4
 8003626:	edd3 7a00 	vldr	s15, [r3]
 800362a:	4b6a      	ldr	r3, [pc, #424]	; (80037d4 <myTask+0x105c>)
 800362c:	781b      	ldrb	r3, [r3, #0]
 800362e:	f083 0301 	eor.w	r3, r3, #1
 8003632:	b2db      	uxtb	r3, r3
 8003634:	461a      	mov	r2, r3
 8003636:	4965      	ldr	r1, [pc, #404]	; (80037cc <myTask+0x1054>)
 8003638:	2001      	movs	r0, #1
 800363a:	eeb0 0a67 	vmov.f32	s0, s15
 800363e:	f003 fdbb 	bl	80071b8 <Display_PutFloat>
			Display_Puts("dB", &Font_7x10, !r_gain_selected);
 8003642:	4b64      	ldr	r3, [pc, #400]	; (80037d4 <myTask+0x105c>)
 8003644:	781b      	ldrb	r3, [r3, #0]
 8003646:	f083 0301 	eor.w	r3, r3, #1
 800364a:	b2db      	uxtb	r3, r3
 800364c:	461a      	mov	r2, r3
 800364e:	495f      	ldr	r1, [pc, #380]	; (80037cc <myTask+0x1054>)
 8003650:	485f      	ldr	r0, [pc, #380]	; (80037d0 <myTask+0x1058>)
 8003652:	f003 fc2d 	bl	8006eb0 <Display_Puts>

			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 34, 128, 12, 0);
 8003656:	2300      	movs	r3, #0
 8003658:	9300      	str	r3, [sp, #0]
 800365a:	230c      	movs	r3, #12
 800365c:	2280      	movs	r2, #128	; 0x80
 800365e:	2122      	movs	r1, #34	; 0x22
 8003660:	2000      	movs	r0, #0
 8003662:	f003 ff82 	bl	800756a <Display_DrawFilledRectangle>
			/* tampilan fc L */
			l_fc_selected? Display_DrawFilledRectangle(0, 34, 61, 12, 1) : Display_DrawRectangle(0, 34, 61, 12, 1);
 8003666:	4b5c      	ldr	r3, [pc, #368]	; (80037d8 <myTask+0x1060>)
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d008      	beq.n	8003680 <myTask+0xf08>
 800366e:	2301      	movs	r3, #1
 8003670:	9300      	str	r3, [sp, #0]
 8003672:	230c      	movs	r3, #12
 8003674:	223d      	movs	r2, #61	; 0x3d
 8003676:	2122      	movs	r1, #34	; 0x22
 8003678:	2000      	movs	r0, #0
 800367a:	f003 ff76 	bl	800756a <Display_DrawFilledRectangle>
 800367e:	e007      	b.n	8003690 <myTask+0xf18>
 8003680:	2301      	movs	r3, #1
 8003682:	9300      	str	r3, [sp, #0]
 8003684:	230c      	movs	r3, #12
 8003686:	223d      	movs	r2, #61	; 0x3d
 8003688:	2122      	movs	r1, #34	; 0x22
 800368a:	2000      	movs	r0, #0
 800368c:	f003 ff03 	bl	8007496 <Display_DrawRectangle>
			if(myPreset[EQ_preset].fc_L[EQ_band] >= 10000){
 8003690:	4b4a      	ldr	r3, [pc, #296]	; (80037bc <myTask+0x1044>)
 8003692:	f993 3000 	ldrsb.w	r3, [r3]
 8003696:	461a      	mov	r2, r3
 8003698:	4b49      	ldr	r3, [pc, #292]	; (80037c0 <myTask+0x1048>)
 800369a:	f993 3000 	ldrsb.w	r3, [r3]
 800369e:	4618      	mov	r0, r3
 80036a0:	4948      	ldr	r1, [pc, #288]	; (80037c4 <myTask+0x104c>)
 80036a2:	4613      	mov	r3, r2
 80036a4:	005b      	lsls	r3, r3, #1
 80036a6:	4413      	add	r3, r2
 80036a8:	00db      	lsls	r3, r3, #3
 80036aa:	1a9b      	subs	r3, r3, r2
 80036ac:	4403      	add	r3, r0
 80036ae:	3310      	adds	r3, #16
 80036b0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80036b4:	f242 720f 	movw	r2, #9999	; 0x270f
 80036b8:	4293      	cmp	r3, r2
 80036ba:	d934      	bls.n	8003726 <myTask+0xfae>
				Display_GotoXY((61-7*8)/2, 36);
 80036bc:	2124      	movs	r1, #36	; 0x24
 80036be:	2002      	movs	r0, #2
 80036c0:	f003 fb60 	bl	8006d84 <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 2, 2, &Font_7x10, !l_fc_selected);
 80036c4:	4b3d      	ldr	r3, [pc, #244]	; (80037bc <myTask+0x1044>)
 80036c6:	f993 3000 	ldrsb.w	r3, [r3]
 80036ca:	461a      	mov	r2, r3
 80036cc:	4b3c      	ldr	r3, [pc, #240]	; (80037c0 <myTask+0x1048>)
 80036ce:	f993 3000 	ldrsb.w	r3, [r3]
 80036d2:	4618      	mov	r0, r3
 80036d4:	493b      	ldr	r1, [pc, #236]	; (80037c4 <myTask+0x104c>)
 80036d6:	4613      	mov	r3, r2
 80036d8:	005b      	lsls	r3, r3, #1
 80036da:	4413      	add	r3, r2
 80036dc:	00db      	lsls	r3, r3, #3
 80036de:	1a9b      	subs	r3, r3, r2
 80036e0:	4403      	add	r3, r0
 80036e2:	3310      	adds	r3, #16
 80036e4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80036e8:	ee07 3a90 	vmov	s15, r3
 80036ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80036f0:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80037dc <myTask+0x1064>
 80036f4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80036f8:	4b37      	ldr	r3, [pc, #220]	; (80037d8 <myTask+0x1060>)
 80036fa:	781b      	ldrb	r3, [r3, #0]
 80036fc:	f083 0301 	eor.w	r3, r3, #1
 8003700:	b2db      	uxtb	r3, r3
 8003702:	4a32      	ldr	r2, [pc, #200]	; (80037cc <myTask+0x1054>)
 8003704:	2102      	movs	r1, #2
 8003706:	2002      	movs	r0, #2
 8003708:	eeb0 0a66 	vmov.f32	s0, s13
 800370c:	f003 fcdc 	bl	80070c8 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 8003710:	4b31      	ldr	r3, [pc, #196]	; (80037d8 <myTask+0x1060>)
 8003712:	781b      	ldrb	r3, [r3, #0]
 8003714:	f083 0301 	eor.w	r3, r3, #1
 8003718:	b2db      	uxtb	r3, r3
 800371a:	461a      	mov	r2, r3
 800371c:	492b      	ldr	r1, [pc, #172]	; (80037cc <myTask+0x1054>)
 800371e:	4830      	ldr	r0, [pc, #192]	; (80037e0 <myTask+0x1068>)
 8003720:	f003 fbc6 	bl	8006eb0 <Display_Puts>
 8003724:	e0cb      	b.n	80038be <myTask+0x1146>
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 8003726:	4b25      	ldr	r3, [pc, #148]	; (80037bc <myTask+0x1044>)
 8003728:	f993 3000 	ldrsb.w	r3, [r3]
 800372c:	461a      	mov	r2, r3
 800372e:	4b24      	ldr	r3, [pc, #144]	; (80037c0 <myTask+0x1048>)
 8003730:	f993 3000 	ldrsb.w	r3, [r3]
 8003734:	4618      	mov	r0, r3
 8003736:	4923      	ldr	r1, [pc, #140]	; (80037c4 <myTask+0x104c>)
 8003738:	4613      	mov	r3, r2
 800373a:	005b      	lsls	r3, r3, #1
 800373c:	4413      	add	r3, r2
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	1a9b      	subs	r3, r3, r2
 8003742:	4403      	add	r3, r0
 8003744:	3310      	adds	r3, #16
 8003746:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800374a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800374e:	d349      	bcc.n	80037e4 <myTask+0x106c>
				Display_GotoXY((61-7*7)/2, 36);
 8003750:	2124      	movs	r1, #36	; 0x24
 8003752:	2006      	movs	r0, #6
 8003754:	f003 fb16 	bl	8006d84 <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 1, 2, &Font_7x10, !l_fc_selected);
 8003758:	4b18      	ldr	r3, [pc, #96]	; (80037bc <myTask+0x1044>)
 800375a:	f993 3000 	ldrsb.w	r3, [r3]
 800375e:	461a      	mov	r2, r3
 8003760:	4b17      	ldr	r3, [pc, #92]	; (80037c0 <myTask+0x1048>)
 8003762:	f993 3000 	ldrsb.w	r3, [r3]
 8003766:	4618      	mov	r0, r3
 8003768:	4916      	ldr	r1, [pc, #88]	; (80037c4 <myTask+0x104c>)
 800376a:	4613      	mov	r3, r2
 800376c:	005b      	lsls	r3, r3, #1
 800376e:	4413      	add	r3, r2
 8003770:	00db      	lsls	r3, r3, #3
 8003772:	1a9b      	subs	r3, r3, r2
 8003774:	4403      	add	r3, r0
 8003776:	3310      	adds	r3, #16
 8003778:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800377c:	ee07 3a90 	vmov	s15, r3
 8003780:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003784:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80037dc <myTask+0x1064>
 8003788:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800378c:	4b12      	ldr	r3, [pc, #72]	; (80037d8 <myTask+0x1060>)
 800378e:	781b      	ldrb	r3, [r3, #0]
 8003790:	f083 0301 	eor.w	r3, r3, #1
 8003794:	b2db      	uxtb	r3, r3
 8003796:	4a0d      	ldr	r2, [pc, #52]	; (80037cc <myTask+0x1054>)
 8003798:	2102      	movs	r1, #2
 800379a:	2001      	movs	r0, #1
 800379c:	eeb0 0a66 	vmov.f32	s0, s13
 80037a0:	f003 fc92 	bl	80070c8 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 80037a4:	4b0c      	ldr	r3, [pc, #48]	; (80037d8 <myTask+0x1060>)
 80037a6:	781b      	ldrb	r3, [r3, #0]
 80037a8:	f083 0301 	eor.w	r3, r3, #1
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	461a      	mov	r2, r3
 80037b0:	4906      	ldr	r1, [pc, #24]	; (80037cc <myTask+0x1054>)
 80037b2:	480b      	ldr	r0, [pc, #44]	; (80037e0 <myTask+0x1068>)
 80037b4:	f003 fb7c 	bl	8006eb0 <Display_Puts>
 80037b8:	e081      	b.n	80038be <myTask+0x1146>
 80037ba:	bf00      	nop
 80037bc:	200006b2 	.word	0x200006b2
 80037c0:	20000d04 	.word	0x20000d04
 80037c4:	200008dc 	.word	0x200008dc
 80037c8:	2000021f 	.word	0x2000021f
 80037cc:	20000004 	.word	0x20000004
 80037d0:	08012a34 	.word	0x08012a34
 80037d4:	20000220 	.word	0x20000220
 80037d8:	20000221 	.word	0x20000221
 80037dc:	447a0000 	.word	0x447a0000
 80037e0:	08012a38 	.word	0x08012a38
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 80037e4:	4bb0      	ldr	r3, [pc, #704]	; (8003aa8 <myTask+0x1330>)
 80037e6:	f993 3000 	ldrsb.w	r3, [r3]
 80037ea:	461a      	mov	r2, r3
 80037ec:	4baf      	ldr	r3, [pc, #700]	; (8003aac <myTask+0x1334>)
 80037ee:	f993 3000 	ldrsb.w	r3, [r3]
 80037f2:	4618      	mov	r0, r3
 80037f4:	49ae      	ldr	r1, [pc, #696]	; (8003ab0 <myTask+0x1338>)
 80037f6:	4613      	mov	r3, r2
 80037f8:	005b      	lsls	r3, r3, #1
 80037fa:	4413      	add	r3, r2
 80037fc:	00db      	lsls	r3, r3, #3
 80037fe:	1a9b      	subs	r3, r3, r2
 8003800:	4403      	add	r3, r0
 8003802:	3310      	adds	r3, #16
 8003804:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003808:	2b63      	cmp	r3, #99	; 0x63
 800380a:	d92c      	bls.n	8003866 <myTask+0x10ee>
				Display_GotoXY((61-7*5)/2, 36);
 800380c:	2124      	movs	r1, #36	; 0x24
 800380e:	200d      	movs	r0, #13
 8003810:	f003 fab8 	bl	8006d84 <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 3,0, &Font_7x10, !l_fc_selected);
 8003814:	4ba4      	ldr	r3, [pc, #656]	; (8003aa8 <myTask+0x1330>)
 8003816:	f993 3000 	ldrsb.w	r3, [r3]
 800381a:	461a      	mov	r2, r3
 800381c:	4ba3      	ldr	r3, [pc, #652]	; (8003aac <myTask+0x1334>)
 800381e:	f993 3000 	ldrsb.w	r3, [r3]
 8003822:	4618      	mov	r0, r3
 8003824:	49a2      	ldr	r1, [pc, #648]	; (8003ab0 <myTask+0x1338>)
 8003826:	4613      	mov	r3, r2
 8003828:	005b      	lsls	r3, r3, #1
 800382a:	4413      	add	r3, r2
 800382c:	00db      	lsls	r3, r3, #3
 800382e:	1a9b      	subs	r3, r3, r2
 8003830:	4403      	add	r3, r0
 8003832:	3310      	adds	r3, #16
 8003834:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003838:	b218      	sxth	r0, r3
 800383a:	4b9e      	ldr	r3, [pc, #632]	; (8003ab4 <myTask+0x133c>)
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	f083 0301 	eor.w	r3, r3, #1
 8003842:	b2db      	uxtb	r3, r3
 8003844:	9300      	str	r3, [sp, #0]
 8003846:	4b9c      	ldr	r3, [pc, #624]	; (8003ab8 <myTask+0x1340>)
 8003848:	2200      	movs	r2, #0
 800384a:	2103      	movs	r1, #3
 800384c:	f003 fc10 	bl	8007070 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 8003850:	4b98      	ldr	r3, [pc, #608]	; (8003ab4 <myTask+0x133c>)
 8003852:	781b      	ldrb	r3, [r3, #0]
 8003854:	f083 0301 	eor.w	r3, r3, #1
 8003858:	b2db      	uxtb	r3, r3
 800385a:	461a      	mov	r2, r3
 800385c:	4996      	ldr	r1, [pc, #600]	; (8003ab8 <myTask+0x1340>)
 800385e:	4897      	ldr	r0, [pc, #604]	; (8003abc <myTask+0x1344>)
 8003860:	f003 fb26 	bl	8006eb0 <Display_Puts>
 8003864:	e02b      	b.n	80038be <myTask+0x1146>
			}
			else{
				Display_GotoXY((61-7*4)/2, 36);
 8003866:	2124      	movs	r1, #36	; 0x24
 8003868:	2010      	movs	r0, #16
 800386a:	f003 fa8b 	bl	8006d84 <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 2,0, &Font_7x10, !l_fc_selected);
 800386e:	4b8e      	ldr	r3, [pc, #568]	; (8003aa8 <myTask+0x1330>)
 8003870:	f993 3000 	ldrsb.w	r3, [r3]
 8003874:	461a      	mov	r2, r3
 8003876:	4b8d      	ldr	r3, [pc, #564]	; (8003aac <myTask+0x1334>)
 8003878:	f993 3000 	ldrsb.w	r3, [r3]
 800387c:	4618      	mov	r0, r3
 800387e:	498c      	ldr	r1, [pc, #560]	; (8003ab0 <myTask+0x1338>)
 8003880:	4613      	mov	r3, r2
 8003882:	005b      	lsls	r3, r3, #1
 8003884:	4413      	add	r3, r2
 8003886:	00db      	lsls	r3, r3, #3
 8003888:	1a9b      	subs	r3, r3, r2
 800388a:	4403      	add	r3, r0
 800388c:	3310      	adds	r3, #16
 800388e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003892:	b218      	sxth	r0, r3
 8003894:	4b87      	ldr	r3, [pc, #540]	; (8003ab4 <myTask+0x133c>)
 8003896:	781b      	ldrb	r3, [r3, #0]
 8003898:	f083 0301 	eor.w	r3, r3, #1
 800389c:	b2db      	uxtb	r3, r3
 800389e:	9300      	str	r3, [sp, #0]
 80038a0:	4b85      	ldr	r3, [pc, #532]	; (8003ab8 <myTask+0x1340>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	2102      	movs	r1, #2
 80038a6:	f003 fbe3 	bl	8007070 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 80038aa:	4b82      	ldr	r3, [pc, #520]	; (8003ab4 <myTask+0x133c>)
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	f083 0301 	eor.w	r3, r3, #1
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	461a      	mov	r2, r3
 80038b6:	4980      	ldr	r1, [pc, #512]	; (8003ab8 <myTask+0x1340>)
 80038b8:	4880      	ldr	r0, [pc, #512]	; (8003abc <myTask+0x1344>)
 80038ba:	f003 faf9 	bl	8006eb0 <Display_Puts>
			}

			/* tampilan fc R */
			r_fc_selected? Display_DrawFilledRectangle(66, 34, 61, 12, 1) : Display_DrawRectangle(66, 34, 61, 12, 1);
 80038be:	4b80      	ldr	r3, [pc, #512]	; (8003ac0 <myTask+0x1348>)
 80038c0:	781b      	ldrb	r3, [r3, #0]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d008      	beq.n	80038d8 <myTask+0x1160>
 80038c6:	2301      	movs	r3, #1
 80038c8:	9300      	str	r3, [sp, #0]
 80038ca:	230c      	movs	r3, #12
 80038cc:	223d      	movs	r2, #61	; 0x3d
 80038ce:	2122      	movs	r1, #34	; 0x22
 80038d0:	2042      	movs	r0, #66	; 0x42
 80038d2:	f003 fe4a 	bl	800756a <Display_DrawFilledRectangle>
 80038d6:	e007      	b.n	80038e8 <myTask+0x1170>
 80038d8:	2301      	movs	r3, #1
 80038da:	9300      	str	r3, [sp, #0]
 80038dc:	230c      	movs	r3, #12
 80038de:	223d      	movs	r2, #61	; 0x3d
 80038e0:	2122      	movs	r1, #34	; 0x22
 80038e2:	2042      	movs	r0, #66	; 0x42
 80038e4:	f003 fdd7 	bl	8007496 <Display_DrawRectangle>
			Display_GotoXY(69, 36);
 80038e8:	2124      	movs	r1, #36	; 0x24
 80038ea:	2045      	movs	r0, #69	; 0x45
 80038ec:	f003 fa4a 	bl	8006d84 <Display_GotoXY>
			if(myPreset[EQ_preset].fc_R[EQ_band] >= 10000){
 80038f0:	4b6d      	ldr	r3, [pc, #436]	; (8003aa8 <myTask+0x1330>)
 80038f2:	f993 3000 	ldrsb.w	r3, [r3]
 80038f6:	461a      	mov	r2, r3
 80038f8:	4b6c      	ldr	r3, [pc, #432]	; (8003aac <myTask+0x1334>)
 80038fa:	f993 3000 	ldrsb.w	r3, [r3]
 80038fe:	4618      	mov	r0, r3
 8003900:	496b      	ldr	r1, [pc, #428]	; (8003ab0 <myTask+0x1338>)
 8003902:	4613      	mov	r3, r2
 8003904:	005b      	lsls	r3, r3, #1
 8003906:	4413      	add	r3, r2
 8003908:	00db      	lsls	r3, r3, #3
 800390a:	1a9b      	subs	r3, r3, r2
 800390c:	4403      	add	r3, r0
 800390e:	330a      	adds	r3, #10
 8003910:	009b      	lsls	r3, r3, #2
 8003912:	440b      	add	r3, r1
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f242 720f 	movw	r2, #9999	; 0x270f
 800391a:	4293      	cmp	r3, r2
 800391c:	d935      	bls.n	800398a <myTask+0x1212>
				Display_GotoXY(66+(61-7*8)/2, 36);
 800391e:	2124      	movs	r1, #36	; 0x24
 8003920:	2044      	movs	r0, #68	; 0x44
 8003922:	f003 fa2f 	bl	8006d84 <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 2, 2, &Font_7x10, !r_fc_selected);
 8003926:	4b60      	ldr	r3, [pc, #384]	; (8003aa8 <myTask+0x1330>)
 8003928:	f993 3000 	ldrsb.w	r3, [r3]
 800392c:	461a      	mov	r2, r3
 800392e:	4b5f      	ldr	r3, [pc, #380]	; (8003aac <myTask+0x1334>)
 8003930:	f993 3000 	ldrsb.w	r3, [r3]
 8003934:	4618      	mov	r0, r3
 8003936:	495e      	ldr	r1, [pc, #376]	; (8003ab0 <myTask+0x1338>)
 8003938:	4613      	mov	r3, r2
 800393a:	005b      	lsls	r3, r3, #1
 800393c:	4413      	add	r3, r2
 800393e:	00db      	lsls	r3, r3, #3
 8003940:	1a9b      	subs	r3, r3, r2
 8003942:	4403      	add	r3, r0
 8003944:	330a      	adds	r3, #10
 8003946:	009b      	lsls	r3, r3, #2
 8003948:	440b      	add	r3, r1
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	ee07 3a90 	vmov	s15, r3
 8003950:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003954:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 8003ac4 <myTask+0x134c>
 8003958:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800395c:	4b58      	ldr	r3, [pc, #352]	; (8003ac0 <myTask+0x1348>)
 800395e:	781b      	ldrb	r3, [r3, #0]
 8003960:	f083 0301 	eor.w	r3, r3, #1
 8003964:	b2db      	uxtb	r3, r3
 8003966:	4a54      	ldr	r2, [pc, #336]	; (8003ab8 <myTask+0x1340>)
 8003968:	2102      	movs	r1, #2
 800396a:	2002      	movs	r0, #2
 800396c:	eeb0 0a66 	vmov.f32	s0, s13
 8003970:	f003 fbaa 	bl	80070c8 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 8003974:	4b52      	ldr	r3, [pc, #328]	; (8003ac0 <myTask+0x1348>)
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	f083 0301 	eor.w	r3, r3, #1
 800397c:	b2db      	uxtb	r3, r3
 800397e:	461a      	mov	r2, r3
 8003980:	494d      	ldr	r1, [pc, #308]	; (8003ab8 <myTask+0x1340>)
 8003982:	4851      	ldr	r0, [pc, #324]	; (8003ac8 <myTask+0x1350>)
 8003984:	f003 fa94 	bl	8006eb0 <Display_Puts>
 8003988:	e0cd      	b.n	8003b26 <myTask+0x13ae>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 800398a:	4b47      	ldr	r3, [pc, #284]	; (8003aa8 <myTask+0x1330>)
 800398c:	f993 3000 	ldrsb.w	r3, [r3]
 8003990:	461a      	mov	r2, r3
 8003992:	4b46      	ldr	r3, [pc, #280]	; (8003aac <myTask+0x1334>)
 8003994:	f993 3000 	ldrsb.w	r3, [r3]
 8003998:	4618      	mov	r0, r3
 800399a:	4945      	ldr	r1, [pc, #276]	; (8003ab0 <myTask+0x1338>)
 800399c:	4613      	mov	r3, r2
 800399e:	005b      	lsls	r3, r3, #1
 80039a0:	4413      	add	r3, r2
 80039a2:	00db      	lsls	r3, r3, #3
 80039a4:	1a9b      	subs	r3, r3, r2
 80039a6:	4403      	add	r3, r0
 80039a8:	330a      	adds	r3, #10
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	440b      	add	r3, r1
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80039b4:	d335      	bcc.n	8003a22 <myTask+0x12aa>
				Display_GotoXY(66+(61-7*7)/2, 36);
 80039b6:	2124      	movs	r1, #36	; 0x24
 80039b8:	2048      	movs	r0, #72	; 0x48
 80039ba:	f003 f9e3 	bl	8006d84 <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 1, 2, &Font_7x10, !r_fc_selected);
 80039be:	4b3a      	ldr	r3, [pc, #232]	; (8003aa8 <myTask+0x1330>)
 80039c0:	f993 3000 	ldrsb.w	r3, [r3]
 80039c4:	461a      	mov	r2, r3
 80039c6:	4b39      	ldr	r3, [pc, #228]	; (8003aac <myTask+0x1334>)
 80039c8:	f993 3000 	ldrsb.w	r3, [r3]
 80039cc:	4618      	mov	r0, r3
 80039ce:	4938      	ldr	r1, [pc, #224]	; (8003ab0 <myTask+0x1338>)
 80039d0:	4613      	mov	r3, r2
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	4413      	add	r3, r2
 80039d6:	00db      	lsls	r3, r3, #3
 80039d8:	1a9b      	subs	r3, r3, r2
 80039da:	4403      	add	r3, r0
 80039dc:	330a      	adds	r3, #10
 80039de:	009b      	lsls	r3, r3, #2
 80039e0:	440b      	add	r3, r1
 80039e2:	685b      	ldr	r3, [r3, #4]
 80039e4:	ee07 3a90 	vmov	s15, r3
 80039e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ec:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8003ac4 <myTask+0x134c>
 80039f0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80039f4:	4b32      	ldr	r3, [pc, #200]	; (8003ac0 <myTask+0x1348>)
 80039f6:	781b      	ldrb	r3, [r3, #0]
 80039f8:	f083 0301 	eor.w	r3, r3, #1
 80039fc:	b2db      	uxtb	r3, r3
 80039fe:	4a2e      	ldr	r2, [pc, #184]	; (8003ab8 <myTask+0x1340>)
 8003a00:	2102      	movs	r1, #2
 8003a02:	2001      	movs	r0, #1
 8003a04:	eeb0 0a66 	vmov.f32	s0, s13
 8003a08:	f003 fb5e 	bl	80070c8 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 8003a0c:	4b2c      	ldr	r3, [pc, #176]	; (8003ac0 <myTask+0x1348>)
 8003a0e:	781b      	ldrb	r3, [r3, #0]
 8003a10:	f083 0301 	eor.w	r3, r3, #1
 8003a14:	b2db      	uxtb	r3, r3
 8003a16:	461a      	mov	r2, r3
 8003a18:	4927      	ldr	r1, [pc, #156]	; (8003ab8 <myTask+0x1340>)
 8003a1a:	482b      	ldr	r0, [pc, #172]	; (8003ac8 <myTask+0x1350>)
 8003a1c:	f003 fa48 	bl	8006eb0 <Display_Puts>
 8003a20:	e081      	b.n	8003b26 <myTask+0x13ae>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8003a22:	4b21      	ldr	r3, [pc, #132]	; (8003aa8 <myTask+0x1330>)
 8003a24:	f993 3000 	ldrsb.w	r3, [r3]
 8003a28:	461a      	mov	r2, r3
 8003a2a:	4b20      	ldr	r3, [pc, #128]	; (8003aac <myTask+0x1334>)
 8003a2c:	f993 3000 	ldrsb.w	r3, [r3]
 8003a30:	4618      	mov	r0, r3
 8003a32:	491f      	ldr	r1, [pc, #124]	; (8003ab0 <myTask+0x1338>)
 8003a34:	4613      	mov	r3, r2
 8003a36:	005b      	lsls	r3, r3, #1
 8003a38:	4413      	add	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	1a9b      	subs	r3, r3, r2
 8003a3e:	4403      	add	r3, r0
 8003a40:	330a      	adds	r3, #10
 8003a42:	009b      	lsls	r3, r3, #2
 8003a44:	440b      	add	r3, r1
 8003a46:	685b      	ldr	r3, [r3, #4]
 8003a48:	2b63      	cmp	r3, #99	; 0x63
 8003a4a:	d93f      	bls.n	8003acc <myTask+0x1354>
				Display_GotoXY(66+(61-7*5)/2, 36);
 8003a4c:	2124      	movs	r1, #36	; 0x24
 8003a4e:	204f      	movs	r0, #79	; 0x4f
 8003a50:	f003 f998 	bl	8006d84 <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 3,0, &Font_7x10, !r_fc_selected);
 8003a54:	4b14      	ldr	r3, [pc, #80]	; (8003aa8 <myTask+0x1330>)
 8003a56:	f993 3000 	ldrsb.w	r3, [r3]
 8003a5a:	461a      	mov	r2, r3
 8003a5c:	4b13      	ldr	r3, [pc, #76]	; (8003aac <myTask+0x1334>)
 8003a5e:	f993 3000 	ldrsb.w	r3, [r3]
 8003a62:	4618      	mov	r0, r3
 8003a64:	4912      	ldr	r1, [pc, #72]	; (8003ab0 <myTask+0x1338>)
 8003a66:	4613      	mov	r3, r2
 8003a68:	005b      	lsls	r3, r3, #1
 8003a6a:	4413      	add	r3, r2
 8003a6c:	00db      	lsls	r3, r3, #3
 8003a6e:	1a9b      	subs	r3, r3, r2
 8003a70:	4403      	add	r3, r0
 8003a72:	330a      	adds	r3, #10
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	440b      	add	r3, r1
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	b218      	sxth	r0, r3
 8003a7c:	4b10      	ldr	r3, [pc, #64]	; (8003ac0 <myTask+0x1348>)
 8003a7e:	781b      	ldrb	r3, [r3, #0]
 8003a80:	f083 0301 	eor.w	r3, r3, #1
 8003a84:	b2db      	uxtb	r3, r3
 8003a86:	9300      	str	r3, [sp, #0]
 8003a88:	4b0b      	ldr	r3, [pc, #44]	; (8003ab8 <myTask+0x1340>)
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	2103      	movs	r1, #3
 8003a8e:	f003 faef 	bl	8007070 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 8003a92:	4b0b      	ldr	r3, [pc, #44]	; (8003ac0 <myTask+0x1348>)
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	f083 0301 	eor.w	r3, r3, #1
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	461a      	mov	r2, r3
 8003a9e:	4906      	ldr	r1, [pc, #24]	; (8003ab8 <myTask+0x1340>)
 8003aa0:	4806      	ldr	r0, [pc, #24]	; (8003abc <myTask+0x1344>)
 8003aa2:	f003 fa05 	bl	8006eb0 <Display_Puts>
 8003aa6:	e03e      	b.n	8003b26 <myTask+0x13ae>
 8003aa8:	200006b2 	.word	0x200006b2
 8003aac:	20000d04 	.word	0x20000d04
 8003ab0:	200008dc 	.word	0x200008dc
 8003ab4:	20000221 	.word	0x20000221
 8003ab8:	20000004 	.word	0x20000004
 8003abc:	08012a3c 	.word	0x08012a3c
 8003ac0:	20000222 	.word	0x20000222
 8003ac4:	447a0000 	.word	0x447a0000
 8003ac8:	08012a38 	.word	0x08012a38
			}
			else{
				Display_GotoXY(66+(61-7*4)/2, 36);
 8003acc:	2124      	movs	r1, #36	; 0x24
 8003ace:	2052      	movs	r0, #82	; 0x52
 8003ad0:	f003 f958 	bl	8006d84 <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 2,0, &Font_7x10, !r_fc_selected);
 8003ad4:	4b94      	ldr	r3, [pc, #592]	; (8003d28 <myTask+0x15b0>)
 8003ad6:	f993 3000 	ldrsb.w	r3, [r3]
 8003ada:	461a      	mov	r2, r3
 8003adc:	4b93      	ldr	r3, [pc, #588]	; (8003d2c <myTask+0x15b4>)
 8003ade:	f993 3000 	ldrsb.w	r3, [r3]
 8003ae2:	4618      	mov	r0, r3
 8003ae4:	4992      	ldr	r1, [pc, #584]	; (8003d30 <myTask+0x15b8>)
 8003ae6:	4613      	mov	r3, r2
 8003ae8:	005b      	lsls	r3, r3, #1
 8003aea:	4413      	add	r3, r2
 8003aec:	00db      	lsls	r3, r3, #3
 8003aee:	1a9b      	subs	r3, r3, r2
 8003af0:	4403      	add	r3, r0
 8003af2:	330a      	adds	r3, #10
 8003af4:	009b      	lsls	r3, r3, #2
 8003af6:	440b      	add	r3, r1
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	b218      	sxth	r0, r3
 8003afc:	4b8d      	ldr	r3, [pc, #564]	; (8003d34 <myTask+0x15bc>)
 8003afe:	781b      	ldrb	r3, [r3, #0]
 8003b00:	f083 0301 	eor.w	r3, r3, #1
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	4b8b      	ldr	r3, [pc, #556]	; (8003d38 <myTask+0x15c0>)
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2102      	movs	r1, #2
 8003b0e:	f003 faaf 	bl	8007070 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 8003b12:	4b88      	ldr	r3, [pc, #544]	; (8003d34 <myTask+0x15bc>)
 8003b14:	781b      	ldrb	r3, [r3, #0]
 8003b16:	f083 0301 	eor.w	r3, r3, #1
 8003b1a:	b2db      	uxtb	r3, r3
 8003b1c:	461a      	mov	r2, r3
 8003b1e:	4986      	ldr	r1, [pc, #536]	; (8003d38 <myTask+0x15c0>)
 8003b20:	4886      	ldr	r0, [pc, #536]	; (8003d3c <myTask+0x15c4>)
 8003b22:	f003 f9c5 	bl	8006eb0 <Display_Puts>
			}

			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 8003b26:	2300      	movs	r3, #0
 8003b28:	9300      	str	r3, [sp, #0]
 8003b2a:	230c      	movs	r3, #12
 8003b2c:	2280      	movs	r2, #128	; 0x80
 8003b2e:	2133      	movs	r1, #51	; 0x33
 8003b30:	2000      	movs	r0, #0
 8003b32:	f003 fd1a 	bl	800756a <Display_DrawFilledRectangle>
			/* tampilan bw L */
			l_bw_selected? Display_DrawFilledRectangle(0, 51, 61, 12, 1) : Display_DrawRectangle(0, 51, 61, 12, 1);
 8003b36:	4b82      	ldr	r3, [pc, #520]	; (8003d40 <myTask+0x15c8>)
 8003b38:	781b      	ldrb	r3, [r3, #0]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d008      	beq.n	8003b50 <myTask+0x13d8>
 8003b3e:	2301      	movs	r3, #1
 8003b40:	9300      	str	r3, [sp, #0]
 8003b42:	230c      	movs	r3, #12
 8003b44:	223d      	movs	r2, #61	; 0x3d
 8003b46:	2133      	movs	r1, #51	; 0x33
 8003b48:	2000      	movs	r0, #0
 8003b4a:	f003 fd0e 	bl	800756a <Display_DrawFilledRectangle>
 8003b4e:	e007      	b.n	8003b60 <myTask+0x13e8>
 8003b50:	2301      	movs	r3, #1
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	230c      	movs	r3, #12
 8003b56:	223d      	movs	r2, #61	; 0x3d
 8003b58:	2133      	movs	r1, #51	; 0x33
 8003b5a:	2000      	movs	r0, #0
 8003b5c:	f003 fc9b 	bl	8007496 <Display_DrawRectangle>
			if(myPreset[EQ_preset].bw_L[EQ_band-1] >= 100)	Display_GotoXY((61-(7*4))/2, 53);
 8003b60:	4b71      	ldr	r3, [pc, #452]	; (8003d28 <myTask+0x15b0>)
 8003b62:	f993 3000 	ldrsb.w	r3, [r3]
 8003b66:	4618      	mov	r0, r3
 8003b68:	4b70      	ldr	r3, [pc, #448]	; (8003d2c <myTask+0x15b4>)
 8003b6a:	f993 3000 	ldrsb.w	r3, [r3]
 8003b6e:	3b01      	subs	r3, #1
 8003b70:	496f      	ldr	r1, [pc, #444]	; (8003d30 <myTask+0x15b8>)
 8003b72:	225c      	movs	r2, #92	; 0x5c
 8003b74:	fb02 f200 	mul.w	r2, r2, r0
 8003b78:	440a      	add	r2, r1
 8003b7a:	4413      	add	r3, r2
 8003b7c:	3357      	adds	r3, #87	; 0x57
 8003b7e:	f993 3000 	ldrsb.w	r3, [r3]
 8003b82:	2b63      	cmp	r3, #99	; 0x63
 8003b84:	dd04      	ble.n	8003b90 <myTask+0x1418>
 8003b86:	2135      	movs	r1, #53	; 0x35
 8003b88:	2010      	movs	r0, #16
 8003b8a:	f003 f8fb 	bl	8006d84 <Display_GotoXY>
 8003b8e:	e01b      	b.n	8003bc8 <myTask+0x1450>
			else if(myPreset[EQ_preset].bw_L[EQ_band-1] >= 10)	Display_GotoXY((61-(7*3))/2, 53);
 8003b90:	4b65      	ldr	r3, [pc, #404]	; (8003d28 <myTask+0x15b0>)
 8003b92:	f993 3000 	ldrsb.w	r3, [r3]
 8003b96:	4618      	mov	r0, r3
 8003b98:	4b64      	ldr	r3, [pc, #400]	; (8003d2c <myTask+0x15b4>)
 8003b9a:	f993 3000 	ldrsb.w	r3, [r3]
 8003b9e:	3b01      	subs	r3, #1
 8003ba0:	4963      	ldr	r1, [pc, #396]	; (8003d30 <myTask+0x15b8>)
 8003ba2:	225c      	movs	r2, #92	; 0x5c
 8003ba4:	fb02 f200 	mul.w	r2, r2, r0
 8003ba8:	440a      	add	r2, r1
 8003baa:	4413      	add	r3, r2
 8003bac:	3357      	adds	r3, #87	; 0x57
 8003bae:	f993 3000 	ldrsb.w	r3, [r3]
 8003bb2:	2b09      	cmp	r3, #9
 8003bb4:	dd04      	ble.n	8003bc0 <myTask+0x1448>
 8003bb6:	2135      	movs	r1, #53	; 0x35
 8003bb8:	2014      	movs	r0, #20
 8003bba:	f003 f8e3 	bl	8006d84 <Display_GotoXY>
 8003bbe:	e003      	b.n	8003bc8 <myTask+0x1450>
			else Display_GotoXY((61-(7*2))/2, 53);
 8003bc0:	2135      	movs	r1, #53	; 0x35
 8003bc2:	2017      	movs	r0, #23
 8003bc4:	f003 f8de 	bl	8006d84 <Display_GotoXY>
			Display_PutUint(myPreset[EQ_preset].bw_L[EQ_band-1], &Font_7x10, !l_bw_selected);
 8003bc8:	4b57      	ldr	r3, [pc, #348]	; (8003d28 <myTask+0x15b0>)
 8003bca:	f993 3000 	ldrsb.w	r3, [r3]
 8003bce:	4618      	mov	r0, r3
 8003bd0:	4b56      	ldr	r3, [pc, #344]	; (8003d2c <myTask+0x15b4>)
 8003bd2:	f993 3000 	ldrsb.w	r3, [r3]
 8003bd6:	3b01      	subs	r3, #1
 8003bd8:	4955      	ldr	r1, [pc, #340]	; (8003d30 <myTask+0x15b8>)
 8003bda:	225c      	movs	r2, #92	; 0x5c
 8003bdc:	fb02 f200 	mul.w	r2, r2, r0
 8003be0:	440a      	add	r2, r1
 8003be2:	4413      	add	r3, r2
 8003be4:	3357      	adds	r3, #87	; 0x57
 8003be6:	f993 3000 	ldrsb.w	r3, [r3]
 8003bea:	b298      	uxth	r0, r3
 8003bec:	4b54      	ldr	r3, [pc, #336]	; (8003d40 <myTask+0x15c8>)
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	f083 0301 	eor.w	r3, r3, #1
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	461a      	mov	r2, r3
 8003bf8:	494f      	ldr	r1, [pc, #316]	; (8003d38 <myTask+0x15c0>)
 8003bfa:	f003 fa13 	bl	8007024 <Display_PutUint>
			Display_Puts("%", &Font_7x10, !l_bw_selected);
 8003bfe:	4b50      	ldr	r3, [pc, #320]	; (8003d40 <myTask+0x15c8>)
 8003c00:	781b      	ldrb	r3, [r3, #0]
 8003c02:	f083 0301 	eor.w	r3, r3, #1
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	461a      	mov	r2, r3
 8003c0a:	494b      	ldr	r1, [pc, #300]	; (8003d38 <myTask+0x15c0>)
 8003c0c:	484d      	ldr	r0, [pc, #308]	; (8003d44 <myTask+0x15cc>)
 8003c0e:	f003 f94f 	bl	8006eb0 <Display_Puts>

			/* tampilan bw R */
			r_bw_selected? Display_DrawFilledRectangle(66, 51, 61, 12, 1) : Display_DrawRectangle(66, 51, 61, 12, 1);
 8003c12:	4b4d      	ldr	r3, [pc, #308]	; (8003d48 <myTask+0x15d0>)
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d008      	beq.n	8003c2c <myTask+0x14b4>
 8003c1a:	2301      	movs	r3, #1
 8003c1c:	9300      	str	r3, [sp, #0]
 8003c1e:	230c      	movs	r3, #12
 8003c20:	223d      	movs	r2, #61	; 0x3d
 8003c22:	2133      	movs	r1, #51	; 0x33
 8003c24:	2042      	movs	r0, #66	; 0x42
 8003c26:	f003 fca0 	bl	800756a <Display_DrawFilledRectangle>
 8003c2a:	e007      	b.n	8003c3c <myTask+0x14c4>
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	9300      	str	r3, [sp, #0]
 8003c30:	230c      	movs	r3, #12
 8003c32:	223d      	movs	r2, #61	; 0x3d
 8003c34:	2133      	movs	r1, #51	; 0x33
 8003c36:	2042      	movs	r0, #66	; 0x42
 8003c38:	f003 fc2d 	bl	8007496 <Display_DrawRectangle>
			if(myPreset[EQ_preset].bw_R[EQ_band-1] >= 100)	Display_GotoXY(66+(61-(7*4))/2, 53);
 8003c3c:	4b3a      	ldr	r3, [pc, #232]	; (8003d28 <myTask+0x15b0>)
 8003c3e:	f993 3000 	ldrsb.w	r3, [r3]
 8003c42:	4618      	mov	r0, r3
 8003c44:	4b39      	ldr	r3, [pc, #228]	; (8003d2c <myTask+0x15b4>)
 8003c46:	f993 3000 	ldrsb.w	r3, [r3]
 8003c4a:	3b01      	subs	r3, #1
 8003c4c:	4938      	ldr	r1, [pc, #224]	; (8003d30 <myTask+0x15b8>)
 8003c4e:	225c      	movs	r2, #92	; 0x5c
 8003c50:	fb02 f200 	mul.w	r2, r2, r0
 8003c54:	440a      	add	r2, r1
 8003c56:	4413      	add	r3, r2
 8003c58:	3354      	adds	r3, #84	; 0x54
 8003c5a:	f993 3000 	ldrsb.w	r3, [r3]
 8003c5e:	2b63      	cmp	r3, #99	; 0x63
 8003c60:	dd04      	ble.n	8003c6c <myTask+0x14f4>
 8003c62:	2135      	movs	r1, #53	; 0x35
 8003c64:	2052      	movs	r0, #82	; 0x52
 8003c66:	f003 f88d 	bl	8006d84 <Display_GotoXY>
 8003c6a:	e01b      	b.n	8003ca4 <myTask+0x152c>
			else if(myPreset[EQ_preset].bw_R[EQ_band-1] >= 10)	Display_GotoXY(66+(61-(7*3))/2, 53);
 8003c6c:	4b2e      	ldr	r3, [pc, #184]	; (8003d28 <myTask+0x15b0>)
 8003c6e:	f993 3000 	ldrsb.w	r3, [r3]
 8003c72:	4618      	mov	r0, r3
 8003c74:	4b2d      	ldr	r3, [pc, #180]	; (8003d2c <myTask+0x15b4>)
 8003c76:	f993 3000 	ldrsb.w	r3, [r3]
 8003c7a:	3b01      	subs	r3, #1
 8003c7c:	492c      	ldr	r1, [pc, #176]	; (8003d30 <myTask+0x15b8>)
 8003c7e:	225c      	movs	r2, #92	; 0x5c
 8003c80:	fb02 f200 	mul.w	r2, r2, r0
 8003c84:	440a      	add	r2, r1
 8003c86:	4413      	add	r3, r2
 8003c88:	3354      	adds	r3, #84	; 0x54
 8003c8a:	f993 3000 	ldrsb.w	r3, [r3]
 8003c8e:	2b09      	cmp	r3, #9
 8003c90:	dd04      	ble.n	8003c9c <myTask+0x1524>
 8003c92:	2135      	movs	r1, #53	; 0x35
 8003c94:	2056      	movs	r0, #86	; 0x56
 8003c96:	f003 f875 	bl	8006d84 <Display_GotoXY>
 8003c9a:	e003      	b.n	8003ca4 <myTask+0x152c>
			else Display_GotoXY(66+(61-(7*2))/2, 53);
 8003c9c:	2135      	movs	r1, #53	; 0x35
 8003c9e:	2059      	movs	r0, #89	; 0x59
 8003ca0:	f003 f870 	bl	8006d84 <Display_GotoXY>
			Display_PutUint(myPreset[EQ_preset].bw_R[EQ_band-1], &Font_7x10, !r_bw_selected);
 8003ca4:	4b20      	ldr	r3, [pc, #128]	; (8003d28 <myTask+0x15b0>)
 8003ca6:	f993 3000 	ldrsb.w	r3, [r3]
 8003caa:	4618      	mov	r0, r3
 8003cac:	4b1f      	ldr	r3, [pc, #124]	; (8003d2c <myTask+0x15b4>)
 8003cae:	f993 3000 	ldrsb.w	r3, [r3]
 8003cb2:	3b01      	subs	r3, #1
 8003cb4:	491e      	ldr	r1, [pc, #120]	; (8003d30 <myTask+0x15b8>)
 8003cb6:	225c      	movs	r2, #92	; 0x5c
 8003cb8:	fb02 f200 	mul.w	r2, r2, r0
 8003cbc:	440a      	add	r2, r1
 8003cbe:	4413      	add	r3, r2
 8003cc0:	3354      	adds	r3, #84	; 0x54
 8003cc2:	f993 3000 	ldrsb.w	r3, [r3]
 8003cc6:	b298      	uxth	r0, r3
 8003cc8:	4b1f      	ldr	r3, [pc, #124]	; (8003d48 <myTask+0x15d0>)
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	f083 0301 	eor.w	r3, r3, #1
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	461a      	mov	r2, r3
 8003cd4:	4918      	ldr	r1, [pc, #96]	; (8003d38 <myTask+0x15c0>)
 8003cd6:	f003 f9a5 	bl	8007024 <Display_PutUint>
			Display_Puts("%", &Font_7x10, !r_bw_selected);
 8003cda:	4b1b      	ldr	r3, [pc, #108]	; (8003d48 <myTask+0x15d0>)
 8003cdc:	781b      	ldrb	r3, [r3, #0]
 8003cde:	f083 0301 	eor.w	r3, r3, #1
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	4914      	ldr	r1, [pc, #80]	; (8003d38 <myTask+0x15c0>)
 8003ce8:	4816      	ldr	r0, [pc, #88]	; (8003d44 <myTask+0x15cc>)
 8003cea:	f003 f8e1 	bl	8006eb0 <Display_Puts>

			if(EQ_band<1 || EQ_band>3) Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 8003cee:	4b0f      	ldr	r3, [pc, #60]	; (8003d2c <myTask+0x15b4>)
 8003cf0:	f993 3000 	ldrsb.w	r3, [r3]
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	dd04      	ble.n	8003d02 <myTask+0x158a>
 8003cf8:	4b0c      	ldr	r3, [pc, #48]	; (8003d2c <myTask+0x15b4>)
 8003cfa:	f993 3000 	ldrsb.w	r3, [r3]
 8003cfe:	2b03      	cmp	r3, #3
 8003d00:	dd07      	ble.n	8003d12 <myTask+0x159a>
 8003d02:	2300      	movs	r3, #0
 8003d04:	9300      	str	r3, [sp, #0]
 8003d06:	230c      	movs	r3, #12
 8003d08:	2280      	movs	r2, #128	; 0x80
 8003d0a:	2133      	movs	r1, #51	; 0x33
 8003d0c:	2000      	movs	r0, #0
 8003d0e:	f003 fc2c 	bl	800756a <Display_DrawFilledRectangle>

			/* Hitung koefisien filter setiap pergantian parameter */
			Calc_Coeff_Filter();
 8003d12:	f7fe fa47 	bl	80021a4 <Calc_Coeff_Filter>

			/* update screen */
			Display_UpdateScreen();
 8003d16:	f002 ff8f 	bl	8006c38 <Display_UpdateScreen>
			state_home = last_state;
 8003d1a:	4b0c      	ldr	r3, [pc, #48]	; (8003d4c <myTask+0x15d4>)
 8003d1c:	781a      	ldrb	r2, [r3, #0]
 8003d1e:	4b0c      	ldr	r3, [pc, #48]	; (8003d50 <myTask+0x15d8>)
 8003d20:	701a      	strb	r2, [r3, #0]
			break;
 8003d22:	f001 ba8a 	b.w	800523a <myTask+0x2ac2>
 8003d26:	bf00      	nop
 8003d28:	200006b2 	.word	0x200006b2
 8003d2c:	20000d04 	.word	0x20000d04
 8003d30:	200008dc 	.word	0x200008dc
 8003d34:	20000222 	.word	0x20000222
 8003d38:	20000004 	.word	0x20000004
 8003d3c:	08012a3c 	.word	0x08012a3c
 8003d40:	20000223 	.word	0x20000223
 8003d44:	08012a40 	.word	0x08012a40
 8003d48:	20000224 	.word	0x20000224
 8003d4c:	20000001 	.word	0x20000001
 8003d50:	2000064c 	.word	0x2000064c

			case band:
				if(encoderCW()){
 8003d54:	f003 fd06 	bl	8007764 <encoderCW>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d016      	beq.n	8003d8c <myTask+0x1614>
					EQ_band++;
 8003d5e:	4bca      	ldr	r3, [pc, #808]	; (8004088 <myTask+0x1910>)
 8003d60:	f993 3000 	ldrsb.w	r3, [r3]
 8003d64:	b2db      	uxtb	r3, r3
 8003d66:	3301      	adds	r3, #1
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	b25a      	sxtb	r2, r3
 8003d6c:	4bc6      	ldr	r3, [pc, #792]	; (8004088 <myTask+0x1910>)
 8003d6e:	701a      	strb	r2, [r3, #0]
					if(EQ_band>4) EQ_band = 0;
 8003d70:	4bc5      	ldr	r3, [pc, #788]	; (8004088 <myTask+0x1910>)
 8003d72:	f993 3000 	ldrsb.w	r3, [r3]
 8003d76:	2b04      	cmp	r3, #4
 8003d78:	dd02      	ble.n	8003d80 <myTask+0x1608>
 8003d7a:	4bc3      	ldr	r3, [pc, #780]	; (8004088 <myTask+0x1910>)
 8003d7c:	2200      	movs	r2, #0
 8003d7e:	701a      	strb	r2, [r3, #0]
					state_home = display_setting;
 8003d80:	4bc2      	ldr	r3, [pc, #776]	; (800408c <myTask+0x1914>)
 8003d82:	2207      	movs	r2, #7
 8003d84:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8003d86:	4bc2      	ldr	r3, [pc, #776]	; (8004090 <myTask+0x1918>)
 8003d88:	2208      	movs	r2, #8
 8003d8a:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8003d8c:	f003 fd1e 	bl	80077cc <encoderCCW>
 8003d90:	4603      	mov	r3, r0
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d016      	beq.n	8003dc4 <myTask+0x164c>
					EQ_band--;
 8003d96:	4bbc      	ldr	r3, [pc, #752]	; (8004088 <myTask+0x1910>)
 8003d98:	f993 3000 	ldrsb.w	r3, [r3]
 8003d9c:	b2db      	uxtb	r3, r3
 8003d9e:	3b01      	subs	r3, #1
 8003da0:	b2db      	uxtb	r3, r3
 8003da2:	b25a      	sxtb	r2, r3
 8003da4:	4bb8      	ldr	r3, [pc, #736]	; (8004088 <myTask+0x1910>)
 8003da6:	701a      	strb	r2, [r3, #0]
					if(EQ_band<0) EQ_band = 4;
 8003da8:	4bb7      	ldr	r3, [pc, #732]	; (8004088 <myTask+0x1910>)
 8003daa:	f993 3000 	ldrsb.w	r3, [r3]
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	da02      	bge.n	8003db8 <myTask+0x1640>
 8003db2:	4bb5      	ldr	r3, [pc, #724]	; (8004088 <myTask+0x1910>)
 8003db4:	2204      	movs	r2, #4
 8003db6:	701a      	strb	r2, [r3, #0]
					state_home = display_setting;
 8003db8:	4bb4      	ldr	r3, [pc, #720]	; (800408c <myTask+0x1914>)
 8003dba:	2207      	movs	r2, #7
 8003dbc:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8003dbe:	4bb4      	ldr	r3, [pc, #720]	; (8004090 <myTask+0x1918>)
 8003dc0:	2208      	movs	r2, #8
 8003dc2:	701a      	strb	r2, [r3, #0]
				}
				if(switchEncoder()){
 8003dc4:	f003 fca2 	bl	800770c <switchEncoder>
 8003dc8:	4603      	mov	r3, r0
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d007      	beq.n	8003dde <myTask+0x1666>
					state_home = display_home;
 8003dce:	4baf      	ldr	r3, [pc, #700]	; (800408c <myTask+0x1914>)
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	701a      	strb	r2, [r3, #0]
					last_state = preset;
 8003dd4:	4bae      	ldr	r3, [pc, #696]	; (8004090 <myTask+0x1918>)
 8003dd6:	2202      	movs	r2, #2
 8003dd8:	701a      	strb	r2, [r3, #0]
					Display_Clear();
 8003dda:	f003 fc13 	bl	8007604 <Display_Clear>
				}
				if(switchLeft()){
 8003dde:	f003 fd55 	bl	800788c <switchLeft>
 8003de2:	4603      	mov	r3, r0
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d01c      	beq.n	8003e22 <myTask+0x16aa>
					band_selected = 0;
 8003de8:	4baa      	ldr	r3, [pc, #680]	; (8004094 <myTask+0x191c>)
 8003dea:	2200      	movs	r2, #0
 8003dec:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 1;
 8003dee:	4baa      	ldr	r3, [pc, #680]	; (8004098 <myTask+0x1920>)
 8003df0:	2201      	movs	r2, #1
 8003df2:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8003df4:	4ba9      	ldr	r3, [pc, #676]	; (800409c <myTask+0x1924>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8003dfa:	4ba9      	ldr	r3, [pc, #676]	; (80040a0 <myTask+0x1928>)
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003e00:	4ba8      	ldr	r3, [pc, #672]	; (80040a4 <myTask+0x192c>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003e06:	4ba8      	ldr	r3, [pc, #672]	; (80040a8 <myTask+0x1930>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003e0c:	4ba7      	ldr	r3, [pc, #668]	; (80040ac <myTask+0x1934>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8003e12:	4b9e      	ldr	r3, [pc, #632]	; (800408c <myTask+0x1914>)
 8003e14:	2206      	movs	r2, #6
 8003e16:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8003e18:	4b9d      	ldr	r3, [pc, #628]	; (8004090 <myTask+0x1918>)
 8003e1a:	2209      	movs	r2, #9
 8003e1c:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = r_gain;
				}
				break;
 8003e1e:	f001 b9ff 	b.w	8005220 <myTask+0x2aa8>
				else if(switchRight()){
 8003e22:	f003 fd5f 	bl	80078e4 <switchRight>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	f001 81f9 	beq.w	8005220 <myTask+0x2aa8>
					band_selected = 0;
 8003e2e:	4b99      	ldr	r3, [pc, #612]	; (8004094 <myTask+0x191c>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8003e34:	4b98      	ldr	r3, [pc, #608]	; (8004098 <myTask+0x1920>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 1;
 8003e3a:	4b98      	ldr	r3, [pc, #608]	; (800409c <myTask+0x1924>)
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8003e40:	4b97      	ldr	r3, [pc, #604]	; (80040a0 <myTask+0x1928>)
 8003e42:	2200      	movs	r2, #0
 8003e44:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003e46:	4b97      	ldr	r3, [pc, #604]	; (80040a4 <myTask+0x192c>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003e4c:	4b96      	ldr	r3, [pc, #600]	; (80040a8 <myTask+0x1930>)
 8003e4e:	2200      	movs	r2, #0
 8003e50:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003e52:	4b96      	ldr	r3, [pc, #600]	; (80040ac <myTask+0x1934>)
 8003e54:	2200      	movs	r2, #0
 8003e56:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8003e58:	4b8c      	ldr	r3, [pc, #560]	; (800408c <myTask+0x1914>)
 8003e5a:	2206      	movs	r2, #6
 8003e5c:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8003e5e:	4b8c      	ldr	r3, [pc, #560]	; (8004090 <myTask+0x1918>)
 8003e60:	220a      	movs	r2, #10
 8003e62:	701a      	strb	r2, [r3, #0]
				break;
 8003e64:	f001 b9dc 	b.w	8005220 <myTask+0x2aa8>

			case l_gain:
				if(encoderCW()){
 8003e68:	f003 fc7c 	bl	8007764 <encoderCW>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d060      	beq.n	8003f34 <myTask+0x17bc>
					myPreset[EQ_preset].gain_L[EQ_band] += 0.5;
 8003e72:	4b8f      	ldr	r3, [pc, #572]	; (80040b0 <myTask+0x1938>)
 8003e74:	f993 3000 	ldrsb.w	r3, [r3]
 8003e78:	461a      	mov	r2, r3
 8003e7a:	4b83      	ldr	r3, [pc, #524]	; (8004088 <myTask+0x1910>)
 8003e7c:	f993 3000 	ldrsb.w	r3, [r3]
 8003e80:	4618      	mov	r0, r3
 8003e82:	498c      	ldr	r1, [pc, #560]	; (80040b4 <myTask+0x193c>)
 8003e84:	4613      	mov	r3, r2
 8003e86:	005b      	lsls	r3, r3, #1
 8003e88:	4413      	add	r3, r2
 8003e8a:	00db      	lsls	r3, r3, #3
 8003e8c:	1a9b      	subs	r3, r3, r2
 8003e8e:	4403      	add	r3, r0
 8003e90:	3306      	adds	r3, #6
 8003e92:	009b      	lsls	r3, r3, #2
 8003e94:	440b      	add	r3, r1
 8003e96:	edd3 7a00 	vldr	s15, [r3]
 8003e9a:	4b85      	ldr	r3, [pc, #532]	; (80040b0 <myTask+0x1938>)
 8003e9c:	f993 3000 	ldrsb.w	r3, [r3]
 8003ea0:	461a      	mov	r2, r3
 8003ea2:	4b79      	ldr	r3, [pc, #484]	; (8004088 <myTask+0x1910>)
 8003ea4:	f993 3000 	ldrsb.w	r3, [r3]
 8003ea8:	4618      	mov	r0, r3
 8003eaa:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003eae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003eb2:	4980      	ldr	r1, [pc, #512]	; (80040b4 <myTask+0x193c>)
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	005b      	lsls	r3, r3, #1
 8003eb8:	4413      	add	r3, r2
 8003eba:	00db      	lsls	r3, r3, #3
 8003ebc:	1a9b      	subs	r3, r3, r2
 8003ebe:	4403      	add	r3, r0
 8003ec0:	3306      	adds	r3, #6
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_L[EQ_band] > 24.0){
 8003eca:	4b79      	ldr	r3, [pc, #484]	; (80040b0 <myTask+0x1938>)
 8003ecc:	f993 3000 	ldrsb.w	r3, [r3]
 8003ed0:	461a      	mov	r2, r3
 8003ed2:	4b6d      	ldr	r3, [pc, #436]	; (8004088 <myTask+0x1910>)
 8003ed4:	f993 3000 	ldrsb.w	r3, [r3]
 8003ed8:	4618      	mov	r0, r3
 8003eda:	4976      	ldr	r1, [pc, #472]	; (80040b4 <myTask+0x193c>)
 8003edc:	4613      	mov	r3, r2
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	4413      	add	r3, r2
 8003ee2:	00db      	lsls	r3, r3, #3
 8003ee4:	1a9b      	subs	r3, r3, r2
 8003ee6:	4403      	add	r3, r0
 8003ee8:	3306      	adds	r3, #6
 8003eea:	009b      	lsls	r3, r3, #2
 8003eec:	440b      	add	r3, r1
 8003eee:	edd3 7a00 	vldr	s15, [r3]
 8003ef2:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8003ef6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003efa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003efe:	dd13      	ble.n	8003f28 <myTask+0x17b0>
						myPreset[EQ_preset].gain_L[EQ_band] = -24.0;
 8003f00:	4b6b      	ldr	r3, [pc, #428]	; (80040b0 <myTask+0x1938>)
 8003f02:	f993 3000 	ldrsb.w	r3, [r3]
 8003f06:	461a      	mov	r2, r3
 8003f08:	4b5f      	ldr	r3, [pc, #380]	; (8004088 <myTask+0x1910>)
 8003f0a:	f993 3000 	ldrsb.w	r3, [r3]
 8003f0e:	4618      	mov	r0, r3
 8003f10:	4968      	ldr	r1, [pc, #416]	; (80040b4 <myTask+0x193c>)
 8003f12:	4613      	mov	r3, r2
 8003f14:	005b      	lsls	r3, r3, #1
 8003f16:	4413      	add	r3, r2
 8003f18:	00db      	lsls	r3, r3, #3
 8003f1a:	1a9b      	subs	r3, r3, r2
 8003f1c:	4403      	add	r3, r0
 8003f1e:	3306      	adds	r3, #6
 8003f20:	009b      	lsls	r3, r3, #2
 8003f22:	440b      	add	r3, r1
 8003f24:	4a64      	ldr	r2, [pc, #400]	; (80040b8 <myTask+0x1940>)
 8003f26:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 8003f28:	4b58      	ldr	r3, [pc, #352]	; (800408c <myTask+0x1914>)
 8003f2a:	2207      	movs	r2, #7
 8003f2c:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8003f2e:	4b58      	ldr	r3, [pc, #352]	; (8004090 <myTask+0x1918>)
 8003f30:	2209      	movs	r2, #9
 8003f32:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8003f34:	f003 fc4a 	bl	80077cc <encoderCCW>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d060      	beq.n	8004000 <myTask+0x1888>
					myPreset[EQ_preset].gain_L[EQ_band] -= 0.5;
 8003f3e:	4b5c      	ldr	r3, [pc, #368]	; (80040b0 <myTask+0x1938>)
 8003f40:	f993 3000 	ldrsb.w	r3, [r3]
 8003f44:	461a      	mov	r2, r3
 8003f46:	4b50      	ldr	r3, [pc, #320]	; (8004088 <myTask+0x1910>)
 8003f48:	f993 3000 	ldrsb.w	r3, [r3]
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	4959      	ldr	r1, [pc, #356]	; (80040b4 <myTask+0x193c>)
 8003f50:	4613      	mov	r3, r2
 8003f52:	005b      	lsls	r3, r3, #1
 8003f54:	4413      	add	r3, r2
 8003f56:	00db      	lsls	r3, r3, #3
 8003f58:	1a9b      	subs	r3, r3, r2
 8003f5a:	4403      	add	r3, r0
 8003f5c:	3306      	adds	r3, #6
 8003f5e:	009b      	lsls	r3, r3, #2
 8003f60:	440b      	add	r3, r1
 8003f62:	edd3 7a00 	vldr	s15, [r3]
 8003f66:	4b52      	ldr	r3, [pc, #328]	; (80040b0 <myTask+0x1938>)
 8003f68:	f993 3000 	ldrsb.w	r3, [r3]
 8003f6c:	461a      	mov	r2, r3
 8003f6e:	4b46      	ldr	r3, [pc, #280]	; (8004088 <myTask+0x1910>)
 8003f70:	f993 3000 	ldrsb.w	r3, [r3]
 8003f74:	4618      	mov	r0, r3
 8003f76:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003f7a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f7e:	494d      	ldr	r1, [pc, #308]	; (80040b4 <myTask+0x193c>)
 8003f80:	4613      	mov	r3, r2
 8003f82:	005b      	lsls	r3, r3, #1
 8003f84:	4413      	add	r3, r2
 8003f86:	00db      	lsls	r3, r3, #3
 8003f88:	1a9b      	subs	r3, r3, r2
 8003f8a:	4403      	add	r3, r0
 8003f8c:	3306      	adds	r3, #6
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	440b      	add	r3, r1
 8003f92:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_L[EQ_band] < -24.0){
 8003f96:	4b46      	ldr	r3, [pc, #280]	; (80040b0 <myTask+0x1938>)
 8003f98:	f993 3000 	ldrsb.w	r3, [r3]
 8003f9c:	461a      	mov	r2, r3
 8003f9e:	4b3a      	ldr	r3, [pc, #232]	; (8004088 <myTask+0x1910>)
 8003fa0:	f993 3000 	ldrsb.w	r3, [r3]
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	4943      	ldr	r1, [pc, #268]	; (80040b4 <myTask+0x193c>)
 8003fa8:	4613      	mov	r3, r2
 8003faa:	005b      	lsls	r3, r3, #1
 8003fac:	4413      	add	r3, r2
 8003fae:	00db      	lsls	r3, r3, #3
 8003fb0:	1a9b      	subs	r3, r3, r2
 8003fb2:	4403      	add	r3, r0
 8003fb4:	3306      	adds	r3, #6
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	440b      	add	r3, r1
 8003fba:	edd3 7a00 	vldr	s15, [r3]
 8003fbe:	eebb 7a08 	vmov.f32	s14, #184	; 0xc1c00000 -24.0
 8003fc2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fca:	d513      	bpl.n	8003ff4 <myTask+0x187c>
						myPreset[EQ_preset].gain_L[EQ_band] = 24.0;
 8003fcc:	4b38      	ldr	r3, [pc, #224]	; (80040b0 <myTask+0x1938>)
 8003fce:	f993 3000 	ldrsb.w	r3, [r3]
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	4b2c      	ldr	r3, [pc, #176]	; (8004088 <myTask+0x1910>)
 8003fd6:	f993 3000 	ldrsb.w	r3, [r3]
 8003fda:	4618      	mov	r0, r3
 8003fdc:	4935      	ldr	r1, [pc, #212]	; (80040b4 <myTask+0x193c>)
 8003fde:	4613      	mov	r3, r2
 8003fe0:	005b      	lsls	r3, r3, #1
 8003fe2:	4413      	add	r3, r2
 8003fe4:	00db      	lsls	r3, r3, #3
 8003fe6:	1a9b      	subs	r3, r3, r2
 8003fe8:	4403      	add	r3, r0
 8003fea:	3306      	adds	r3, #6
 8003fec:	009b      	lsls	r3, r3, #2
 8003fee:	440b      	add	r3, r1
 8003ff0:	4a32      	ldr	r2, [pc, #200]	; (80040bc <myTask+0x1944>)
 8003ff2:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 8003ff4:	4b25      	ldr	r3, [pc, #148]	; (800408c <myTask+0x1914>)
 8003ff6:	2207      	movs	r2, #7
 8003ff8:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8003ffa:	4b25      	ldr	r3, [pc, #148]	; (8004090 <myTask+0x1918>)
 8003ffc:	2209      	movs	r2, #9
 8003ffe:	701a      	strb	r2, [r3, #0]
				}

				if(switchUp()){
 8004000:	f003 fc9c 	bl	800793c <switchUp>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d01c      	beq.n	8004044 <myTask+0x18cc>
					band_selected = 1;
 800400a:	4b22      	ldr	r3, [pc, #136]	; (8004094 <myTask+0x191c>)
 800400c:	2201      	movs	r2, #1
 800400e:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004010:	4b21      	ldr	r3, [pc, #132]	; (8004098 <myTask+0x1920>)
 8004012:	2200      	movs	r2, #0
 8004014:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004016:	4b21      	ldr	r3, [pc, #132]	; (800409c <myTask+0x1924>)
 8004018:	2200      	movs	r2, #0
 800401a:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 800401c:	4b20      	ldr	r3, [pc, #128]	; (80040a0 <myTask+0x1928>)
 800401e:	2200      	movs	r2, #0
 8004020:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004022:	4b20      	ldr	r3, [pc, #128]	; (80040a4 <myTask+0x192c>)
 8004024:	2200      	movs	r2, #0
 8004026:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004028:	4b1f      	ldr	r3, [pc, #124]	; (80040a8 <myTask+0x1930>)
 800402a:	2200      	movs	r2, #0
 800402c:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 800402e:	4b1f      	ldr	r3, [pc, #124]	; (80040ac <myTask+0x1934>)
 8004030:	2200      	movs	r2, #0
 8004032:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8004034:	4b15      	ldr	r3, [pc, #84]	; (800408c <myTask+0x1914>)
 8004036:	2206      	movs	r2, #6
 8004038:	701a      	strb	r2, [r3, #0]
					last_state = band;
 800403a:	4b15      	ldr	r3, [pc, #84]	; (8004090 <myTask+0x1918>)
 800403c:	2208      	movs	r2, #8
 800403e:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = r_gain;
				}
				break;
 8004040:	f001 b8f0 	b.w	8005224 <myTask+0x2aac>
				else if(switchDown()){
 8004044:	f003 fbf6 	bl	8007834 <switchDown>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d038      	beq.n	80040c0 <myTask+0x1948>
					band_selected = 0;
 800404e:	4b11      	ldr	r3, [pc, #68]	; (8004094 <myTask+0x191c>)
 8004050:	2200      	movs	r2, #0
 8004052:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004054:	4b10      	ldr	r3, [pc, #64]	; (8004098 <myTask+0x1920>)
 8004056:	2200      	movs	r2, #0
 8004058:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 800405a:	4b10      	ldr	r3, [pc, #64]	; (800409c <myTask+0x1924>)
 800405c:	2200      	movs	r2, #0
 800405e:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 1;
 8004060:	4b0f      	ldr	r3, [pc, #60]	; (80040a0 <myTask+0x1928>)
 8004062:	2201      	movs	r2, #1
 8004064:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004066:	4b0f      	ldr	r3, [pc, #60]	; (80040a4 <myTask+0x192c>)
 8004068:	2200      	movs	r2, #0
 800406a:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 800406c:	4b0e      	ldr	r3, [pc, #56]	; (80040a8 <myTask+0x1930>)
 800406e:	2200      	movs	r2, #0
 8004070:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004072:	4b0e      	ldr	r3, [pc, #56]	; (80040ac <myTask+0x1934>)
 8004074:	2200      	movs	r2, #0
 8004076:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004078:	4b04      	ldr	r3, [pc, #16]	; (800408c <myTask+0x1914>)
 800407a:	2206      	movs	r2, #6
 800407c:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 800407e:	4b04      	ldr	r3, [pc, #16]	; (8004090 <myTask+0x1918>)
 8004080:	220b      	movs	r2, #11
 8004082:	701a      	strb	r2, [r3, #0]
				break;
 8004084:	f001 b8ce 	b.w	8005224 <myTask+0x2aac>
 8004088:	20000d04 	.word	0x20000d04
 800408c:	2000064c 	.word	0x2000064c
 8004090:	20000001 	.word	0x20000001
 8004094:	20000002 	.word	0x20000002
 8004098:	2000021f 	.word	0x2000021f
 800409c:	20000220 	.word	0x20000220
 80040a0:	20000221 	.word	0x20000221
 80040a4:	20000222 	.word	0x20000222
 80040a8:	20000223 	.word	0x20000223
 80040ac:	20000224 	.word	0x20000224
 80040b0:	200006b2 	.word	0x200006b2
 80040b4:	200008dc 	.word	0x200008dc
 80040b8:	c1c00000 	.word	0xc1c00000
 80040bc:	41c00000 	.word	0x41c00000
				else if(switchLeft() || switchRight()){
 80040c0:	f003 fbe4 	bl	800788c <switchLeft>
 80040c4:	4603      	mov	r3, r0
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d105      	bne.n	80040d6 <myTask+0x195e>
 80040ca:	f003 fc0b 	bl	80078e4 <switchRight>
 80040ce:	4603      	mov	r3, r0
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	f001 80a7 	beq.w	8005224 <myTask+0x2aac>
					band_selected = 0;
 80040d6:	4bd0      	ldr	r3, [pc, #832]	; (8004418 <myTask+0x1ca0>)
 80040d8:	2200      	movs	r2, #0
 80040da:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 80040dc:	4bcf      	ldr	r3, [pc, #828]	; (800441c <myTask+0x1ca4>)
 80040de:	2200      	movs	r2, #0
 80040e0:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 1;
 80040e2:	4bcf      	ldr	r3, [pc, #828]	; (8004420 <myTask+0x1ca8>)
 80040e4:	2201      	movs	r2, #1
 80040e6:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 80040e8:	4bce      	ldr	r3, [pc, #824]	; (8004424 <myTask+0x1cac>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 80040ee:	4bce      	ldr	r3, [pc, #824]	; (8004428 <myTask+0x1cb0>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 80040f4:	4bcd      	ldr	r3, [pc, #820]	; (800442c <myTask+0x1cb4>)
 80040f6:	2200      	movs	r2, #0
 80040f8:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80040fa:	4bcd      	ldr	r3, [pc, #820]	; (8004430 <myTask+0x1cb8>)
 80040fc:	2200      	movs	r2, #0
 80040fe:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004100:	4bcc      	ldr	r3, [pc, #816]	; (8004434 <myTask+0x1cbc>)
 8004102:	2206      	movs	r2, #6
 8004104:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8004106:	4bcc      	ldr	r3, [pc, #816]	; (8004438 <myTask+0x1cc0>)
 8004108:	220a      	movs	r2, #10
 800410a:	701a      	strb	r2, [r3, #0]
				break;
 800410c:	f001 b88a 	b.w	8005224 <myTask+0x2aac>

			case r_gain:
				if(encoderCW()){
 8004110:	f003 fb28 	bl	8007764 <encoderCW>
 8004114:	4603      	mov	r3, r0
 8004116:	2b00      	cmp	r3, #0
 8004118:	d060      	beq.n	80041dc <myTask+0x1a64>
					myPreset[EQ_preset].gain_R[EQ_band] += 0.5;
 800411a:	4bc8      	ldr	r3, [pc, #800]	; (800443c <myTask+0x1cc4>)
 800411c:	f993 3000 	ldrsb.w	r3, [r3]
 8004120:	461a      	mov	r2, r3
 8004122:	4bc7      	ldr	r3, [pc, #796]	; (8004440 <myTask+0x1cc8>)
 8004124:	f993 3000 	ldrsb.w	r3, [r3]
 8004128:	4618      	mov	r0, r3
 800412a:	49c6      	ldr	r1, [pc, #792]	; (8004444 <myTask+0x1ccc>)
 800412c:	4613      	mov	r3, r2
 800412e:	005b      	lsls	r3, r3, #1
 8004130:	4413      	add	r3, r2
 8004132:	00db      	lsls	r3, r3, #3
 8004134:	1a9b      	subs	r3, r3, r2
 8004136:	4403      	add	r3, r0
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	440b      	add	r3, r1
 800413c:	3304      	adds	r3, #4
 800413e:	edd3 7a00 	vldr	s15, [r3]
 8004142:	4bbe      	ldr	r3, [pc, #760]	; (800443c <myTask+0x1cc4>)
 8004144:	f993 3000 	ldrsb.w	r3, [r3]
 8004148:	461a      	mov	r2, r3
 800414a:	4bbd      	ldr	r3, [pc, #756]	; (8004440 <myTask+0x1cc8>)
 800414c:	f993 3000 	ldrsb.w	r3, [r3]
 8004150:	4618      	mov	r0, r3
 8004152:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004156:	ee77 7a87 	vadd.f32	s15, s15, s14
 800415a:	49ba      	ldr	r1, [pc, #744]	; (8004444 <myTask+0x1ccc>)
 800415c:	4613      	mov	r3, r2
 800415e:	005b      	lsls	r3, r3, #1
 8004160:	4413      	add	r3, r2
 8004162:	00db      	lsls	r3, r3, #3
 8004164:	1a9b      	subs	r3, r3, r2
 8004166:	4403      	add	r3, r0
 8004168:	009b      	lsls	r3, r3, #2
 800416a:	440b      	add	r3, r1
 800416c:	3304      	adds	r3, #4
 800416e:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_R[EQ_band] > 24.0){
 8004172:	4bb2      	ldr	r3, [pc, #712]	; (800443c <myTask+0x1cc4>)
 8004174:	f993 3000 	ldrsb.w	r3, [r3]
 8004178:	461a      	mov	r2, r3
 800417a:	4bb1      	ldr	r3, [pc, #708]	; (8004440 <myTask+0x1cc8>)
 800417c:	f993 3000 	ldrsb.w	r3, [r3]
 8004180:	4618      	mov	r0, r3
 8004182:	49b0      	ldr	r1, [pc, #704]	; (8004444 <myTask+0x1ccc>)
 8004184:	4613      	mov	r3, r2
 8004186:	005b      	lsls	r3, r3, #1
 8004188:	4413      	add	r3, r2
 800418a:	00db      	lsls	r3, r3, #3
 800418c:	1a9b      	subs	r3, r3, r2
 800418e:	4403      	add	r3, r0
 8004190:	009b      	lsls	r3, r3, #2
 8004192:	440b      	add	r3, r1
 8004194:	3304      	adds	r3, #4
 8004196:	edd3 7a00 	vldr	s15, [r3]
 800419a:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 800419e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80041a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80041a6:	dd13      	ble.n	80041d0 <myTask+0x1a58>
						myPreset[EQ_preset].gain_R[EQ_band] = -24.0;
 80041a8:	4ba4      	ldr	r3, [pc, #656]	; (800443c <myTask+0x1cc4>)
 80041aa:	f993 3000 	ldrsb.w	r3, [r3]
 80041ae:	461a      	mov	r2, r3
 80041b0:	4ba3      	ldr	r3, [pc, #652]	; (8004440 <myTask+0x1cc8>)
 80041b2:	f993 3000 	ldrsb.w	r3, [r3]
 80041b6:	4618      	mov	r0, r3
 80041b8:	49a2      	ldr	r1, [pc, #648]	; (8004444 <myTask+0x1ccc>)
 80041ba:	4613      	mov	r3, r2
 80041bc:	005b      	lsls	r3, r3, #1
 80041be:	4413      	add	r3, r2
 80041c0:	00db      	lsls	r3, r3, #3
 80041c2:	1a9b      	subs	r3, r3, r2
 80041c4:	4403      	add	r3, r0
 80041c6:	009b      	lsls	r3, r3, #2
 80041c8:	440b      	add	r3, r1
 80041ca:	3304      	adds	r3, #4
 80041cc:	4a9e      	ldr	r2, [pc, #632]	; (8004448 <myTask+0x1cd0>)
 80041ce:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 80041d0:	4b98      	ldr	r3, [pc, #608]	; (8004434 <myTask+0x1cbc>)
 80041d2:	2207      	movs	r2, #7
 80041d4:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 80041d6:	4b98      	ldr	r3, [pc, #608]	; (8004438 <myTask+0x1cc0>)
 80041d8:	220a      	movs	r2, #10
 80041da:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 80041dc:	f003 faf6 	bl	80077cc <encoderCCW>
 80041e0:	4603      	mov	r3, r0
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d060      	beq.n	80042a8 <myTask+0x1b30>
					myPreset[EQ_preset].gain_R[EQ_band] -= 0.5;
 80041e6:	4b95      	ldr	r3, [pc, #596]	; (800443c <myTask+0x1cc4>)
 80041e8:	f993 3000 	ldrsb.w	r3, [r3]
 80041ec:	461a      	mov	r2, r3
 80041ee:	4b94      	ldr	r3, [pc, #592]	; (8004440 <myTask+0x1cc8>)
 80041f0:	f993 3000 	ldrsb.w	r3, [r3]
 80041f4:	4618      	mov	r0, r3
 80041f6:	4993      	ldr	r1, [pc, #588]	; (8004444 <myTask+0x1ccc>)
 80041f8:	4613      	mov	r3, r2
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	4413      	add	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	1a9b      	subs	r3, r3, r2
 8004202:	4403      	add	r3, r0
 8004204:	009b      	lsls	r3, r3, #2
 8004206:	440b      	add	r3, r1
 8004208:	3304      	adds	r3, #4
 800420a:	edd3 7a00 	vldr	s15, [r3]
 800420e:	4b8b      	ldr	r3, [pc, #556]	; (800443c <myTask+0x1cc4>)
 8004210:	f993 3000 	ldrsb.w	r3, [r3]
 8004214:	461a      	mov	r2, r3
 8004216:	4b8a      	ldr	r3, [pc, #552]	; (8004440 <myTask+0x1cc8>)
 8004218:	f993 3000 	ldrsb.w	r3, [r3]
 800421c:	4618      	mov	r0, r3
 800421e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8004222:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004226:	4987      	ldr	r1, [pc, #540]	; (8004444 <myTask+0x1ccc>)
 8004228:	4613      	mov	r3, r2
 800422a:	005b      	lsls	r3, r3, #1
 800422c:	4413      	add	r3, r2
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	1a9b      	subs	r3, r3, r2
 8004232:	4403      	add	r3, r0
 8004234:	009b      	lsls	r3, r3, #2
 8004236:	440b      	add	r3, r1
 8004238:	3304      	adds	r3, #4
 800423a:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_R[EQ_band] < -24.0){
 800423e:	4b7f      	ldr	r3, [pc, #508]	; (800443c <myTask+0x1cc4>)
 8004240:	f993 3000 	ldrsb.w	r3, [r3]
 8004244:	461a      	mov	r2, r3
 8004246:	4b7e      	ldr	r3, [pc, #504]	; (8004440 <myTask+0x1cc8>)
 8004248:	f993 3000 	ldrsb.w	r3, [r3]
 800424c:	4618      	mov	r0, r3
 800424e:	497d      	ldr	r1, [pc, #500]	; (8004444 <myTask+0x1ccc>)
 8004250:	4613      	mov	r3, r2
 8004252:	005b      	lsls	r3, r3, #1
 8004254:	4413      	add	r3, r2
 8004256:	00db      	lsls	r3, r3, #3
 8004258:	1a9b      	subs	r3, r3, r2
 800425a:	4403      	add	r3, r0
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	440b      	add	r3, r1
 8004260:	3304      	adds	r3, #4
 8004262:	edd3 7a00 	vldr	s15, [r3]
 8004266:	eebb 7a08 	vmov.f32	s14, #184	; 0xc1c00000 -24.0
 800426a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800426e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004272:	d513      	bpl.n	800429c <myTask+0x1b24>
						myPreset[EQ_preset].gain_R[EQ_band] = 24.0;
 8004274:	4b71      	ldr	r3, [pc, #452]	; (800443c <myTask+0x1cc4>)
 8004276:	f993 3000 	ldrsb.w	r3, [r3]
 800427a:	461a      	mov	r2, r3
 800427c:	4b70      	ldr	r3, [pc, #448]	; (8004440 <myTask+0x1cc8>)
 800427e:	f993 3000 	ldrsb.w	r3, [r3]
 8004282:	4618      	mov	r0, r3
 8004284:	496f      	ldr	r1, [pc, #444]	; (8004444 <myTask+0x1ccc>)
 8004286:	4613      	mov	r3, r2
 8004288:	005b      	lsls	r3, r3, #1
 800428a:	4413      	add	r3, r2
 800428c:	00db      	lsls	r3, r3, #3
 800428e:	1a9b      	subs	r3, r3, r2
 8004290:	4403      	add	r3, r0
 8004292:	009b      	lsls	r3, r3, #2
 8004294:	440b      	add	r3, r1
 8004296:	3304      	adds	r3, #4
 8004298:	4a6c      	ldr	r2, [pc, #432]	; (800444c <myTask+0x1cd4>)
 800429a:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 800429c:	4b65      	ldr	r3, [pc, #404]	; (8004434 <myTask+0x1cbc>)
 800429e:	2207      	movs	r2, #7
 80042a0:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 80042a2:	4b65      	ldr	r3, [pc, #404]	; (8004438 <myTask+0x1cc0>)
 80042a4:	220a      	movs	r2, #10
 80042a6:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 80042a8:	f003 fb48 	bl	800793c <switchUp>
 80042ac:	4603      	mov	r3, r0
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d01c      	beq.n	80042ec <myTask+0x1b74>
					band_selected = 1;
 80042b2:	4b59      	ldr	r3, [pc, #356]	; (8004418 <myTask+0x1ca0>)
 80042b4:	2201      	movs	r2, #1
 80042b6:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 80042b8:	4b58      	ldr	r3, [pc, #352]	; (800441c <myTask+0x1ca4>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 80042be:	4b58      	ldr	r3, [pc, #352]	; (8004420 <myTask+0x1ca8>)
 80042c0:	2200      	movs	r2, #0
 80042c2:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 80042c4:	4b57      	ldr	r3, [pc, #348]	; (8004424 <myTask+0x1cac>)
 80042c6:	2200      	movs	r2, #0
 80042c8:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 80042ca:	4b57      	ldr	r3, [pc, #348]	; (8004428 <myTask+0x1cb0>)
 80042cc:	2200      	movs	r2, #0
 80042ce:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 80042d0:	4b56      	ldr	r3, [pc, #344]	; (800442c <myTask+0x1cb4>)
 80042d2:	2200      	movs	r2, #0
 80042d4:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80042d6:	4b56      	ldr	r3, [pc, #344]	; (8004430 <myTask+0x1cb8>)
 80042d8:	2200      	movs	r2, #0
 80042da:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 80042dc:	4b55      	ldr	r3, [pc, #340]	; (8004434 <myTask+0x1cbc>)
 80042de:	2206      	movs	r2, #6
 80042e0:	701a      	strb	r2, [r3, #0]
					last_state = band;
 80042e2:	4b55      	ldr	r3, [pc, #340]	; (8004438 <myTask+0x1cc0>)
 80042e4:	2208      	movs	r2, #8
 80042e6:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = l_gain;
				}
				break;
 80042e8:	f000 bf9e 	b.w	8005228 <myTask+0x2ab0>
				else if(switchDown()){
 80042ec:	f003 faa2 	bl	8007834 <switchDown>
 80042f0:	4603      	mov	r3, r0
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d01c      	beq.n	8004330 <myTask+0x1bb8>
					band_selected = 0;
 80042f6:	4b48      	ldr	r3, [pc, #288]	; (8004418 <myTask+0x1ca0>)
 80042f8:	2200      	movs	r2, #0
 80042fa:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 80042fc:	4b47      	ldr	r3, [pc, #284]	; (800441c <myTask+0x1ca4>)
 80042fe:	2200      	movs	r2, #0
 8004300:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004302:	4b47      	ldr	r3, [pc, #284]	; (8004420 <myTask+0x1ca8>)
 8004304:	2200      	movs	r2, #0
 8004306:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004308:	4b46      	ldr	r3, [pc, #280]	; (8004424 <myTask+0x1cac>)
 800430a:	2200      	movs	r2, #0
 800430c:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 1;
 800430e:	4b46      	ldr	r3, [pc, #280]	; (8004428 <myTask+0x1cb0>)
 8004310:	2201      	movs	r2, #1
 8004312:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004314:	4b45      	ldr	r3, [pc, #276]	; (800442c <myTask+0x1cb4>)
 8004316:	2200      	movs	r2, #0
 8004318:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 800431a:	4b45      	ldr	r3, [pc, #276]	; (8004430 <myTask+0x1cb8>)
 800431c:	2200      	movs	r2, #0
 800431e:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004320:	4b44      	ldr	r3, [pc, #272]	; (8004434 <myTask+0x1cbc>)
 8004322:	2206      	movs	r2, #6
 8004324:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 8004326:	4b44      	ldr	r3, [pc, #272]	; (8004438 <myTask+0x1cc0>)
 8004328:	220c      	movs	r2, #12
 800432a:	701a      	strb	r2, [r3, #0]
				break;
 800432c:	f000 bf7c 	b.w	8005228 <myTask+0x2ab0>
				else if(switchLeft() || switchRight()){
 8004330:	f003 faac 	bl	800788c <switchLeft>
 8004334:	4603      	mov	r3, r0
 8004336:	2b00      	cmp	r3, #0
 8004338:	d105      	bne.n	8004346 <myTask+0x1bce>
 800433a:	f003 fad3 	bl	80078e4 <switchRight>
 800433e:	4603      	mov	r3, r0
 8004340:	2b00      	cmp	r3, #0
 8004342:	f000 8771 	beq.w	8005228 <myTask+0x2ab0>
					band_selected = 0;
 8004346:	4b34      	ldr	r3, [pc, #208]	; (8004418 <myTask+0x1ca0>)
 8004348:	2200      	movs	r2, #0
 800434a:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 1;
 800434c:	4b33      	ldr	r3, [pc, #204]	; (800441c <myTask+0x1ca4>)
 800434e:	2201      	movs	r2, #1
 8004350:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004352:	4b33      	ldr	r3, [pc, #204]	; (8004420 <myTask+0x1ca8>)
 8004354:	2200      	movs	r2, #0
 8004356:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004358:	4b32      	ldr	r3, [pc, #200]	; (8004424 <myTask+0x1cac>)
 800435a:	2200      	movs	r2, #0
 800435c:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 800435e:	4b32      	ldr	r3, [pc, #200]	; (8004428 <myTask+0x1cb0>)
 8004360:	2200      	movs	r2, #0
 8004362:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004364:	4b31      	ldr	r3, [pc, #196]	; (800442c <myTask+0x1cb4>)
 8004366:	2200      	movs	r2, #0
 8004368:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 800436a:	4b31      	ldr	r3, [pc, #196]	; (8004430 <myTask+0x1cb8>)
 800436c:	2200      	movs	r2, #0
 800436e:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004370:	4b30      	ldr	r3, [pc, #192]	; (8004434 <myTask+0x1cbc>)
 8004372:	2206      	movs	r2, #6
 8004374:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8004376:	4b30      	ldr	r3, [pc, #192]	; (8004438 <myTask+0x1cc0>)
 8004378:	2209      	movs	r2, #9
 800437a:	701a      	strb	r2, [r3, #0]
				break;
 800437c:	f000 bf54 	b.w	8005228 <myTask+0x2ab0>

			case l_fc:
				if(encoderCW()){
 8004380:	f003 f9f0 	bl	8007764 <encoderCW>
 8004384:	4603      	mov	r3, r0
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 8107 	beq.w	800459a <myTask+0x1e22>
					if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 800438c:	4b2b      	ldr	r3, [pc, #172]	; (800443c <myTask+0x1cc4>)
 800438e:	f993 3000 	ldrsb.w	r3, [r3]
 8004392:	461a      	mov	r2, r3
 8004394:	4b2a      	ldr	r3, [pc, #168]	; (8004440 <myTask+0x1cc8>)
 8004396:	f993 3000 	ldrsb.w	r3, [r3]
 800439a:	4618      	mov	r0, r3
 800439c:	4929      	ldr	r1, [pc, #164]	; (8004444 <myTask+0x1ccc>)
 800439e:	4613      	mov	r3, r2
 80043a0:	005b      	lsls	r3, r3, #1
 80043a2:	4413      	add	r3, r2
 80043a4:	00db      	lsls	r3, r3, #3
 80043a6:	1a9b      	subs	r3, r3, r2
 80043a8:	4403      	add	r3, r0
 80043aa:	3310      	adds	r3, #16
 80043ac:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80043b0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043b4:	d34e      	bcc.n	8004454 <myTask+0x1cdc>
						myPreset[EQ_preset].fc_L[EQ_band] += 100.0000000f;
 80043b6:	4b21      	ldr	r3, [pc, #132]	; (800443c <myTask+0x1cc4>)
 80043b8:	f993 3000 	ldrsb.w	r3, [r3]
 80043bc:	461a      	mov	r2, r3
 80043be:	4b20      	ldr	r3, [pc, #128]	; (8004440 <myTask+0x1cc8>)
 80043c0:	f993 3000 	ldrsb.w	r3, [r3]
 80043c4:	4618      	mov	r0, r3
 80043c6:	491f      	ldr	r1, [pc, #124]	; (8004444 <myTask+0x1ccc>)
 80043c8:	4613      	mov	r3, r2
 80043ca:	005b      	lsls	r3, r3, #1
 80043cc:	4413      	add	r3, r2
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	1a9b      	subs	r3, r3, r2
 80043d2:	4403      	add	r3, r0
 80043d4:	3310      	adds	r3, #16
 80043d6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80043da:	ee07 3a90 	vmov	s15, r3
 80043de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80043e2:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8004450 <myTask+0x1cd8>
 80043e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80043ea:	4b14      	ldr	r3, [pc, #80]	; (800443c <myTask+0x1cc4>)
 80043ec:	f993 3000 	ldrsb.w	r3, [r3]
 80043f0:	461a      	mov	r2, r3
 80043f2:	4b13      	ldr	r3, [pc, #76]	; (8004440 <myTask+0x1cc8>)
 80043f4:	f993 3000 	ldrsb.w	r3, [r3]
 80043f8:	4618      	mov	r0, r3
 80043fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043fe:	ee17 4a90 	vmov	r4, s15
 8004402:	4910      	ldr	r1, [pc, #64]	; (8004444 <myTask+0x1ccc>)
 8004404:	4613      	mov	r3, r2
 8004406:	005b      	lsls	r3, r3, #1
 8004408:	4413      	add	r3, r2
 800440a:	00db      	lsls	r3, r3, #3
 800440c:	1a9b      	subs	r3, r3, r2
 800440e:	4403      	add	r3, r0
 8004410:	3310      	adds	r3, #16
 8004412:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8004416:	e092      	b.n	800453e <myTask+0x1dc6>
 8004418:	20000002 	.word	0x20000002
 800441c:	2000021f 	.word	0x2000021f
 8004420:	20000220 	.word	0x20000220
 8004424:	20000221 	.word	0x20000221
 8004428:	20000222 	.word	0x20000222
 800442c:	20000223 	.word	0x20000223
 8004430:	20000224 	.word	0x20000224
 8004434:	2000064c 	.word	0x2000064c
 8004438:	20000001 	.word	0x20000001
 800443c:	200006b2 	.word	0x200006b2
 8004440:	20000d04 	.word	0x20000d04
 8004444:	200008dc 	.word	0x200008dc
 8004448:	c1c00000 	.word	0xc1c00000
 800444c:	41c00000 	.word	0x41c00000
 8004450:	42c80000 	.word	0x42c80000
					}
					else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 8004454:	4b99      	ldr	r3, [pc, #612]	; (80046bc <myTask+0x1f44>)
 8004456:	f993 3000 	ldrsb.w	r3, [r3]
 800445a:	461a      	mov	r2, r3
 800445c:	4b98      	ldr	r3, [pc, #608]	; (80046c0 <myTask+0x1f48>)
 800445e:	f993 3000 	ldrsb.w	r3, [r3]
 8004462:	4618      	mov	r0, r3
 8004464:	4997      	ldr	r1, [pc, #604]	; (80046c4 <myTask+0x1f4c>)
 8004466:	4613      	mov	r3, r2
 8004468:	005b      	lsls	r3, r3, #1
 800446a:	4413      	add	r3, r2
 800446c:	00db      	lsls	r3, r3, #3
 800446e:	1a9b      	subs	r3, r3, r2
 8004470:	4403      	add	r3, r0
 8004472:	3310      	adds	r3, #16
 8004474:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004478:	2b63      	cmp	r3, #99	; 0x63
 800447a:	d930      	bls.n	80044de <myTask+0x1d66>
						myPreset[EQ_preset].fc_L[EQ_band] += 10.0000000f;
 800447c:	4b8f      	ldr	r3, [pc, #572]	; (80046bc <myTask+0x1f44>)
 800447e:	f993 3000 	ldrsb.w	r3, [r3]
 8004482:	461a      	mov	r2, r3
 8004484:	4b8e      	ldr	r3, [pc, #568]	; (80046c0 <myTask+0x1f48>)
 8004486:	f993 3000 	ldrsb.w	r3, [r3]
 800448a:	4618      	mov	r0, r3
 800448c:	498d      	ldr	r1, [pc, #564]	; (80046c4 <myTask+0x1f4c>)
 800448e:	4613      	mov	r3, r2
 8004490:	005b      	lsls	r3, r3, #1
 8004492:	4413      	add	r3, r2
 8004494:	00db      	lsls	r3, r3, #3
 8004496:	1a9b      	subs	r3, r3, r2
 8004498:	4403      	add	r3, r0
 800449a:	3310      	adds	r3, #16
 800449c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80044a0:	ee07 3a90 	vmov	s15, r3
 80044a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80044a8:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80044ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80044b0:	4b82      	ldr	r3, [pc, #520]	; (80046bc <myTask+0x1f44>)
 80044b2:	f993 3000 	ldrsb.w	r3, [r3]
 80044b6:	461a      	mov	r2, r3
 80044b8:	4b81      	ldr	r3, [pc, #516]	; (80046c0 <myTask+0x1f48>)
 80044ba:	f993 3000 	ldrsb.w	r3, [r3]
 80044be:	4618      	mov	r0, r3
 80044c0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80044c4:	ee17 4a90 	vmov	r4, s15
 80044c8:	497e      	ldr	r1, [pc, #504]	; (80046c4 <myTask+0x1f4c>)
 80044ca:	4613      	mov	r3, r2
 80044cc:	005b      	lsls	r3, r3, #1
 80044ce:	4413      	add	r3, r2
 80044d0:	00db      	lsls	r3, r3, #3
 80044d2:	1a9b      	subs	r3, r3, r2
 80044d4:	4403      	add	r3, r0
 80044d6:	3310      	adds	r3, #16
 80044d8:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 80044dc:	e02f      	b.n	800453e <myTask+0x1dc6>
					}
					else{
						myPreset[EQ_preset].fc_L[EQ_band] += 1.0000000f;
 80044de:	4b77      	ldr	r3, [pc, #476]	; (80046bc <myTask+0x1f44>)
 80044e0:	f993 3000 	ldrsb.w	r3, [r3]
 80044e4:	461a      	mov	r2, r3
 80044e6:	4b76      	ldr	r3, [pc, #472]	; (80046c0 <myTask+0x1f48>)
 80044e8:	f993 3000 	ldrsb.w	r3, [r3]
 80044ec:	4618      	mov	r0, r3
 80044ee:	4975      	ldr	r1, [pc, #468]	; (80046c4 <myTask+0x1f4c>)
 80044f0:	4613      	mov	r3, r2
 80044f2:	005b      	lsls	r3, r3, #1
 80044f4:	4413      	add	r3, r2
 80044f6:	00db      	lsls	r3, r3, #3
 80044f8:	1a9b      	subs	r3, r3, r2
 80044fa:	4403      	add	r3, r0
 80044fc:	3310      	adds	r3, #16
 80044fe:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004502:	ee07 3a90 	vmov	s15, r3
 8004506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800450a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800450e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004512:	4b6a      	ldr	r3, [pc, #424]	; (80046bc <myTask+0x1f44>)
 8004514:	f993 3000 	ldrsb.w	r3, [r3]
 8004518:	461a      	mov	r2, r3
 800451a:	4b69      	ldr	r3, [pc, #420]	; (80046c0 <myTask+0x1f48>)
 800451c:	f993 3000 	ldrsb.w	r3, [r3]
 8004520:	4618      	mov	r0, r3
 8004522:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004526:	ee17 4a90 	vmov	r4, s15
 800452a:	4966      	ldr	r1, [pc, #408]	; (80046c4 <myTask+0x1f4c>)
 800452c:	4613      	mov	r3, r2
 800452e:	005b      	lsls	r3, r3, #1
 8004530:	4413      	add	r3, r2
 8004532:	00db      	lsls	r3, r3, #3
 8004534:	1a9b      	subs	r3, r3, r2
 8004536:	4403      	add	r3, r0
 8004538:	3310      	adds	r3, #16
 800453a:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
					}

					if(myPreset[EQ_preset].fc_L[EQ_band] > 16000){
 800453e:	4b5f      	ldr	r3, [pc, #380]	; (80046bc <myTask+0x1f44>)
 8004540:	f993 3000 	ldrsb.w	r3, [r3]
 8004544:	461a      	mov	r2, r3
 8004546:	4b5e      	ldr	r3, [pc, #376]	; (80046c0 <myTask+0x1f48>)
 8004548:	f993 3000 	ldrsb.w	r3, [r3]
 800454c:	4618      	mov	r0, r3
 800454e:	495d      	ldr	r1, [pc, #372]	; (80046c4 <myTask+0x1f4c>)
 8004550:	4613      	mov	r3, r2
 8004552:	005b      	lsls	r3, r3, #1
 8004554:	4413      	add	r3, r2
 8004556:	00db      	lsls	r3, r3, #3
 8004558:	1a9b      	subs	r3, r3, r2
 800455a:	4403      	add	r3, r0
 800455c:	3310      	adds	r3, #16
 800455e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004562:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8004566:	d912      	bls.n	800458e <myTask+0x1e16>
						myPreset[EQ_preset].fc_L[EQ_band] = 50;
 8004568:	4b54      	ldr	r3, [pc, #336]	; (80046bc <myTask+0x1f44>)
 800456a:	f993 3000 	ldrsb.w	r3, [r3]
 800456e:	461a      	mov	r2, r3
 8004570:	4b53      	ldr	r3, [pc, #332]	; (80046c0 <myTask+0x1f48>)
 8004572:	f993 3000 	ldrsb.w	r3, [r3]
 8004576:	4618      	mov	r0, r3
 8004578:	4952      	ldr	r1, [pc, #328]	; (80046c4 <myTask+0x1f4c>)
 800457a:	4613      	mov	r3, r2
 800457c:	005b      	lsls	r3, r3, #1
 800457e:	4413      	add	r3, r2
 8004580:	00db      	lsls	r3, r3, #3
 8004582:	1a9b      	subs	r3, r3, r2
 8004584:	4403      	add	r3, r0
 8004586:	3310      	adds	r3, #16
 8004588:	2232      	movs	r2, #50	; 0x32
 800458a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					}

					state_home = display_setting;
 800458e:	4b4e      	ldr	r3, [pc, #312]	; (80046c8 <myTask+0x1f50>)
 8004590:	2207      	movs	r2, #7
 8004592:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 8004594:	4b4d      	ldr	r3, [pc, #308]	; (80046cc <myTask+0x1f54>)
 8004596:	220b      	movs	r2, #11
 8004598:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 800459a:	f003 f917 	bl	80077cc <encoderCCW>
 800459e:	4603      	mov	r3, r0
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	f000 80f5 	beq.w	8004790 <myTask+0x2018>
					if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 80045a6:	4b45      	ldr	r3, [pc, #276]	; (80046bc <myTask+0x1f44>)
 80045a8:	f993 3000 	ldrsb.w	r3, [r3]
 80045ac:	461a      	mov	r2, r3
 80045ae:	4b44      	ldr	r3, [pc, #272]	; (80046c0 <myTask+0x1f48>)
 80045b0:	f993 3000 	ldrsb.w	r3, [r3]
 80045b4:	4618      	mov	r0, r3
 80045b6:	4943      	ldr	r1, [pc, #268]	; (80046c4 <myTask+0x1f4c>)
 80045b8:	4613      	mov	r3, r2
 80045ba:	005b      	lsls	r3, r3, #1
 80045bc:	4413      	add	r3, r2
 80045be:	00db      	lsls	r3, r3, #3
 80045c0:	1a9b      	subs	r3, r3, r2
 80045c2:	4403      	add	r3, r0
 80045c4:	3310      	adds	r3, #16
 80045c6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80045ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80045ce:	d330      	bcc.n	8004632 <myTask+0x1eba>
						myPreset[EQ_preset].fc_L[EQ_band] -= 100.0000000f;
 80045d0:	4b3a      	ldr	r3, [pc, #232]	; (80046bc <myTask+0x1f44>)
 80045d2:	f993 3000 	ldrsb.w	r3, [r3]
 80045d6:	461a      	mov	r2, r3
 80045d8:	4b39      	ldr	r3, [pc, #228]	; (80046c0 <myTask+0x1f48>)
 80045da:	f993 3000 	ldrsb.w	r3, [r3]
 80045de:	4618      	mov	r0, r3
 80045e0:	4938      	ldr	r1, [pc, #224]	; (80046c4 <myTask+0x1f4c>)
 80045e2:	4613      	mov	r3, r2
 80045e4:	005b      	lsls	r3, r3, #1
 80045e6:	4413      	add	r3, r2
 80045e8:	00db      	lsls	r3, r3, #3
 80045ea:	1a9b      	subs	r3, r3, r2
 80045ec:	4403      	add	r3, r0
 80045ee:	3310      	adds	r3, #16
 80045f0:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80045f4:	ee07 3a90 	vmov	s15, r3
 80045f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045fc:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80046d0 <myTask+0x1f58>
 8004600:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004604:	4b2d      	ldr	r3, [pc, #180]	; (80046bc <myTask+0x1f44>)
 8004606:	f993 3000 	ldrsb.w	r3, [r3]
 800460a:	461a      	mov	r2, r3
 800460c:	4b2c      	ldr	r3, [pc, #176]	; (80046c0 <myTask+0x1f48>)
 800460e:	f993 3000 	ldrsb.w	r3, [r3]
 8004612:	4618      	mov	r0, r3
 8004614:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004618:	ee17 4a90 	vmov	r4, s15
 800461c:	4929      	ldr	r1, [pc, #164]	; (80046c4 <myTask+0x1f4c>)
 800461e:	4613      	mov	r3, r2
 8004620:	005b      	lsls	r3, r3, #1
 8004622:	4413      	add	r3, r2
 8004624:	00db      	lsls	r3, r3, #3
 8004626:	1a9b      	subs	r3, r3, r2
 8004628:	4403      	add	r3, r0
 800462a:	3310      	adds	r3, #16
 800462c:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8004630:	e080      	b.n	8004734 <myTask+0x1fbc>
					}
					else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 8004632:	4b22      	ldr	r3, [pc, #136]	; (80046bc <myTask+0x1f44>)
 8004634:	f993 3000 	ldrsb.w	r3, [r3]
 8004638:	461a      	mov	r2, r3
 800463a:	4b21      	ldr	r3, [pc, #132]	; (80046c0 <myTask+0x1f48>)
 800463c:	f993 3000 	ldrsb.w	r3, [r3]
 8004640:	4618      	mov	r0, r3
 8004642:	4920      	ldr	r1, [pc, #128]	; (80046c4 <myTask+0x1f4c>)
 8004644:	4613      	mov	r3, r2
 8004646:	005b      	lsls	r3, r3, #1
 8004648:	4413      	add	r3, r2
 800464a:	00db      	lsls	r3, r3, #3
 800464c:	1a9b      	subs	r3, r3, r2
 800464e:	4403      	add	r3, r0
 8004650:	3310      	adds	r3, #16
 8004652:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004656:	2b63      	cmp	r3, #99	; 0x63
 8004658:	d93c      	bls.n	80046d4 <myTask+0x1f5c>
						myPreset[EQ_preset].fc_L[EQ_band] -= 10.0000000f;
 800465a:	4b18      	ldr	r3, [pc, #96]	; (80046bc <myTask+0x1f44>)
 800465c:	f993 3000 	ldrsb.w	r3, [r3]
 8004660:	461a      	mov	r2, r3
 8004662:	4b17      	ldr	r3, [pc, #92]	; (80046c0 <myTask+0x1f48>)
 8004664:	f993 3000 	ldrsb.w	r3, [r3]
 8004668:	4618      	mov	r0, r3
 800466a:	4916      	ldr	r1, [pc, #88]	; (80046c4 <myTask+0x1f4c>)
 800466c:	4613      	mov	r3, r2
 800466e:	005b      	lsls	r3, r3, #1
 8004670:	4413      	add	r3, r2
 8004672:	00db      	lsls	r3, r3, #3
 8004674:	1a9b      	subs	r3, r3, r2
 8004676:	4403      	add	r3, r0
 8004678:	3310      	adds	r3, #16
 800467a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800467e:	ee07 3a90 	vmov	s15, r3
 8004682:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004686:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800468a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800468e:	4b0b      	ldr	r3, [pc, #44]	; (80046bc <myTask+0x1f44>)
 8004690:	f993 3000 	ldrsb.w	r3, [r3]
 8004694:	461a      	mov	r2, r3
 8004696:	4b0a      	ldr	r3, [pc, #40]	; (80046c0 <myTask+0x1f48>)
 8004698:	f993 3000 	ldrsb.w	r3, [r3]
 800469c:	4618      	mov	r0, r3
 800469e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046a2:	ee17 4a90 	vmov	r4, s15
 80046a6:	4907      	ldr	r1, [pc, #28]	; (80046c4 <myTask+0x1f4c>)
 80046a8:	4613      	mov	r3, r2
 80046aa:	005b      	lsls	r3, r3, #1
 80046ac:	4413      	add	r3, r2
 80046ae:	00db      	lsls	r3, r3, #3
 80046b0:	1a9b      	subs	r3, r3, r2
 80046b2:	4403      	add	r3, r0
 80046b4:	3310      	adds	r3, #16
 80046b6:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 80046ba:	e03b      	b.n	8004734 <myTask+0x1fbc>
 80046bc:	200006b2 	.word	0x200006b2
 80046c0:	20000d04 	.word	0x20000d04
 80046c4:	200008dc 	.word	0x200008dc
 80046c8:	2000064c 	.word	0x2000064c
 80046cc:	20000001 	.word	0x20000001
 80046d0:	42c80000 	.word	0x42c80000
					}
					else{
						myPreset[EQ_preset].fc_L[EQ_band] -= 1.0000000f;
 80046d4:	4bb8      	ldr	r3, [pc, #736]	; (80049b8 <myTask+0x2240>)
 80046d6:	f993 3000 	ldrsb.w	r3, [r3]
 80046da:	461a      	mov	r2, r3
 80046dc:	4bb7      	ldr	r3, [pc, #732]	; (80049bc <myTask+0x2244>)
 80046de:	f993 3000 	ldrsb.w	r3, [r3]
 80046e2:	4618      	mov	r0, r3
 80046e4:	49b6      	ldr	r1, [pc, #728]	; (80049c0 <myTask+0x2248>)
 80046e6:	4613      	mov	r3, r2
 80046e8:	005b      	lsls	r3, r3, #1
 80046ea:	4413      	add	r3, r2
 80046ec:	00db      	lsls	r3, r3, #3
 80046ee:	1a9b      	subs	r3, r3, r2
 80046f0:	4403      	add	r3, r0
 80046f2:	3310      	adds	r3, #16
 80046f4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80046f8:	ee07 3a90 	vmov	s15, r3
 80046fc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004700:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004704:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004708:	4bab      	ldr	r3, [pc, #684]	; (80049b8 <myTask+0x2240>)
 800470a:	f993 3000 	ldrsb.w	r3, [r3]
 800470e:	461a      	mov	r2, r3
 8004710:	4baa      	ldr	r3, [pc, #680]	; (80049bc <myTask+0x2244>)
 8004712:	f993 3000 	ldrsb.w	r3, [r3]
 8004716:	4618      	mov	r0, r3
 8004718:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800471c:	ee17 4a90 	vmov	r4, s15
 8004720:	49a7      	ldr	r1, [pc, #668]	; (80049c0 <myTask+0x2248>)
 8004722:	4613      	mov	r3, r2
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	4413      	add	r3, r2
 8004728:	00db      	lsls	r3, r3, #3
 800472a:	1a9b      	subs	r3, r3, r2
 800472c:	4403      	add	r3, r0
 800472e:	3310      	adds	r3, #16
 8004730:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
					}

					if(myPreset[EQ_preset].fc_L[EQ_band] < 50){
 8004734:	4ba0      	ldr	r3, [pc, #640]	; (80049b8 <myTask+0x2240>)
 8004736:	f993 3000 	ldrsb.w	r3, [r3]
 800473a:	461a      	mov	r2, r3
 800473c:	4b9f      	ldr	r3, [pc, #636]	; (80049bc <myTask+0x2244>)
 800473e:	f993 3000 	ldrsb.w	r3, [r3]
 8004742:	4618      	mov	r0, r3
 8004744:	499e      	ldr	r1, [pc, #632]	; (80049c0 <myTask+0x2248>)
 8004746:	4613      	mov	r3, r2
 8004748:	005b      	lsls	r3, r3, #1
 800474a:	4413      	add	r3, r2
 800474c:	00db      	lsls	r3, r3, #3
 800474e:	1a9b      	subs	r3, r3, r2
 8004750:	4403      	add	r3, r0
 8004752:	3310      	adds	r3, #16
 8004754:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004758:	2b31      	cmp	r3, #49	; 0x31
 800475a:	d813      	bhi.n	8004784 <myTask+0x200c>
						myPreset[EQ_preset].fc_L[EQ_band] = 16000;
 800475c:	4b96      	ldr	r3, [pc, #600]	; (80049b8 <myTask+0x2240>)
 800475e:	f993 3000 	ldrsb.w	r3, [r3]
 8004762:	461a      	mov	r2, r3
 8004764:	4b95      	ldr	r3, [pc, #596]	; (80049bc <myTask+0x2244>)
 8004766:	f993 3000 	ldrsb.w	r3, [r3]
 800476a:	4618      	mov	r0, r3
 800476c:	4994      	ldr	r1, [pc, #592]	; (80049c0 <myTask+0x2248>)
 800476e:	4613      	mov	r3, r2
 8004770:	005b      	lsls	r3, r3, #1
 8004772:	4413      	add	r3, r2
 8004774:	00db      	lsls	r3, r3, #3
 8004776:	1a9b      	subs	r3, r3, r2
 8004778:	4403      	add	r3, r0
 800477a:	3310      	adds	r3, #16
 800477c:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8004780:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					}
					state_home = display_setting;
 8004784:	4b8f      	ldr	r3, [pc, #572]	; (80049c4 <myTask+0x224c>)
 8004786:	2207      	movs	r2, #7
 8004788:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 800478a:	4b8f      	ldr	r3, [pc, #572]	; (80049c8 <myTask+0x2250>)
 800478c:	220b      	movs	r2, #11
 800478e:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 8004790:	f003 f8d4 	bl	800793c <switchUp>
 8004794:	4603      	mov	r3, r0
 8004796:	2b00      	cmp	r3, #0
 8004798:	d01c      	beq.n	80047d4 <myTask+0x205c>
					band_selected = 0;
 800479a:	4b8c      	ldr	r3, [pc, #560]	; (80049cc <myTask+0x2254>)
 800479c:	2200      	movs	r2, #0
 800479e:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 1;
 80047a0:	4b8b      	ldr	r3, [pc, #556]	; (80049d0 <myTask+0x2258>)
 80047a2:	2201      	movs	r2, #1
 80047a4:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 80047a6:	4b8b      	ldr	r3, [pc, #556]	; (80049d4 <myTask+0x225c>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 80047ac:	4b8a      	ldr	r3, [pc, #552]	; (80049d8 <myTask+0x2260>)
 80047ae:	2200      	movs	r2, #0
 80047b0:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 80047b2:	4b8a      	ldr	r3, [pc, #552]	; (80049dc <myTask+0x2264>)
 80047b4:	2200      	movs	r2, #0
 80047b6:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 80047b8:	4b89      	ldr	r3, [pc, #548]	; (80049e0 <myTask+0x2268>)
 80047ba:	2200      	movs	r2, #0
 80047bc:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80047be:	4b89      	ldr	r3, [pc, #548]	; (80049e4 <myTask+0x226c>)
 80047c0:	2200      	movs	r2, #0
 80047c2:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 80047c4:	4b7f      	ldr	r3, [pc, #508]	; (80049c4 <myTask+0x224c>)
 80047c6:	2206      	movs	r2, #6
 80047c8:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 80047ca:	4b7f      	ldr	r3, [pc, #508]	; (80049c8 <myTask+0x2250>)
 80047cc:	2209      	movs	r2, #9
 80047ce:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = r_fc;
				}
				break;
 80047d0:	f000 bd2c 	b.w	800522c <myTask+0x2ab4>
				else if(switchDown()){
 80047d4:	f003 f82e 	bl	8007834 <switchDown>
 80047d8:	4603      	mov	r3, r0
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d043      	beq.n	8004866 <myTask+0x20ee>
					if((EQ_band > 0) && (EQ_band <4)){
 80047de:	4b77      	ldr	r3, [pc, #476]	; (80049bc <myTask+0x2244>)
 80047e0:	f993 3000 	ldrsb.w	r3, [r3]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	dd21      	ble.n	800482c <myTask+0x20b4>
 80047e8:	4b74      	ldr	r3, [pc, #464]	; (80049bc <myTask+0x2244>)
 80047ea:	f993 3000 	ldrsb.w	r3, [r3]
 80047ee:	2b03      	cmp	r3, #3
 80047f0:	dc1c      	bgt.n	800482c <myTask+0x20b4>
						band_selected = 0;
 80047f2:	4b76      	ldr	r3, [pc, #472]	; (80049cc <myTask+0x2254>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 80047f8:	4b75      	ldr	r3, [pc, #468]	; (80049d0 <myTask+0x2258>)
 80047fa:	2200      	movs	r2, #0
 80047fc:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 80047fe:	4b75      	ldr	r3, [pc, #468]	; (80049d4 <myTask+0x225c>)
 8004800:	2200      	movs	r2, #0
 8004802:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 8004804:	4b74      	ldr	r3, [pc, #464]	; (80049d8 <myTask+0x2260>)
 8004806:	2200      	movs	r2, #0
 8004808:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 800480a:	4b74      	ldr	r3, [pc, #464]	; (80049dc <myTask+0x2264>)
 800480c:	2200      	movs	r2, #0
 800480e:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 1;
 8004810:	4b73      	ldr	r3, [pc, #460]	; (80049e0 <myTask+0x2268>)
 8004812:	2201      	movs	r2, #1
 8004814:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 0;
 8004816:	4b73      	ldr	r3, [pc, #460]	; (80049e4 <myTask+0x226c>)
 8004818:	2200      	movs	r2, #0
 800481a:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 800481c:	4b69      	ldr	r3, [pc, #420]	; (80049c4 <myTask+0x224c>)
 800481e:	2206      	movs	r2, #6
 8004820:	701a      	strb	r2, [r3, #0]
						last_state = l_bw;
 8004822:	4b69      	ldr	r3, [pc, #420]	; (80049c8 <myTask+0x2250>)
 8004824:	220d      	movs	r2, #13
 8004826:	701a      	strb	r2, [r3, #0]
				break;
 8004828:	f000 bd00 	b.w	800522c <myTask+0x2ab4>
						band_selected = 1;
 800482c:	4b67      	ldr	r3, [pc, #412]	; (80049cc <myTask+0x2254>)
 800482e:	2201      	movs	r2, #1
 8004830:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 8004832:	4b67      	ldr	r3, [pc, #412]	; (80049d0 <myTask+0x2258>)
 8004834:	2200      	movs	r2, #0
 8004836:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 8004838:	4b66      	ldr	r3, [pc, #408]	; (80049d4 <myTask+0x225c>)
 800483a:	2200      	movs	r2, #0
 800483c:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 800483e:	4b66      	ldr	r3, [pc, #408]	; (80049d8 <myTask+0x2260>)
 8004840:	2200      	movs	r2, #0
 8004842:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 8004844:	4b65      	ldr	r3, [pc, #404]	; (80049dc <myTask+0x2264>)
 8004846:	2200      	movs	r2, #0
 8004848:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 0;
 800484a:	4b65      	ldr	r3, [pc, #404]	; (80049e0 <myTask+0x2268>)
 800484c:	2200      	movs	r2, #0
 800484e:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 0;
 8004850:	4b64      	ldr	r3, [pc, #400]	; (80049e4 <myTask+0x226c>)
 8004852:	2200      	movs	r2, #0
 8004854:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 8004856:	4b5b      	ldr	r3, [pc, #364]	; (80049c4 <myTask+0x224c>)
 8004858:	2206      	movs	r2, #6
 800485a:	701a      	strb	r2, [r3, #0]
						last_state = band;
 800485c:	4b5a      	ldr	r3, [pc, #360]	; (80049c8 <myTask+0x2250>)
 800485e:	2208      	movs	r2, #8
 8004860:	701a      	strb	r2, [r3, #0]
				break;
 8004862:	f000 bce3 	b.w	800522c <myTask+0x2ab4>
				else if(switchLeft() || switchRight()){
 8004866:	f003 f811 	bl	800788c <switchLeft>
 800486a:	4603      	mov	r3, r0
 800486c:	2b00      	cmp	r3, #0
 800486e:	d105      	bne.n	800487c <myTask+0x2104>
 8004870:	f003 f838 	bl	80078e4 <switchRight>
 8004874:	4603      	mov	r3, r0
 8004876:	2b00      	cmp	r3, #0
 8004878:	f000 84d8 	beq.w	800522c <myTask+0x2ab4>
					band_selected = 0;
 800487c:	4b53      	ldr	r3, [pc, #332]	; (80049cc <myTask+0x2254>)
 800487e:	2200      	movs	r2, #0
 8004880:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004882:	4b53      	ldr	r3, [pc, #332]	; (80049d0 <myTask+0x2258>)
 8004884:	2200      	movs	r2, #0
 8004886:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004888:	4b52      	ldr	r3, [pc, #328]	; (80049d4 <myTask+0x225c>)
 800488a:	2200      	movs	r2, #0
 800488c:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 800488e:	4b52      	ldr	r3, [pc, #328]	; (80049d8 <myTask+0x2260>)
 8004890:	2200      	movs	r2, #0
 8004892:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 1;
 8004894:	4b51      	ldr	r3, [pc, #324]	; (80049dc <myTask+0x2264>)
 8004896:	2201      	movs	r2, #1
 8004898:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 800489a:	4b51      	ldr	r3, [pc, #324]	; (80049e0 <myTask+0x2268>)
 800489c:	2200      	movs	r2, #0
 800489e:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80048a0:	4b50      	ldr	r3, [pc, #320]	; (80049e4 <myTask+0x226c>)
 80048a2:	2200      	movs	r2, #0
 80048a4:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 80048a6:	4b47      	ldr	r3, [pc, #284]	; (80049c4 <myTask+0x224c>)
 80048a8:	2206      	movs	r2, #6
 80048aa:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 80048ac:	4b46      	ldr	r3, [pc, #280]	; (80049c8 <myTask+0x2250>)
 80048ae:	220c      	movs	r2, #12
 80048b0:	701a      	strb	r2, [r3, #0]
				break;
 80048b2:	f000 bcbb 	b.w	800522c <myTask+0x2ab4>

			case r_fc:
				if(encoderCW()){
 80048b6:	f002 ff55 	bl	8007764 <encoderCW>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	f000 80e9 	beq.w	8004a94 <myTask+0x231c>
					if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 80048c2:	4b3d      	ldr	r3, [pc, #244]	; (80049b8 <myTask+0x2240>)
 80048c4:	f993 3000 	ldrsb.w	r3, [r3]
 80048c8:	461a      	mov	r2, r3
 80048ca:	4b3c      	ldr	r3, [pc, #240]	; (80049bc <myTask+0x2244>)
 80048cc:	f993 3000 	ldrsb.w	r3, [r3]
 80048d0:	4618      	mov	r0, r3
 80048d2:	493b      	ldr	r1, [pc, #236]	; (80049c0 <myTask+0x2248>)
 80048d4:	4613      	mov	r3, r2
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	4413      	add	r3, r2
 80048da:	00db      	lsls	r3, r3, #3
 80048dc:	1a9b      	subs	r3, r3, r2
 80048de:	4403      	add	r3, r0
 80048e0:	330a      	adds	r3, #10
 80048e2:	009b      	lsls	r3, r3, #2
 80048e4:	440b      	add	r3, r1
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048ec:	d327      	bcc.n	800493e <myTask+0x21c6>
						myPreset[EQ_preset].fc_R[EQ_band] += 100;
 80048ee:	4b32      	ldr	r3, [pc, #200]	; (80049b8 <myTask+0x2240>)
 80048f0:	f993 3000 	ldrsb.w	r3, [r3]
 80048f4:	461a      	mov	r2, r3
 80048f6:	4b31      	ldr	r3, [pc, #196]	; (80049bc <myTask+0x2244>)
 80048f8:	f993 3000 	ldrsb.w	r3, [r3]
 80048fc:	4618      	mov	r0, r3
 80048fe:	4930      	ldr	r1, [pc, #192]	; (80049c0 <myTask+0x2248>)
 8004900:	4613      	mov	r3, r2
 8004902:	005b      	lsls	r3, r3, #1
 8004904:	4413      	add	r3, r2
 8004906:	00db      	lsls	r3, r3, #3
 8004908:	1a9b      	subs	r3, r3, r2
 800490a:	4403      	add	r3, r0
 800490c:	330a      	adds	r3, #10
 800490e:	009b      	lsls	r3, r3, #2
 8004910:	440b      	add	r3, r1
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	4a28      	ldr	r2, [pc, #160]	; (80049b8 <myTask+0x2240>)
 8004916:	f992 2000 	ldrsb.w	r2, [r2]
 800491a:	4928      	ldr	r1, [pc, #160]	; (80049bc <myTask+0x2244>)
 800491c:	f991 1000 	ldrsb.w	r1, [r1]
 8004920:	460c      	mov	r4, r1
 8004922:	f103 0164 	add.w	r1, r3, #100	; 0x64
 8004926:	4826      	ldr	r0, [pc, #152]	; (80049c0 <myTask+0x2248>)
 8004928:	4613      	mov	r3, r2
 800492a:	005b      	lsls	r3, r3, #1
 800492c:	4413      	add	r3, r2
 800492e:	00db      	lsls	r3, r3, #3
 8004930:	1a9b      	subs	r3, r3, r2
 8004932:	4423      	add	r3, r4
 8004934:	330a      	adds	r3, #10
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4403      	add	r3, r0
 800493a:	6059      	str	r1, [r3, #4]
 800493c:	e07a      	b.n	8004a34 <myTask+0x22bc>
					}
					else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 800493e:	4b1e      	ldr	r3, [pc, #120]	; (80049b8 <myTask+0x2240>)
 8004940:	f993 3000 	ldrsb.w	r3, [r3]
 8004944:	461a      	mov	r2, r3
 8004946:	4b1d      	ldr	r3, [pc, #116]	; (80049bc <myTask+0x2244>)
 8004948:	f993 3000 	ldrsb.w	r3, [r3]
 800494c:	4618      	mov	r0, r3
 800494e:	491c      	ldr	r1, [pc, #112]	; (80049c0 <myTask+0x2248>)
 8004950:	4613      	mov	r3, r2
 8004952:	005b      	lsls	r3, r3, #1
 8004954:	4413      	add	r3, r2
 8004956:	00db      	lsls	r3, r3, #3
 8004958:	1a9b      	subs	r3, r3, r2
 800495a:	4403      	add	r3, r0
 800495c:	330a      	adds	r3, #10
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	440b      	add	r3, r1
 8004962:	685b      	ldr	r3, [r3, #4]
 8004964:	2b63      	cmp	r3, #99	; 0x63
 8004966:	d93f      	bls.n	80049e8 <myTask+0x2270>
						myPreset[EQ_preset].fc_R[EQ_band] += 10;
 8004968:	4b13      	ldr	r3, [pc, #76]	; (80049b8 <myTask+0x2240>)
 800496a:	f993 3000 	ldrsb.w	r3, [r3]
 800496e:	461a      	mov	r2, r3
 8004970:	4b12      	ldr	r3, [pc, #72]	; (80049bc <myTask+0x2244>)
 8004972:	f993 3000 	ldrsb.w	r3, [r3]
 8004976:	4618      	mov	r0, r3
 8004978:	4911      	ldr	r1, [pc, #68]	; (80049c0 <myTask+0x2248>)
 800497a:	4613      	mov	r3, r2
 800497c:	005b      	lsls	r3, r3, #1
 800497e:	4413      	add	r3, r2
 8004980:	00db      	lsls	r3, r3, #3
 8004982:	1a9b      	subs	r3, r3, r2
 8004984:	4403      	add	r3, r0
 8004986:	330a      	adds	r3, #10
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	440b      	add	r3, r1
 800498c:	685b      	ldr	r3, [r3, #4]
 800498e:	4a0a      	ldr	r2, [pc, #40]	; (80049b8 <myTask+0x2240>)
 8004990:	f992 2000 	ldrsb.w	r2, [r2]
 8004994:	4909      	ldr	r1, [pc, #36]	; (80049bc <myTask+0x2244>)
 8004996:	f991 1000 	ldrsb.w	r1, [r1]
 800499a:	460c      	mov	r4, r1
 800499c:	f103 010a 	add.w	r1, r3, #10
 80049a0:	4807      	ldr	r0, [pc, #28]	; (80049c0 <myTask+0x2248>)
 80049a2:	4613      	mov	r3, r2
 80049a4:	005b      	lsls	r3, r3, #1
 80049a6:	4413      	add	r3, r2
 80049a8:	00db      	lsls	r3, r3, #3
 80049aa:	1a9b      	subs	r3, r3, r2
 80049ac:	4423      	add	r3, r4
 80049ae:	330a      	adds	r3, #10
 80049b0:	009b      	lsls	r3, r3, #2
 80049b2:	4403      	add	r3, r0
 80049b4:	6059      	str	r1, [r3, #4]
 80049b6:	e03d      	b.n	8004a34 <myTask+0x22bc>
 80049b8:	200006b2 	.word	0x200006b2
 80049bc:	20000d04 	.word	0x20000d04
 80049c0:	200008dc 	.word	0x200008dc
 80049c4:	2000064c 	.word	0x2000064c
 80049c8:	20000001 	.word	0x20000001
 80049cc:	20000002 	.word	0x20000002
 80049d0:	2000021f 	.word	0x2000021f
 80049d4:	20000220 	.word	0x20000220
 80049d8:	20000221 	.word	0x20000221
 80049dc:	20000222 	.word	0x20000222
 80049e0:	20000223 	.word	0x20000223
 80049e4:	20000224 	.word	0x20000224
					}
					else{
						myPreset[EQ_preset].fc_R[EQ_band] += 1;
 80049e8:	4bca      	ldr	r3, [pc, #808]	; (8004d14 <myTask+0x259c>)
 80049ea:	f993 3000 	ldrsb.w	r3, [r3]
 80049ee:	461a      	mov	r2, r3
 80049f0:	4bc9      	ldr	r3, [pc, #804]	; (8004d18 <myTask+0x25a0>)
 80049f2:	f993 3000 	ldrsb.w	r3, [r3]
 80049f6:	4618      	mov	r0, r3
 80049f8:	49c8      	ldr	r1, [pc, #800]	; (8004d1c <myTask+0x25a4>)
 80049fa:	4613      	mov	r3, r2
 80049fc:	005b      	lsls	r3, r3, #1
 80049fe:	4413      	add	r3, r2
 8004a00:	00db      	lsls	r3, r3, #3
 8004a02:	1a9b      	subs	r3, r3, r2
 8004a04:	4403      	add	r3, r0
 8004a06:	330a      	adds	r3, #10
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	440b      	add	r3, r1
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	4ac1      	ldr	r2, [pc, #772]	; (8004d14 <myTask+0x259c>)
 8004a10:	f992 2000 	ldrsb.w	r2, [r2]
 8004a14:	49c0      	ldr	r1, [pc, #768]	; (8004d18 <myTask+0x25a0>)
 8004a16:	f991 1000 	ldrsb.w	r1, [r1]
 8004a1a:	460c      	mov	r4, r1
 8004a1c:	1c59      	adds	r1, r3, #1
 8004a1e:	48bf      	ldr	r0, [pc, #764]	; (8004d1c <myTask+0x25a4>)
 8004a20:	4613      	mov	r3, r2
 8004a22:	005b      	lsls	r3, r3, #1
 8004a24:	4413      	add	r3, r2
 8004a26:	00db      	lsls	r3, r3, #3
 8004a28:	1a9b      	subs	r3, r3, r2
 8004a2a:	4423      	add	r3, r4
 8004a2c:	330a      	adds	r3, #10
 8004a2e:	009b      	lsls	r3, r3, #2
 8004a30:	4403      	add	r3, r0
 8004a32:	6059      	str	r1, [r3, #4]
					}

					if(myPreset[EQ_preset].fc_R[EQ_band] > 16000){
 8004a34:	4bb7      	ldr	r3, [pc, #732]	; (8004d14 <myTask+0x259c>)
 8004a36:	f993 3000 	ldrsb.w	r3, [r3]
 8004a3a:	461a      	mov	r2, r3
 8004a3c:	4bb6      	ldr	r3, [pc, #728]	; (8004d18 <myTask+0x25a0>)
 8004a3e:	f993 3000 	ldrsb.w	r3, [r3]
 8004a42:	4618      	mov	r0, r3
 8004a44:	49b5      	ldr	r1, [pc, #724]	; (8004d1c <myTask+0x25a4>)
 8004a46:	4613      	mov	r3, r2
 8004a48:	005b      	lsls	r3, r3, #1
 8004a4a:	4413      	add	r3, r2
 8004a4c:	00db      	lsls	r3, r3, #3
 8004a4e:	1a9b      	subs	r3, r3, r2
 8004a50:	4403      	add	r3, r0
 8004a52:	330a      	adds	r3, #10
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	440b      	add	r3, r1
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8004a5e:	d913      	bls.n	8004a88 <myTask+0x2310>
						myPreset[EQ_preset].fc_R[EQ_band] = 50;
 8004a60:	4bac      	ldr	r3, [pc, #688]	; (8004d14 <myTask+0x259c>)
 8004a62:	f993 3000 	ldrsb.w	r3, [r3]
 8004a66:	461a      	mov	r2, r3
 8004a68:	4bab      	ldr	r3, [pc, #684]	; (8004d18 <myTask+0x25a0>)
 8004a6a:	f993 3000 	ldrsb.w	r3, [r3]
 8004a6e:	4618      	mov	r0, r3
 8004a70:	49aa      	ldr	r1, [pc, #680]	; (8004d1c <myTask+0x25a4>)
 8004a72:	4613      	mov	r3, r2
 8004a74:	005b      	lsls	r3, r3, #1
 8004a76:	4413      	add	r3, r2
 8004a78:	00db      	lsls	r3, r3, #3
 8004a7a:	1a9b      	subs	r3, r3, r2
 8004a7c:	4403      	add	r3, r0
 8004a7e:	330a      	adds	r3, #10
 8004a80:	009b      	lsls	r3, r3, #2
 8004a82:	440b      	add	r3, r1
 8004a84:	2232      	movs	r2, #50	; 0x32
 8004a86:	605a      	str	r2, [r3, #4]
					}

					state_home = display_setting;
 8004a88:	4ba5      	ldr	r3, [pc, #660]	; (8004d20 <myTask+0x25a8>)
 8004a8a:	2207      	movs	r2, #7
 8004a8c:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 8004a8e:	4ba5      	ldr	r3, [pc, #660]	; (8004d24 <myTask+0x25ac>)
 8004a90:	220c      	movs	r2, #12
 8004a92:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8004a94:	f002 fe9a 	bl	80077cc <encoderCCW>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	f000 80d1 	beq.w	8004c42 <myTask+0x24ca>
					if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 8004aa0:	4b9c      	ldr	r3, [pc, #624]	; (8004d14 <myTask+0x259c>)
 8004aa2:	f993 3000 	ldrsb.w	r3, [r3]
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	4b9b      	ldr	r3, [pc, #620]	; (8004d18 <myTask+0x25a0>)
 8004aaa:	f993 3000 	ldrsb.w	r3, [r3]
 8004aae:	4618      	mov	r0, r3
 8004ab0:	499a      	ldr	r1, [pc, #616]	; (8004d1c <myTask+0x25a4>)
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	005b      	lsls	r3, r3, #1
 8004ab6:	4413      	add	r3, r2
 8004ab8:	00db      	lsls	r3, r3, #3
 8004aba:	1a9b      	subs	r3, r3, r2
 8004abc:	4403      	add	r3, r0
 8004abe:	330a      	adds	r3, #10
 8004ac0:	009b      	lsls	r3, r3, #2
 8004ac2:	440b      	add	r3, r1
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004aca:	d327      	bcc.n	8004b1c <myTask+0x23a4>
						myPreset[EQ_preset].fc_R[EQ_band] -= 100;
 8004acc:	4b91      	ldr	r3, [pc, #580]	; (8004d14 <myTask+0x259c>)
 8004ace:	f993 3000 	ldrsb.w	r3, [r3]
 8004ad2:	461a      	mov	r2, r3
 8004ad4:	4b90      	ldr	r3, [pc, #576]	; (8004d18 <myTask+0x25a0>)
 8004ad6:	f993 3000 	ldrsb.w	r3, [r3]
 8004ada:	4618      	mov	r0, r3
 8004adc:	498f      	ldr	r1, [pc, #572]	; (8004d1c <myTask+0x25a4>)
 8004ade:	4613      	mov	r3, r2
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	4413      	add	r3, r2
 8004ae4:	00db      	lsls	r3, r3, #3
 8004ae6:	1a9b      	subs	r3, r3, r2
 8004ae8:	4403      	add	r3, r0
 8004aea:	330a      	adds	r3, #10
 8004aec:	009b      	lsls	r3, r3, #2
 8004aee:	440b      	add	r3, r1
 8004af0:	685b      	ldr	r3, [r3, #4]
 8004af2:	4a88      	ldr	r2, [pc, #544]	; (8004d14 <myTask+0x259c>)
 8004af4:	f992 2000 	ldrsb.w	r2, [r2]
 8004af8:	4987      	ldr	r1, [pc, #540]	; (8004d18 <myTask+0x25a0>)
 8004afa:	f991 1000 	ldrsb.w	r1, [r1]
 8004afe:	460c      	mov	r4, r1
 8004b00:	f1a3 0164 	sub.w	r1, r3, #100	; 0x64
 8004b04:	4885      	ldr	r0, [pc, #532]	; (8004d1c <myTask+0x25a4>)
 8004b06:	4613      	mov	r3, r2
 8004b08:	005b      	lsls	r3, r3, #1
 8004b0a:	4413      	add	r3, r2
 8004b0c:	00db      	lsls	r3, r3, #3
 8004b0e:	1a9b      	subs	r3, r3, r2
 8004b10:	4423      	add	r3, r4
 8004b12:	330a      	adds	r3, #10
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	4403      	add	r3, r0
 8004b18:	6059      	str	r1, [r3, #4]
 8004b1a:	e062      	b.n	8004be2 <myTask+0x246a>
					}
					else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8004b1c:	4b7d      	ldr	r3, [pc, #500]	; (8004d14 <myTask+0x259c>)
 8004b1e:	f993 3000 	ldrsb.w	r3, [r3]
 8004b22:	461a      	mov	r2, r3
 8004b24:	4b7c      	ldr	r3, [pc, #496]	; (8004d18 <myTask+0x25a0>)
 8004b26:	f993 3000 	ldrsb.w	r3, [r3]
 8004b2a:	4618      	mov	r0, r3
 8004b2c:	497b      	ldr	r1, [pc, #492]	; (8004d1c <myTask+0x25a4>)
 8004b2e:	4613      	mov	r3, r2
 8004b30:	005b      	lsls	r3, r3, #1
 8004b32:	4413      	add	r3, r2
 8004b34:	00db      	lsls	r3, r3, #3
 8004b36:	1a9b      	subs	r3, r3, r2
 8004b38:	4403      	add	r3, r0
 8004b3a:	330a      	adds	r3, #10
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	440b      	add	r3, r1
 8004b40:	685b      	ldr	r3, [r3, #4]
 8004b42:	2b63      	cmp	r3, #99	; 0x63
 8004b44:	d927      	bls.n	8004b96 <myTask+0x241e>
						myPreset[EQ_preset].fc_R[EQ_band] -= 10;
 8004b46:	4b73      	ldr	r3, [pc, #460]	; (8004d14 <myTask+0x259c>)
 8004b48:	f993 3000 	ldrsb.w	r3, [r3]
 8004b4c:	461a      	mov	r2, r3
 8004b4e:	4b72      	ldr	r3, [pc, #456]	; (8004d18 <myTask+0x25a0>)
 8004b50:	f993 3000 	ldrsb.w	r3, [r3]
 8004b54:	4618      	mov	r0, r3
 8004b56:	4971      	ldr	r1, [pc, #452]	; (8004d1c <myTask+0x25a4>)
 8004b58:	4613      	mov	r3, r2
 8004b5a:	005b      	lsls	r3, r3, #1
 8004b5c:	4413      	add	r3, r2
 8004b5e:	00db      	lsls	r3, r3, #3
 8004b60:	1a9b      	subs	r3, r3, r2
 8004b62:	4403      	add	r3, r0
 8004b64:	330a      	adds	r3, #10
 8004b66:	009b      	lsls	r3, r3, #2
 8004b68:	440b      	add	r3, r1
 8004b6a:	685b      	ldr	r3, [r3, #4]
 8004b6c:	4a69      	ldr	r2, [pc, #420]	; (8004d14 <myTask+0x259c>)
 8004b6e:	f992 2000 	ldrsb.w	r2, [r2]
 8004b72:	4969      	ldr	r1, [pc, #420]	; (8004d18 <myTask+0x25a0>)
 8004b74:	f991 1000 	ldrsb.w	r1, [r1]
 8004b78:	460c      	mov	r4, r1
 8004b7a:	f1a3 010a 	sub.w	r1, r3, #10
 8004b7e:	4867      	ldr	r0, [pc, #412]	; (8004d1c <myTask+0x25a4>)
 8004b80:	4613      	mov	r3, r2
 8004b82:	005b      	lsls	r3, r3, #1
 8004b84:	4413      	add	r3, r2
 8004b86:	00db      	lsls	r3, r3, #3
 8004b88:	1a9b      	subs	r3, r3, r2
 8004b8a:	4423      	add	r3, r4
 8004b8c:	330a      	adds	r3, #10
 8004b8e:	009b      	lsls	r3, r3, #2
 8004b90:	4403      	add	r3, r0
 8004b92:	6059      	str	r1, [r3, #4]
 8004b94:	e025      	b.n	8004be2 <myTask+0x246a>
					}
					else{
						myPreset[EQ_preset].fc_R[EQ_band] -= 1;
 8004b96:	4b5f      	ldr	r3, [pc, #380]	; (8004d14 <myTask+0x259c>)
 8004b98:	f993 3000 	ldrsb.w	r3, [r3]
 8004b9c:	461a      	mov	r2, r3
 8004b9e:	4b5e      	ldr	r3, [pc, #376]	; (8004d18 <myTask+0x25a0>)
 8004ba0:	f993 3000 	ldrsb.w	r3, [r3]
 8004ba4:	4618      	mov	r0, r3
 8004ba6:	495d      	ldr	r1, [pc, #372]	; (8004d1c <myTask+0x25a4>)
 8004ba8:	4613      	mov	r3, r2
 8004baa:	005b      	lsls	r3, r3, #1
 8004bac:	4413      	add	r3, r2
 8004bae:	00db      	lsls	r3, r3, #3
 8004bb0:	1a9b      	subs	r3, r3, r2
 8004bb2:	4403      	add	r3, r0
 8004bb4:	330a      	adds	r3, #10
 8004bb6:	009b      	lsls	r3, r3, #2
 8004bb8:	440b      	add	r3, r1
 8004bba:	685b      	ldr	r3, [r3, #4]
 8004bbc:	4a55      	ldr	r2, [pc, #340]	; (8004d14 <myTask+0x259c>)
 8004bbe:	f992 2000 	ldrsb.w	r2, [r2]
 8004bc2:	4955      	ldr	r1, [pc, #340]	; (8004d18 <myTask+0x25a0>)
 8004bc4:	f991 1000 	ldrsb.w	r1, [r1]
 8004bc8:	460c      	mov	r4, r1
 8004bca:	1e59      	subs	r1, r3, #1
 8004bcc:	4853      	ldr	r0, [pc, #332]	; (8004d1c <myTask+0x25a4>)
 8004bce:	4613      	mov	r3, r2
 8004bd0:	005b      	lsls	r3, r3, #1
 8004bd2:	4413      	add	r3, r2
 8004bd4:	00db      	lsls	r3, r3, #3
 8004bd6:	1a9b      	subs	r3, r3, r2
 8004bd8:	4423      	add	r3, r4
 8004bda:	330a      	adds	r3, #10
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4403      	add	r3, r0
 8004be0:	6059      	str	r1, [r3, #4]
					}

					if(myPreset[EQ_preset].fc_R[EQ_band] < 50){
 8004be2:	4b4c      	ldr	r3, [pc, #304]	; (8004d14 <myTask+0x259c>)
 8004be4:	f993 3000 	ldrsb.w	r3, [r3]
 8004be8:	461a      	mov	r2, r3
 8004bea:	4b4b      	ldr	r3, [pc, #300]	; (8004d18 <myTask+0x25a0>)
 8004bec:	f993 3000 	ldrsb.w	r3, [r3]
 8004bf0:	4618      	mov	r0, r3
 8004bf2:	494a      	ldr	r1, [pc, #296]	; (8004d1c <myTask+0x25a4>)
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	4413      	add	r3, r2
 8004bfa:	00db      	lsls	r3, r3, #3
 8004bfc:	1a9b      	subs	r3, r3, r2
 8004bfe:	4403      	add	r3, r0
 8004c00:	330a      	adds	r3, #10
 8004c02:	009b      	lsls	r3, r3, #2
 8004c04:	440b      	add	r3, r1
 8004c06:	685b      	ldr	r3, [r3, #4]
 8004c08:	2b31      	cmp	r3, #49	; 0x31
 8004c0a:	d814      	bhi.n	8004c36 <myTask+0x24be>
						myPreset[EQ_preset].fc_R[EQ_band] = 16000;
 8004c0c:	4b41      	ldr	r3, [pc, #260]	; (8004d14 <myTask+0x259c>)
 8004c0e:	f993 3000 	ldrsb.w	r3, [r3]
 8004c12:	461a      	mov	r2, r3
 8004c14:	4b40      	ldr	r3, [pc, #256]	; (8004d18 <myTask+0x25a0>)
 8004c16:	f993 3000 	ldrsb.w	r3, [r3]
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	493f      	ldr	r1, [pc, #252]	; (8004d1c <myTask+0x25a4>)
 8004c1e:	4613      	mov	r3, r2
 8004c20:	005b      	lsls	r3, r3, #1
 8004c22:	4413      	add	r3, r2
 8004c24:	00db      	lsls	r3, r3, #3
 8004c26:	1a9b      	subs	r3, r3, r2
 8004c28:	4403      	add	r3, r0
 8004c2a:	330a      	adds	r3, #10
 8004c2c:	009b      	lsls	r3, r3, #2
 8004c2e:	440b      	add	r3, r1
 8004c30:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8004c34:	605a      	str	r2, [r3, #4]
					}
					state_home = display_setting;
 8004c36:	4b3a      	ldr	r3, [pc, #232]	; (8004d20 <myTask+0x25a8>)
 8004c38:	2207      	movs	r2, #7
 8004c3a:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 8004c3c:	4b39      	ldr	r3, [pc, #228]	; (8004d24 <myTask+0x25ac>)
 8004c3e:	220c      	movs	r2, #12
 8004c40:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 8004c42:	f002 fe7b 	bl	800793c <switchUp>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d01b      	beq.n	8004c84 <myTask+0x250c>
					band_selected = 0;
 8004c4c:	4b36      	ldr	r3, [pc, #216]	; (8004d28 <myTask+0x25b0>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004c52:	4b36      	ldr	r3, [pc, #216]	; (8004d2c <myTask+0x25b4>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 1;
 8004c58:	4b35      	ldr	r3, [pc, #212]	; (8004d30 <myTask+0x25b8>)
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004c5e:	4b35      	ldr	r3, [pc, #212]	; (8004d34 <myTask+0x25bc>)
 8004c60:	2200      	movs	r2, #0
 8004c62:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004c64:	4b34      	ldr	r3, [pc, #208]	; (8004d38 <myTask+0x25c0>)
 8004c66:	2200      	movs	r2, #0
 8004c68:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004c6a:	4b34      	ldr	r3, [pc, #208]	; (8004d3c <myTask+0x25c4>)
 8004c6c:	2200      	movs	r2, #0
 8004c6e:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004c70:	4b33      	ldr	r3, [pc, #204]	; (8004d40 <myTask+0x25c8>)
 8004c72:	2200      	movs	r2, #0
 8004c74:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8004c76:	4b2a      	ldr	r3, [pc, #168]	; (8004d20 <myTask+0x25a8>)
 8004c78:	2206      	movs	r2, #6
 8004c7a:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8004c7c:	4b29      	ldr	r3, [pc, #164]	; (8004d24 <myTask+0x25ac>)
 8004c7e:	220a      	movs	r2, #10
 8004c80:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = l_fc;
				}
				break;
 8004c82:	e2d5      	b.n	8005230 <myTask+0x2ab8>
				else if(switchDown()){
 8004c84:	f002 fdd6 	bl	8007834 <switchDown>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d05a      	beq.n	8004d44 <myTask+0x25cc>
					if((EQ_band > 0) && (EQ_band <4)){
 8004c8e:	4b22      	ldr	r3, [pc, #136]	; (8004d18 <myTask+0x25a0>)
 8004c90:	f993 3000 	ldrsb.w	r3, [r3]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	dd20      	ble.n	8004cda <myTask+0x2562>
 8004c98:	4b1f      	ldr	r3, [pc, #124]	; (8004d18 <myTask+0x25a0>)
 8004c9a:	f993 3000 	ldrsb.w	r3, [r3]
 8004c9e:	2b03      	cmp	r3, #3
 8004ca0:	dc1b      	bgt.n	8004cda <myTask+0x2562>
						band_selected = 0;
 8004ca2:	4b21      	ldr	r3, [pc, #132]	; (8004d28 <myTask+0x25b0>)
 8004ca4:	2200      	movs	r2, #0
 8004ca6:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 8004ca8:	4b20      	ldr	r3, [pc, #128]	; (8004d2c <myTask+0x25b4>)
 8004caa:	2200      	movs	r2, #0
 8004cac:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 8004cae:	4b20      	ldr	r3, [pc, #128]	; (8004d30 <myTask+0x25b8>)
 8004cb0:	2200      	movs	r2, #0
 8004cb2:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 8004cb4:	4b1f      	ldr	r3, [pc, #124]	; (8004d34 <myTask+0x25bc>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 8004cba:	4b1f      	ldr	r3, [pc, #124]	; (8004d38 <myTask+0x25c0>)
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 0;
 8004cc0:	4b1e      	ldr	r3, [pc, #120]	; (8004d3c <myTask+0x25c4>)
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 1;
 8004cc6:	4b1e      	ldr	r3, [pc, #120]	; (8004d40 <myTask+0x25c8>)
 8004cc8:	2201      	movs	r2, #1
 8004cca:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 8004ccc:	4b14      	ldr	r3, [pc, #80]	; (8004d20 <myTask+0x25a8>)
 8004cce:	2206      	movs	r2, #6
 8004cd0:	701a      	strb	r2, [r3, #0]
						last_state = r_bw;
 8004cd2:	4b14      	ldr	r3, [pc, #80]	; (8004d24 <myTask+0x25ac>)
 8004cd4:	220e      	movs	r2, #14
 8004cd6:	701a      	strb	r2, [r3, #0]
				break;
 8004cd8:	e2aa      	b.n	8005230 <myTask+0x2ab8>
						band_selected = 1;
 8004cda:	4b13      	ldr	r3, [pc, #76]	; (8004d28 <myTask+0x25b0>)
 8004cdc:	2201      	movs	r2, #1
 8004cde:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 8004ce0:	4b12      	ldr	r3, [pc, #72]	; (8004d2c <myTask+0x25b4>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 8004ce6:	4b12      	ldr	r3, [pc, #72]	; (8004d30 <myTask+0x25b8>)
 8004ce8:	2200      	movs	r2, #0
 8004cea:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 8004cec:	4b11      	ldr	r3, [pc, #68]	; (8004d34 <myTask+0x25bc>)
 8004cee:	2200      	movs	r2, #0
 8004cf0:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 8004cf2:	4b11      	ldr	r3, [pc, #68]	; (8004d38 <myTask+0x25c0>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 0;
 8004cf8:	4b10      	ldr	r3, [pc, #64]	; (8004d3c <myTask+0x25c4>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 0;
 8004cfe:	4b10      	ldr	r3, [pc, #64]	; (8004d40 <myTask+0x25c8>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 8004d04:	4b06      	ldr	r3, [pc, #24]	; (8004d20 <myTask+0x25a8>)
 8004d06:	2206      	movs	r2, #6
 8004d08:	701a      	strb	r2, [r3, #0]
						last_state = band;
 8004d0a:	4b06      	ldr	r3, [pc, #24]	; (8004d24 <myTask+0x25ac>)
 8004d0c:	2208      	movs	r2, #8
 8004d0e:	701a      	strb	r2, [r3, #0]
				break;
 8004d10:	e28e      	b.n	8005230 <myTask+0x2ab8>
 8004d12:	bf00      	nop
 8004d14:	200006b2 	.word	0x200006b2
 8004d18:	20000d04 	.word	0x20000d04
 8004d1c:	200008dc 	.word	0x200008dc
 8004d20:	2000064c 	.word	0x2000064c
 8004d24:	20000001 	.word	0x20000001
 8004d28:	20000002 	.word	0x20000002
 8004d2c:	2000021f 	.word	0x2000021f
 8004d30:	20000220 	.word	0x20000220
 8004d34:	20000221 	.word	0x20000221
 8004d38:	20000222 	.word	0x20000222
 8004d3c:	20000223 	.word	0x20000223
 8004d40:	20000224 	.word	0x20000224
				else if(switchLeft() || switchRight()){
 8004d44:	f002 fda2 	bl	800788c <switchLeft>
 8004d48:	4603      	mov	r3, r0
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d105      	bne.n	8004d5a <myTask+0x25e2>
 8004d4e:	f002 fdc9 	bl	80078e4 <switchRight>
 8004d52:	4603      	mov	r3, r0
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	f000 826b 	beq.w	8005230 <myTask+0x2ab8>
					band_selected = 0;
 8004d5a:	4b97      	ldr	r3, [pc, #604]	; (8004fb8 <myTask+0x2840>)
 8004d5c:	2200      	movs	r2, #0
 8004d5e:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004d60:	4b96      	ldr	r3, [pc, #600]	; (8004fbc <myTask+0x2844>)
 8004d62:	2200      	movs	r2, #0
 8004d64:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004d66:	4b96      	ldr	r3, [pc, #600]	; (8004fc0 <myTask+0x2848>)
 8004d68:	2200      	movs	r2, #0
 8004d6a:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 1;
 8004d6c:	4b95      	ldr	r3, [pc, #596]	; (8004fc4 <myTask+0x284c>)
 8004d6e:	2201      	movs	r2, #1
 8004d70:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004d72:	4b95      	ldr	r3, [pc, #596]	; (8004fc8 <myTask+0x2850>)
 8004d74:	2200      	movs	r2, #0
 8004d76:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004d78:	4b94      	ldr	r3, [pc, #592]	; (8004fcc <myTask+0x2854>)
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004d7e:	4b94      	ldr	r3, [pc, #592]	; (8004fd0 <myTask+0x2858>)
 8004d80:	2200      	movs	r2, #0
 8004d82:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004d84:	4b93      	ldr	r3, [pc, #588]	; (8004fd4 <myTask+0x285c>)
 8004d86:	2206      	movs	r2, #6
 8004d88:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 8004d8a:	4b93      	ldr	r3, [pc, #588]	; (8004fd8 <myTask+0x2860>)
 8004d8c:	220b      	movs	r2, #11
 8004d8e:	701a      	strb	r2, [r3, #0]
				break;
 8004d90:	e24e      	b.n	8005230 <myTask+0x2ab8>

			case l_bw:
				if(encoderCW()){
 8004d92:	f002 fce7 	bl	8007764 <encoderCW>
 8004d96:	4603      	mov	r3, r0
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d04f      	beq.n	8004e3c <myTask+0x26c4>
					myPreset[EQ_preset].bw_L[EQ_band-1] += 1;
 8004d9c:	4b8f      	ldr	r3, [pc, #572]	; (8004fdc <myTask+0x2864>)
 8004d9e:	f993 3000 	ldrsb.w	r3, [r3]
 8004da2:	4618      	mov	r0, r3
 8004da4:	4b8e      	ldr	r3, [pc, #568]	; (8004fe0 <myTask+0x2868>)
 8004da6:	f993 3000 	ldrsb.w	r3, [r3]
 8004daa:	3b01      	subs	r3, #1
 8004dac:	498d      	ldr	r1, [pc, #564]	; (8004fe4 <myTask+0x286c>)
 8004dae:	225c      	movs	r2, #92	; 0x5c
 8004db0:	fb02 f200 	mul.w	r2, r2, r0
 8004db4:	440a      	add	r2, r1
 8004db6:	4413      	add	r3, r2
 8004db8:	3357      	adds	r3, #87	; 0x57
 8004dba:	f993 3000 	ldrsb.w	r3, [r3]
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	3301      	adds	r3, #1
 8004dc2:	b2da      	uxtb	r2, r3
 8004dc4:	4b85      	ldr	r3, [pc, #532]	; (8004fdc <myTask+0x2864>)
 8004dc6:	f993 3000 	ldrsb.w	r3, [r3]
 8004dca:	461c      	mov	r4, r3
 8004dcc:	4b84      	ldr	r3, [pc, #528]	; (8004fe0 <myTask+0x2868>)
 8004dce:	f993 3000 	ldrsb.w	r3, [r3]
 8004dd2:	3b01      	subs	r3, #1
 8004dd4:	b250      	sxtb	r0, r2
 8004dd6:	4983      	ldr	r1, [pc, #524]	; (8004fe4 <myTask+0x286c>)
 8004dd8:	225c      	movs	r2, #92	; 0x5c
 8004dda:	fb02 f204 	mul.w	r2, r2, r4
 8004dde:	440a      	add	r2, r1
 8004de0:	4413      	add	r3, r2
 8004de2:	3357      	adds	r3, #87	; 0x57
 8004de4:	4602      	mov	r2, r0
 8004de6:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_L[EQ_band-1] > 100){
 8004de8:	4b7c      	ldr	r3, [pc, #496]	; (8004fdc <myTask+0x2864>)
 8004dea:	f993 3000 	ldrsb.w	r3, [r3]
 8004dee:	4618      	mov	r0, r3
 8004df0:	4b7b      	ldr	r3, [pc, #492]	; (8004fe0 <myTask+0x2868>)
 8004df2:	f993 3000 	ldrsb.w	r3, [r3]
 8004df6:	3b01      	subs	r3, #1
 8004df8:	497a      	ldr	r1, [pc, #488]	; (8004fe4 <myTask+0x286c>)
 8004dfa:	225c      	movs	r2, #92	; 0x5c
 8004dfc:	fb02 f200 	mul.w	r2, r2, r0
 8004e00:	440a      	add	r2, r1
 8004e02:	4413      	add	r3, r2
 8004e04:	3357      	adds	r3, #87	; 0x57
 8004e06:	f993 3000 	ldrsb.w	r3, [r3]
 8004e0a:	2b64      	cmp	r3, #100	; 0x64
 8004e0c:	dd10      	ble.n	8004e30 <myTask+0x26b8>
						myPreset[EQ_preset].bw_L[EQ_band-1] = 0;
 8004e0e:	4b73      	ldr	r3, [pc, #460]	; (8004fdc <myTask+0x2864>)
 8004e10:	f993 3000 	ldrsb.w	r3, [r3]
 8004e14:	4618      	mov	r0, r3
 8004e16:	4b72      	ldr	r3, [pc, #456]	; (8004fe0 <myTask+0x2868>)
 8004e18:	f993 3000 	ldrsb.w	r3, [r3]
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	4971      	ldr	r1, [pc, #452]	; (8004fe4 <myTask+0x286c>)
 8004e20:	225c      	movs	r2, #92	; 0x5c
 8004e22:	fb02 f200 	mul.w	r2, r2, r0
 8004e26:	440a      	add	r2, r1
 8004e28:	4413      	add	r3, r2
 8004e2a:	3357      	adds	r3, #87	; 0x57
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8004e30:	4b68      	ldr	r3, [pc, #416]	; (8004fd4 <myTask+0x285c>)
 8004e32:	2207      	movs	r2, #7
 8004e34:	701a      	strb	r2, [r3, #0]
					last_state = l_bw;
 8004e36:	4b68      	ldr	r3, [pc, #416]	; (8004fd8 <myTask+0x2860>)
 8004e38:	220d      	movs	r2, #13
 8004e3a:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8004e3c:	f002 fcc6 	bl	80077cc <encoderCCW>
 8004e40:	4603      	mov	r3, r0
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d04f      	beq.n	8004ee6 <myTask+0x276e>
					myPreset[EQ_preset].bw_L[EQ_band-1] -= 1;
 8004e46:	4b65      	ldr	r3, [pc, #404]	; (8004fdc <myTask+0x2864>)
 8004e48:	f993 3000 	ldrsb.w	r3, [r3]
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	4b64      	ldr	r3, [pc, #400]	; (8004fe0 <myTask+0x2868>)
 8004e50:	f993 3000 	ldrsb.w	r3, [r3]
 8004e54:	3b01      	subs	r3, #1
 8004e56:	4963      	ldr	r1, [pc, #396]	; (8004fe4 <myTask+0x286c>)
 8004e58:	225c      	movs	r2, #92	; 0x5c
 8004e5a:	fb02 f200 	mul.w	r2, r2, r0
 8004e5e:	440a      	add	r2, r1
 8004e60:	4413      	add	r3, r2
 8004e62:	3357      	adds	r3, #87	; 0x57
 8004e64:	f993 3000 	ldrsb.w	r3, [r3]
 8004e68:	b2db      	uxtb	r3, r3
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	b2da      	uxtb	r2, r3
 8004e6e:	4b5b      	ldr	r3, [pc, #364]	; (8004fdc <myTask+0x2864>)
 8004e70:	f993 3000 	ldrsb.w	r3, [r3]
 8004e74:	461c      	mov	r4, r3
 8004e76:	4b5a      	ldr	r3, [pc, #360]	; (8004fe0 <myTask+0x2868>)
 8004e78:	f993 3000 	ldrsb.w	r3, [r3]
 8004e7c:	3b01      	subs	r3, #1
 8004e7e:	b250      	sxtb	r0, r2
 8004e80:	4958      	ldr	r1, [pc, #352]	; (8004fe4 <myTask+0x286c>)
 8004e82:	225c      	movs	r2, #92	; 0x5c
 8004e84:	fb02 f204 	mul.w	r2, r2, r4
 8004e88:	440a      	add	r2, r1
 8004e8a:	4413      	add	r3, r2
 8004e8c:	3357      	adds	r3, #87	; 0x57
 8004e8e:	4602      	mov	r2, r0
 8004e90:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_L[EQ_band-1] < 0){
 8004e92:	4b52      	ldr	r3, [pc, #328]	; (8004fdc <myTask+0x2864>)
 8004e94:	f993 3000 	ldrsb.w	r3, [r3]
 8004e98:	4618      	mov	r0, r3
 8004e9a:	4b51      	ldr	r3, [pc, #324]	; (8004fe0 <myTask+0x2868>)
 8004e9c:	f993 3000 	ldrsb.w	r3, [r3]
 8004ea0:	3b01      	subs	r3, #1
 8004ea2:	4950      	ldr	r1, [pc, #320]	; (8004fe4 <myTask+0x286c>)
 8004ea4:	225c      	movs	r2, #92	; 0x5c
 8004ea6:	fb02 f200 	mul.w	r2, r2, r0
 8004eaa:	440a      	add	r2, r1
 8004eac:	4413      	add	r3, r2
 8004eae:	3357      	adds	r3, #87	; 0x57
 8004eb0:	f993 3000 	ldrsb.w	r3, [r3]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	da10      	bge.n	8004eda <myTask+0x2762>
						myPreset[EQ_preset].bw_L[EQ_band-1] = 100;
 8004eb8:	4b48      	ldr	r3, [pc, #288]	; (8004fdc <myTask+0x2864>)
 8004eba:	f993 3000 	ldrsb.w	r3, [r3]
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	4b47      	ldr	r3, [pc, #284]	; (8004fe0 <myTask+0x2868>)
 8004ec2:	f993 3000 	ldrsb.w	r3, [r3]
 8004ec6:	3b01      	subs	r3, #1
 8004ec8:	4946      	ldr	r1, [pc, #280]	; (8004fe4 <myTask+0x286c>)
 8004eca:	225c      	movs	r2, #92	; 0x5c
 8004ecc:	fb02 f200 	mul.w	r2, r2, r0
 8004ed0:	440a      	add	r2, r1
 8004ed2:	4413      	add	r3, r2
 8004ed4:	3357      	adds	r3, #87	; 0x57
 8004ed6:	2264      	movs	r2, #100	; 0x64
 8004ed8:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8004eda:	4b3e      	ldr	r3, [pc, #248]	; (8004fd4 <myTask+0x285c>)
 8004edc:	2207      	movs	r2, #7
 8004ede:	701a      	strb	r2, [r3, #0]
					last_state = l_bw;
 8004ee0:	4b3d      	ldr	r3, [pc, #244]	; (8004fd8 <myTask+0x2860>)
 8004ee2:	220d      	movs	r2, #13
 8004ee4:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 8004ee6:	f002 fd29 	bl	800793c <switchUp>
 8004eea:	4603      	mov	r3, r0
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d01b      	beq.n	8004f28 <myTask+0x27b0>
					band_selected = 0;
 8004ef0:	4b31      	ldr	r3, [pc, #196]	; (8004fb8 <myTask+0x2840>)
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004ef6:	4b31      	ldr	r3, [pc, #196]	; (8004fbc <myTask+0x2844>)
 8004ef8:	2200      	movs	r2, #0
 8004efa:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004efc:	4b30      	ldr	r3, [pc, #192]	; (8004fc0 <myTask+0x2848>)
 8004efe:	2200      	movs	r2, #0
 8004f00:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 1;
 8004f02:	4b30      	ldr	r3, [pc, #192]	; (8004fc4 <myTask+0x284c>)
 8004f04:	2201      	movs	r2, #1
 8004f06:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004f08:	4b2f      	ldr	r3, [pc, #188]	; (8004fc8 <myTask+0x2850>)
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004f0e:	4b2f      	ldr	r3, [pc, #188]	; (8004fcc <myTask+0x2854>)
 8004f10:	2200      	movs	r2, #0
 8004f12:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004f14:	4b2e      	ldr	r3, [pc, #184]	; (8004fd0 <myTask+0x2858>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8004f1a:	4b2e      	ldr	r3, [pc, #184]	; (8004fd4 <myTask+0x285c>)
 8004f1c:	2206      	movs	r2, #6
 8004f1e:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 8004f20:	4b2d      	ldr	r3, [pc, #180]	; (8004fd8 <myTask+0x2860>)
 8004f22:	220b      	movs	r2, #11
 8004f24:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 1;

					state_home = save2;
					last_state = r_bw;
				}
				break;
 8004f26:	e185      	b.n	8005234 <myTask+0x2abc>
				else if(switchDown()){
 8004f28:	f002 fc84 	bl	8007834 <switchDown>
 8004f2c:	4603      	mov	r3, r0
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d01b      	beq.n	8004f6a <myTask+0x27f2>
					band_selected = 1;
 8004f32:	4b21      	ldr	r3, [pc, #132]	; (8004fb8 <myTask+0x2840>)
 8004f34:	2201      	movs	r2, #1
 8004f36:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004f38:	4b20      	ldr	r3, [pc, #128]	; (8004fbc <myTask+0x2844>)
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004f3e:	4b20      	ldr	r3, [pc, #128]	; (8004fc0 <myTask+0x2848>)
 8004f40:	2200      	movs	r2, #0
 8004f42:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004f44:	4b1f      	ldr	r3, [pc, #124]	; (8004fc4 <myTask+0x284c>)
 8004f46:	2200      	movs	r2, #0
 8004f48:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004f4a:	4b1f      	ldr	r3, [pc, #124]	; (8004fc8 <myTask+0x2850>)
 8004f4c:	2200      	movs	r2, #0
 8004f4e:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004f50:	4b1e      	ldr	r3, [pc, #120]	; (8004fcc <myTask+0x2854>)
 8004f52:	2200      	movs	r2, #0
 8004f54:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004f56:	4b1e      	ldr	r3, [pc, #120]	; (8004fd0 <myTask+0x2858>)
 8004f58:	2200      	movs	r2, #0
 8004f5a:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004f5c:	4b1d      	ldr	r3, [pc, #116]	; (8004fd4 <myTask+0x285c>)
 8004f5e:	2206      	movs	r2, #6
 8004f60:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8004f62:	4b1d      	ldr	r3, [pc, #116]	; (8004fd8 <myTask+0x2860>)
 8004f64:	2208      	movs	r2, #8
 8004f66:	701a      	strb	r2, [r3, #0]
				break;
 8004f68:	e164      	b.n	8005234 <myTask+0x2abc>
				else if(switchLeft() || switchRight()){
 8004f6a:	f002 fc8f 	bl	800788c <switchLeft>
 8004f6e:	4603      	mov	r3, r0
 8004f70:	2b00      	cmp	r3, #0
 8004f72:	d105      	bne.n	8004f80 <myTask+0x2808>
 8004f74:	f002 fcb6 	bl	80078e4 <switchRight>
 8004f78:	4603      	mov	r3, r0
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	f000 815a 	beq.w	8005234 <myTask+0x2abc>
					band_selected = 0;
 8004f80:	4b0d      	ldr	r3, [pc, #52]	; (8004fb8 <myTask+0x2840>)
 8004f82:	2200      	movs	r2, #0
 8004f84:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004f86:	4b0d      	ldr	r3, [pc, #52]	; (8004fbc <myTask+0x2844>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004f8c:	4b0c      	ldr	r3, [pc, #48]	; (8004fc0 <myTask+0x2848>)
 8004f8e:	2200      	movs	r2, #0
 8004f90:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004f92:	4b0c      	ldr	r3, [pc, #48]	; (8004fc4 <myTask+0x284c>)
 8004f94:	2200      	movs	r2, #0
 8004f96:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004f98:	4b0b      	ldr	r3, [pc, #44]	; (8004fc8 <myTask+0x2850>)
 8004f9a:	2200      	movs	r2, #0
 8004f9c:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004f9e:	4b0b      	ldr	r3, [pc, #44]	; (8004fcc <myTask+0x2854>)
 8004fa0:	2200      	movs	r2, #0
 8004fa2:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 1;
 8004fa4:	4b0a      	ldr	r3, [pc, #40]	; (8004fd0 <myTask+0x2858>)
 8004fa6:	2201      	movs	r2, #1
 8004fa8:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004faa:	4b0a      	ldr	r3, [pc, #40]	; (8004fd4 <myTask+0x285c>)
 8004fac:	2206      	movs	r2, #6
 8004fae:	701a      	strb	r2, [r3, #0]
					last_state = r_bw;
 8004fb0:	4b09      	ldr	r3, [pc, #36]	; (8004fd8 <myTask+0x2860>)
 8004fb2:	220e      	movs	r2, #14
 8004fb4:	701a      	strb	r2, [r3, #0]
				break;
 8004fb6:	e13d      	b.n	8005234 <myTask+0x2abc>
 8004fb8:	20000002 	.word	0x20000002
 8004fbc:	2000021f 	.word	0x2000021f
 8004fc0:	20000220 	.word	0x20000220
 8004fc4:	20000221 	.word	0x20000221
 8004fc8:	20000222 	.word	0x20000222
 8004fcc:	20000223 	.word	0x20000223
 8004fd0:	20000224 	.word	0x20000224
 8004fd4:	2000064c 	.word	0x2000064c
 8004fd8:	20000001 	.word	0x20000001
 8004fdc:	200006b2 	.word	0x200006b2
 8004fe0:	20000d04 	.word	0x20000d04
 8004fe4:	200008dc 	.word	0x200008dc

			case r_bw:
				if(encoderCW()){
 8004fe8:	f002 fbbc 	bl	8007764 <encoderCW>
 8004fec:	4603      	mov	r3, r0
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d04f      	beq.n	8005092 <myTask+0x291a>
					myPreset[EQ_preset].bw_R[EQ_band-1] += 1;
 8004ff2:	4b94      	ldr	r3, [pc, #592]	; (8005244 <myTask+0x2acc>)
 8004ff4:	f993 3000 	ldrsb.w	r3, [r3]
 8004ff8:	4618      	mov	r0, r3
 8004ffa:	4b93      	ldr	r3, [pc, #588]	; (8005248 <myTask+0x2ad0>)
 8004ffc:	f993 3000 	ldrsb.w	r3, [r3]
 8005000:	3b01      	subs	r3, #1
 8005002:	4992      	ldr	r1, [pc, #584]	; (800524c <myTask+0x2ad4>)
 8005004:	225c      	movs	r2, #92	; 0x5c
 8005006:	fb02 f200 	mul.w	r2, r2, r0
 800500a:	440a      	add	r2, r1
 800500c:	4413      	add	r3, r2
 800500e:	3354      	adds	r3, #84	; 0x54
 8005010:	f993 3000 	ldrsb.w	r3, [r3]
 8005014:	b2db      	uxtb	r3, r3
 8005016:	3301      	adds	r3, #1
 8005018:	b2da      	uxtb	r2, r3
 800501a:	4b8a      	ldr	r3, [pc, #552]	; (8005244 <myTask+0x2acc>)
 800501c:	f993 3000 	ldrsb.w	r3, [r3]
 8005020:	461c      	mov	r4, r3
 8005022:	4b89      	ldr	r3, [pc, #548]	; (8005248 <myTask+0x2ad0>)
 8005024:	f993 3000 	ldrsb.w	r3, [r3]
 8005028:	3b01      	subs	r3, #1
 800502a:	b250      	sxtb	r0, r2
 800502c:	4987      	ldr	r1, [pc, #540]	; (800524c <myTask+0x2ad4>)
 800502e:	225c      	movs	r2, #92	; 0x5c
 8005030:	fb02 f204 	mul.w	r2, r2, r4
 8005034:	440a      	add	r2, r1
 8005036:	4413      	add	r3, r2
 8005038:	3354      	adds	r3, #84	; 0x54
 800503a:	4602      	mov	r2, r0
 800503c:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_R[EQ_band-1] > 100){
 800503e:	4b81      	ldr	r3, [pc, #516]	; (8005244 <myTask+0x2acc>)
 8005040:	f993 3000 	ldrsb.w	r3, [r3]
 8005044:	4618      	mov	r0, r3
 8005046:	4b80      	ldr	r3, [pc, #512]	; (8005248 <myTask+0x2ad0>)
 8005048:	f993 3000 	ldrsb.w	r3, [r3]
 800504c:	3b01      	subs	r3, #1
 800504e:	497f      	ldr	r1, [pc, #508]	; (800524c <myTask+0x2ad4>)
 8005050:	225c      	movs	r2, #92	; 0x5c
 8005052:	fb02 f200 	mul.w	r2, r2, r0
 8005056:	440a      	add	r2, r1
 8005058:	4413      	add	r3, r2
 800505a:	3354      	adds	r3, #84	; 0x54
 800505c:	f993 3000 	ldrsb.w	r3, [r3]
 8005060:	2b64      	cmp	r3, #100	; 0x64
 8005062:	dd10      	ble.n	8005086 <myTask+0x290e>
						myPreset[EQ_preset].bw_R[EQ_band-1] = 0;
 8005064:	4b77      	ldr	r3, [pc, #476]	; (8005244 <myTask+0x2acc>)
 8005066:	f993 3000 	ldrsb.w	r3, [r3]
 800506a:	4618      	mov	r0, r3
 800506c:	4b76      	ldr	r3, [pc, #472]	; (8005248 <myTask+0x2ad0>)
 800506e:	f993 3000 	ldrsb.w	r3, [r3]
 8005072:	3b01      	subs	r3, #1
 8005074:	4975      	ldr	r1, [pc, #468]	; (800524c <myTask+0x2ad4>)
 8005076:	225c      	movs	r2, #92	; 0x5c
 8005078:	fb02 f200 	mul.w	r2, r2, r0
 800507c:	440a      	add	r2, r1
 800507e:	4413      	add	r3, r2
 8005080:	3354      	adds	r3, #84	; 0x54
 8005082:	2200      	movs	r2, #0
 8005084:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8005086:	4b72      	ldr	r3, [pc, #456]	; (8005250 <myTask+0x2ad8>)
 8005088:	2207      	movs	r2, #7
 800508a:	701a      	strb	r2, [r3, #0]
					last_state = r_bw;
 800508c:	4b71      	ldr	r3, [pc, #452]	; (8005254 <myTask+0x2adc>)
 800508e:	220e      	movs	r2, #14
 8005090:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8005092:	f002 fb9b 	bl	80077cc <encoderCCW>
 8005096:	4603      	mov	r3, r0
 8005098:	2b00      	cmp	r3, #0
 800509a:	d04f      	beq.n	800513c <myTask+0x29c4>
					myPreset[EQ_preset].bw_R[EQ_band-1] -= 1;
 800509c:	4b69      	ldr	r3, [pc, #420]	; (8005244 <myTask+0x2acc>)
 800509e:	f993 3000 	ldrsb.w	r3, [r3]
 80050a2:	4618      	mov	r0, r3
 80050a4:	4b68      	ldr	r3, [pc, #416]	; (8005248 <myTask+0x2ad0>)
 80050a6:	f993 3000 	ldrsb.w	r3, [r3]
 80050aa:	3b01      	subs	r3, #1
 80050ac:	4967      	ldr	r1, [pc, #412]	; (800524c <myTask+0x2ad4>)
 80050ae:	225c      	movs	r2, #92	; 0x5c
 80050b0:	fb02 f200 	mul.w	r2, r2, r0
 80050b4:	440a      	add	r2, r1
 80050b6:	4413      	add	r3, r2
 80050b8:	3354      	adds	r3, #84	; 0x54
 80050ba:	f993 3000 	ldrsb.w	r3, [r3]
 80050be:	b2db      	uxtb	r3, r3
 80050c0:	3b01      	subs	r3, #1
 80050c2:	b2da      	uxtb	r2, r3
 80050c4:	4b5f      	ldr	r3, [pc, #380]	; (8005244 <myTask+0x2acc>)
 80050c6:	f993 3000 	ldrsb.w	r3, [r3]
 80050ca:	461c      	mov	r4, r3
 80050cc:	4b5e      	ldr	r3, [pc, #376]	; (8005248 <myTask+0x2ad0>)
 80050ce:	f993 3000 	ldrsb.w	r3, [r3]
 80050d2:	3b01      	subs	r3, #1
 80050d4:	b250      	sxtb	r0, r2
 80050d6:	495d      	ldr	r1, [pc, #372]	; (800524c <myTask+0x2ad4>)
 80050d8:	225c      	movs	r2, #92	; 0x5c
 80050da:	fb02 f204 	mul.w	r2, r2, r4
 80050de:	440a      	add	r2, r1
 80050e0:	4413      	add	r3, r2
 80050e2:	3354      	adds	r3, #84	; 0x54
 80050e4:	4602      	mov	r2, r0
 80050e6:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_R[EQ_band-1] < 0){
 80050e8:	4b56      	ldr	r3, [pc, #344]	; (8005244 <myTask+0x2acc>)
 80050ea:	f993 3000 	ldrsb.w	r3, [r3]
 80050ee:	4618      	mov	r0, r3
 80050f0:	4b55      	ldr	r3, [pc, #340]	; (8005248 <myTask+0x2ad0>)
 80050f2:	f993 3000 	ldrsb.w	r3, [r3]
 80050f6:	3b01      	subs	r3, #1
 80050f8:	4954      	ldr	r1, [pc, #336]	; (800524c <myTask+0x2ad4>)
 80050fa:	225c      	movs	r2, #92	; 0x5c
 80050fc:	fb02 f200 	mul.w	r2, r2, r0
 8005100:	440a      	add	r2, r1
 8005102:	4413      	add	r3, r2
 8005104:	3354      	adds	r3, #84	; 0x54
 8005106:	f993 3000 	ldrsb.w	r3, [r3]
 800510a:	2b00      	cmp	r3, #0
 800510c:	da10      	bge.n	8005130 <myTask+0x29b8>
						myPreset[EQ_preset].bw_R[EQ_band-1] = 100;
 800510e:	4b4d      	ldr	r3, [pc, #308]	; (8005244 <myTask+0x2acc>)
 8005110:	f993 3000 	ldrsb.w	r3, [r3]
 8005114:	4618      	mov	r0, r3
 8005116:	4b4c      	ldr	r3, [pc, #304]	; (8005248 <myTask+0x2ad0>)
 8005118:	f993 3000 	ldrsb.w	r3, [r3]
 800511c:	3b01      	subs	r3, #1
 800511e:	494b      	ldr	r1, [pc, #300]	; (800524c <myTask+0x2ad4>)
 8005120:	225c      	movs	r2, #92	; 0x5c
 8005122:	fb02 f200 	mul.w	r2, r2, r0
 8005126:	440a      	add	r2, r1
 8005128:	4413      	add	r3, r2
 800512a:	3354      	adds	r3, #84	; 0x54
 800512c:	2264      	movs	r2, #100	; 0x64
 800512e:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8005130:	4b47      	ldr	r3, [pc, #284]	; (8005250 <myTask+0x2ad8>)
 8005132:	2207      	movs	r2, #7
 8005134:	701a      	strb	r2, [r3, #0]
					last_state = r_bw;
 8005136:	4b47      	ldr	r3, [pc, #284]	; (8005254 <myTask+0x2adc>)
 8005138:	220e      	movs	r2, #14
 800513a:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 800513c:	f002 fbfe 	bl	800793c <switchUp>
 8005140:	4603      	mov	r3, r0
 8005142:	2b00      	cmp	r3, #0
 8005144:	d01b      	beq.n	800517e <myTask+0x2a06>
					band_selected = 0;
 8005146:	4b44      	ldr	r3, [pc, #272]	; (8005258 <myTask+0x2ae0>)
 8005148:	2200      	movs	r2, #0
 800514a:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 800514c:	4b43      	ldr	r3, [pc, #268]	; (800525c <myTask+0x2ae4>)
 800514e:	2200      	movs	r2, #0
 8005150:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8005152:	4b43      	ldr	r3, [pc, #268]	; (8005260 <myTask+0x2ae8>)
 8005154:	2200      	movs	r2, #0
 8005156:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8005158:	4b42      	ldr	r3, [pc, #264]	; (8005264 <myTask+0x2aec>)
 800515a:	2200      	movs	r2, #0
 800515c:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 1;
 800515e:	4b42      	ldr	r3, [pc, #264]	; (8005268 <myTask+0x2af0>)
 8005160:	2201      	movs	r2, #1
 8005162:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8005164:	4b41      	ldr	r3, [pc, #260]	; (800526c <myTask+0x2af4>)
 8005166:	2200      	movs	r2, #0
 8005168:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 800516a:	4b41      	ldr	r3, [pc, #260]	; (8005270 <myTask+0x2af8>)
 800516c:	2200      	movs	r2, #0
 800516e:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8005170:	4b37      	ldr	r3, [pc, #220]	; (8005250 <myTask+0x2ad8>)
 8005172:	2206      	movs	r2, #6
 8005174:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 8005176:	4b37      	ldr	r3, [pc, #220]	; (8005254 <myTask+0x2adc>)
 8005178:	220c      	movs	r2, #12
 800517a:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = l_bw;
				}
				break;
 800517c:	e05c      	b.n	8005238 <myTask+0x2ac0>
				else if(switchDown()){
 800517e:	f002 fb59 	bl	8007834 <switchDown>
 8005182:	4603      	mov	r3, r0
 8005184:	2b00      	cmp	r3, #0
 8005186:	d01b      	beq.n	80051c0 <myTask+0x2a48>
					band_selected = 1;
 8005188:	4b33      	ldr	r3, [pc, #204]	; (8005258 <myTask+0x2ae0>)
 800518a:	2201      	movs	r2, #1
 800518c:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 800518e:	4b33      	ldr	r3, [pc, #204]	; (800525c <myTask+0x2ae4>)
 8005190:	2200      	movs	r2, #0
 8005192:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8005194:	4b32      	ldr	r3, [pc, #200]	; (8005260 <myTask+0x2ae8>)
 8005196:	2200      	movs	r2, #0
 8005198:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 800519a:	4b32      	ldr	r3, [pc, #200]	; (8005264 <myTask+0x2aec>)
 800519c:	2200      	movs	r2, #0
 800519e:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 80051a0:	4b31      	ldr	r3, [pc, #196]	; (8005268 <myTask+0x2af0>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 80051a6:	4b31      	ldr	r3, [pc, #196]	; (800526c <myTask+0x2af4>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80051ac:	4b30      	ldr	r3, [pc, #192]	; (8005270 <myTask+0x2af8>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 80051b2:	4b27      	ldr	r3, [pc, #156]	; (8005250 <myTask+0x2ad8>)
 80051b4:	2206      	movs	r2, #6
 80051b6:	701a      	strb	r2, [r3, #0]
					last_state = band;
 80051b8:	4b26      	ldr	r3, [pc, #152]	; (8005254 <myTask+0x2adc>)
 80051ba:	2208      	movs	r2, #8
 80051bc:	701a      	strb	r2, [r3, #0]
				break;
 80051be:	e03b      	b.n	8005238 <myTask+0x2ac0>
				else if(switchLeft() || switchRight()){
 80051c0:	f002 fb64 	bl	800788c <switchLeft>
 80051c4:	4603      	mov	r3, r0
 80051c6:	2b00      	cmp	r3, #0
 80051c8:	d104      	bne.n	80051d4 <myTask+0x2a5c>
 80051ca:	f002 fb8b 	bl	80078e4 <switchRight>
 80051ce:	4603      	mov	r3, r0
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d031      	beq.n	8005238 <myTask+0x2ac0>
					band_selected = 0;
 80051d4:	4b20      	ldr	r3, [pc, #128]	; (8005258 <myTask+0x2ae0>)
 80051d6:	2200      	movs	r2, #0
 80051d8:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 80051da:	4b20      	ldr	r3, [pc, #128]	; (800525c <myTask+0x2ae4>)
 80051dc:	2200      	movs	r2, #0
 80051de:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 80051e0:	4b1f      	ldr	r3, [pc, #124]	; (8005260 <myTask+0x2ae8>)
 80051e2:	2200      	movs	r2, #0
 80051e4:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 80051e6:	4b1f      	ldr	r3, [pc, #124]	; (8005264 <myTask+0x2aec>)
 80051e8:	2200      	movs	r2, #0
 80051ea:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 80051ec:	4b1e      	ldr	r3, [pc, #120]	; (8005268 <myTask+0x2af0>)
 80051ee:	2200      	movs	r2, #0
 80051f0:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 1;
 80051f2:	4b1e      	ldr	r3, [pc, #120]	; (800526c <myTask+0x2af4>)
 80051f4:	2201      	movs	r2, #1
 80051f6:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80051f8:	4b1d      	ldr	r3, [pc, #116]	; (8005270 <myTask+0x2af8>)
 80051fa:	2200      	movs	r2, #0
 80051fc:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 80051fe:	4b14      	ldr	r3, [pc, #80]	; (8005250 <myTask+0x2ad8>)
 8005200:	2206      	movs	r2, #6
 8005202:	701a      	strb	r2, [r3, #0]
					last_state = l_bw;
 8005204:	4b13      	ldr	r3, [pc, #76]	; (8005254 <myTask+0x2adc>)
 8005206:	220d      	movs	r2, #13
 8005208:	701a      	strb	r2, [r3, #0]
				break;
 800520a:	e015      	b.n	8005238 <myTask+0x2ac0>
			break;
 800520c:	bf00      	nop
 800520e:	e014      	b.n	800523a <myTask+0x2ac2>
			break;
 8005210:	bf00      	nop
 8005212:	e012      	b.n	800523a <myTask+0x2ac2>
			break;
 8005214:	bf00      	nop
 8005216:	e010      	b.n	800523a <myTask+0x2ac2>
			break;
 8005218:	bf00      	nop
 800521a:	e00e      	b.n	800523a <myTask+0x2ac2>
			break;
 800521c:	bf00      	nop
 800521e:	e00c      	b.n	800523a <myTask+0x2ac2>
				break;
 8005220:	bf00      	nop
 8005222:	e00a      	b.n	800523a <myTask+0x2ac2>
				break;
 8005224:	bf00      	nop
 8005226:	e008      	b.n	800523a <myTask+0x2ac2>
				break;
 8005228:	bf00      	nop
 800522a:	e006      	b.n	800523a <myTask+0x2ac2>
				break;
 800522c:	bf00      	nop
 800522e:	e004      	b.n	800523a <myTask+0x2ac2>
				break;
 8005230:	bf00      	nop
 8005232:	e002      	b.n	800523a <myTask+0x2ac2>
				break;
 8005234:	bf00      	nop
 8005236:	e000      	b.n	800523a <myTask+0x2ac2>
				break;
 8005238:	bf00      	nop
	}
}
 800523a:	bf00      	nop
 800523c:	3704      	adds	r7, #4
 800523e:	46bd      	mov	sp, r7
 8005240:	bd90      	pop	{r4, r7, pc}
 8005242:	bf00      	nop
 8005244:	200006b2 	.word	0x200006b2
 8005248:	20000d04 	.word	0x20000d04
 800524c:	200008dc 	.word	0x200008dc
 8005250:	2000064c 	.word	0x2000064c
 8005254:	20000001 	.word	0x20000001
 8005258:	20000002 	.word	0x20000002
 800525c:	2000021f 	.word	0x2000021f
 8005260:	20000220 	.word	0x20000220
 8005264:	20000221 	.word	0x20000221
 8005268:	20000222 	.word	0x20000222
 800526c:	20000223 	.word	0x20000223
 8005270:	20000224 	.word	0x20000224

08005274 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8005274:	b480      	push	{r7}
 8005276:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8005278:	bf00      	nop
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr

08005282 <bytesToWrite>:
 *  Created on: Mar 11, 2021
 *      Author: Andi
 */
#include "myEEPROM.h"

uint16_t bytesToWrite(uint16_t size, uint16_t offset){
 8005282:	b480      	push	{r7}
 8005284:	b083      	sub	sp, #12
 8005286:	af00      	add	r7, sp, #0
 8005288:	4603      	mov	r3, r0
 800528a:	460a      	mov	r2, r1
 800528c:	80fb      	strh	r3, [r7, #6]
 800528e:	4613      	mov	r3, r2
 8005290:	80bb      	strh	r3, [r7, #4]
	if((size+offset)<32){
 8005292:	88fa      	ldrh	r2, [r7, #6]
 8005294:	88bb      	ldrh	r3, [r7, #4]
 8005296:	4413      	add	r3, r2
 8005298:	2b1f      	cmp	r3, #31
 800529a:	dc01      	bgt.n	80052a0 <bytesToWrite+0x1e>
		return size;
 800529c:	88fb      	ldrh	r3, [r7, #6]
 800529e:	e003      	b.n	80052a8 <bytesToWrite+0x26>
	} else{
		return 32 - offset;
 80052a0:	88bb      	ldrh	r3, [r7, #4]
 80052a2:	f1c3 0320 	rsb	r3, r3, #32
 80052a6:	b29b      	uxth	r3, r3
	}
}
 80052a8:	4618      	mov	r0, r3
 80052aa:	370c      	adds	r7, #12
 80052ac:	46bd      	mov	sp, r7
 80052ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b2:	4770      	bx	lr

080052b4 <EEPROM_Write>:

void EEPROM_Write(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b08e      	sub	sp, #56	; 0x38
 80052b8:	af04      	add	r7, sp, #16
 80052ba:	60ba      	str	r2, [r7, #8]
 80052bc:	461a      	mov	r2, r3
 80052be:	4603      	mov	r3, r0
 80052c0:	81fb      	strh	r3, [r7, #14]
 80052c2:	460b      	mov	r3, r1
 80052c4:	81bb      	strh	r3, [r7, #12]
 80052c6:	4613      	mov	r3, r2
 80052c8:	80fb      	strh	r3, [r7, #6]
	int pAddrPos = log(32)/log(2);
 80052ca:	2305      	movs	r3, #5
 80052cc:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 80052ce:	89fb      	ldrh	r3, [r7, #14]
 80052d0:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t endPage = page + ((size+offset)/32);
 80052d2:	88fa      	ldrh	r2, [r7, #6]
 80052d4:	89bb      	ldrh	r3, [r7, #12]
 80052d6:	4413      	add	r3, r2
 80052d8:	2b00      	cmp	r3, #0
 80052da:	da00      	bge.n	80052de <EEPROM_Write+0x2a>
 80052dc:	331f      	adds	r3, #31
 80052de:	115b      	asrs	r3, r3, #5
 80052e0:	b29a      	uxth	r2, r3
 80052e2:	89fb      	ldrh	r3, [r7, #14]
 80052e4:	4413      	add	r3, r2
 80052e6:	837b      	strh	r3, [r7, #26]

	uint16_t numOfPages = endPage - startPage;
 80052e8:	8b7a      	ldrh	r2, [r7, #26]
 80052ea:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80052ec:	1ad3      	subs	r3, r2, r3
 80052ee:	833b      	strh	r3, [r7, #24]
	uint16_t pos = 0;
 80052f0:	2300      	movs	r3, #0
 80052f2:	84bb      	strh	r3, [r7, #36]	; 0x24

	for(int16_t i=0; i<numOfPages; i++){
 80052f4:	2300      	movs	r3, #0
 80052f6:	847b      	strh	r3, [r7, #34]	; 0x22
 80052f8:	e034      	b.n	8005364 <EEPROM_Write+0xb0>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 80052fa:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80052fc:	89b9      	ldrh	r1, [r7, #12]
 80052fe:	69fb      	ldr	r3, [r7, #28]
 8005300:	430b      	orrs	r3, r1
 8005302:	fa02 f303 	lsl.w	r3, r2, r3
 8005306:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 8005308:	89ba      	ldrh	r2, [r7, #12]
 800530a:	88fb      	ldrh	r3, [r7, #6]
 800530c:	4611      	mov	r1, r2
 800530e:	4618      	mov	r0, r3
 8005310:	f7ff ffb7 	bl	8005282 <bytesToWrite>
 8005314:	4603      	mov	r3, r0
 8005316:	82bb      	strh	r3, [r7, #20]

		HAL_I2C_Mem_Write(&hi2c3, 0xA0, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 8005318:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800531a:	68ba      	ldr	r2, [r7, #8]
 800531c:	4413      	add	r3, r2
 800531e:	8af9      	ldrh	r1, [r7, #22]
 8005320:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005324:	9202      	str	r2, [sp, #8]
 8005326:	8aba      	ldrh	r2, [r7, #20]
 8005328:	9201      	str	r2, [sp, #4]
 800532a:	9300      	str	r3, [sp, #0]
 800532c:	2310      	movs	r3, #16
 800532e:	460a      	mov	r2, r1
 8005330:	21a0      	movs	r1, #160	; 0xa0
 8005332:	4811      	ldr	r0, [pc, #68]	; (8005378 <EEPROM_Write+0xc4>)
 8005334:	f003 ffd0 	bl	80092d8 <HAL_I2C_Mem_Write>

		startPage += 1;
 8005338:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800533a:	3301      	adds	r3, #1
 800533c:	84fb      	strh	r3, [r7, #38]	; 0x26
		offset = 0;
 800533e:	2300      	movs	r3, #0
 8005340:	81bb      	strh	r3, [r7, #12]

		size = size - bytesRemaining;
 8005342:	88fa      	ldrh	r2, [r7, #6]
 8005344:	8abb      	ldrh	r3, [r7, #20]
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	80fb      	strh	r3, [r7, #6]
		pos += bytesRemaining;
 800534a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800534c:	8abb      	ldrh	r3, [r7, #20]
 800534e:	4413      	add	r3, r2
 8005350:	84bb      	strh	r3, [r7, #36]	; 0x24

		HAL_Delay(5);
 8005352:	2005      	movs	r0, #5
 8005354:	f002 ff02 	bl	800815c <HAL_Delay>
	for(int16_t i=0; i<numOfPages; i++){
 8005358:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 800535c:	b29b      	uxth	r3, r3
 800535e:	3301      	adds	r3, #1
 8005360:	b29b      	uxth	r3, r3
 8005362:	847b      	strh	r3, [r7, #34]	; 0x22
 8005364:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8005368:	8b3b      	ldrh	r3, [r7, #24]
 800536a:	429a      	cmp	r2, r3
 800536c:	dbc5      	blt.n	80052fa <EEPROM_Write+0x46>
	}
}
 800536e:	bf00      	nop
 8005370:	3728      	adds	r7, #40	; 0x28
 8005372:	46bd      	mov	sp, r7
 8005374:	bd80      	pop	{r7, pc}
 8005376:	bf00      	nop
 8005378:	20000654 	.word	0x20000654

0800537c <EEPROM_Read>:

void EEPROM_Read(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 800537c:	b580      	push	{r7, lr}
 800537e:	b08c      	sub	sp, #48	; 0x30
 8005380:	af04      	add	r7, sp, #16
 8005382:	60ba      	str	r2, [r7, #8]
 8005384:	461a      	mov	r2, r3
 8005386:	4603      	mov	r3, r0
 8005388:	81fb      	strh	r3, [r7, #14]
 800538a:	460b      	mov	r3, r1
 800538c:	81bb      	strh	r3, [r7, #12]
 800538e:	4613      	mov	r3, r2
 8005390:	80fb      	strh	r3, [r7, #6]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 8005392:	2305      	movs	r3, #5
 8005394:	833b      	strh	r3, [r7, #24]

	uint16_t startPage = page;
 8005396:	89fb      	ldrh	r3, [r7, #14]
 8005398:	83fb      	strh	r3, [r7, #30]
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 800539a:	88fa      	ldrh	r2, [r7, #6]
 800539c:	89bb      	ldrh	r3, [r7, #12]
 800539e:	4413      	add	r3, r2
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	da00      	bge.n	80053a6 <EEPROM_Read+0x2a>
 80053a4:	331f      	adds	r3, #31
 80053a6:	115b      	asrs	r3, r3, #5
 80053a8:	b29a      	uxth	r2, r3
 80053aa:	89fb      	ldrh	r3, [r7, #14]
 80053ac:	4413      	add	r3, r2
 80053ae:	82fb      	strh	r3, [r7, #22]

	uint16_t numOfPages = endPage - startPage;
 80053b0:	8afa      	ldrh	r2, [r7, #22]
 80053b2:	8bfb      	ldrh	r3, [r7, #30]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	82bb      	strh	r3, [r7, #20]
	uint16_t pos = 0;
 80053b8:	2300      	movs	r3, #0
 80053ba:	83bb      	strh	r3, [r7, #28]

	for(int16_t i=0; i<numOfPages; i++){
 80053bc:	2300      	movs	r3, #0
 80053be:	837b      	strh	r3, [r7, #26]
 80053c0:	e032      	b.n	8005428 <EEPROM_Read+0xac>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 80053c2:	8bfa      	ldrh	r2, [r7, #30]
 80053c4:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
 80053c8:	89bb      	ldrh	r3, [r7, #12]
 80053ca:	430b      	orrs	r3, r1
 80053cc:	fa02 f303 	lsl.w	r3, r2, r3
 80053d0:	827b      	strh	r3, [r7, #18]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 80053d2:	89ba      	ldrh	r2, [r7, #12]
 80053d4:	88fb      	ldrh	r3, [r7, #6]
 80053d6:	4611      	mov	r1, r2
 80053d8:	4618      	mov	r0, r3
 80053da:	f7ff ff52 	bl	8005282 <bytesToWrite>
 80053de:	4603      	mov	r3, r0
 80053e0:	823b      	strh	r3, [r7, #16]

		HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 80053e2:	8bbb      	ldrh	r3, [r7, #28]
 80053e4:	68ba      	ldr	r2, [r7, #8]
 80053e6:	4413      	add	r3, r2
 80053e8:	8a79      	ldrh	r1, [r7, #18]
 80053ea:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80053ee:	9202      	str	r2, [sp, #8]
 80053f0:	8a3a      	ldrh	r2, [r7, #16]
 80053f2:	9201      	str	r2, [sp, #4]
 80053f4:	9300      	str	r3, [sp, #0]
 80053f6:	2310      	movs	r3, #16
 80053f8:	460a      	mov	r2, r1
 80053fa:	21a0      	movs	r1, #160	; 0xa0
 80053fc:	480f      	ldr	r0, [pc, #60]	; (800543c <EEPROM_Read+0xc0>)
 80053fe:	f004 f865 	bl	80094cc <HAL_I2C_Mem_Read>

		startPage += 1;
 8005402:	8bfb      	ldrh	r3, [r7, #30]
 8005404:	3301      	adds	r3, #1
 8005406:	83fb      	strh	r3, [r7, #30]
		offset = 0;
 8005408:	2300      	movs	r3, #0
 800540a:	81bb      	strh	r3, [r7, #12]
		size = size - bytesRemaining;
 800540c:	88fa      	ldrh	r2, [r7, #6]
 800540e:	8a3b      	ldrh	r3, [r7, #16]
 8005410:	1ad3      	subs	r3, r2, r3
 8005412:	80fb      	strh	r3, [r7, #6]
		pos  = pos + bytesRemaining;
 8005414:	8bba      	ldrh	r2, [r7, #28]
 8005416:	8a3b      	ldrh	r3, [r7, #16]
 8005418:	4413      	add	r3, r2
 800541a:	83bb      	strh	r3, [r7, #28]
	for(int16_t i=0; i<numOfPages; i++){
 800541c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8005420:	b29b      	uxth	r3, r3
 8005422:	3301      	adds	r3, #1
 8005424:	b29b      	uxth	r3, r3
 8005426:	837b      	strh	r3, [r7, #26]
 8005428:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800542c:	8abb      	ldrh	r3, [r7, #20]
 800542e:	429a      	cmp	r2, r3
 8005430:	dbc7      	blt.n	80053c2 <EEPROM_Read+0x46>
	}
}
 8005432:	bf00      	nop
 8005434:	3720      	adds	r7, #32
 8005436:	46bd      	mov	sp, r7
 8005438:	bd80      	pop	{r7, pc}
 800543a:	bf00      	nop
 800543c:	20000654 	.word	0x20000654

08005440 <EEPROM_WriteByte>:

void EEPROM_WriteByte(uint16_t page, uint16_t address, uint8_t *pData){
 8005440:	b580      	push	{r7, lr}
 8005442:	b088      	sub	sp, #32
 8005444:	af04      	add	r7, sp, #16
 8005446:	4603      	mov	r3, r0
 8005448:	603a      	str	r2, [r7, #0]
 800544a:	80fb      	strh	r3, [r7, #6]
 800544c:	460b      	mov	r3, r1
 800544e:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 8005450:	2305      	movs	r3, #5
 8005452:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 8005454:	88fa      	ldrh	r2, [r7, #6]
 8005456:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800545a:	fa02 f303 	lsl.w	r3, r2, r3
 800545e:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Write(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 8005460:	89ba      	ldrh	r2, [r7, #12]
 8005462:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005466:	9302      	str	r3, [sp, #8]
 8005468:	2301      	movs	r3, #1
 800546a:	9301      	str	r3, [sp, #4]
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	9300      	str	r3, [sp, #0]
 8005470:	2310      	movs	r3, #16
 8005472:	21a0      	movs	r1, #160	; 0xa0
 8005474:	4804      	ldr	r0, [pc, #16]	; (8005488 <EEPROM_WriteByte+0x48>)
 8005476:	f003 ff2f 	bl	80092d8 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 800547a:	2005      	movs	r0, #5
 800547c:	f002 fe6e 	bl	800815c <HAL_Delay>
}
 8005480:	bf00      	nop
 8005482:	3710      	adds	r7, #16
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}
 8005488:	20000654 	.word	0x20000654

0800548c <EEPROM_ReadByte>:

void EEPROM_ReadByte(uint16_t page, uint16_t address, uint8_t *pData){
 800548c:	b580      	push	{r7, lr}
 800548e:	b088      	sub	sp, #32
 8005490:	af04      	add	r7, sp, #16
 8005492:	4603      	mov	r3, r0
 8005494:	603a      	str	r2, [r7, #0]
 8005496:	80fb      	strh	r3, [r7, #6]
 8005498:	460b      	mov	r3, r1
 800549a:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 800549c:	2305      	movs	r3, #5
 800549e:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 80054a0:	88fa      	ldrh	r2, [r7, #6]
 80054a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80054a6:	fa02 f303 	lsl.w	r3, r2, r3
 80054aa:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 80054ac:	89ba      	ldrh	r2, [r7, #12]
 80054ae:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80054b2:	9302      	str	r3, [sp, #8]
 80054b4:	2301      	movs	r3, #1
 80054b6:	9301      	str	r3, [sp, #4]
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	9300      	str	r3, [sp, #0]
 80054bc:	2310      	movs	r3, #16
 80054be:	21a0      	movs	r1, #160	; 0xa0
 80054c0:	4803      	ldr	r0, [pc, #12]	; (80054d0 <EEPROM_ReadByte+0x44>)
 80054c2:	f004 f803 	bl	80094cc <HAL_I2C_Mem_Read>
}
 80054c6:	bf00      	nop
 80054c8:	3710      	adds	r7, #16
 80054ca:	46bd      	mov	sp, r7
 80054cc:	bd80      	pop	{r7, pc}
 80054ce:	bf00      	nop
 80054d0:	20000654 	.word	0x20000654
 80054d4:	00000000 	.word	0x00000000

080054d8 <shelv>:
 */

#include "myFilter.h"


void shelv(float *pCoeffs, _Bool type, float gain, float fc, float fs){
 80054d8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80054dc:	b08b      	sub	sp, #44	; 0x2c
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6178      	str	r0, [r7, #20]
 80054e2:	460b      	mov	r3, r1
 80054e4:	ed87 0a03 	vstr	s0, [r7, #12]
 80054e8:	edc7 0a02 	vstr	s1, [r7, #8]
 80054ec:	ed87 1a01 	vstr	s2, [r7, #4]
 80054f0:	74fb      	strb	r3, [r7, #19]
	float cf_PI = 3.14159265359;
 80054f2:	4bcf      	ldr	r3, [pc, #828]	; (8005830 <shelv+0x358>)
 80054f4:	627b      	str	r3, [r7, #36]	; 0x24
	float V = pow(10,gain/20.0);
 80054f6:	68f8      	ldr	r0, [r7, #12]
 80054f8:	f7fb f836 	bl	8000568 <__aeabi_f2d>
 80054fc:	f04f 0200 	mov.w	r2, #0
 8005500:	4bcc      	ldr	r3, [pc, #816]	; (8005834 <shelv+0x35c>)
 8005502:	f7fb f9b3 	bl	800086c <__aeabi_ddiv>
 8005506:	4603      	mov	r3, r0
 8005508:	460c      	mov	r4, r1
 800550a:	ec44 3b17 	vmov	d7, r3, r4
 800550e:	eeb0 1a47 	vmov.f32	s2, s14
 8005512:	eef0 1a67 	vmov.f32	s3, s15
 8005516:	ed9f 0bc2 	vldr	d0, [pc, #776]	; 8005820 <shelv+0x348>
 800551a:	f00b f9a5 	bl	8010868 <pow>
 800551e:	ec54 3b10 	vmov	r3, r4, d0
 8005522:	4618      	mov	r0, r3
 8005524:	4621      	mov	r1, r4
 8005526:	f7fb fb6f 	bl	8000c08 <__aeabi_d2f>
 800552a:	4603      	mov	r3, r0
 800552c:	623b      	str	r3, [r7, #32]
	float K = tan(cf_PI*fc/fs);
 800552e:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005532:	edd7 7a02 	vldr	s15, [r7, #8]
 8005536:	ee27 7a27 	vmul.f32	s14, s14, s15
 800553a:	edd7 7a01 	vldr	s15, [r7, #4]
 800553e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005542:	ee16 0a90 	vmov	r0, s13
 8005546:	f7fb f80f 	bl	8000568 <__aeabi_f2d>
 800554a:	4603      	mov	r3, r0
 800554c:	460c      	mov	r4, r1
 800554e:	ec44 3b10 	vmov	d0, r3, r4
 8005552:	f00b f959 	bl	8010808 <tan>
 8005556:	ec54 3b10 	vmov	r3, r4, d0
 800555a:	4618      	mov	r0, r3
 800555c:	4621      	mov	r1, r4
 800555e:	f7fb fb53 	bl	8000c08 <__aeabi_d2f>
 8005562:	4603      	mov	r3, r0
 8005564:	61fb      	str	r3, [r7, #28]
	float norm = 0;
 8005566:	f04f 0300 	mov.w	r3, #0
 800556a:	61bb      	str	r3, [r7, #24]

	/* Low Shelving Filter*/
	if(!type){
 800556c:	7cfb      	ldrb	r3, [r7, #19]
 800556e:	f083 0301 	eor.w	r3, r3, #1
 8005572:	b2db      	uxtb	r3, r3
 8005574:	2b00      	cmp	r3, #0
 8005576:	f000 82dd 	beq.w	8005b34 <shelv+0x65c>
		/* Boost*/
		if(gain > 0){
 800557a:	edd7 7a03 	vldr	s15, [r7, #12]
 800557e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005586:	f340 8159 	ble.w	800583c <shelv+0x364>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 800558a:	69f8      	ldr	r0, [r7, #28]
 800558c:	f7fa ffec 	bl	8000568 <__aeabi_f2d>
 8005590:	a3a5      	add	r3, pc, #660	; (adr r3, 8005828 <shelv+0x350>)
 8005592:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005596:	f7fb f83f 	bl	8000618 <__aeabi_dmul>
 800559a:	4603      	mov	r3, r0
 800559c:	460c      	mov	r4, r1
 800559e:	4618      	mov	r0, r3
 80055a0:	4621      	mov	r1, r4
 80055a2:	f04f 0200 	mov.w	r2, #0
 80055a6:	4ba4      	ldr	r3, [pc, #656]	; (8005838 <shelv+0x360>)
 80055a8:	f7fa fe80 	bl	80002ac <__adddf3>
 80055ac:	4603      	mov	r3, r0
 80055ae:	460c      	mov	r4, r1
 80055b0:	4625      	mov	r5, r4
 80055b2:	461c      	mov	r4, r3
 80055b4:	ed97 7a07 	vldr	s14, [r7, #28]
 80055b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80055bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055c0:	ee17 0a90 	vmov	r0, s15
 80055c4:	f7fa ffd0 	bl	8000568 <__aeabi_f2d>
 80055c8:	4602      	mov	r2, r0
 80055ca:	460b      	mov	r3, r1
 80055cc:	4620      	mov	r0, r4
 80055ce:	4629      	mov	r1, r5
 80055d0:	f7fa fe6c 	bl	80002ac <__adddf3>
 80055d4:	4603      	mov	r3, r0
 80055d6:	460c      	mov	r4, r1
 80055d8:	461a      	mov	r2, r3
 80055da:	4623      	mov	r3, r4
 80055dc:	f04f 0000 	mov.w	r0, #0
 80055e0:	4995      	ldr	r1, [pc, #596]	; (8005838 <shelv+0x360>)
 80055e2:	f7fb f943 	bl	800086c <__aeabi_ddiv>
 80055e6:	4603      	mov	r3, r0
 80055e8:	460c      	mov	r4, r1
 80055ea:	4618      	mov	r0, r3
 80055ec:	4621      	mov	r1, r4
 80055ee:	f7fb fb0b 	bl	8000c08 <__aeabi_d2f>
 80055f2:	4603      	mov	r3, r0
 80055f4:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (1 + sqrt(2*V)*K + V * K * K) * norm;
 80055f6:	edd7 7a08 	vldr	s15, [r7, #32]
 80055fa:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80055fe:	ee17 0a90 	vmov	r0, s15
 8005602:	f7fa ffb1 	bl	8000568 <__aeabi_f2d>
 8005606:	4603      	mov	r3, r0
 8005608:	460c      	mov	r4, r1
 800560a:	ec44 3b10 	vmov	d0, r3, r4
 800560e:	f00b fa9b 	bl	8010b48 <sqrt>
 8005612:	ec56 5b10 	vmov	r5, r6, d0
 8005616:	69f8      	ldr	r0, [r7, #28]
 8005618:	f7fa ffa6 	bl	8000568 <__aeabi_f2d>
 800561c:	4603      	mov	r3, r0
 800561e:	460c      	mov	r4, r1
 8005620:	461a      	mov	r2, r3
 8005622:	4623      	mov	r3, r4
 8005624:	4628      	mov	r0, r5
 8005626:	4631      	mov	r1, r6
 8005628:	f7fa fff6 	bl	8000618 <__aeabi_dmul>
 800562c:	4603      	mov	r3, r0
 800562e:	460c      	mov	r4, r1
 8005630:	4618      	mov	r0, r3
 8005632:	4621      	mov	r1, r4
 8005634:	f04f 0200 	mov.w	r2, #0
 8005638:	4b7f      	ldr	r3, [pc, #508]	; (8005838 <shelv+0x360>)
 800563a:	f7fa fe37 	bl	80002ac <__adddf3>
 800563e:	4603      	mov	r3, r0
 8005640:	460c      	mov	r4, r1
 8005642:	4625      	mov	r5, r4
 8005644:	461c      	mov	r4, r3
 8005646:	ed97 7a08 	vldr	s14, [r7, #32]
 800564a:	edd7 7a07 	vldr	s15, [r7, #28]
 800564e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005652:	edd7 7a07 	vldr	s15, [r7, #28]
 8005656:	ee67 7a27 	vmul.f32	s15, s14, s15
 800565a:	ee17 0a90 	vmov	r0, s15
 800565e:	f7fa ff83 	bl	8000568 <__aeabi_f2d>
 8005662:	4602      	mov	r2, r0
 8005664:	460b      	mov	r3, r1
 8005666:	4620      	mov	r0, r4
 8005668:	4629      	mov	r1, r5
 800566a:	f7fa fe1f 	bl	80002ac <__adddf3>
 800566e:	4603      	mov	r3, r0
 8005670:	460c      	mov	r4, r1
 8005672:	4625      	mov	r5, r4
 8005674:	461c      	mov	r4, r3
 8005676:	69b8      	ldr	r0, [r7, #24]
 8005678:	f7fa ff76 	bl	8000568 <__aeabi_f2d>
 800567c:	4602      	mov	r2, r0
 800567e:	460b      	mov	r3, r1
 8005680:	4620      	mov	r0, r4
 8005682:	4629      	mov	r1, r5
 8005684:	f7fa ffc8 	bl	8000618 <__aeabi_dmul>
 8005688:	4603      	mov	r3, r0
 800568a:	460c      	mov	r4, r1
 800568c:	4618      	mov	r0, r3
 800568e:	4621      	mov	r1, r4
 8005690:	f7fb faba 	bl	8000c08 <__aeabi_d2f>
 8005694:	4602      	mov	r2, r0
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (V * K * K - 1)) * norm;
 800569a:	ed97 7a08 	vldr	s14, [r7, #32]
 800569e:	edd7 7a07 	vldr	s15, [r7, #28]
 80056a2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80056a6:	edd7 7a07 	vldr	s15, [r7, #28]
 80056aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80056b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80056b6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	3304      	adds	r3, #4
 80056be:	edd7 7a06 	vldr	s15, [r7, #24]
 80056c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056c6:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (1 - sqrt(2*V)*K + V * K * K) * norm;
 80056ca:	edd7 7a08 	vldr	s15, [r7, #32]
 80056ce:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80056d2:	ee17 0a90 	vmov	r0, s15
 80056d6:	f7fa ff47 	bl	8000568 <__aeabi_f2d>
 80056da:	4603      	mov	r3, r0
 80056dc:	460c      	mov	r4, r1
 80056de:	ec44 3b10 	vmov	d0, r3, r4
 80056e2:	f00b fa31 	bl	8010b48 <sqrt>
 80056e6:	ec56 5b10 	vmov	r5, r6, d0
 80056ea:	69f8      	ldr	r0, [r7, #28]
 80056ec:	f7fa ff3c 	bl	8000568 <__aeabi_f2d>
 80056f0:	4603      	mov	r3, r0
 80056f2:	460c      	mov	r4, r1
 80056f4:	461a      	mov	r2, r3
 80056f6:	4623      	mov	r3, r4
 80056f8:	4628      	mov	r0, r5
 80056fa:	4631      	mov	r1, r6
 80056fc:	f7fa ff8c 	bl	8000618 <__aeabi_dmul>
 8005700:	4603      	mov	r3, r0
 8005702:	460c      	mov	r4, r1
 8005704:	461a      	mov	r2, r3
 8005706:	4623      	mov	r3, r4
 8005708:	f04f 0000 	mov.w	r0, #0
 800570c:	494a      	ldr	r1, [pc, #296]	; (8005838 <shelv+0x360>)
 800570e:	f7fa fdcb 	bl	80002a8 <__aeabi_dsub>
 8005712:	4603      	mov	r3, r0
 8005714:	460c      	mov	r4, r1
 8005716:	4625      	mov	r5, r4
 8005718:	461c      	mov	r4, r3
 800571a:	ed97 7a08 	vldr	s14, [r7, #32]
 800571e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005722:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005726:	edd7 7a07 	vldr	s15, [r7, #28]
 800572a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800572e:	ee17 0a90 	vmov	r0, s15
 8005732:	f7fa ff19 	bl	8000568 <__aeabi_f2d>
 8005736:	4602      	mov	r2, r0
 8005738:	460b      	mov	r3, r1
 800573a:	4620      	mov	r0, r4
 800573c:	4629      	mov	r1, r5
 800573e:	f7fa fdb5 	bl	80002ac <__adddf3>
 8005742:	4603      	mov	r3, r0
 8005744:	460c      	mov	r4, r1
 8005746:	4625      	mov	r5, r4
 8005748:	461c      	mov	r4, r3
 800574a:	69b8      	ldr	r0, [r7, #24]
 800574c:	f7fa ff0c 	bl	8000568 <__aeabi_f2d>
 8005750:	4602      	mov	r2, r0
 8005752:	460b      	mov	r3, r1
 8005754:	4620      	mov	r0, r4
 8005756:	4629      	mov	r1, r5
 8005758:	f7fa ff5e 	bl	8000618 <__aeabi_dmul>
 800575c:	4603      	mov	r3, r0
 800575e:	460c      	mov	r4, r1
 8005760:	4619      	mov	r1, r3
 8005762:	4622      	mov	r2, r4
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f103 0408 	add.w	r4, r3, #8
 800576a:	4608      	mov	r0, r1
 800576c:	4611      	mov	r1, r2
 800576e:	f7fb fa4b 	bl	8000c08 <__aeabi_d2f>
 8005772:	4603      	mov	r3, r0
 8005774:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8005776:	ed97 7a07 	vldr	s14, [r7, #28]
 800577a:	edd7 7a07 	vldr	s15, [r7, #28]
 800577e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005782:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005786:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800578a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	330c      	adds	r3, #12
 8005792:	edd7 7a06 	vldr	s15, [r7, #24]
 8005796:	ee67 7a27 	vmul.f32	s15, s14, s15
 800579a:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K) * norm;
 800579e:	69f8      	ldr	r0, [r7, #28]
 80057a0:	f7fa fee2 	bl	8000568 <__aeabi_f2d>
 80057a4:	a320      	add	r3, pc, #128	; (adr r3, 8005828 <shelv+0x350>)
 80057a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057aa:	f7fa ff35 	bl	8000618 <__aeabi_dmul>
 80057ae:	4603      	mov	r3, r0
 80057b0:	460c      	mov	r4, r1
 80057b2:	461a      	mov	r2, r3
 80057b4:	4623      	mov	r3, r4
 80057b6:	f04f 0000 	mov.w	r0, #0
 80057ba:	491f      	ldr	r1, [pc, #124]	; (8005838 <shelv+0x360>)
 80057bc:	f7fa fd74 	bl	80002a8 <__aeabi_dsub>
 80057c0:	4603      	mov	r3, r0
 80057c2:	460c      	mov	r4, r1
 80057c4:	4625      	mov	r5, r4
 80057c6:	461c      	mov	r4, r3
 80057c8:	ed97 7a07 	vldr	s14, [r7, #28]
 80057cc:	edd7 7a07 	vldr	s15, [r7, #28]
 80057d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057d4:	ee17 0a90 	vmov	r0, s15
 80057d8:	f7fa fec6 	bl	8000568 <__aeabi_f2d>
 80057dc:	4602      	mov	r2, r0
 80057de:	460b      	mov	r3, r1
 80057e0:	4620      	mov	r0, r4
 80057e2:	4629      	mov	r1, r5
 80057e4:	f7fa fd62 	bl	80002ac <__adddf3>
 80057e8:	4603      	mov	r3, r0
 80057ea:	460c      	mov	r4, r1
 80057ec:	4625      	mov	r5, r4
 80057ee:	461c      	mov	r4, r3
 80057f0:	69b8      	ldr	r0, [r7, #24]
 80057f2:	f7fa feb9 	bl	8000568 <__aeabi_f2d>
 80057f6:	4602      	mov	r2, r0
 80057f8:	460b      	mov	r3, r1
 80057fa:	4620      	mov	r0, r4
 80057fc:	4629      	mov	r1, r5
 80057fe:	f7fa ff0b 	bl	8000618 <__aeabi_dmul>
 8005802:	4603      	mov	r3, r0
 8005804:	460c      	mov	r4, r1
 8005806:	4619      	mov	r1, r3
 8005808:	4622      	mov	r2, r4
 800580a:	697b      	ldr	r3, [r7, #20]
 800580c:	f103 0410 	add.w	r4, r3, #16
 8005810:	4608      	mov	r0, r1
 8005812:	4611      	mov	r1, r2
 8005814:	f7fb f9f8 	bl	8000c08 <__aeabi_d2f>
 8005818:	4603      	mov	r3, r0
 800581a:	6023      	str	r3, [r4, #0]
			pCoeffs[2] = 0.0f;
			pCoeffs[3] = 0.0f;
			pCoeffs[4] = 0.0f;
		}
	}
}
 800581c:	f000 bc4a 	b.w	80060b4 <shelv+0xbdc>
 8005820:	00000000 	.word	0x00000000
 8005824:	40240000 	.word	0x40240000
 8005828:	667f3bcd 	.word	0x667f3bcd
 800582c:	3ff6a09e 	.word	0x3ff6a09e
 8005830:	40490fdb 	.word	0x40490fdb
 8005834:	40340000 	.word	0x40340000
 8005838:	3ff00000 	.word	0x3ff00000
		else if(gain < 0){
 800583c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005840:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005848:	f140 8156 	bpl.w	8005af8 <shelv+0x620>
			norm = 1.0f / (V + sqrt(2*V) * K + K * K);
 800584c:	6a38      	ldr	r0, [r7, #32]
 800584e:	f7fa fe8b 	bl	8000568 <__aeabi_f2d>
 8005852:	4604      	mov	r4, r0
 8005854:	460d      	mov	r5, r1
 8005856:	edd7 7a08 	vldr	s15, [r7, #32]
 800585a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800585e:	ee17 0a90 	vmov	r0, s15
 8005862:	f7fa fe81 	bl	8000568 <__aeabi_f2d>
 8005866:	4602      	mov	r2, r0
 8005868:	460b      	mov	r3, r1
 800586a:	ec43 2b10 	vmov	d0, r2, r3
 800586e:	f00b f96b 	bl	8010b48 <sqrt>
 8005872:	ec59 8b10 	vmov	r8, r9, d0
 8005876:	69f8      	ldr	r0, [r7, #28]
 8005878:	f7fa fe76 	bl	8000568 <__aeabi_f2d>
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	4640      	mov	r0, r8
 8005882:	4649      	mov	r1, r9
 8005884:	f7fa fec8 	bl	8000618 <__aeabi_dmul>
 8005888:	4602      	mov	r2, r0
 800588a:	460b      	mov	r3, r1
 800588c:	4620      	mov	r0, r4
 800588e:	4629      	mov	r1, r5
 8005890:	f7fa fd0c 	bl	80002ac <__adddf3>
 8005894:	4603      	mov	r3, r0
 8005896:	460c      	mov	r4, r1
 8005898:	4625      	mov	r5, r4
 800589a:	461c      	mov	r4, r3
 800589c:	ed97 7a07 	vldr	s14, [r7, #28]
 80058a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80058a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058a8:	ee17 0a90 	vmov	r0, s15
 80058ac:	f7fa fe5c 	bl	8000568 <__aeabi_f2d>
 80058b0:	4602      	mov	r2, r0
 80058b2:	460b      	mov	r3, r1
 80058b4:	4620      	mov	r0, r4
 80058b6:	4629      	mov	r1, r5
 80058b8:	f7fa fcf8 	bl	80002ac <__adddf3>
 80058bc:	4603      	mov	r3, r0
 80058be:	460c      	mov	r4, r1
 80058c0:	461a      	mov	r2, r3
 80058c2:	4623      	mov	r3, r4
 80058c4:	f04f 0000 	mov.w	r0, #0
 80058c8:	4999      	ldr	r1, [pc, #612]	; (8005b30 <shelv+0x658>)
 80058ca:	f7fa ffcf 	bl	800086c <__aeabi_ddiv>
 80058ce:	4603      	mov	r3, r0
 80058d0:	460c      	mov	r4, r1
 80058d2:	4618      	mov	r0, r3
 80058d4:	4621      	mov	r1, r4
 80058d6:	f7fb f997 	bl	8000c08 <__aeabi_d2f>
 80058da:	4603      	mov	r3, r0
 80058dc:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 80058de:	6a38      	ldr	r0, [r7, #32]
 80058e0:	f7fa fe42 	bl	8000568 <__aeabi_f2d>
 80058e4:	4604      	mov	r4, r0
 80058e6:	460d      	mov	r5, r1
 80058e8:	69f8      	ldr	r0, [r7, #28]
 80058ea:	f7fa fe3d 	bl	8000568 <__aeabi_f2d>
 80058ee:	a38e      	add	r3, pc, #568	; (adr r3, 8005b28 <shelv+0x650>)
 80058f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058f4:	f7fa fe90 	bl	8000618 <__aeabi_dmul>
 80058f8:	4602      	mov	r2, r0
 80058fa:	460b      	mov	r3, r1
 80058fc:	4610      	mov	r0, r2
 80058fe:	4619      	mov	r1, r3
 8005900:	f04f 0200 	mov.w	r2, #0
 8005904:	4b8a      	ldr	r3, [pc, #552]	; (8005b30 <shelv+0x658>)
 8005906:	f7fa fcd1 	bl	80002ac <__adddf3>
 800590a:	4602      	mov	r2, r0
 800590c:	460b      	mov	r3, r1
 800590e:	4690      	mov	r8, r2
 8005910:	4699      	mov	r9, r3
 8005912:	ed97 7a07 	vldr	s14, [r7, #28]
 8005916:	edd7 7a07 	vldr	s15, [r7, #28]
 800591a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800591e:	ee17 0a90 	vmov	r0, s15
 8005922:	f7fa fe21 	bl	8000568 <__aeabi_f2d>
 8005926:	4602      	mov	r2, r0
 8005928:	460b      	mov	r3, r1
 800592a:	4640      	mov	r0, r8
 800592c:	4649      	mov	r1, r9
 800592e:	f7fa fcbd 	bl	80002ac <__adddf3>
 8005932:	4602      	mov	r2, r0
 8005934:	460b      	mov	r3, r1
 8005936:	4620      	mov	r0, r4
 8005938:	4629      	mov	r1, r5
 800593a:	f7fa fe6d 	bl	8000618 <__aeabi_dmul>
 800593e:	4603      	mov	r3, r0
 8005940:	460c      	mov	r4, r1
 8005942:	4625      	mov	r5, r4
 8005944:	461c      	mov	r4, r3
 8005946:	69b8      	ldr	r0, [r7, #24]
 8005948:	f7fa fe0e 	bl	8000568 <__aeabi_f2d>
 800594c:	4602      	mov	r2, r0
 800594e:	460b      	mov	r3, r1
 8005950:	4620      	mov	r0, r4
 8005952:	4629      	mov	r1, r5
 8005954:	f7fa fe60 	bl	8000618 <__aeabi_dmul>
 8005958:	4603      	mov	r3, r0
 800595a:	460c      	mov	r4, r1
 800595c:	4618      	mov	r0, r3
 800595e:	4621      	mov	r1, r4
 8005960:	f7fb f952 	bl	8000c08 <__aeabi_d2f>
 8005964:	4602      	mov	r2, r0
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 800596a:	edd7 7a08 	vldr	s15, [r7, #32]
 800596e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005972:	edd7 6a07 	vldr	s13, [r7, #28]
 8005976:	edd7 7a07 	vldr	s15, [r7, #28]
 800597a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800597e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005982:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005986:	ee27 7a27 	vmul.f32	s14, s14, s15
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	3304      	adds	r3, #4
 800598e:	edd7 7a06 	vldr	s15, [r7, #24]
 8005992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005996:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 800599a:	6a38      	ldr	r0, [r7, #32]
 800599c:	f7fa fde4 	bl	8000568 <__aeabi_f2d>
 80059a0:	4604      	mov	r4, r0
 80059a2:	460d      	mov	r5, r1
 80059a4:	69f8      	ldr	r0, [r7, #28]
 80059a6:	f7fa fddf 	bl	8000568 <__aeabi_f2d>
 80059aa:	a35f      	add	r3, pc, #380	; (adr r3, 8005b28 <shelv+0x650>)
 80059ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b0:	f7fa fe32 	bl	8000618 <__aeabi_dmul>
 80059b4:	4602      	mov	r2, r0
 80059b6:	460b      	mov	r3, r1
 80059b8:	f04f 0000 	mov.w	r0, #0
 80059bc:	495c      	ldr	r1, [pc, #368]	; (8005b30 <shelv+0x658>)
 80059be:	f7fa fc73 	bl	80002a8 <__aeabi_dsub>
 80059c2:	4602      	mov	r2, r0
 80059c4:	460b      	mov	r3, r1
 80059c6:	4690      	mov	r8, r2
 80059c8:	4699      	mov	r9, r3
 80059ca:	ed97 7a07 	vldr	s14, [r7, #28]
 80059ce:	edd7 7a07 	vldr	s15, [r7, #28]
 80059d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059d6:	ee17 0a90 	vmov	r0, s15
 80059da:	f7fa fdc5 	bl	8000568 <__aeabi_f2d>
 80059de:	4602      	mov	r2, r0
 80059e0:	460b      	mov	r3, r1
 80059e2:	4640      	mov	r0, r8
 80059e4:	4649      	mov	r1, r9
 80059e6:	f7fa fc61 	bl	80002ac <__adddf3>
 80059ea:	4602      	mov	r2, r0
 80059ec:	460b      	mov	r3, r1
 80059ee:	4620      	mov	r0, r4
 80059f0:	4629      	mov	r1, r5
 80059f2:	f7fa fe11 	bl	8000618 <__aeabi_dmul>
 80059f6:	4603      	mov	r3, r0
 80059f8:	460c      	mov	r4, r1
 80059fa:	4625      	mov	r5, r4
 80059fc:	461c      	mov	r4, r3
 80059fe:	69b8      	ldr	r0, [r7, #24]
 8005a00:	f7fa fdb2 	bl	8000568 <__aeabi_f2d>
 8005a04:	4602      	mov	r2, r0
 8005a06:	460b      	mov	r3, r1
 8005a08:	4620      	mov	r0, r4
 8005a0a:	4629      	mov	r1, r5
 8005a0c:	f7fa fe04 	bl	8000618 <__aeabi_dmul>
 8005a10:	4603      	mov	r3, r0
 8005a12:	460c      	mov	r4, r1
 8005a14:	4619      	mov	r1, r3
 8005a16:	4622      	mov	r2, r4
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	f103 0408 	add.w	r4, r3, #8
 8005a1e:	4608      	mov	r0, r1
 8005a20:	4611      	mov	r1, r2
 8005a22:	f7fb f8f1 	bl	8000c08 <__aeabi_d2f>
 8005a26:	4603      	mov	r3, r0
 8005a28:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - V) ) * norm;
 8005a2a:	ed97 7a07 	vldr	s14, [r7, #28]
 8005a2e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005a32:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a36:	edd7 7a08 	vldr	s15, [r7, #32]
 8005a3a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005a3e:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005a42:	697b      	ldr	r3, [r7, #20]
 8005a44:	330c      	adds	r3, #12
 8005a46:	edd7 7a06 	vldr	s15, [r7, #24]
 8005a4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a4e:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (V - sqrt(2 * V) * K + K * K) * norm;
 8005a52:	6a38      	ldr	r0, [r7, #32]
 8005a54:	f7fa fd88 	bl	8000568 <__aeabi_f2d>
 8005a58:	4604      	mov	r4, r0
 8005a5a:	460d      	mov	r5, r1
 8005a5c:	edd7 7a08 	vldr	s15, [r7, #32]
 8005a60:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005a64:	ee17 0a90 	vmov	r0, s15
 8005a68:	f7fa fd7e 	bl	8000568 <__aeabi_f2d>
 8005a6c:	4602      	mov	r2, r0
 8005a6e:	460b      	mov	r3, r1
 8005a70:	ec43 2b10 	vmov	d0, r2, r3
 8005a74:	f00b f868 	bl	8010b48 <sqrt>
 8005a78:	ec59 8b10 	vmov	r8, r9, d0
 8005a7c:	69f8      	ldr	r0, [r7, #28]
 8005a7e:	f7fa fd73 	bl	8000568 <__aeabi_f2d>
 8005a82:	4602      	mov	r2, r0
 8005a84:	460b      	mov	r3, r1
 8005a86:	4640      	mov	r0, r8
 8005a88:	4649      	mov	r1, r9
 8005a8a:	f7fa fdc5 	bl	8000618 <__aeabi_dmul>
 8005a8e:	4602      	mov	r2, r0
 8005a90:	460b      	mov	r3, r1
 8005a92:	4620      	mov	r0, r4
 8005a94:	4629      	mov	r1, r5
 8005a96:	f7fa fc07 	bl	80002a8 <__aeabi_dsub>
 8005a9a:	4603      	mov	r3, r0
 8005a9c:	460c      	mov	r4, r1
 8005a9e:	4625      	mov	r5, r4
 8005aa0:	461c      	mov	r4, r3
 8005aa2:	ed97 7a07 	vldr	s14, [r7, #28]
 8005aa6:	edd7 7a07 	vldr	s15, [r7, #28]
 8005aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005aae:	ee17 0a90 	vmov	r0, s15
 8005ab2:	f7fa fd59 	bl	8000568 <__aeabi_f2d>
 8005ab6:	4602      	mov	r2, r0
 8005ab8:	460b      	mov	r3, r1
 8005aba:	4620      	mov	r0, r4
 8005abc:	4629      	mov	r1, r5
 8005abe:	f7fa fbf5 	bl	80002ac <__adddf3>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	460c      	mov	r4, r1
 8005ac6:	4625      	mov	r5, r4
 8005ac8:	461c      	mov	r4, r3
 8005aca:	69b8      	ldr	r0, [r7, #24]
 8005acc:	f7fa fd4c 	bl	8000568 <__aeabi_f2d>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	4629      	mov	r1, r5
 8005ad8:	f7fa fd9e 	bl	8000618 <__aeabi_dmul>
 8005adc:	4603      	mov	r3, r0
 8005ade:	460c      	mov	r4, r1
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	4622      	mov	r2, r4
 8005ae4:	697b      	ldr	r3, [r7, #20]
 8005ae6:	f103 0410 	add.w	r4, r3, #16
 8005aea:	4608      	mov	r0, r1
 8005aec:	4611      	mov	r1, r2
 8005aee:	f7fb f88b 	bl	8000c08 <__aeabi_d2f>
 8005af2:	4603      	mov	r3, r0
 8005af4:	6023      	str	r3, [r4, #0]
}
 8005af6:	e2dd      	b.n	80060b4 <shelv+0xbdc>
			pCoeffs[0] = V;
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	6a3a      	ldr	r2, [r7, #32]
 8005afc:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0.0f;
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	3304      	adds	r3, #4
 8005b02:	f04f 0200 	mov.w	r2, #0
 8005b06:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0.0f;
 8005b08:	697b      	ldr	r3, [r7, #20]
 8005b0a:	3308      	adds	r3, #8
 8005b0c:	f04f 0200 	mov.w	r2, #0
 8005b10:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0.0f;
 8005b12:	697b      	ldr	r3, [r7, #20]
 8005b14:	330c      	adds	r3, #12
 8005b16:	f04f 0200 	mov.w	r2, #0
 8005b1a:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0.0f;
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	3310      	adds	r3, #16
 8005b20:	f04f 0200 	mov.w	r2, #0
 8005b24:	601a      	str	r2, [r3, #0]
}
 8005b26:	e2c5      	b.n	80060b4 <shelv+0xbdc>
 8005b28:	667f3bcd 	.word	0x667f3bcd
 8005b2c:	3ff6a09e 	.word	0x3ff6a09e
 8005b30:	3ff00000 	.word	0x3ff00000
		if(gain > 0){
 8005b34:	edd7 7a03 	vldr	s15, [r7, #12]
 8005b38:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b40:	f340 8130 	ble.w	8005da4 <shelv+0x8cc>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 8005b44:	69f8      	ldr	r0, [r7, #28]
 8005b46:	f7fa fd0f 	bl	8000568 <__aeabi_f2d>
 8005b4a:	a3ed      	add	r3, pc, #948	; (adr r3, 8005f00 <shelv+0xa28>)
 8005b4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b50:	f7fa fd62 	bl	8000618 <__aeabi_dmul>
 8005b54:	4603      	mov	r3, r0
 8005b56:	460c      	mov	r4, r1
 8005b58:	4618      	mov	r0, r3
 8005b5a:	4621      	mov	r1, r4
 8005b5c:	f04f 0200 	mov.w	r2, #0
 8005b60:	4be9      	ldr	r3, [pc, #932]	; (8005f08 <shelv+0xa30>)
 8005b62:	f7fa fba3 	bl	80002ac <__adddf3>
 8005b66:	4603      	mov	r3, r0
 8005b68:	460c      	mov	r4, r1
 8005b6a:	4625      	mov	r5, r4
 8005b6c:	461c      	mov	r4, r3
 8005b6e:	ed97 7a07 	vldr	s14, [r7, #28]
 8005b72:	edd7 7a07 	vldr	s15, [r7, #28]
 8005b76:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b7a:	ee17 0a90 	vmov	r0, s15
 8005b7e:	f7fa fcf3 	bl	8000568 <__aeabi_f2d>
 8005b82:	4602      	mov	r2, r0
 8005b84:	460b      	mov	r3, r1
 8005b86:	4620      	mov	r0, r4
 8005b88:	4629      	mov	r1, r5
 8005b8a:	f7fa fb8f 	bl	80002ac <__adddf3>
 8005b8e:	4603      	mov	r3, r0
 8005b90:	460c      	mov	r4, r1
 8005b92:	461a      	mov	r2, r3
 8005b94:	4623      	mov	r3, r4
 8005b96:	f04f 0000 	mov.w	r0, #0
 8005b9a:	49db      	ldr	r1, [pc, #876]	; (8005f08 <shelv+0xa30>)
 8005b9c:	f7fa fe66 	bl	800086c <__aeabi_ddiv>
 8005ba0:	4603      	mov	r3, r0
 8005ba2:	460c      	mov	r4, r1
 8005ba4:	4618      	mov	r0, r3
 8005ba6:	4621      	mov	r1, r4
 8005ba8:	f7fb f82e 	bl	8000c08 <__aeabi_d2f>
 8005bac:	4603      	mov	r3, r0
 8005bae:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V + sqrt(2 * V) * K + K * K) * norm;
 8005bb0:	6a38      	ldr	r0, [r7, #32]
 8005bb2:	f7fa fcd9 	bl	8000568 <__aeabi_f2d>
 8005bb6:	4604      	mov	r4, r0
 8005bb8:	460d      	mov	r5, r1
 8005bba:	edd7 7a08 	vldr	s15, [r7, #32]
 8005bbe:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005bc2:	ee17 0a90 	vmov	r0, s15
 8005bc6:	f7fa fccf 	bl	8000568 <__aeabi_f2d>
 8005bca:	4602      	mov	r2, r0
 8005bcc:	460b      	mov	r3, r1
 8005bce:	ec43 2b10 	vmov	d0, r2, r3
 8005bd2:	f00a ffb9 	bl	8010b48 <sqrt>
 8005bd6:	ec59 8b10 	vmov	r8, r9, d0
 8005bda:	69f8      	ldr	r0, [r7, #28]
 8005bdc:	f7fa fcc4 	bl	8000568 <__aeabi_f2d>
 8005be0:	4602      	mov	r2, r0
 8005be2:	460b      	mov	r3, r1
 8005be4:	4640      	mov	r0, r8
 8005be6:	4649      	mov	r1, r9
 8005be8:	f7fa fd16 	bl	8000618 <__aeabi_dmul>
 8005bec:	4602      	mov	r2, r0
 8005bee:	460b      	mov	r3, r1
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	4629      	mov	r1, r5
 8005bf4:	f7fa fb5a 	bl	80002ac <__adddf3>
 8005bf8:	4603      	mov	r3, r0
 8005bfa:	460c      	mov	r4, r1
 8005bfc:	4625      	mov	r5, r4
 8005bfe:	461c      	mov	r4, r3
 8005c00:	ed97 7a07 	vldr	s14, [r7, #28]
 8005c04:	edd7 7a07 	vldr	s15, [r7, #28]
 8005c08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c0c:	ee17 0a90 	vmov	r0, s15
 8005c10:	f7fa fcaa 	bl	8000568 <__aeabi_f2d>
 8005c14:	4602      	mov	r2, r0
 8005c16:	460b      	mov	r3, r1
 8005c18:	4620      	mov	r0, r4
 8005c1a:	4629      	mov	r1, r5
 8005c1c:	f7fa fb46 	bl	80002ac <__adddf3>
 8005c20:	4603      	mov	r3, r0
 8005c22:	460c      	mov	r4, r1
 8005c24:	4625      	mov	r5, r4
 8005c26:	461c      	mov	r4, r3
 8005c28:	69b8      	ldr	r0, [r7, #24]
 8005c2a:	f7fa fc9d 	bl	8000568 <__aeabi_f2d>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	460b      	mov	r3, r1
 8005c32:	4620      	mov	r0, r4
 8005c34:	4629      	mov	r1, r5
 8005c36:	f7fa fcef 	bl	8000618 <__aeabi_dmul>
 8005c3a:	4603      	mov	r3, r0
 8005c3c:	460c      	mov	r4, r1
 8005c3e:	4618      	mov	r0, r3
 8005c40:	4621      	mov	r1, r4
 8005c42:	f7fa ffe1 	bl	8000c08 <__aeabi_d2f>
 8005c46:	4602      	mov	r2, r0
 8005c48:	697b      	ldr	r3, [r7, #20]
 8005c4a:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (K * K - V)) * norm;
 8005c4c:	ed97 7a07 	vldr	s14, [r7, #28]
 8005c50:	edd7 7a07 	vldr	s15, [r7, #28]
 8005c54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c58:	edd7 7a08 	vldr	s15, [r7, #32]
 8005c5c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c60:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005c64:	697b      	ldr	r3, [r7, #20]
 8005c66:	3304      	adds	r3, #4
 8005c68:	edd7 7a06 	vldr	s15, [r7, #24]
 8005c6c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c70:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V - sqrt(2 * V) * K + K * K) * norm;
 8005c74:	6a38      	ldr	r0, [r7, #32]
 8005c76:	f7fa fc77 	bl	8000568 <__aeabi_f2d>
 8005c7a:	4604      	mov	r4, r0
 8005c7c:	460d      	mov	r5, r1
 8005c7e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005c82:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005c86:	ee17 0a90 	vmov	r0, s15
 8005c8a:	f7fa fc6d 	bl	8000568 <__aeabi_f2d>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	460b      	mov	r3, r1
 8005c92:	ec43 2b10 	vmov	d0, r2, r3
 8005c96:	f00a ff57 	bl	8010b48 <sqrt>
 8005c9a:	ec59 8b10 	vmov	r8, r9, d0
 8005c9e:	69f8      	ldr	r0, [r7, #28]
 8005ca0:	f7fa fc62 	bl	8000568 <__aeabi_f2d>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	460b      	mov	r3, r1
 8005ca8:	4640      	mov	r0, r8
 8005caa:	4649      	mov	r1, r9
 8005cac:	f7fa fcb4 	bl	8000618 <__aeabi_dmul>
 8005cb0:	4602      	mov	r2, r0
 8005cb2:	460b      	mov	r3, r1
 8005cb4:	4620      	mov	r0, r4
 8005cb6:	4629      	mov	r1, r5
 8005cb8:	f7fa faf6 	bl	80002a8 <__aeabi_dsub>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	460c      	mov	r4, r1
 8005cc0:	4625      	mov	r5, r4
 8005cc2:	461c      	mov	r4, r3
 8005cc4:	ed97 7a07 	vldr	s14, [r7, #28]
 8005cc8:	edd7 7a07 	vldr	s15, [r7, #28]
 8005ccc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cd0:	ee17 0a90 	vmov	r0, s15
 8005cd4:	f7fa fc48 	bl	8000568 <__aeabi_f2d>
 8005cd8:	4602      	mov	r2, r0
 8005cda:	460b      	mov	r3, r1
 8005cdc:	4620      	mov	r0, r4
 8005cde:	4629      	mov	r1, r5
 8005ce0:	f7fa fae4 	bl	80002ac <__adddf3>
 8005ce4:	4603      	mov	r3, r0
 8005ce6:	460c      	mov	r4, r1
 8005ce8:	4625      	mov	r5, r4
 8005cea:	461c      	mov	r4, r3
 8005cec:	69b8      	ldr	r0, [r7, #24]
 8005cee:	f7fa fc3b 	bl	8000568 <__aeabi_f2d>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	460b      	mov	r3, r1
 8005cf6:	4620      	mov	r0, r4
 8005cf8:	4629      	mov	r1, r5
 8005cfa:	f7fa fc8d 	bl	8000618 <__aeabi_dmul>
 8005cfe:	4603      	mov	r3, r0
 8005d00:	460c      	mov	r4, r1
 8005d02:	4619      	mov	r1, r3
 8005d04:	4622      	mov	r2, r4
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	f103 0408 	add.w	r4, r3, #8
 8005d0c:	4608      	mov	r0, r1
 8005d0e:	4611      	mov	r1, r2
 8005d10:	f7fa ff7a 	bl	8000c08 <__aeabi_d2f>
 8005d14:	4603      	mov	r3, r0
 8005d16:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8005d18:	ed97 7a07 	vldr	s14, [r7, #28]
 8005d1c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005d20:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d24:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005d28:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005d2c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005d30:	697b      	ldr	r3, [r7, #20]
 8005d32:	330c      	adds	r3, #12
 8005d34:	edd7 7a06 	vldr	s15, [r7, #24]
 8005d38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d3c:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K);
 8005d40:	69f8      	ldr	r0, [r7, #28]
 8005d42:	f7fa fc11 	bl	8000568 <__aeabi_f2d>
 8005d46:	a36e      	add	r3, pc, #440	; (adr r3, 8005f00 <shelv+0xa28>)
 8005d48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d4c:	f7fa fc64 	bl	8000618 <__aeabi_dmul>
 8005d50:	4603      	mov	r3, r0
 8005d52:	460c      	mov	r4, r1
 8005d54:	461a      	mov	r2, r3
 8005d56:	4623      	mov	r3, r4
 8005d58:	f04f 0000 	mov.w	r0, #0
 8005d5c:	496a      	ldr	r1, [pc, #424]	; (8005f08 <shelv+0xa30>)
 8005d5e:	f7fa faa3 	bl	80002a8 <__aeabi_dsub>
 8005d62:	4603      	mov	r3, r0
 8005d64:	460c      	mov	r4, r1
 8005d66:	4625      	mov	r5, r4
 8005d68:	461c      	mov	r4, r3
 8005d6a:	ed97 7a07 	vldr	s14, [r7, #28]
 8005d6e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005d72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d76:	ee17 0a90 	vmov	r0, s15
 8005d7a:	f7fa fbf5 	bl	8000568 <__aeabi_f2d>
 8005d7e:	4602      	mov	r2, r0
 8005d80:	460b      	mov	r3, r1
 8005d82:	4620      	mov	r0, r4
 8005d84:	4629      	mov	r1, r5
 8005d86:	f7fa fa91 	bl	80002ac <__adddf3>
 8005d8a:	4603      	mov	r3, r0
 8005d8c:	460c      	mov	r4, r1
 8005d8e:	4619      	mov	r1, r3
 8005d90:	4622      	mov	r2, r4
 8005d92:	697b      	ldr	r3, [r7, #20]
 8005d94:	f103 0410 	add.w	r4, r3, #16
 8005d98:	4608      	mov	r0, r1
 8005d9a:	4611      	mov	r1, r2
 8005d9c:	f7fa ff34 	bl	8000c08 <__aeabi_d2f>
 8005da0:	4603      	mov	r3, r0
 8005da2:	6023      	str	r3, [r4, #0]
		if(gain < 0){
 8005da4:	edd7 7a03 	vldr	s15, [r7, #12]
 8005da8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005dac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005db0:	f140 8169 	bpl.w	8006086 <shelv+0xbae>
			norm = 1.0f / (1 + sqrt(2*V) * K + V * K * K);
 8005db4:	edd7 7a08 	vldr	s15, [r7, #32]
 8005db8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005dbc:	ee17 0a90 	vmov	r0, s15
 8005dc0:	f7fa fbd2 	bl	8000568 <__aeabi_f2d>
 8005dc4:	4603      	mov	r3, r0
 8005dc6:	460c      	mov	r4, r1
 8005dc8:	ec44 3b10 	vmov	d0, r3, r4
 8005dcc:	f00a febc 	bl	8010b48 <sqrt>
 8005dd0:	ec56 5b10 	vmov	r5, r6, d0
 8005dd4:	69f8      	ldr	r0, [r7, #28]
 8005dd6:	f7fa fbc7 	bl	8000568 <__aeabi_f2d>
 8005dda:	4603      	mov	r3, r0
 8005ddc:	460c      	mov	r4, r1
 8005dde:	461a      	mov	r2, r3
 8005de0:	4623      	mov	r3, r4
 8005de2:	4628      	mov	r0, r5
 8005de4:	4631      	mov	r1, r6
 8005de6:	f7fa fc17 	bl	8000618 <__aeabi_dmul>
 8005dea:	4603      	mov	r3, r0
 8005dec:	460c      	mov	r4, r1
 8005dee:	4618      	mov	r0, r3
 8005df0:	4621      	mov	r1, r4
 8005df2:	f04f 0200 	mov.w	r2, #0
 8005df6:	4b44      	ldr	r3, [pc, #272]	; (8005f08 <shelv+0xa30>)
 8005df8:	f7fa fa58 	bl	80002ac <__adddf3>
 8005dfc:	4603      	mov	r3, r0
 8005dfe:	460c      	mov	r4, r1
 8005e00:	4625      	mov	r5, r4
 8005e02:	461c      	mov	r4, r3
 8005e04:	ed97 7a08 	vldr	s14, [r7, #32]
 8005e08:	edd7 7a07 	vldr	s15, [r7, #28]
 8005e0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e10:	edd7 7a07 	vldr	s15, [r7, #28]
 8005e14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e18:	ee17 0a90 	vmov	r0, s15
 8005e1c:	f7fa fba4 	bl	8000568 <__aeabi_f2d>
 8005e20:	4602      	mov	r2, r0
 8005e22:	460b      	mov	r3, r1
 8005e24:	4620      	mov	r0, r4
 8005e26:	4629      	mov	r1, r5
 8005e28:	f7fa fa40 	bl	80002ac <__adddf3>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	460c      	mov	r4, r1
 8005e30:	461a      	mov	r2, r3
 8005e32:	4623      	mov	r3, r4
 8005e34:	f04f 0000 	mov.w	r0, #0
 8005e38:	4933      	ldr	r1, [pc, #204]	; (8005f08 <shelv+0xa30>)
 8005e3a:	f7fa fd17 	bl	800086c <__aeabi_ddiv>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	460c      	mov	r4, r1
 8005e42:	4618      	mov	r0, r3
 8005e44:	4621      	mov	r1, r4
 8005e46:	f7fa fedf 	bl	8000c08 <__aeabi_d2f>
 8005e4a:	4603      	mov	r3, r0
 8005e4c:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 8005e4e:	6a38      	ldr	r0, [r7, #32]
 8005e50:	f7fa fb8a 	bl	8000568 <__aeabi_f2d>
 8005e54:	4604      	mov	r4, r0
 8005e56:	460d      	mov	r5, r1
 8005e58:	69f8      	ldr	r0, [r7, #28]
 8005e5a:	f7fa fb85 	bl	8000568 <__aeabi_f2d>
 8005e5e:	a328      	add	r3, pc, #160	; (adr r3, 8005f00 <shelv+0xa28>)
 8005e60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e64:	f7fa fbd8 	bl	8000618 <__aeabi_dmul>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	4610      	mov	r0, r2
 8005e6e:	4619      	mov	r1, r3
 8005e70:	f04f 0200 	mov.w	r2, #0
 8005e74:	4b24      	ldr	r3, [pc, #144]	; (8005f08 <shelv+0xa30>)
 8005e76:	f7fa fa19 	bl	80002ac <__adddf3>
 8005e7a:	4602      	mov	r2, r0
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	4690      	mov	r8, r2
 8005e80:	4699      	mov	r9, r3
 8005e82:	ed97 7a07 	vldr	s14, [r7, #28]
 8005e86:	edd7 7a07 	vldr	s15, [r7, #28]
 8005e8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e8e:	ee17 0a90 	vmov	r0, s15
 8005e92:	f7fa fb69 	bl	8000568 <__aeabi_f2d>
 8005e96:	4602      	mov	r2, r0
 8005e98:	460b      	mov	r3, r1
 8005e9a:	4640      	mov	r0, r8
 8005e9c:	4649      	mov	r1, r9
 8005e9e:	f7fa fa05 	bl	80002ac <__adddf3>
 8005ea2:	4602      	mov	r2, r0
 8005ea4:	460b      	mov	r3, r1
 8005ea6:	4620      	mov	r0, r4
 8005ea8:	4629      	mov	r1, r5
 8005eaa:	f7fa fbb5 	bl	8000618 <__aeabi_dmul>
 8005eae:	4603      	mov	r3, r0
 8005eb0:	460c      	mov	r4, r1
 8005eb2:	4625      	mov	r5, r4
 8005eb4:	461c      	mov	r4, r3
 8005eb6:	69b8      	ldr	r0, [r7, #24]
 8005eb8:	f7fa fb56 	bl	8000568 <__aeabi_f2d>
 8005ebc:	4602      	mov	r2, r0
 8005ebe:	460b      	mov	r3, r1
 8005ec0:	4620      	mov	r0, r4
 8005ec2:	4629      	mov	r1, r5
 8005ec4:	f7fa fba8 	bl	8000618 <__aeabi_dmul>
 8005ec8:	4603      	mov	r3, r0
 8005eca:	460c      	mov	r4, r1
 8005ecc:	4618      	mov	r0, r3
 8005ece:	4621      	mov	r1, r4
 8005ed0:	f7fa fe9a 	bl	8000c08 <__aeabi_d2f>
 8005ed4:	4602      	mov	r2, r0
 8005ed6:	697b      	ldr	r3, [r7, #20]
 8005ed8:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 8005eda:	edd7 7a08 	vldr	s15, [r7, #32]
 8005ede:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005ee2:	edd7 6a07 	vldr	s13, [r7, #28]
 8005ee6:	edd7 7a07 	vldr	s15, [r7, #28]
 8005eea:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005eee:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ef2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005ef6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	3304      	adds	r3, #4
 8005efe:	e005      	b.n	8005f0c <shelv+0xa34>
 8005f00:	667f3bcd 	.word	0x667f3bcd
 8005f04:	3ff6a09e 	.word	0x3ff6a09e
 8005f08:	3ff00000 	.word	0x3ff00000
 8005f0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005f10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f14:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 8005f18:	6a38      	ldr	r0, [r7, #32]
 8005f1a:	f7fa fb25 	bl	8000568 <__aeabi_f2d>
 8005f1e:	4604      	mov	r4, r0
 8005f20:	460d      	mov	r5, r1
 8005f22:	69f8      	ldr	r0, [r7, #28]
 8005f24:	f7fa fb20 	bl	8000568 <__aeabi_f2d>
 8005f28:	a366      	add	r3, pc, #408	; (adr r3, 80060c4 <shelv+0xbec>)
 8005f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f2e:	f7fa fb73 	bl	8000618 <__aeabi_dmul>
 8005f32:	4602      	mov	r2, r0
 8005f34:	460b      	mov	r3, r1
 8005f36:	f04f 0000 	mov.w	r0, #0
 8005f3a:	4961      	ldr	r1, [pc, #388]	; (80060c0 <shelv+0xbe8>)
 8005f3c:	f7fa f9b4 	bl	80002a8 <__aeabi_dsub>
 8005f40:	4602      	mov	r2, r0
 8005f42:	460b      	mov	r3, r1
 8005f44:	4690      	mov	r8, r2
 8005f46:	4699      	mov	r9, r3
 8005f48:	ed97 7a07 	vldr	s14, [r7, #28]
 8005f4c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005f50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f54:	ee17 0a90 	vmov	r0, s15
 8005f58:	f7fa fb06 	bl	8000568 <__aeabi_f2d>
 8005f5c:	4602      	mov	r2, r0
 8005f5e:	460b      	mov	r3, r1
 8005f60:	4640      	mov	r0, r8
 8005f62:	4649      	mov	r1, r9
 8005f64:	f7fa f9a2 	bl	80002ac <__adddf3>
 8005f68:	4602      	mov	r2, r0
 8005f6a:	460b      	mov	r3, r1
 8005f6c:	4620      	mov	r0, r4
 8005f6e:	4629      	mov	r1, r5
 8005f70:	f7fa fb52 	bl	8000618 <__aeabi_dmul>
 8005f74:	4603      	mov	r3, r0
 8005f76:	460c      	mov	r4, r1
 8005f78:	4625      	mov	r5, r4
 8005f7a:	461c      	mov	r4, r3
 8005f7c:	69b8      	ldr	r0, [r7, #24]
 8005f7e:	f7fa faf3 	bl	8000568 <__aeabi_f2d>
 8005f82:	4602      	mov	r2, r0
 8005f84:	460b      	mov	r3, r1
 8005f86:	4620      	mov	r0, r4
 8005f88:	4629      	mov	r1, r5
 8005f8a:	f7fa fb45 	bl	8000618 <__aeabi_dmul>
 8005f8e:	4603      	mov	r3, r0
 8005f90:	460c      	mov	r4, r1
 8005f92:	4619      	mov	r1, r3
 8005f94:	4622      	mov	r2, r4
 8005f96:	697b      	ldr	r3, [r7, #20]
 8005f98:	f103 0408 	add.w	r4, r3, #8
 8005f9c:	4608      	mov	r0, r1
 8005f9e:	4611      	mov	r1, r2
 8005fa0:	f7fa fe32 	bl	8000c08 <__aeabi_d2f>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (V * K * K - 1)) * norm;
 8005fa8:	ed97 7a08 	vldr	s14, [r7, #32]
 8005fac:	edd7 7a07 	vldr	s15, [r7, #28]
 8005fb0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005fb4:	edd7 7a07 	vldr	s15, [r7, #28]
 8005fb8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fbc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005fc0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005fc4:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005fc8:	697b      	ldr	r3, [r7, #20]
 8005fca:	330c      	adds	r3, #12
 8005fcc:	edd7 7a06 	vldr	s15, [r7, #24]
 8005fd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fd4:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2 * V) * K + V * K * K) * norm;
 8005fd8:	edd7 7a08 	vldr	s15, [r7, #32]
 8005fdc:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005fe0:	ee17 0a90 	vmov	r0, s15
 8005fe4:	f7fa fac0 	bl	8000568 <__aeabi_f2d>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	460c      	mov	r4, r1
 8005fec:	ec44 3b10 	vmov	d0, r3, r4
 8005ff0:	f00a fdaa 	bl	8010b48 <sqrt>
 8005ff4:	ec56 5b10 	vmov	r5, r6, d0
 8005ff8:	69f8      	ldr	r0, [r7, #28]
 8005ffa:	f7fa fab5 	bl	8000568 <__aeabi_f2d>
 8005ffe:	4603      	mov	r3, r0
 8006000:	460c      	mov	r4, r1
 8006002:	461a      	mov	r2, r3
 8006004:	4623      	mov	r3, r4
 8006006:	4628      	mov	r0, r5
 8006008:	4631      	mov	r1, r6
 800600a:	f7fa fb05 	bl	8000618 <__aeabi_dmul>
 800600e:	4603      	mov	r3, r0
 8006010:	460c      	mov	r4, r1
 8006012:	461a      	mov	r2, r3
 8006014:	4623      	mov	r3, r4
 8006016:	f04f 0000 	mov.w	r0, #0
 800601a:	4929      	ldr	r1, [pc, #164]	; (80060c0 <shelv+0xbe8>)
 800601c:	f7fa f944 	bl	80002a8 <__aeabi_dsub>
 8006020:	4603      	mov	r3, r0
 8006022:	460c      	mov	r4, r1
 8006024:	4625      	mov	r5, r4
 8006026:	461c      	mov	r4, r3
 8006028:	ed97 7a08 	vldr	s14, [r7, #32]
 800602c:	edd7 7a07 	vldr	s15, [r7, #28]
 8006030:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006034:	edd7 7a07 	vldr	s15, [r7, #28]
 8006038:	ee67 7a27 	vmul.f32	s15, s14, s15
 800603c:	ee17 0a90 	vmov	r0, s15
 8006040:	f7fa fa92 	bl	8000568 <__aeabi_f2d>
 8006044:	4602      	mov	r2, r0
 8006046:	460b      	mov	r3, r1
 8006048:	4620      	mov	r0, r4
 800604a:	4629      	mov	r1, r5
 800604c:	f7fa f92e 	bl	80002ac <__adddf3>
 8006050:	4603      	mov	r3, r0
 8006052:	460c      	mov	r4, r1
 8006054:	4625      	mov	r5, r4
 8006056:	461c      	mov	r4, r3
 8006058:	69b8      	ldr	r0, [r7, #24]
 800605a:	f7fa fa85 	bl	8000568 <__aeabi_f2d>
 800605e:	4602      	mov	r2, r0
 8006060:	460b      	mov	r3, r1
 8006062:	4620      	mov	r0, r4
 8006064:	4629      	mov	r1, r5
 8006066:	f7fa fad7 	bl	8000618 <__aeabi_dmul>
 800606a:	4603      	mov	r3, r0
 800606c:	460c      	mov	r4, r1
 800606e:	4619      	mov	r1, r3
 8006070:	4622      	mov	r2, r4
 8006072:	697b      	ldr	r3, [r7, #20]
 8006074:	f103 0410 	add.w	r4, r3, #16
 8006078:	4608      	mov	r0, r1
 800607a:	4611      	mov	r1, r2
 800607c:	f7fa fdc4 	bl	8000c08 <__aeabi_d2f>
 8006080:	4603      	mov	r3, r0
 8006082:	6023      	str	r3, [r4, #0]
}
 8006084:	e016      	b.n	80060b4 <shelv+0xbdc>
			pCoeffs[0] = V;
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	6a3a      	ldr	r2, [r7, #32]
 800608a:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0.0f;
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	3304      	adds	r3, #4
 8006090:	f04f 0200 	mov.w	r2, #0
 8006094:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0.0f;
 8006096:	697b      	ldr	r3, [r7, #20]
 8006098:	3308      	adds	r3, #8
 800609a:	f04f 0200 	mov.w	r2, #0
 800609e:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0.0f;
 80060a0:	697b      	ldr	r3, [r7, #20]
 80060a2:	330c      	adds	r3, #12
 80060a4:	f04f 0200 	mov.w	r2, #0
 80060a8:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0.0f;
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	3310      	adds	r3, #16
 80060ae:	f04f 0200 	mov.w	r2, #0
 80060b2:	601a      	str	r2, [r3, #0]
}
 80060b4:	bf00      	nop
 80060b6:	372c      	adds	r7, #44	; 0x2c
 80060b8:	46bd      	mov	sp, r7
 80060ba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80060be:	bf00      	nop
 80060c0:	3ff00000 	.word	0x3ff00000
 80060c4:	667f3bcd 	.word	0x667f3bcd
 80060c8:	3ff6a09e 	.word	0x3ff6a09e
 80060cc:	00000000 	.word	0x00000000

080060d0 <peak>:


void peak(float *pCoeffs, float gain, float fc, float bw, float fs){
 80060d0:	b590      	push	{r4, r7, lr}
 80060d2:	b08d      	sub	sp, #52	; 0x34
 80060d4:	af00      	add	r7, sp, #0
 80060d6:	6178      	str	r0, [r7, #20]
 80060d8:	ed87 0a04 	vstr	s0, [r7, #16]
 80060dc:	edc7 0a03 	vstr	s1, [r7, #12]
 80060e0:	ed87 1a02 	vstr	s2, [r7, #8]
 80060e4:	edc7 1a01 	vstr	s3, [r7, #4]
	float cf_PI = 3.14159265359;
 80060e8:	4bcf      	ldr	r3, [pc, #828]	; (8006428 <peak+0x358>)
 80060ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	float V = pow(10,gain/20.0);
 80060ec:	6938      	ldr	r0, [r7, #16]
 80060ee:	f7fa fa3b 	bl	8000568 <__aeabi_f2d>
 80060f2:	f04f 0200 	mov.w	r2, #0
 80060f6:	4bcd      	ldr	r3, [pc, #820]	; (800642c <peak+0x35c>)
 80060f8:	f7fa fbb8 	bl	800086c <__aeabi_ddiv>
 80060fc:	4603      	mov	r3, r0
 80060fe:	460c      	mov	r4, r1
 8006100:	ec44 3b17 	vmov	d7, r3, r4
 8006104:	eeb0 1a47 	vmov.f32	s2, s14
 8006108:	eef0 1a67 	vmov.f32	s3, s15
 800610c:	ed9f 0bc4 	vldr	d0, [pc, #784]	; 8006420 <peak+0x350>
 8006110:	f00a fbaa 	bl	8010868 <pow>
 8006114:	ec54 3b10 	vmov	r3, r4, d0
 8006118:	4618      	mov	r0, r3
 800611a:	4621      	mov	r1, r4
 800611c:	f7fa fd74 	bl	8000c08 <__aeabi_d2f>
 8006120:	4603      	mov	r3, r0
 8006122:	62bb      	str	r3, [r7, #40]	; 0x28
	float K = tan(cf_PI*fc/fs);
 8006124:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8006128:	edd7 7a03 	vldr	s15, [r7, #12]
 800612c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006130:	edd7 7a01 	vldr	s15, [r7, #4]
 8006134:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006138:	ee16 0a90 	vmov	r0, s13
 800613c:	f7fa fa14 	bl	8000568 <__aeabi_f2d>
 8006140:	4603      	mov	r3, r0
 8006142:	460c      	mov	r4, r1
 8006144:	ec44 3b10 	vmov	d0, r3, r4
 8006148:	f00a fb5e 	bl	8010808 <tan>
 800614c:	ec54 3b10 	vmov	r3, r4, d0
 8006150:	4618      	mov	r0, r3
 8006152:	4621      	mov	r1, r4
 8006154:	f7fa fd58 	bl	8000c08 <__aeabi_d2f>
 8006158:	4603      	mov	r3, r0
 800615a:	627b      	str	r3, [r7, #36]	; 0x24
	float Q = fc / bw;
 800615c:	edd7 6a03 	vldr	s13, [r7, #12]
 8006160:	ed97 7a02 	vldr	s14, [r7, #8]
 8006164:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006168:	edc7 7a08 	vstr	s15, [r7, #32]
	float norm = 0;
 800616c:	f04f 0300 	mov.w	r3, #0
 8006170:	61fb      	str	r3, [r7, #28]

	/* Boost */
	if(gain > 0){
 8006172:	edd7 7a04 	vldr	s15, [r7, #16]
 8006176:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800617a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800617e:	f340 8096 	ble.w	80062ae <peak+0x1de>
		norm = 1.0f / (1 + K / Q + K * K);
 8006182:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006186:	ed97 7a08 	vldr	s14, [r7, #32]
 800618a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800618e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006192:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006196:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800619a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800619e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80061a6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80061aa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061ae:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + (V / Q) * K + K * K) * norm;
 80061b2:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 80061b6:	edd7 7a08 	vldr	s15, [r7, #32]
 80061ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80061be:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80061c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80061ca:	ee37 7a87 	vadd.f32	s14, s15, s14
 80061ce:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80061d2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80061d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061da:	ee37 7a27 	vadd.f32	s14, s14, s15
 80061de:	edd7 7a07 	vldr	s15, [r7, #28]
 80061e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061e6:	697b      	ldr	r3, [r7, #20]
 80061e8:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 80061ec:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80061f0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80061f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80061fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006200:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006204:	697b      	ldr	r3, [r7, #20]
 8006206:	3304      	adds	r3, #4
 8006208:	edd7 7a07 	vldr	s15, [r7, #28]
 800620c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006210:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - (V / Q) * K + K * K) * norm;
 8006214:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8006218:	edd7 7a08 	vldr	s15, [r7, #32]
 800621c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006220:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006224:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006228:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800622c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006230:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006234:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006238:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800623c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	3308      	adds	r3, #8
 8006244:	edd7 7a07 	vldr	s15, [r7, #28]
 8006248:	ee67 7a27 	vmul.f32	s15, s14, s15
 800624c:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8006250:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8006254:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006258:	ee67 7a27 	vmul.f32	s15, s14, s15
 800625c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006260:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006264:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	330c      	adds	r3, #12
 800626c:	edd7 7a07 	vldr	s15, [r7, #28]
 8006270:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006274:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / Q + K * K) * norm;
 8006278:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800627c:	ed97 7a08 	vldr	s14, [r7, #32]
 8006280:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006284:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006288:	ee37 7a67 	vsub.f32	s14, s14, s15
 800628c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006290:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006298:	ee37 7a27 	vadd.f32	s14, s14, s15
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	3310      	adds	r3, #16
 80062a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80062a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062a8:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = 0;
		pCoeffs[2] = 0;
		pCoeffs[3] = 0;
		pCoeffs[4] = 0;
	}
}
 80062ac:	e0b4      	b.n	8006418 <peak+0x348>
	else if(gain < 0){
 80062ae:	edd7 7a04 	vldr	s15, [r7, #16]
 80062b2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80062b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062ba:	f140 8096 	bpl.w	80063ea <peak+0x31a>
		norm = 1.0f / (1 + K / (V * Q) + K * K);
 80062be:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80062c2:	edd7 7a08 	vldr	s15, [r7, #32]
 80062c6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80062ca:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80062ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062d2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80062d6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80062da:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80062de:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80062e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80062e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80062ea:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80062ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80062f2:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + K / Q + K * K) * norm;
 80062f6:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80062fa:	ed97 7a08 	vldr	s14, [r7, #32]
 80062fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006302:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006306:	ee37 7a87 	vadd.f32	s14, s15, s14
 800630a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800630e:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006312:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006316:	ee37 7a27 	vadd.f32	s14, s14, s15
 800631a:	edd7 7a07 	vldr	s15, [r7, #28]
 800631e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006322:	697b      	ldr	r3, [r7, #20]
 8006324:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 8006328:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800632c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006330:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006334:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006338:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800633c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006340:	697b      	ldr	r3, [r7, #20]
 8006342:	3304      	adds	r3, #4
 8006344:	edd7 7a07 	vldr	s15, [r7, #28]
 8006348:	ee67 7a27 	vmul.f32	s15, s14, s15
 800634c:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - K / Q + K * K) * norm;
 8006350:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006354:	ed97 7a08 	vldr	s14, [r7, #32]
 8006358:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800635c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006360:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006364:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006368:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800636c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006370:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	3308      	adds	r3, #8
 8006378:	edd7 7a07 	vldr	s15, [r7, #28]
 800637c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006380:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8006384:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8006388:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800638c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006390:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006394:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006398:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	330c      	adds	r3, #12
 80063a0:	edd7 7a07 	vldr	s15, [r7, #28]
 80063a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063a8:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / (V * Q) + K * K) * norm;
 80063ac:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80063b0:	edd7 7a08 	vldr	s15, [r7, #32]
 80063b4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80063b8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80063bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80063c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80063c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80063c8:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80063cc:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80063d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063d4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80063d8:	697b      	ldr	r3, [r7, #20]
 80063da:	3310      	adds	r3, #16
 80063dc:	edd7 7a07 	vldr	s15, [r7, #28]
 80063e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063e4:	edc3 7a00 	vstr	s15, [r3]
}
 80063e8:	e016      	b.n	8006418 <peak+0x348>
		pCoeffs[0] = V;
 80063ea:	697b      	ldr	r3, [r7, #20]
 80063ec:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80063ee:	601a      	str	r2, [r3, #0]
		pCoeffs[1] = 0;
 80063f0:	697b      	ldr	r3, [r7, #20]
 80063f2:	3304      	adds	r3, #4
 80063f4:	f04f 0200 	mov.w	r2, #0
 80063f8:	601a      	str	r2, [r3, #0]
		pCoeffs[2] = 0;
 80063fa:	697b      	ldr	r3, [r7, #20]
 80063fc:	3308      	adds	r3, #8
 80063fe:	f04f 0200 	mov.w	r2, #0
 8006402:	601a      	str	r2, [r3, #0]
		pCoeffs[3] = 0;
 8006404:	697b      	ldr	r3, [r7, #20]
 8006406:	330c      	adds	r3, #12
 8006408:	f04f 0200 	mov.w	r2, #0
 800640c:	601a      	str	r2, [r3, #0]
		pCoeffs[4] = 0;
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	3310      	adds	r3, #16
 8006412:	f04f 0200 	mov.w	r2, #0
 8006416:	601a      	str	r2, [r3, #0]
}
 8006418:	bf00      	nop
 800641a:	3734      	adds	r7, #52	; 0x34
 800641c:	46bd      	mov	sp, r7
 800641e:	bd90      	pop	{r4, r7, pc}
 8006420:	00000000 	.word	0x00000000
 8006424:	40240000 	.word	0x40240000
 8006428:	40490fdb 	.word	0x40490fdb
 800642c:	40340000 	.word	0x40340000

08006430 <IIR_Right>:
//	}
//
//	return L_sample_out;
//}

float IIR_Right(float data){
 8006430:	b480      	push	{r7}
 8006432:	b083      	sub	sp, #12
 8006434:	af00      	add	r7, sp, #0
 8006436:	ed87 0a01 	vstr	s0, [r7, #4]

	R_x = data;
 800643a:	4aae      	ldr	r2, [pc, #696]	; (80066f4 <IIR_Right+0x2c4>)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6013      	str	r3, [r2, #0]
	/* stage 1 */
	R_y1 = R_cS1[0] * data  + R_cS1[1] * R_xZ11 + R_cS1[2] * R_xZ12 - R_cS1[3] * R_yZ11 - R_cS1[4] * R_yZ12;
 8006440:	4bad      	ldr	r3, [pc, #692]	; (80066f8 <IIR_Right+0x2c8>)
 8006442:	ed93 7a00 	vldr	s14, [r3]
 8006446:	edd7 7a01 	vldr	s15, [r7, #4]
 800644a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800644e:	4baa      	ldr	r3, [pc, #680]	; (80066f8 <IIR_Right+0x2c8>)
 8006450:	edd3 6a01 	vldr	s13, [r3, #4]
 8006454:	4ba9      	ldr	r3, [pc, #676]	; (80066fc <IIR_Right+0x2cc>)
 8006456:	edd3 7a00 	vldr	s15, [r3]
 800645a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800645e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006462:	4ba5      	ldr	r3, [pc, #660]	; (80066f8 <IIR_Right+0x2c8>)
 8006464:	edd3 6a02 	vldr	s13, [r3, #8]
 8006468:	4ba5      	ldr	r3, [pc, #660]	; (8006700 <IIR_Right+0x2d0>)
 800646a:	edd3 7a00 	vldr	s15, [r3]
 800646e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006472:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006476:	4ba0      	ldr	r3, [pc, #640]	; (80066f8 <IIR_Right+0x2c8>)
 8006478:	edd3 6a03 	vldr	s13, [r3, #12]
 800647c:	4ba1      	ldr	r3, [pc, #644]	; (8006704 <IIR_Right+0x2d4>)
 800647e:	edd3 7a00 	vldr	s15, [r3]
 8006482:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006486:	ee37 7a67 	vsub.f32	s14, s14, s15
 800648a:	4b9b      	ldr	r3, [pc, #620]	; (80066f8 <IIR_Right+0x2c8>)
 800648c:	edd3 6a04 	vldr	s13, [r3, #16]
 8006490:	4b9d      	ldr	r3, [pc, #628]	; (8006708 <IIR_Right+0x2d8>)
 8006492:	edd3 7a00 	vldr	s15, [r3]
 8006496:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800649a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800649e:	4b9b      	ldr	r3, [pc, #620]	; (800670c <IIR_Right+0x2dc>)
 80064a0:	edc3 7a00 	vstr	s15, [r3]
	/* stage 1 */
	R_xZ12 = R_xZ11;
 80064a4:	4b95      	ldr	r3, [pc, #596]	; (80066fc <IIR_Right+0x2cc>)
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	4a95      	ldr	r2, [pc, #596]	; (8006700 <IIR_Right+0x2d0>)
 80064aa:	6013      	str	r3, [r2, #0]
	R_xZ11 = R_x;
 80064ac:	4b91      	ldr	r3, [pc, #580]	; (80066f4 <IIR_Right+0x2c4>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a92      	ldr	r2, [pc, #584]	; (80066fc <IIR_Right+0x2cc>)
 80064b2:	6013      	str	r3, [r2, #0]
	R_yZ12 = R_yZ11;
 80064b4:	4b93      	ldr	r3, [pc, #588]	; (8006704 <IIR_Right+0x2d4>)
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	4a93      	ldr	r2, [pc, #588]	; (8006708 <IIR_Right+0x2d8>)
 80064ba:	6013      	str	r3, [r2, #0]
	R_yZ11 = R_y1;
 80064bc:	4b93      	ldr	r3, [pc, #588]	; (800670c <IIR_Right+0x2dc>)
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4a90      	ldr	r2, [pc, #576]	; (8006704 <IIR_Right+0x2d4>)
 80064c2:	6013      	str	r3, [r2, #0]
	/* stage 2 */
	R_y2 = R_cS2[0] * R_y1 + R_cS2[1] * R_xZ21 + R_cS2[2] * R_xZ22 - R_cS2[3] * R_yZ21 - R_cS2[4] * R_yZ22;
 80064c4:	4b92      	ldr	r3, [pc, #584]	; (8006710 <IIR_Right+0x2e0>)
 80064c6:	ed93 7a00 	vldr	s14, [r3]
 80064ca:	4b90      	ldr	r3, [pc, #576]	; (800670c <IIR_Right+0x2dc>)
 80064cc:	edd3 7a00 	vldr	s15, [r3]
 80064d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064d4:	4b8e      	ldr	r3, [pc, #568]	; (8006710 <IIR_Right+0x2e0>)
 80064d6:	edd3 6a01 	vldr	s13, [r3, #4]
 80064da:	4b8e      	ldr	r3, [pc, #568]	; (8006714 <IIR_Right+0x2e4>)
 80064dc:	edd3 7a00 	vldr	s15, [r3]
 80064e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064e8:	4b89      	ldr	r3, [pc, #548]	; (8006710 <IIR_Right+0x2e0>)
 80064ea:	edd3 6a02 	vldr	s13, [r3, #8]
 80064ee:	4b8a      	ldr	r3, [pc, #552]	; (8006718 <IIR_Right+0x2e8>)
 80064f0:	edd3 7a00 	vldr	s15, [r3]
 80064f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064f8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064fc:	4b84      	ldr	r3, [pc, #528]	; (8006710 <IIR_Right+0x2e0>)
 80064fe:	edd3 6a03 	vldr	s13, [r3, #12]
 8006502:	4b86      	ldr	r3, [pc, #536]	; (800671c <IIR_Right+0x2ec>)
 8006504:	edd3 7a00 	vldr	s15, [r3]
 8006508:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800650c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006510:	4b7f      	ldr	r3, [pc, #508]	; (8006710 <IIR_Right+0x2e0>)
 8006512:	edd3 6a04 	vldr	s13, [r3, #16]
 8006516:	4b82      	ldr	r3, [pc, #520]	; (8006720 <IIR_Right+0x2f0>)
 8006518:	edd3 7a00 	vldr	s15, [r3]
 800651c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006520:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006524:	4b7f      	ldr	r3, [pc, #508]	; (8006724 <IIR_Right+0x2f4>)
 8006526:	edc3 7a00 	vstr	s15, [r3]
	/* stage 2 */
	R_xZ22 = R_xZ21;
 800652a:	4b7a      	ldr	r3, [pc, #488]	; (8006714 <IIR_Right+0x2e4>)
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	4a7a      	ldr	r2, [pc, #488]	; (8006718 <IIR_Right+0x2e8>)
 8006530:	6013      	str	r3, [r2, #0]
	R_xZ21 = R_y1;
 8006532:	4b76      	ldr	r3, [pc, #472]	; (800670c <IIR_Right+0x2dc>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	4a77      	ldr	r2, [pc, #476]	; (8006714 <IIR_Right+0x2e4>)
 8006538:	6013      	str	r3, [r2, #0]
	R_yZ22 = R_yZ21;
 800653a:	4b78      	ldr	r3, [pc, #480]	; (800671c <IIR_Right+0x2ec>)
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	4a78      	ldr	r2, [pc, #480]	; (8006720 <IIR_Right+0x2f0>)
 8006540:	6013      	str	r3, [r2, #0]
	R_yZ21 = R_y2;
 8006542:	4b78      	ldr	r3, [pc, #480]	; (8006724 <IIR_Right+0x2f4>)
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	4a75      	ldr	r2, [pc, #468]	; (800671c <IIR_Right+0x2ec>)
 8006548:	6013      	str	r3, [r2, #0]
	/* stage 3 */
	R_y3 = R_cS3[0] * R_y2 + R_cS3[1] * R_xZ31 + R_cS3[2] * R_xZ32 - R_cS3[3] * R_yZ31 - R_cS3[4] * R_yZ32;
 800654a:	4b77      	ldr	r3, [pc, #476]	; (8006728 <IIR_Right+0x2f8>)
 800654c:	ed93 7a00 	vldr	s14, [r3]
 8006550:	4b74      	ldr	r3, [pc, #464]	; (8006724 <IIR_Right+0x2f4>)
 8006552:	edd3 7a00 	vldr	s15, [r3]
 8006556:	ee27 7a27 	vmul.f32	s14, s14, s15
 800655a:	4b73      	ldr	r3, [pc, #460]	; (8006728 <IIR_Right+0x2f8>)
 800655c:	edd3 6a01 	vldr	s13, [r3, #4]
 8006560:	4b72      	ldr	r3, [pc, #456]	; (800672c <IIR_Right+0x2fc>)
 8006562:	edd3 7a00 	vldr	s15, [r3]
 8006566:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800656a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800656e:	4b6e      	ldr	r3, [pc, #440]	; (8006728 <IIR_Right+0x2f8>)
 8006570:	edd3 6a02 	vldr	s13, [r3, #8]
 8006574:	4b6e      	ldr	r3, [pc, #440]	; (8006730 <IIR_Right+0x300>)
 8006576:	edd3 7a00 	vldr	s15, [r3]
 800657a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800657e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006582:	4b69      	ldr	r3, [pc, #420]	; (8006728 <IIR_Right+0x2f8>)
 8006584:	edd3 6a03 	vldr	s13, [r3, #12]
 8006588:	4b6a      	ldr	r3, [pc, #424]	; (8006734 <IIR_Right+0x304>)
 800658a:	edd3 7a00 	vldr	s15, [r3]
 800658e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006592:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006596:	4b64      	ldr	r3, [pc, #400]	; (8006728 <IIR_Right+0x2f8>)
 8006598:	edd3 6a04 	vldr	s13, [r3, #16]
 800659c:	4b66      	ldr	r3, [pc, #408]	; (8006738 <IIR_Right+0x308>)
 800659e:	edd3 7a00 	vldr	s15, [r3]
 80065a2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80065aa:	4b64      	ldr	r3, [pc, #400]	; (800673c <IIR_Right+0x30c>)
 80065ac:	edc3 7a00 	vstr	s15, [r3]
	/* stage 3 */
	R_xZ32 = R_xZ31;
 80065b0:	4b5e      	ldr	r3, [pc, #376]	; (800672c <IIR_Right+0x2fc>)
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	4a5e      	ldr	r2, [pc, #376]	; (8006730 <IIR_Right+0x300>)
 80065b6:	6013      	str	r3, [r2, #0]
	R_xZ31 = R_y2;
 80065b8:	4b5a      	ldr	r3, [pc, #360]	; (8006724 <IIR_Right+0x2f4>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a5b      	ldr	r2, [pc, #364]	; (800672c <IIR_Right+0x2fc>)
 80065be:	6013      	str	r3, [r2, #0]
	R_yZ32 = R_yZ31;
 80065c0:	4b5c      	ldr	r3, [pc, #368]	; (8006734 <IIR_Right+0x304>)
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	4a5c      	ldr	r2, [pc, #368]	; (8006738 <IIR_Right+0x308>)
 80065c6:	6013      	str	r3, [r2, #0]
	R_yZ31 = R_y3;
 80065c8:	4b5c      	ldr	r3, [pc, #368]	; (800673c <IIR_Right+0x30c>)
 80065ca:	681b      	ldr	r3, [r3, #0]
 80065cc:	4a59      	ldr	r2, [pc, #356]	; (8006734 <IIR_Right+0x304>)
 80065ce:	6013      	str	r3, [r2, #0]
	/* stage 4 */
	R_y4 = R_cS4[0] * R_y3 + R_cS4[1] * R_xZ41 + R_cS4[2] * R_xZ42 - R_cS4[3] * R_yZ41 - R_cS4[4] * R_yZ42;
 80065d0:	4b5b      	ldr	r3, [pc, #364]	; (8006740 <IIR_Right+0x310>)
 80065d2:	ed93 7a00 	vldr	s14, [r3]
 80065d6:	4b59      	ldr	r3, [pc, #356]	; (800673c <IIR_Right+0x30c>)
 80065d8:	edd3 7a00 	vldr	s15, [r3]
 80065dc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065e0:	4b57      	ldr	r3, [pc, #348]	; (8006740 <IIR_Right+0x310>)
 80065e2:	edd3 6a01 	vldr	s13, [r3, #4]
 80065e6:	4b57      	ldr	r3, [pc, #348]	; (8006744 <IIR_Right+0x314>)
 80065e8:	edd3 7a00 	vldr	s15, [r3]
 80065ec:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80065f4:	4b52      	ldr	r3, [pc, #328]	; (8006740 <IIR_Right+0x310>)
 80065f6:	edd3 6a02 	vldr	s13, [r3, #8]
 80065fa:	4b53      	ldr	r3, [pc, #332]	; (8006748 <IIR_Right+0x318>)
 80065fc:	edd3 7a00 	vldr	s15, [r3]
 8006600:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006604:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006608:	4b4d      	ldr	r3, [pc, #308]	; (8006740 <IIR_Right+0x310>)
 800660a:	edd3 6a03 	vldr	s13, [r3, #12]
 800660e:	4b4f      	ldr	r3, [pc, #316]	; (800674c <IIR_Right+0x31c>)
 8006610:	edd3 7a00 	vldr	s15, [r3]
 8006614:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006618:	ee37 7a67 	vsub.f32	s14, s14, s15
 800661c:	4b48      	ldr	r3, [pc, #288]	; (8006740 <IIR_Right+0x310>)
 800661e:	edd3 6a04 	vldr	s13, [r3, #16]
 8006622:	4b4b      	ldr	r3, [pc, #300]	; (8006750 <IIR_Right+0x320>)
 8006624:	edd3 7a00 	vldr	s15, [r3]
 8006628:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800662c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006630:	4b48      	ldr	r3, [pc, #288]	; (8006754 <IIR_Right+0x324>)
 8006632:	edc3 7a00 	vstr	s15, [r3]
	/* stage 4 */
	R_xZ42 = R_xZ41;
 8006636:	4b43      	ldr	r3, [pc, #268]	; (8006744 <IIR_Right+0x314>)
 8006638:	681b      	ldr	r3, [r3, #0]
 800663a:	4a43      	ldr	r2, [pc, #268]	; (8006748 <IIR_Right+0x318>)
 800663c:	6013      	str	r3, [r2, #0]
	R_xZ41 = R_y3;
 800663e:	4b3f      	ldr	r3, [pc, #252]	; (800673c <IIR_Right+0x30c>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a40      	ldr	r2, [pc, #256]	; (8006744 <IIR_Right+0x314>)
 8006644:	6013      	str	r3, [r2, #0]
	R_yZ42 = R_yZ41;
 8006646:	4b41      	ldr	r3, [pc, #260]	; (800674c <IIR_Right+0x31c>)
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a41      	ldr	r2, [pc, #260]	; (8006750 <IIR_Right+0x320>)
 800664c:	6013      	str	r3, [r2, #0]
	R_yZ41 = R_y4;
 800664e:	4b41      	ldr	r3, [pc, #260]	; (8006754 <IIR_Right+0x324>)
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a3e      	ldr	r2, [pc, #248]	; (800674c <IIR_Right+0x31c>)
 8006654:	6013      	str	r3, [r2, #0]
	/* stage 5 */
	R_y5 = R_cS5[0] * R_y4 + R_cS5[1] * R_xZ51 + R_cS5[2] * R_xZ52 - R_cS5[3] * R_yZ51 - R_cS5[4] * R_yZ52;
 8006656:	4b40      	ldr	r3, [pc, #256]	; (8006758 <IIR_Right+0x328>)
 8006658:	ed93 7a00 	vldr	s14, [r3]
 800665c:	4b3d      	ldr	r3, [pc, #244]	; (8006754 <IIR_Right+0x324>)
 800665e:	edd3 7a00 	vldr	s15, [r3]
 8006662:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006666:	4b3c      	ldr	r3, [pc, #240]	; (8006758 <IIR_Right+0x328>)
 8006668:	edd3 6a01 	vldr	s13, [r3, #4]
 800666c:	4b3b      	ldr	r3, [pc, #236]	; (800675c <IIR_Right+0x32c>)
 800666e:	edd3 7a00 	vldr	s15, [r3]
 8006672:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006676:	ee37 7a27 	vadd.f32	s14, s14, s15
 800667a:	4b37      	ldr	r3, [pc, #220]	; (8006758 <IIR_Right+0x328>)
 800667c:	edd3 6a02 	vldr	s13, [r3, #8]
 8006680:	4b37      	ldr	r3, [pc, #220]	; (8006760 <IIR_Right+0x330>)
 8006682:	edd3 7a00 	vldr	s15, [r3]
 8006686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800668a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800668e:	4b32      	ldr	r3, [pc, #200]	; (8006758 <IIR_Right+0x328>)
 8006690:	edd3 6a03 	vldr	s13, [r3, #12]
 8006694:	4b33      	ldr	r3, [pc, #204]	; (8006764 <IIR_Right+0x334>)
 8006696:	edd3 7a00 	vldr	s15, [r3]
 800669a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800669e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80066a2:	4b2d      	ldr	r3, [pc, #180]	; (8006758 <IIR_Right+0x328>)
 80066a4:	edd3 6a04 	vldr	s13, [r3, #16]
 80066a8:	4b2f      	ldr	r3, [pc, #188]	; (8006768 <IIR_Right+0x338>)
 80066aa:	edd3 7a00 	vldr	s15, [r3]
 80066ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066b6:	4b2d      	ldr	r3, [pc, #180]	; (800676c <IIR_Right+0x33c>)
 80066b8:	edc3 7a00 	vstr	s15, [r3]
	/* stage 5 */
	R_xZ52 = R_xZ51;
 80066bc:	4b27      	ldr	r3, [pc, #156]	; (800675c <IIR_Right+0x32c>)
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4a27      	ldr	r2, [pc, #156]	; (8006760 <IIR_Right+0x330>)
 80066c2:	6013      	str	r3, [r2, #0]
	R_xZ51 = R_y4;
 80066c4:	4b23      	ldr	r3, [pc, #140]	; (8006754 <IIR_Right+0x324>)
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4a24      	ldr	r2, [pc, #144]	; (800675c <IIR_Right+0x32c>)
 80066ca:	6013      	str	r3, [r2, #0]
	R_yZ52 = R_yZ51;
 80066cc:	4b25      	ldr	r3, [pc, #148]	; (8006764 <IIR_Right+0x334>)
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	4a25      	ldr	r2, [pc, #148]	; (8006768 <IIR_Right+0x338>)
 80066d2:	6013      	str	r3, [r2, #0]
	R_yZ51 = R_y5;
 80066d4:	4b25      	ldr	r3, [pc, #148]	; (800676c <IIR_Right+0x33c>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	4a22      	ldr	r2, [pc, #136]	; (8006764 <IIR_Right+0x334>)
 80066da:	6013      	str	r3, [r2, #0]

	return R_y5;
 80066dc:	4b23      	ldr	r3, [pc, #140]	; (800676c <IIR_Right+0x33c>)
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	ee07 3a90 	vmov	s15, r3
}
 80066e4:	eeb0 0a67 	vmov.f32	s0, s15
 80066e8:	370c      	adds	r7, #12
 80066ea:	46bd      	mov	sp, r7
 80066ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f0:	4770      	bx	lr
 80066f2:	bf00      	nop
 80066f4:	200007dc 	.word	0x200007dc
 80066f8:	20000da4 	.word	0x20000da4
 80066fc:	20000efc 	.word	0x20000efc
 8006700:	2000076c 	.word	0x2000076c
 8006704:	20000754 	.word	0x20000754
 8006708:	200007bc 	.word	0x200007bc
 800670c:	20000648 	.word	0x20000648
 8006710:	200006d0 	.word	0x200006d0
 8006714:	20000d00 	.word	0x20000d00
 8006718:	20000d2c 	.word	0x20000d2c
 800671c:	20000ffc 	.word	0x20000ffc
 8006720:	200008d0 	.word	0x200008d0
 8006724:	20000644 	.word	0x20000644
 8006728:	20000d08 	.word	0x20000d08
 800672c:	20000770 	.word	0x20000770
 8006730:	20000fd8 	.word	0x20000fd8
 8006734:	200007d8 	.word	0x200007d8
 8006738:	20000640 	.word	0x20000640
 800673c:	200007cc 	.word	0x200007cc
 8006740:	20000870 	.word	0x20000870
 8006744:	20000d78 	.word	0x20000d78
 8006748:	200007d4 	.word	0x200007d4
 800674c:	20000750 	.word	0x20000750
 8006750:	2000105c 	.word	0x2000105c
 8006754:	200007b0 	.word	0x200007b0
 8006758:	20000db8 	.word	0x20000db8
 800675c:	200008d8 	.word	0x200008d8
 8006760:	200007a8 	.word	0x200007a8
 8006764:	20001060 	.word	0x20001060
 8006768:	20000d20 	.word	0x20000d20
 800676c:	20000d24 	.word	0x20000d24

08006770 <IIR_Left>:

float IIR_Left(float data){
 8006770:	b480      	push	{r7}
 8006772:	b083      	sub	sp, #12
 8006774:	af00      	add	r7, sp, #0
 8006776:	ed87 0a01 	vstr	s0, [r7, #4]
	L_x = data;
 800677a:	4aae      	ldr	r2, [pc, #696]	; (8006a34 <IIR_Left+0x2c4>)
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	6013      	str	r3, [r2, #0]
	/* stage 1 */
	L_y1 = L_cS1[0] * L_x  + L_cS1[1] * L_xZ11 + L_cS1[2] * L_xZ12 - L_cS1[3] * L_yZ11 - L_cS1[4] * L_yZ12;
 8006780:	4bad      	ldr	r3, [pc, #692]	; (8006a38 <IIR_Left+0x2c8>)
 8006782:	ed93 7a00 	vldr	s14, [r3]
 8006786:	4bab      	ldr	r3, [pc, #684]	; (8006a34 <IIR_Left+0x2c4>)
 8006788:	edd3 7a00 	vldr	s15, [r3]
 800678c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006790:	4ba9      	ldr	r3, [pc, #676]	; (8006a38 <IIR_Left+0x2c8>)
 8006792:	edd3 6a01 	vldr	s13, [r3, #4]
 8006796:	4ba9      	ldr	r3, [pc, #676]	; (8006a3c <IIR_Left+0x2cc>)
 8006798:	edd3 7a00 	vldr	s15, [r3]
 800679c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067a0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067a4:	4ba4      	ldr	r3, [pc, #656]	; (8006a38 <IIR_Left+0x2c8>)
 80067a6:	edd3 6a02 	vldr	s13, [r3, #8]
 80067aa:	4ba5      	ldr	r3, [pc, #660]	; (8006a40 <IIR_Left+0x2d0>)
 80067ac:	edd3 7a00 	vldr	s15, [r3]
 80067b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067b4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067b8:	4b9f      	ldr	r3, [pc, #636]	; (8006a38 <IIR_Left+0x2c8>)
 80067ba:	edd3 6a03 	vldr	s13, [r3, #12]
 80067be:	4ba1      	ldr	r3, [pc, #644]	; (8006a44 <IIR_Left+0x2d4>)
 80067c0:	edd3 7a00 	vldr	s15, [r3]
 80067c4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80067cc:	4b9a      	ldr	r3, [pc, #616]	; (8006a38 <IIR_Left+0x2c8>)
 80067ce:	edd3 6a04 	vldr	s13, [r3, #16]
 80067d2:	4b9d      	ldr	r3, [pc, #628]	; (8006a48 <IIR_Left+0x2d8>)
 80067d4:	edd3 7a00 	vldr	s15, [r3]
 80067d8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80067e0:	4b9a      	ldr	r3, [pc, #616]	; (8006a4c <IIR_Left+0x2dc>)
 80067e2:	edc3 7a00 	vstr	s15, [r3]
	/* stage 1 */
	L_xZ12 = L_xZ11;
 80067e6:	4b95      	ldr	r3, [pc, #596]	; (8006a3c <IIR_Left+0x2cc>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	4a95      	ldr	r2, [pc, #596]	; (8006a40 <IIR_Left+0x2d0>)
 80067ec:	6013      	str	r3, [r2, #0]
	L_xZ11 = L_x;
 80067ee:	4b91      	ldr	r3, [pc, #580]	; (8006a34 <IIR_Left+0x2c4>)
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	4a92      	ldr	r2, [pc, #584]	; (8006a3c <IIR_Left+0x2cc>)
 80067f4:	6013      	str	r3, [r2, #0]
	L_yZ12 = L_yZ11;
 80067f6:	4b93      	ldr	r3, [pc, #588]	; (8006a44 <IIR_Left+0x2d4>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	4a93      	ldr	r2, [pc, #588]	; (8006a48 <IIR_Left+0x2d8>)
 80067fc:	6013      	str	r3, [r2, #0]
	L_yZ11 = L_y1;
 80067fe:	4b93      	ldr	r3, [pc, #588]	; (8006a4c <IIR_Left+0x2dc>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	4a90      	ldr	r2, [pc, #576]	; (8006a44 <IIR_Left+0x2d4>)
 8006804:	6013      	str	r3, [r2, #0]
	/* stage 2 */
	L_y2 = L_cS2[0] * L_y1 + L_cS2[1] * L_xZ21 + L_cS2[2] * L_xZ22 - L_cS2[3] * L_yZ21 - L_cS2[4] * L_yZ22;
 8006806:	4b92      	ldr	r3, [pc, #584]	; (8006a50 <IIR_Left+0x2e0>)
 8006808:	ed93 7a00 	vldr	s14, [r3]
 800680c:	4b8f      	ldr	r3, [pc, #572]	; (8006a4c <IIR_Left+0x2dc>)
 800680e:	edd3 7a00 	vldr	s15, [r3]
 8006812:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006816:	4b8e      	ldr	r3, [pc, #568]	; (8006a50 <IIR_Left+0x2e0>)
 8006818:	edd3 6a01 	vldr	s13, [r3, #4]
 800681c:	4b8d      	ldr	r3, [pc, #564]	; (8006a54 <IIR_Left+0x2e4>)
 800681e:	edd3 7a00 	vldr	s15, [r3]
 8006822:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006826:	ee37 7a27 	vadd.f32	s14, s14, s15
 800682a:	4b89      	ldr	r3, [pc, #548]	; (8006a50 <IIR_Left+0x2e0>)
 800682c:	edd3 6a02 	vldr	s13, [r3, #8]
 8006830:	4b89      	ldr	r3, [pc, #548]	; (8006a58 <IIR_Left+0x2e8>)
 8006832:	edd3 7a00 	vldr	s15, [r3]
 8006836:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800683a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800683e:	4b84      	ldr	r3, [pc, #528]	; (8006a50 <IIR_Left+0x2e0>)
 8006840:	edd3 6a03 	vldr	s13, [r3, #12]
 8006844:	4b85      	ldr	r3, [pc, #532]	; (8006a5c <IIR_Left+0x2ec>)
 8006846:	edd3 7a00 	vldr	s15, [r3]
 800684a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800684e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006852:	4b7f      	ldr	r3, [pc, #508]	; (8006a50 <IIR_Left+0x2e0>)
 8006854:	edd3 6a04 	vldr	s13, [r3, #16]
 8006858:	4b81      	ldr	r3, [pc, #516]	; (8006a60 <IIR_Left+0x2f0>)
 800685a:	edd3 7a00 	vldr	s15, [r3]
 800685e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006862:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006866:	4b7f      	ldr	r3, [pc, #508]	; (8006a64 <IIR_Left+0x2f4>)
 8006868:	edc3 7a00 	vstr	s15, [r3]
	/* stage 2 */
	L_xZ22 = L_xZ21;
 800686c:	4b79      	ldr	r3, [pc, #484]	; (8006a54 <IIR_Left+0x2e4>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	4a79      	ldr	r2, [pc, #484]	; (8006a58 <IIR_Left+0x2e8>)
 8006872:	6013      	str	r3, [r2, #0]
	L_xZ21 = L_y1;
 8006874:	4b75      	ldr	r3, [pc, #468]	; (8006a4c <IIR_Left+0x2dc>)
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4a76      	ldr	r2, [pc, #472]	; (8006a54 <IIR_Left+0x2e4>)
 800687a:	6013      	str	r3, [r2, #0]
	L_yZ22 = L_yZ21;
 800687c:	4b77      	ldr	r3, [pc, #476]	; (8006a5c <IIR_Left+0x2ec>)
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	4a77      	ldr	r2, [pc, #476]	; (8006a60 <IIR_Left+0x2f0>)
 8006882:	6013      	str	r3, [r2, #0]
	L_yZ21 = L_y2;
 8006884:	4b77      	ldr	r3, [pc, #476]	; (8006a64 <IIR_Left+0x2f4>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	4a74      	ldr	r2, [pc, #464]	; (8006a5c <IIR_Left+0x2ec>)
 800688a:	6013      	str	r3, [r2, #0]
	/* stage 3 */
	L_y3 = L_cS3[0] * L_y2 + L_cS3[1] * L_xZ31 + L_cS3[2] * L_xZ32 - L_cS3[3] * L_yZ31 - L_cS3[4] * L_yZ32;
 800688c:	4b76      	ldr	r3, [pc, #472]	; (8006a68 <IIR_Left+0x2f8>)
 800688e:	ed93 7a00 	vldr	s14, [r3]
 8006892:	4b74      	ldr	r3, [pc, #464]	; (8006a64 <IIR_Left+0x2f4>)
 8006894:	edd3 7a00 	vldr	s15, [r3]
 8006898:	ee27 7a27 	vmul.f32	s14, s14, s15
 800689c:	4b72      	ldr	r3, [pc, #456]	; (8006a68 <IIR_Left+0x2f8>)
 800689e:	edd3 6a01 	vldr	s13, [r3, #4]
 80068a2:	4b72      	ldr	r3, [pc, #456]	; (8006a6c <IIR_Left+0x2fc>)
 80068a4:	edd3 7a00 	vldr	s15, [r3]
 80068a8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068ac:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068b0:	4b6d      	ldr	r3, [pc, #436]	; (8006a68 <IIR_Left+0x2f8>)
 80068b2:	edd3 6a02 	vldr	s13, [r3, #8]
 80068b6:	4b6e      	ldr	r3, [pc, #440]	; (8006a70 <IIR_Left+0x300>)
 80068b8:	edd3 7a00 	vldr	s15, [r3]
 80068bc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068c0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80068c4:	4b68      	ldr	r3, [pc, #416]	; (8006a68 <IIR_Left+0x2f8>)
 80068c6:	edd3 6a03 	vldr	s13, [r3, #12]
 80068ca:	4b6a      	ldr	r3, [pc, #424]	; (8006a74 <IIR_Left+0x304>)
 80068cc:	edd3 7a00 	vldr	s15, [r3]
 80068d0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068d4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80068d8:	4b63      	ldr	r3, [pc, #396]	; (8006a68 <IIR_Left+0x2f8>)
 80068da:	edd3 6a04 	vldr	s13, [r3, #16]
 80068de:	4b66      	ldr	r3, [pc, #408]	; (8006a78 <IIR_Left+0x308>)
 80068e0:	edd3 7a00 	vldr	s15, [r3]
 80068e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80068ec:	4b63      	ldr	r3, [pc, #396]	; (8006a7c <IIR_Left+0x30c>)
 80068ee:	edc3 7a00 	vstr	s15, [r3]
	/* stage 3 */
	L_xZ32 = L_xZ31;
 80068f2:	4b5e      	ldr	r3, [pc, #376]	; (8006a6c <IIR_Left+0x2fc>)
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	4a5e      	ldr	r2, [pc, #376]	; (8006a70 <IIR_Left+0x300>)
 80068f8:	6013      	str	r3, [r2, #0]
	L_xZ31 = L_y2;
 80068fa:	4b5a      	ldr	r3, [pc, #360]	; (8006a64 <IIR_Left+0x2f4>)
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	4a5b      	ldr	r2, [pc, #364]	; (8006a6c <IIR_Left+0x2fc>)
 8006900:	6013      	str	r3, [r2, #0]
	L_yZ32 = L_yZ31;
 8006902:	4b5c      	ldr	r3, [pc, #368]	; (8006a74 <IIR_Left+0x304>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4a5c      	ldr	r2, [pc, #368]	; (8006a78 <IIR_Left+0x308>)
 8006908:	6013      	str	r3, [r2, #0]
	L_yZ31 = L_y3;
 800690a:	4b5c      	ldr	r3, [pc, #368]	; (8006a7c <IIR_Left+0x30c>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4a59      	ldr	r2, [pc, #356]	; (8006a74 <IIR_Left+0x304>)
 8006910:	6013      	str	r3, [r2, #0]
	/* stage 4 */
	L_y4 = L_cS4[0] * L_y3 + L_cS4[1] * L_xZ41 + L_cS4[2] * L_xZ42 - L_cS4[3] * L_yZ41 - L_cS4[4] * L_yZ42;
 8006912:	4b5b      	ldr	r3, [pc, #364]	; (8006a80 <IIR_Left+0x310>)
 8006914:	ed93 7a00 	vldr	s14, [r3]
 8006918:	4b58      	ldr	r3, [pc, #352]	; (8006a7c <IIR_Left+0x30c>)
 800691a:	edd3 7a00 	vldr	s15, [r3]
 800691e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006922:	4b57      	ldr	r3, [pc, #348]	; (8006a80 <IIR_Left+0x310>)
 8006924:	edd3 6a01 	vldr	s13, [r3, #4]
 8006928:	4b56      	ldr	r3, [pc, #344]	; (8006a84 <IIR_Left+0x314>)
 800692a:	edd3 7a00 	vldr	s15, [r3]
 800692e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006932:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006936:	4b52      	ldr	r3, [pc, #328]	; (8006a80 <IIR_Left+0x310>)
 8006938:	edd3 6a02 	vldr	s13, [r3, #8]
 800693c:	4b52      	ldr	r3, [pc, #328]	; (8006a88 <IIR_Left+0x318>)
 800693e:	edd3 7a00 	vldr	s15, [r3]
 8006942:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006946:	ee37 7a27 	vadd.f32	s14, s14, s15
 800694a:	4b4d      	ldr	r3, [pc, #308]	; (8006a80 <IIR_Left+0x310>)
 800694c:	edd3 6a03 	vldr	s13, [r3, #12]
 8006950:	4b4e      	ldr	r3, [pc, #312]	; (8006a8c <IIR_Left+0x31c>)
 8006952:	edd3 7a00 	vldr	s15, [r3]
 8006956:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800695a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800695e:	4b48      	ldr	r3, [pc, #288]	; (8006a80 <IIR_Left+0x310>)
 8006960:	edd3 6a04 	vldr	s13, [r3, #16]
 8006964:	4b4a      	ldr	r3, [pc, #296]	; (8006a90 <IIR_Left+0x320>)
 8006966:	edd3 7a00 	vldr	s15, [r3]
 800696a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800696e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006972:	4b48      	ldr	r3, [pc, #288]	; (8006a94 <IIR_Left+0x324>)
 8006974:	edc3 7a00 	vstr	s15, [r3]
	/* stage 4 */
	L_xZ42 = L_xZ41;
 8006978:	4b42      	ldr	r3, [pc, #264]	; (8006a84 <IIR_Left+0x314>)
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	4a42      	ldr	r2, [pc, #264]	; (8006a88 <IIR_Left+0x318>)
 800697e:	6013      	str	r3, [r2, #0]
	L_xZ41 = L_y3;
 8006980:	4b3e      	ldr	r3, [pc, #248]	; (8006a7c <IIR_Left+0x30c>)
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	4a3f      	ldr	r2, [pc, #252]	; (8006a84 <IIR_Left+0x314>)
 8006986:	6013      	str	r3, [r2, #0]
	L_yZ42 = L_yZ41;
 8006988:	4b40      	ldr	r3, [pc, #256]	; (8006a8c <IIR_Left+0x31c>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4a40      	ldr	r2, [pc, #256]	; (8006a90 <IIR_Left+0x320>)
 800698e:	6013      	str	r3, [r2, #0]
	L_yZ41 = L_y4;
 8006990:	4b40      	ldr	r3, [pc, #256]	; (8006a94 <IIR_Left+0x324>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	4a3d      	ldr	r2, [pc, #244]	; (8006a8c <IIR_Left+0x31c>)
 8006996:	6013      	str	r3, [r2, #0]
	/* stage 5 */
	L_y5 = L_cS5[0] * L_y4 + L_cS5[1] * L_xZ51 + L_cS5[2] * L_xZ52 - L_cS5[3] * L_yZ51 - L_cS5[4] * L_yZ52;
 8006998:	4b3f      	ldr	r3, [pc, #252]	; (8006a98 <IIR_Left+0x328>)
 800699a:	ed93 7a00 	vldr	s14, [r3]
 800699e:	4b3d      	ldr	r3, [pc, #244]	; (8006a94 <IIR_Left+0x324>)
 80069a0:	edd3 7a00 	vldr	s15, [r3]
 80069a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069a8:	4b3b      	ldr	r3, [pc, #236]	; (8006a98 <IIR_Left+0x328>)
 80069aa:	edd3 6a01 	vldr	s13, [r3, #4]
 80069ae:	4b3b      	ldr	r3, [pc, #236]	; (8006a9c <IIR_Left+0x32c>)
 80069b0:	edd3 7a00 	vldr	s15, [r3]
 80069b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80069bc:	4b36      	ldr	r3, [pc, #216]	; (8006a98 <IIR_Left+0x328>)
 80069be:	edd3 6a02 	vldr	s13, [r3, #8]
 80069c2:	4b37      	ldr	r3, [pc, #220]	; (8006aa0 <IIR_Left+0x330>)
 80069c4:	edd3 7a00 	vldr	s15, [r3]
 80069c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80069d0:	4b31      	ldr	r3, [pc, #196]	; (8006a98 <IIR_Left+0x328>)
 80069d2:	edd3 6a03 	vldr	s13, [r3, #12]
 80069d6:	4b33      	ldr	r3, [pc, #204]	; (8006aa4 <IIR_Left+0x334>)
 80069d8:	edd3 7a00 	vldr	s15, [r3]
 80069dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80069e4:	4b2c      	ldr	r3, [pc, #176]	; (8006a98 <IIR_Left+0x328>)
 80069e6:	edd3 6a04 	vldr	s13, [r3, #16]
 80069ea:	4b2f      	ldr	r3, [pc, #188]	; (8006aa8 <IIR_Left+0x338>)
 80069ec:	edd3 7a00 	vldr	s15, [r3]
 80069f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80069f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80069f8:	4b2c      	ldr	r3, [pc, #176]	; (8006aac <IIR_Left+0x33c>)
 80069fa:	edc3 7a00 	vstr	s15, [r3]
	/* stage 5 */
	L_xZ52 = L_xZ51;
 80069fe:	4b27      	ldr	r3, [pc, #156]	; (8006a9c <IIR_Left+0x32c>)
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	4a27      	ldr	r2, [pc, #156]	; (8006aa0 <IIR_Left+0x330>)
 8006a04:	6013      	str	r3, [r2, #0]
	L_xZ51 = L_y4;
 8006a06:	4b23      	ldr	r3, [pc, #140]	; (8006a94 <IIR_Left+0x324>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	4a24      	ldr	r2, [pc, #144]	; (8006a9c <IIR_Left+0x32c>)
 8006a0c:	6013      	str	r3, [r2, #0]
	L_yZ52 = L_yZ51;
 8006a0e:	4b25      	ldr	r3, [pc, #148]	; (8006aa4 <IIR_Left+0x334>)
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	4a25      	ldr	r2, [pc, #148]	; (8006aa8 <IIR_Left+0x338>)
 8006a14:	6013      	str	r3, [r2, #0]
	L_yZ51 = L_y5;
 8006a16:	4b25      	ldr	r3, [pc, #148]	; (8006aac <IIR_Left+0x33c>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a22      	ldr	r2, [pc, #136]	; (8006aa4 <IIR_Left+0x334>)
 8006a1c:	6013      	str	r3, [r2, #0]

	return L_y5;
 8006a1e:	4b23      	ldr	r3, [pc, #140]	; (8006aac <IIR_Left+0x33c>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	ee07 3a90 	vmov	s15, r3
}
 8006a26:	eeb0 0a67 	vmov.f32	s0, s15
 8006a2a:	370c      	adds	r7, #12
 8006a2c:	46bd      	mov	sp, r7
 8006a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a32:	4770      	bx	lr
 8006a34:	200008cc 	.word	0x200008cc
 8006a38:	20000fe4 	.word	0x20000fe4
 8006a3c:	20000d38 	.word	0x20000d38
 8006a40:	20001000 	.word	0x20001000
 8006a44:	20000884 	.word	0x20000884
 8006a48:	200006e4 	.word	0x200006e4
 8006a4c:	20000650 	.word	0x20000650
 8006a50:	20000fc4 	.word	0x20000fc4
 8006a54:	20000d34 	.word	0x20000d34
 8006a58:	200007ac 	.word	0x200007ac
 8006a5c:	2000074c 	.word	0x2000074c
 8006a60:	20000cd4 	.word	0x20000cd4
 8006a64:	200007c8 	.word	0x200007c8
 8006a68:	20000d8c 	.word	0x20000d8c
 8006a6c:	20000cd0 	.word	0x20000cd0
 8006a70:	20000774 	.word	0x20000774
 8006a74:	200008c8 	.word	0x200008c8
 8006a78:	20000d1c 	.word	0x20000d1c
 8006a7c:	20000d88 	.word	0x20000d88
 8006a80:	20000758 	.word	0x20000758
 8006a84:	200007e8 	.word	0x200007e8
 8006a88:	200006b4 	.word	0x200006b4
 8006a8c:	200007e0 	.word	0x200007e0
 8006a90:	200006a8 	.word	0x200006a8
 8006a94:	20000dcc 	.word	0x20000dcc
 8006a98:	20000794 	.word	0x20000794
 8006a9c:	20000d40 	.word	0x20000d40
 8006aa0:	200007b8 	.word	0x200007b8
 8006aa4:	20000778 	.word	0x20000778
 8006aa8:	20001064 	.word	0x20001064
 8006aac:	200006cc 	.word	0x200006cc

08006ab0 <Display_Init>:
		}
	}
}


uint8_t Display_Init(void) {
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0

	/* Init I2C */
	SSD1306_I2C_Init();
 8006ab6:	f000 fdaf 	bl	8007618 <SSD1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8006aba:	f644 6320 	movw	r3, #20000	; 0x4e20
 8006abe:	2201      	movs	r2, #1
 8006ac0:	2178      	movs	r1, #120	; 0x78
 8006ac2:	485b      	ldr	r0, [pc, #364]	; (8006c30 <Display_Init+0x180>)
 8006ac4:	f002 ff28 	bl	8009918 <HAL_I2C_IsDeviceReady>
 8006ac8:	4603      	mov	r3, r0
 8006aca:	2b00      	cmp	r3, #0
 8006acc:	d001      	beq.n	8006ad2 <Display_Init+0x22>
		/* Return false */
		return 0;
 8006ace:	2300      	movs	r3, #0
 8006ad0:	e0a9      	b.n	8006c26 <Display_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 3500;
 8006ad2:	f640 53ac 	movw	r3, #3500	; 0xdac
 8006ad6:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006ad8:	e002      	b.n	8006ae0 <Display_Init+0x30>
		p--;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	3b01      	subs	r3, #1
 8006ade:	607b      	str	r3, [r7, #4]
	while(p>0)
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d1f9      	bne.n	8006ada <Display_Init+0x2a>
//	HAL_Delay(100);

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 8006ae6:	22ae      	movs	r2, #174	; 0xae
 8006ae8:	2100      	movs	r1, #0
 8006aea:	2078      	movs	r0, #120	; 0x78
 8006aec:	f000 fdf0 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8006af0:	2220      	movs	r2, #32
 8006af2:	2100      	movs	r1, #0
 8006af4:	2078      	movs	r0, #120	; 0x78
 8006af6:	f000 fdeb 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8006afa:	2210      	movs	r2, #16
 8006afc:	2100      	movs	r1, #0
 8006afe:	2078      	movs	r0, #120	; 0x78
 8006b00:	f000 fde6 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8006b04:	22b0      	movs	r2, #176	; 0xb0
 8006b06:	2100      	movs	r1, #0
 8006b08:	2078      	movs	r0, #120	; 0x78
 8006b0a:	f000 fde1 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8006b0e:	22c8      	movs	r2, #200	; 0xc8
 8006b10:	2100      	movs	r1, #0
 8006b12:	2078      	movs	r0, #120	; 0x78
 8006b14:	f000 fddc 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8006b18:	2200      	movs	r2, #0
 8006b1a:	2100      	movs	r1, #0
 8006b1c:	2078      	movs	r0, #120	; 0x78
 8006b1e:	f000 fdd7 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8006b22:	2210      	movs	r2, #16
 8006b24:	2100      	movs	r1, #0
 8006b26:	2078      	movs	r0, #120	; 0x78
 8006b28:	f000 fdd2 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8006b2c:	2240      	movs	r2, #64	; 0x40
 8006b2e:	2100      	movs	r1, #0
 8006b30:	2078      	movs	r0, #120	; 0x78
 8006b32:	f000 fdcd 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8006b36:	2281      	movs	r2, #129	; 0x81
 8006b38:	2100      	movs	r1, #0
 8006b3a:	2078      	movs	r0, #120	; 0x78
 8006b3c:	f000 fdc8 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8006b40:	22ff      	movs	r2, #255	; 0xff
 8006b42:	2100      	movs	r1, #0
 8006b44:	2078      	movs	r0, #120	; 0x78
 8006b46:	f000 fdc3 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8006b4a:	22a1      	movs	r2, #161	; 0xa1
 8006b4c:	2100      	movs	r1, #0
 8006b4e:	2078      	movs	r0, #120	; 0x78
 8006b50:	f000 fdbe 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8006b54:	22a6      	movs	r2, #166	; 0xa6
 8006b56:	2100      	movs	r1, #0
 8006b58:	2078      	movs	r0, #120	; 0x78
 8006b5a:	f000 fdb9 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8006b5e:	22a8      	movs	r2, #168	; 0xa8
 8006b60:	2100      	movs	r1, #0
 8006b62:	2078      	movs	r0, #120	; 0x78
 8006b64:	f000 fdb4 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8006b68:	223f      	movs	r2, #63	; 0x3f
 8006b6a:	2100      	movs	r1, #0
 8006b6c:	2078      	movs	r0, #120	; 0x78
 8006b6e:	f000 fdaf 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8006b72:	22a4      	movs	r2, #164	; 0xa4
 8006b74:	2100      	movs	r1, #0
 8006b76:	2078      	movs	r0, #120	; 0x78
 8006b78:	f000 fdaa 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8006b7c:	22d3      	movs	r2, #211	; 0xd3
 8006b7e:	2100      	movs	r1, #0
 8006b80:	2078      	movs	r0, #120	; 0x78
 8006b82:	f000 fda5 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8006b86:	2200      	movs	r2, #0
 8006b88:	2100      	movs	r1, #0
 8006b8a:	2078      	movs	r0, #120	; 0x78
 8006b8c:	f000 fda0 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8006b90:	22d5      	movs	r2, #213	; 0xd5
 8006b92:	2100      	movs	r1, #0
 8006b94:	2078      	movs	r0, #120	; 0x78
 8006b96:	f000 fd9b 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8006b9a:	22f0      	movs	r2, #240	; 0xf0
 8006b9c:	2100      	movs	r1, #0
 8006b9e:	2078      	movs	r0, #120	; 0x78
 8006ba0:	f000 fd96 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 8006ba4:	22d9      	movs	r2, #217	; 0xd9
 8006ba6:	2100      	movs	r1, #0
 8006ba8:	2078      	movs	r0, #120	; 0x78
 8006baa:	f000 fd91 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8006bae:	2222      	movs	r2, #34	; 0x22
 8006bb0:	2100      	movs	r1, #0
 8006bb2:	2078      	movs	r0, #120	; 0x78
 8006bb4:	f000 fd8c 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8006bb8:	22da      	movs	r2, #218	; 0xda
 8006bba:	2100      	movs	r1, #0
 8006bbc:	2078      	movs	r0, #120	; 0x78
 8006bbe:	f000 fd87 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 8006bc2:	2212      	movs	r2, #18
 8006bc4:	2100      	movs	r1, #0
 8006bc6:	2078      	movs	r0, #120	; 0x78
 8006bc8:	f000 fd82 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8006bcc:	22db      	movs	r2, #219	; 0xdb
 8006bce:	2100      	movs	r1, #0
 8006bd0:	2078      	movs	r0, #120	; 0x78
 8006bd2:	f000 fd7d 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	2100      	movs	r1, #0
 8006bda:	2078      	movs	r0, #120	; 0x78
 8006bdc:	f000 fd78 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8006be0:	228d      	movs	r2, #141	; 0x8d
 8006be2:	2100      	movs	r1, #0
 8006be4:	2078      	movs	r0, #120	; 0x78
 8006be6:	f000 fd73 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8006bea:	2214      	movs	r2, #20
 8006bec:	2100      	movs	r1, #0
 8006bee:	2078      	movs	r0, #120	; 0x78
 8006bf0:	f000 fd6e 	bl	80076d0 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 8006bf4:	22af      	movs	r2, #175	; 0xaf
 8006bf6:	2100      	movs	r1, #0
 8006bf8:	2078      	movs	r0, #120	; 0x78
 8006bfa:	f000 fd69 	bl	80076d0 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8006bfe:	222e      	movs	r2, #46	; 0x2e
 8006c00:	2100      	movs	r1, #0
 8006c02:	2078      	movs	r0, #120	; 0x78
 8006c04:	f000 fd64 	bl	80076d0 <ssd1306_I2C_Write>

	/* Clear screen */
	Display_Fill(SSD1306_COLOR_BLACK);
 8006c08:	2000      	movs	r0, #0
 8006c0a:	f000 f843 	bl	8006c94 <Display_Fill>

	/* Update screen */
	Display_UpdateScreen();
 8006c0e:	f000 f813 	bl	8006c38 <Display_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 8006c12:	4b08      	ldr	r3, [pc, #32]	; (8006c34 <Display_Init+0x184>)
 8006c14:	2200      	movs	r2, #0
 8006c16:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8006c18:	4b06      	ldr	r3, [pc, #24]	; (8006c34 <Display_Init+0x184>)
 8006c1a:	2200      	movs	r2, #0
 8006c1c:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8006c1e:	4b05      	ldr	r3, [pc, #20]	; (8006c34 <Display_Init+0x184>)
 8006c20:	2201      	movs	r2, #1
 8006c22:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 8006c24:	2301      	movs	r3, #1
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3708      	adds	r7, #8
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	200006e8 	.word	0x200006e8
 8006c34:	20000628 	.word	0x20000628

08006c38 <Display_UpdateScreen>:

void Display_UpdateScreen(void) {
 8006c38:	b580      	push	{r7, lr}
 8006c3a:	b082      	sub	sp, #8
 8006c3c:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8006c3e:	2300      	movs	r3, #0
 8006c40:	71fb      	strb	r3, [r7, #7]
 8006c42:	e01d      	b.n	8006c80 <Display_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8006c44:	79fb      	ldrb	r3, [r7, #7]
 8006c46:	3b50      	subs	r3, #80	; 0x50
 8006c48:	b2db      	uxtb	r3, r3
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	2100      	movs	r1, #0
 8006c4e:	2078      	movs	r0, #120	; 0x78
 8006c50:	f000 fd3e 	bl	80076d0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8006c54:	2200      	movs	r2, #0
 8006c56:	2100      	movs	r1, #0
 8006c58:	2078      	movs	r0, #120	; 0x78
 8006c5a:	f000 fd39 	bl	80076d0 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8006c5e:	2210      	movs	r2, #16
 8006c60:	2100      	movs	r1, #0
 8006c62:	2078      	movs	r0, #120	; 0x78
 8006c64:	f000 fd34 	bl	80076d0 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8006c68:	79fb      	ldrb	r3, [r7, #7]
 8006c6a:	01db      	lsls	r3, r3, #7
 8006c6c:	4a08      	ldr	r2, [pc, #32]	; (8006c90 <Display_UpdateScreen+0x58>)
 8006c6e:	441a      	add	r2, r3
 8006c70:	2380      	movs	r3, #128	; 0x80
 8006c72:	2140      	movs	r1, #64	; 0x40
 8006c74:	2078      	movs	r0, #120	; 0x78
 8006c76:	f000 fce3 	bl	8007640 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8006c7a:	79fb      	ldrb	r3, [r7, #7]
 8006c7c:	3301      	adds	r3, #1
 8006c7e:	71fb      	strb	r3, [r7, #7]
 8006c80:	79fb      	ldrb	r3, [r7, #7]
 8006c82:	2b07      	cmp	r3, #7
 8006c84:	d9de      	bls.n	8006c44 <Display_UpdateScreen+0xc>
	}
}
 8006c86:	bf00      	nop
 8006c88:	3708      	adds	r7, #8
 8006c8a:	46bd      	mov	sp, r7
 8006c8c:	bd80      	pop	{r7, pc}
 8006c8e:	bf00      	nop
 8006c90:	20000228 	.word	0x20000228

08006c94 <Display_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void Display_Fill(SSD1306_COLOR_t color) {
 8006c94:	b580      	push	{r7, lr}
 8006c96:	b082      	sub	sp, #8
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8006c9e:	79fb      	ldrb	r3, [r7, #7]
 8006ca0:	2b00      	cmp	r3, #0
 8006ca2:	d101      	bne.n	8006ca8 <Display_Fill+0x14>
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	e000      	b.n	8006caa <Display_Fill+0x16>
 8006ca8:	23ff      	movs	r3, #255	; 0xff
 8006caa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8006cae:	4619      	mov	r1, r3
 8006cb0:	4803      	ldr	r0, [pc, #12]	; (8006cc0 <Display_Fill+0x2c>)
 8006cb2:	f006 f9f0 	bl	800d096 <memset>
}
 8006cb6:	bf00      	nop
 8006cb8:	3708      	adds	r7, #8
 8006cba:	46bd      	mov	sp, r7
 8006cbc:	bd80      	pop	{r7, pc}
 8006cbe:	bf00      	nop
 8006cc0:	20000228 	.word	0x20000228

08006cc4 <Display_DrawPixel>:

void Display_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	4603      	mov	r3, r0
 8006ccc:	80fb      	strh	r3, [r7, #6]
 8006cce:	460b      	mov	r3, r1
 8006cd0:	80bb      	strh	r3, [r7, #4]
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	70fb      	strb	r3, [r7, #3]
	if (
 8006cd6:	88fb      	ldrh	r3, [r7, #6]
 8006cd8:	2b7f      	cmp	r3, #127	; 0x7f
 8006cda:	d848      	bhi.n	8006d6e <Display_DrawPixel+0xaa>
			x >= SSD1306_WIDTH ||
 8006cdc:	88bb      	ldrh	r3, [r7, #4]
 8006cde:	2b3f      	cmp	r3, #63	; 0x3f
 8006ce0:	d845      	bhi.n	8006d6e <Display_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 8006ce2:	4b26      	ldr	r3, [pc, #152]	; (8006d7c <Display_DrawPixel+0xb8>)
 8006ce4:	791b      	ldrb	r3, [r3, #4]
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	d006      	beq.n	8006cf8 <Display_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8006cea:	78fb      	ldrb	r3, [r7, #3]
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	bf0c      	ite	eq
 8006cf0:	2301      	moveq	r3, #1
 8006cf2:	2300      	movne	r3, #0
 8006cf4:	b2db      	uxtb	r3, r3
 8006cf6:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8006cf8:	78fb      	ldrb	r3, [r7, #3]
 8006cfa:	2b01      	cmp	r3, #1
 8006cfc:	d11a      	bne.n	8006d34 <Display_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8006cfe:	88fa      	ldrh	r2, [r7, #6]
 8006d00:	88bb      	ldrh	r3, [r7, #4]
 8006d02:	08db      	lsrs	r3, r3, #3
 8006d04:	b298      	uxth	r0, r3
 8006d06:	4603      	mov	r3, r0
 8006d08:	01db      	lsls	r3, r3, #7
 8006d0a:	4413      	add	r3, r2
 8006d0c:	4a1c      	ldr	r2, [pc, #112]	; (8006d80 <Display_DrawPixel+0xbc>)
 8006d0e:	5cd3      	ldrb	r3, [r2, r3]
 8006d10:	b25a      	sxtb	r2, r3
 8006d12:	88bb      	ldrh	r3, [r7, #4]
 8006d14:	f003 0307 	and.w	r3, r3, #7
 8006d18:	2101      	movs	r1, #1
 8006d1a:	fa01 f303 	lsl.w	r3, r1, r3
 8006d1e:	b25b      	sxtb	r3, r3
 8006d20:	4313      	orrs	r3, r2
 8006d22:	b259      	sxtb	r1, r3
 8006d24:	88fa      	ldrh	r2, [r7, #6]
 8006d26:	4603      	mov	r3, r0
 8006d28:	01db      	lsls	r3, r3, #7
 8006d2a:	4413      	add	r3, r2
 8006d2c:	b2c9      	uxtb	r1, r1
 8006d2e:	4a14      	ldr	r2, [pc, #80]	; (8006d80 <Display_DrawPixel+0xbc>)
 8006d30:	54d1      	strb	r1, [r2, r3]
 8006d32:	e01d      	b.n	8006d70 <Display_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8006d34:	88fa      	ldrh	r2, [r7, #6]
 8006d36:	88bb      	ldrh	r3, [r7, #4]
 8006d38:	08db      	lsrs	r3, r3, #3
 8006d3a:	b298      	uxth	r0, r3
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	01db      	lsls	r3, r3, #7
 8006d40:	4413      	add	r3, r2
 8006d42:	4a0f      	ldr	r2, [pc, #60]	; (8006d80 <Display_DrawPixel+0xbc>)
 8006d44:	5cd3      	ldrb	r3, [r2, r3]
 8006d46:	b25a      	sxtb	r2, r3
 8006d48:	88bb      	ldrh	r3, [r7, #4]
 8006d4a:	f003 0307 	and.w	r3, r3, #7
 8006d4e:	2101      	movs	r1, #1
 8006d50:	fa01 f303 	lsl.w	r3, r1, r3
 8006d54:	b25b      	sxtb	r3, r3
 8006d56:	43db      	mvns	r3, r3
 8006d58:	b25b      	sxtb	r3, r3
 8006d5a:	4013      	ands	r3, r2
 8006d5c:	b259      	sxtb	r1, r3
 8006d5e:	88fa      	ldrh	r2, [r7, #6]
 8006d60:	4603      	mov	r3, r0
 8006d62:	01db      	lsls	r3, r3, #7
 8006d64:	4413      	add	r3, r2
 8006d66:	b2c9      	uxtb	r1, r1
 8006d68:	4a05      	ldr	r2, [pc, #20]	; (8006d80 <Display_DrawPixel+0xbc>)
 8006d6a:	54d1      	strb	r1, [r2, r3]
 8006d6c:	e000      	b.n	8006d70 <Display_DrawPixel+0xac>
		return;
 8006d6e:	bf00      	nop
	}
}
 8006d70:	370c      	adds	r7, #12
 8006d72:	46bd      	mov	sp, r7
 8006d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d78:	4770      	bx	lr
 8006d7a:	bf00      	nop
 8006d7c:	20000628 	.word	0x20000628
 8006d80:	20000228 	.word	0x20000228

08006d84 <Display_GotoXY>:

void Display_GotoXY(uint16_t x, uint16_t y) {
 8006d84:	b480      	push	{r7}
 8006d86:	b083      	sub	sp, #12
 8006d88:	af00      	add	r7, sp, #0
 8006d8a:	4603      	mov	r3, r0
 8006d8c:	460a      	mov	r2, r1
 8006d8e:	80fb      	strh	r3, [r7, #6]
 8006d90:	4613      	mov	r3, r2
 8006d92:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8006d94:	4a05      	ldr	r2, [pc, #20]	; (8006dac <Display_GotoXY+0x28>)
 8006d96:	88fb      	ldrh	r3, [r7, #6]
 8006d98:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8006d9a:	4a04      	ldr	r2, [pc, #16]	; (8006dac <Display_GotoXY+0x28>)
 8006d9c:	88bb      	ldrh	r3, [r7, #4]
 8006d9e:	8053      	strh	r3, [r2, #2]
}
 8006da0:	bf00      	nop
 8006da2:	370c      	adds	r7, #12
 8006da4:	46bd      	mov	sp, r7
 8006da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006daa:	4770      	bx	lr
 8006dac:	20000628 	.word	0x20000628

08006db0 <Display_Putc>:

char Display_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b086      	sub	sp, #24
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	4603      	mov	r3, r0
 8006db8:	6039      	str	r1, [r7, #0]
 8006dba:	71fb      	strb	r3, [r7, #7]
 8006dbc:	4613      	mov	r3, r2
 8006dbe:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006dc0:	4b3a      	ldr	r3, [pc, #232]	; (8006eac <Display_Putc+0xfc>)
 8006dc2:	881b      	ldrh	r3, [r3, #0]
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	683b      	ldr	r3, [r7, #0]
 8006dc8:	781b      	ldrb	r3, [r3, #0]
 8006dca:	4413      	add	r3, r2
	if (
 8006dcc:	2b7f      	cmp	r3, #127	; 0x7f
 8006dce:	dc07      	bgt.n	8006de0 <Display_Putc+0x30>
			SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8006dd0:	4b36      	ldr	r3, [pc, #216]	; (8006eac <Display_Putc+0xfc>)
 8006dd2:	885b      	ldrh	r3, [r3, #2]
 8006dd4:	461a      	mov	r2, r3
 8006dd6:	683b      	ldr	r3, [r7, #0]
 8006dd8:	785b      	ldrb	r3, [r3, #1]
 8006dda:	4413      	add	r3, r2
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006ddc:	2b3f      	cmp	r3, #63	; 0x3f
 8006dde:	dd01      	ble.n	8006de4 <Display_Putc+0x34>
	) {
		/* Error */
		return 0;
 8006de0:	2300      	movs	r3, #0
 8006de2:	e05e      	b.n	8006ea2 <Display_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8006de4:	2300      	movs	r3, #0
 8006de6:	617b      	str	r3, [r7, #20]
 8006de8:	e04b      	b.n	8006e82 <Display_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8006dea:	683b      	ldr	r3, [r7, #0]
 8006dec:	685a      	ldr	r2, [r3, #4]
 8006dee:	79fb      	ldrb	r3, [r7, #7]
 8006df0:	3b20      	subs	r3, #32
 8006df2:	6839      	ldr	r1, [r7, #0]
 8006df4:	7849      	ldrb	r1, [r1, #1]
 8006df6:	fb01 f303 	mul.w	r3, r1, r3
 8006dfa:	4619      	mov	r1, r3
 8006dfc:	697b      	ldr	r3, [r7, #20]
 8006dfe:	440b      	add	r3, r1
 8006e00:	005b      	lsls	r3, r3, #1
 8006e02:	4413      	add	r3, r2
 8006e04:	881b      	ldrh	r3, [r3, #0]
 8006e06:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8006e08:	2300      	movs	r3, #0
 8006e0a:	613b      	str	r3, [r7, #16]
 8006e0c:	e030      	b.n	8006e70 <Display_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8006e0e:	68fa      	ldr	r2, [r7, #12]
 8006e10:	693b      	ldr	r3, [r7, #16]
 8006e12:	fa02 f303 	lsl.w	r3, r2, r3
 8006e16:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d010      	beq.n	8006e40 <Display_Putc+0x90>
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8006e1e:	4b23      	ldr	r3, [pc, #140]	; (8006eac <Display_Putc+0xfc>)
 8006e20:	881a      	ldrh	r2, [r3, #0]
 8006e22:	693b      	ldr	r3, [r7, #16]
 8006e24:	b29b      	uxth	r3, r3
 8006e26:	4413      	add	r3, r2
 8006e28:	b298      	uxth	r0, r3
 8006e2a:	4b20      	ldr	r3, [pc, #128]	; (8006eac <Display_Putc+0xfc>)
 8006e2c:	885a      	ldrh	r2, [r3, #2]
 8006e2e:	697b      	ldr	r3, [r7, #20]
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	4413      	add	r3, r2
 8006e34:	b29b      	uxth	r3, r3
 8006e36:	79ba      	ldrb	r2, [r7, #6]
 8006e38:	4619      	mov	r1, r3
 8006e3a:	f7ff ff43 	bl	8006cc4 <Display_DrawPixel>
 8006e3e:	e014      	b.n	8006e6a <Display_Putc+0xba>
			} else {
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8006e40:	4b1a      	ldr	r3, [pc, #104]	; (8006eac <Display_Putc+0xfc>)
 8006e42:	881a      	ldrh	r2, [r3, #0]
 8006e44:	693b      	ldr	r3, [r7, #16]
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	4413      	add	r3, r2
 8006e4a:	b298      	uxth	r0, r3
 8006e4c:	4b17      	ldr	r3, [pc, #92]	; (8006eac <Display_Putc+0xfc>)
 8006e4e:	885a      	ldrh	r2, [r3, #2]
 8006e50:	697b      	ldr	r3, [r7, #20]
 8006e52:	b29b      	uxth	r3, r3
 8006e54:	4413      	add	r3, r2
 8006e56:	b299      	uxth	r1, r3
 8006e58:	79bb      	ldrb	r3, [r7, #6]
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	bf0c      	ite	eq
 8006e5e:	2301      	moveq	r3, #1
 8006e60:	2300      	movne	r3, #0
 8006e62:	b2db      	uxtb	r3, r3
 8006e64:	461a      	mov	r2, r3
 8006e66:	f7ff ff2d 	bl	8006cc4 <Display_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8006e6a:	693b      	ldr	r3, [r7, #16]
 8006e6c:	3301      	adds	r3, #1
 8006e6e:	613b      	str	r3, [r7, #16]
 8006e70:	683b      	ldr	r3, [r7, #0]
 8006e72:	781b      	ldrb	r3, [r3, #0]
 8006e74:	461a      	mov	r2, r3
 8006e76:	693b      	ldr	r3, [r7, #16]
 8006e78:	4293      	cmp	r3, r2
 8006e7a:	d3c8      	bcc.n	8006e0e <Display_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8006e7c:	697b      	ldr	r3, [r7, #20]
 8006e7e:	3301      	adds	r3, #1
 8006e80:	617b      	str	r3, [r7, #20]
 8006e82:	683b      	ldr	r3, [r7, #0]
 8006e84:	785b      	ldrb	r3, [r3, #1]
 8006e86:	461a      	mov	r2, r3
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	4293      	cmp	r3, r2
 8006e8c:	d3ad      	bcc.n	8006dea <Display_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8006e8e:	4b07      	ldr	r3, [pc, #28]	; (8006eac <Display_Putc+0xfc>)
 8006e90:	881a      	ldrh	r2, [r3, #0]
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	781b      	ldrb	r3, [r3, #0]
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	4413      	add	r3, r2
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	4b03      	ldr	r3, [pc, #12]	; (8006eac <Display_Putc+0xfc>)
 8006e9e:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8006ea0:	79fb      	ldrb	r3, [r7, #7]
}
 8006ea2:	4618      	mov	r0, r3
 8006ea4:	3718      	adds	r7, #24
 8006ea6:	46bd      	mov	sp, r7
 8006ea8:	bd80      	pop	{r7, pc}
 8006eaa:	bf00      	nop
 8006eac:	20000628 	.word	0x20000628

08006eb0 <Display_Puts>:

char Display_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006eb0:	b580      	push	{r7, lr}
 8006eb2:	b084      	sub	sp, #16
 8006eb4:	af00      	add	r7, sp, #0
 8006eb6:	60f8      	str	r0, [r7, #12]
 8006eb8:	60b9      	str	r1, [r7, #8]
 8006eba:	4613      	mov	r3, r2
 8006ebc:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8006ebe:	e012      	b.n	8006ee6 <Display_Puts+0x36>
		/* Write character by character */
		if (Display_Putc(*str, Font, color) != *str) {
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	781b      	ldrb	r3, [r3, #0]
 8006ec4:	79fa      	ldrb	r2, [r7, #7]
 8006ec6:	68b9      	ldr	r1, [r7, #8]
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f7ff ff71 	bl	8006db0 <Display_Putc>
 8006ece:	4603      	mov	r3, r0
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	781b      	ldrb	r3, [r3, #0]
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d002      	beq.n	8006ee0 <Display_Puts+0x30>
			/* Return error */
			return *str;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	e008      	b.n	8006ef2 <Display_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8006ee0:	68fb      	ldr	r3, [r7, #12]
 8006ee2:	3301      	adds	r3, #1
 8006ee4:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	781b      	ldrb	r3, [r3, #0]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d1e8      	bne.n	8006ec0 <Display_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	781b      	ldrb	r3, [r3, #0]
}
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	3710      	adds	r7, #16
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bd80      	pop	{r7, pc}
	...

08006efc <Display_PutUintDigit>:

void Display_PutUintDigit(uint16_t data, uint8_t digit, FontDef_t* Font, SSD1306_COLOR_t color){
 8006efc:	b580      	push	{r7, lr}
 8006efe:	b082      	sub	sp, #8
 8006f00:	af00      	add	r7, sp, #0
 8006f02:	603a      	str	r2, [r7, #0]
 8006f04:	461a      	mov	r2, r3
 8006f06:	4603      	mov	r3, r0
 8006f08:	80fb      	strh	r3, [r7, #6]
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	717b      	strb	r3, [r7, #5]
 8006f0e:	4613      	mov	r3, r2
 8006f10:	713b      	strb	r3, [r7, #4]
	switch(digit){
 8006f12:	797b      	ldrb	r3, [r7, #5]
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d018      	beq.n	8006f4a <Display_PutUintDigit+0x4e>
 8006f18:	2b03      	cmp	r3, #3
 8006f1a:	d041      	beq.n	8006fa0 <Display_PutUintDigit+0xa4>
 8006f1c:	2b01      	cmp	r3, #1
 8006f1e:	d000      	beq.n	8006f22 <Display_PutUintDigit+0x26>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
		Display_Putc(data%10+0x30, Font, color); 		// satuan
		break;
	}
}
 8006f20:	e077      	b.n	8007012 <Display_PutUintDigit+0x116>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006f22:	88fa      	ldrh	r2, [r7, #6]
 8006f24:	4b3d      	ldr	r3, [pc, #244]	; (800701c <Display_PutUintDigit+0x120>)
 8006f26:	fba3 1302 	umull	r1, r3, r3, r2
 8006f2a:	08d9      	lsrs	r1, r3, #3
 8006f2c:	460b      	mov	r3, r1
 8006f2e:	009b      	lsls	r3, r3, #2
 8006f30:	440b      	add	r3, r1
 8006f32:	005b      	lsls	r3, r3, #1
 8006f34:	1ad3      	subs	r3, r2, r3
 8006f36:	b29b      	uxth	r3, r3
 8006f38:	b2db      	uxtb	r3, r3
 8006f3a:	3330      	adds	r3, #48	; 0x30
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	793a      	ldrb	r2, [r7, #4]
 8006f40:	6839      	ldr	r1, [r7, #0]
 8006f42:	4618      	mov	r0, r3
 8006f44:	f7ff ff34 	bl	8006db0 <Display_Putc>
		break;
 8006f48:	e063      	b.n	8007012 <Display_PutUintDigit+0x116>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 8006f4a:	88fb      	ldrh	r3, [r7, #6]
 8006f4c:	4a34      	ldr	r2, [pc, #208]	; (8007020 <Display_PutUintDigit+0x124>)
 8006f4e:	fba2 1203 	umull	r1, r2, r2, r3
 8006f52:	0952      	lsrs	r2, r2, #5
 8006f54:	2164      	movs	r1, #100	; 0x64
 8006f56:	fb01 f202 	mul.w	r2, r1, r2
 8006f5a:	1a9b      	subs	r3, r3, r2
 8006f5c:	b29b      	uxth	r3, r3
 8006f5e:	4a2f      	ldr	r2, [pc, #188]	; (800701c <Display_PutUintDigit+0x120>)
 8006f60:	fba2 2303 	umull	r2, r3, r2, r3
 8006f64:	08db      	lsrs	r3, r3, #3
 8006f66:	b29b      	uxth	r3, r3
 8006f68:	b2db      	uxtb	r3, r3
 8006f6a:	3330      	adds	r3, #48	; 0x30
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	793a      	ldrb	r2, [r7, #4]
 8006f70:	6839      	ldr	r1, [r7, #0]
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7ff ff1c 	bl	8006db0 <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006f78:	88fa      	ldrh	r2, [r7, #6]
 8006f7a:	4b28      	ldr	r3, [pc, #160]	; (800701c <Display_PutUintDigit+0x120>)
 8006f7c:	fba3 1302 	umull	r1, r3, r3, r2
 8006f80:	08d9      	lsrs	r1, r3, #3
 8006f82:	460b      	mov	r3, r1
 8006f84:	009b      	lsls	r3, r3, #2
 8006f86:	440b      	add	r3, r1
 8006f88:	005b      	lsls	r3, r3, #1
 8006f8a:	1ad3      	subs	r3, r2, r3
 8006f8c:	b29b      	uxth	r3, r3
 8006f8e:	b2db      	uxtb	r3, r3
 8006f90:	3330      	adds	r3, #48	; 0x30
 8006f92:	b2db      	uxtb	r3, r3
 8006f94:	793a      	ldrb	r2, [r7, #4]
 8006f96:	6839      	ldr	r1, [r7, #0]
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f7ff ff09 	bl	8006db0 <Display_Putc>
		break;
 8006f9e:	e038      	b.n	8007012 <Display_PutUintDigit+0x116>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
 8006fa0:	88fb      	ldrh	r3, [r7, #6]
 8006fa2:	4a1f      	ldr	r2, [pc, #124]	; (8007020 <Display_PutUintDigit+0x124>)
 8006fa4:	fba2 2303 	umull	r2, r3, r2, r3
 8006fa8:	095b      	lsrs	r3, r3, #5
 8006faa:	b29b      	uxth	r3, r3
 8006fac:	b2db      	uxtb	r3, r3
 8006fae:	3330      	adds	r3, #48	; 0x30
 8006fb0:	b2db      	uxtb	r3, r3
 8006fb2:	793a      	ldrb	r2, [r7, #4]
 8006fb4:	6839      	ldr	r1, [r7, #0]
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f7ff fefa 	bl	8006db0 <Display_Putc>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 8006fbc:	88fb      	ldrh	r3, [r7, #6]
 8006fbe:	4a18      	ldr	r2, [pc, #96]	; (8007020 <Display_PutUintDigit+0x124>)
 8006fc0:	fba2 1203 	umull	r1, r2, r2, r3
 8006fc4:	0952      	lsrs	r2, r2, #5
 8006fc6:	2164      	movs	r1, #100	; 0x64
 8006fc8:	fb01 f202 	mul.w	r2, r1, r2
 8006fcc:	1a9b      	subs	r3, r3, r2
 8006fce:	b29b      	uxth	r3, r3
 8006fd0:	4a12      	ldr	r2, [pc, #72]	; (800701c <Display_PutUintDigit+0x120>)
 8006fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006fd6:	08db      	lsrs	r3, r3, #3
 8006fd8:	b29b      	uxth	r3, r3
 8006fda:	b2db      	uxtb	r3, r3
 8006fdc:	3330      	adds	r3, #48	; 0x30
 8006fde:	b2db      	uxtb	r3, r3
 8006fe0:	793a      	ldrb	r2, [r7, #4]
 8006fe2:	6839      	ldr	r1, [r7, #0]
 8006fe4:	4618      	mov	r0, r3
 8006fe6:	f7ff fee3 	bl	8006db0 <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006fea:	88fa      	ldrh	r2, [r7, #6]
 8006fec:	4b0b      	ldr	r3, [pc, #44]	; (800701c <Display_PutUintDigit+0x120>)
 8006fee:	fba3 1302 	umull	r1, r3, r3, r2
 8006ff2:	08d9      	lsrs	r1, r3, #3
 8006ff4:	460b      	mov	r3, r1
 8006ff6:	009b      	lsls	r3, r3, #2
 8006ff8:	440b      	add	r3, r1
 8006ffa:	005b      	lsls	r3, r3, #1
 8006ffc:	1ad3      	subs	r3, r2, r3
 8006ffe:	b29b      	uxth	r3, r3
 8007000:	b2db      	uxtb	r3, r3
 8007002:	3330      	adds	r3, #48	; 0x30
 8007004:	b2db      	uxtb	r3, r3
 8007006:	793a      	ldrb	r2, [r7, #4]
 8007008:	6839      	ldr	r1, [r7, #0]
 800700a:	4618      	mov	r0, r3
 800700c:	f7ff fed0 	bl	8006db0 <Display_Putc>
		break;
 8007010:	bf00      	nop
}
 8007012:	bf00      	nop
 8007014:	3708      	adds	r7, #8
 8007016:	46bd      	mov	sp, r7
 8007018:	bd80      	pop	{r7, pc}
 800701a:	bf00      	nop
 800701c:	cccccccd 	.word	0xcccccccd
 8007020:	51eb851f 	.word	0x51eb851f

08007024 <Display_PutUint>:

void Display_PutUint(uint16_t data, FontDef_t* Font, SSD1306_COLOR_t color){
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
 800702a:	4603      	mov	r3, r0
 800702c:	6039      	str	r1, [r7, #0]
 800702e:	80fb      	strh	r3, [r7, #6]
 8007030:	4613      	mov	r3, r2
 8007032:	717b      	strb	r3, [r7, #5]
	if(data>=100){
 8007034:	88fb      	ldrh	r3, [r7, #6]
 8007036:	2b63      	cmp	r3, #99	; 0x63
 8007038:	d906      	bls.n	8007048 <Display_PutUint+0x24>
		Display_PutUintDigit(data, 3, Font, color);
 800703a:	797b      	ldrb	r3, [r7, #5]
 800703c:	88f8      	ldrh	r0, [r7, #6]
 800703e:	683a      	ldr	r2, [r7, #0]
 8007040:	2103      	movs	r1, #3
 8007042:	f7ff ff5b 	bl	8006efc <Display_PutUintDigit>
		Display_PutUintDigit(data, 2, Font, color);
	}
	else{
		Display_PutUintDigit(data, 1, Font, color);
	}
}
 8007046:	e00f      	b.n	8007068 <Display_PutUint+0x44>
	else if (data>=10){
 8007048:	88fb      	ldrh	r3, [r7, #6]
 800704a:	2b09      	cmp	r3, #9
 800704c:	d906      	bls.n	800705c <Display_PutUint+0x38>
		Display_PutUintDigit(data, 2, Font, color);
 800704e:	797b      	ldrb	r3, [r7, #5]
 8007050:	88f8      	ldrh	r0, [r7, #6]
 8007052:	683a      	ldr	r2, [r7, #0]
 8007054:	2102      	movs	r1, #2
 8007056:	f7ff ff51 	bl	8006efc <Display_PutUintDigit>
}
 800705a:	e005      	b.n	8007068 <Display_PutUint+0x44>
		Display_PutUintDigit(data, 1, Font, color);
 800705c:	797b      	ldrb	r3, [r7, #5]
 800705e:	88f8      	ldrh	r0, [r7, #6]
 8007060:	683a      	ldr	r2, [r7, #0]
 8007062:	2101      	movs	r1, #1
 8007064:	f7ff ff4a 	bl	8006efc <Display_PutUintDigit>
}
 8007068:	bf00      	nop
 800706a:	3708      	adds	r7, #8
 800706c:	46bd      	mov	sp, r7
 800706e:	bd80      	pop	{r7, pc}

08007070 <Display_PutInt>:

void Display_PutInt(int16_t data, uint8_t digit, _Bool plus, FontDef_t* Font, SSD1306_COLOR_t color){
 8007070:	b580      	push	{r7, lr}
 8007072:	b082      	sub	sp, #8
 8007074:	af00      	add	r7, sp, #0
 8007076:	603b      	str	r3, [r7, #0]
 8007078:	4603      	mov	r3, r0
 800707a:	80fb      	strh	r3, [r7, #6]
 800707c:	460b      	mov	r3, r1
 800707e:	717b      	strb	r3, [r7, #5]
 8007080:	4613      	mov	r3, r2
 8007082:	713b      	strb	r3, [r7, #4]
	if(data < 0){
 8007084:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8007088:	2b00      	cmp	r3, #0
 800708a:	da0a      	bge.n	80070a2 <Display_PutInt+0x32>
		data = -data; Display_Putc('-', Font, color);
 800708c:	88fb      	ldrh	r3, [r7, #6]
 800708e:	425b      	negs	r3, r3
 8007090:	b29b      	uxth	r3, r3
 8007092:	80fb      	strh	r3, [r7, #6]
 8007094:	7c3b      	ldrb	r3, [r7, #16]
 8007096:	461a      	mov	r2, r3
 8007098:	6839      	ldr	r1, [r7, #0]
 800709a:	202d      	movs	r0, #45	; 0x2d
 800709c:	f7ff fe88 	bl	8006db0 <Display_Putc>
 80070a0:	e008      	b.n	80070b4 <Display_PutInt+0x44>
	}
	else{
		if(plus)
 80070a2:	793b      	ldrb	r3, [r7, #4]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d005      	beq.n	80070b4 <Display_PutInt+0x44>
			Display_Putc('+', Font, color);
 80070a8:	7c3b      	ldrb	r3, [r7, #16]
 80070aa:	461a      	mov	r2, r3
 80070ac:	6839      	ldr	r1, [r7, #0]
 80070ae:	202b      	movs	r0, #43	; 0x2b
 80070b0:	f7ff fe7e 	bl	8006db0 <Display_Putc>
	}
	Display_PutUintDigit(data, digit, Font, color);
 80070b4:	88f8      	ldrh	r0, [r7, #6]
 80070b6:	7c3b      	ldrb	r3, [r7, #16]
 80070b8:	7979      	ldrb	r1, [r7, #5]
 80070ba:	683a      	ldr	r2, [r7, #0]
 80070bc:	f7ff ff1e 	bl	8006efc <Display_PutUintDigit>
}
 80070c0:	bf00      	nop
 80070c2:	3708      	adds	r7, #8
 80070c4:	46bd      	mov	sp, r7
 80070c6:	bd80      	pop	{r7, pc}

080070c8 <Display_PutFloatDigit>:

void Display_PutFloatDigit(float data, uint8_t digit, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 80070c8:	b590      	push	{r4, r7, lr}
 80070ca:	b087      	sub	sp, #28
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	ed87 0a03 	vstr	s0, [r7, #12]
 80070d2:	607a      	str	r2, [r7, #4]
 80070d4:	461a      	mov	r2, r3
 80070d6:	4603      	mov	r3, r0
 80070d8:	72fb      	strb	r3, [r7, #11]
 80070da:	460b      	mov	r3, r1
 80070dc:	72bb      	strb	r3, [r7, #10]
 80070de:	4613      	mov	r3, r2
 80070e0:	727b      	strb	r3, [r7, #9]
	int32_t y = (int32_t)data;
 80070e2:	edd7 7a03 	vldr	s15, [r7, #12]
 80070e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80070ea:	ee17 3a90 	vmov	r3, s15
 80070ee:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 80070f0:	7abb      	ldrb	r3, [r7, #10]
 80070f2:	4618      	mov	r0, r3
 80070f4:	f7f9 fa16 	bl	8000524 <__aeabi_ui2d>
 80070f8:	4603      	mov	r3, r0
 80070fa:	460c      	mov	r4, r1
 80070fc:	ec44 3b11 	vmov	d1, r3, r4
 8007100:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 80071b0 <Display_PutFloatDigit+0xe8>
 8007104:	f009 fbb0 	bl	8010868 <pow>
 8007108:	ec54 3b10 	vmov	r3, r4, d0
 800710c:	4618      	mov	r0, r3
 800710e:	4621      	mov	r1, r4
 8007110:	f7f9 fd5a 	bl	8000bc8 <__aeabi_d2uiz>
 8007114:	4603      	mov	r3, r0
 8007116:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 8007118:	edd7 7a03 	vldr	s15, [r7, #12]
 800711c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8007120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007124:	d50e      	bpl.n	8007144 <Display_PutFloatDigit+0x7c>
		Display_Putc('-', Font, color);
 8007126:	7a7b      	ldrb	r3, [r7, #9]
 8007128:	461a      	mov	r2, r3
 800712a:	6879      	ldr	r1, [r7, #4]
 800712c:	202d      	movs	r0, #45	; 0x2d
 800712e:	f7ff fe3f 	bl	8006db0 <Display_Putc>
		y = -y;
 8007132:	697b      	ldr	r3, [r7, #20]
 8007134:	425b      	negs	r3, r3
 8007136:	617b      	str	r3, [r7, #20]
		data = -data;
 8007138:	edd7 7a03 	vldr	s15, [r7, #12]
 800713c:	eef1 7a67 	vneg.f32	s15, s15
 8007140:	edc7 7a03 	vstr	s15, [r7, #12]
	}
//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 8007144:	697b      	ldr	r3, [r7, #20]
 8007146:	ee07 3a90 	vmov	s15, r3
 800714a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800714e:	ed97 7a03 	vldr	s14, [r7, #12]
 8007152:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007156:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 800715a:	8a7b      	ldrh	r3, [r7, #18]
 800715c:	ee07 3a90 	vmov	s15, r3
 8007160:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007164:	ed97 7a03 	vldr	s14, [r7, #12]
 8007168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800716c:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUintDigit((uint16_t)y, digit, Font, color);
 8007170:	697b      	ldr	r3, [r7, #20]
 8007172:	b298      	uxth	r0, r3
 8007174:	7a7b      	ldrb	r3, [r7, #9]
 8007176:	7af9      	ldrb	r1, [r7, #11]
 8007178:	687a      	ldr	r2, [r7, #4]
 800717a:	f7ff febf 	bl	8006efc <Display_PutUintDigit>
	Display_Putc('.', Font, color);
 800717e:	7a7b      	ldrb	r3, [r7, #9]
 8007180:	461a      	mov	r2, r3
 8007182:	6879      	ldr	r1, [r7, #4]
 8007184:	202e      	movs	r0, #46	; 0x2e
 8007186:	f7ff fe13 	bl	8006db0 <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 800718a:	edd7 7a03 	vldr	s15, [r7, #12]
 800718e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007192:	ee17 3a90 	vmov	r3, s15
 8007196:	b298      	uxth	r0, r3
 8007198:	7a7b      	ldrb	r3, [r7, #9]
 800719a:	7ab9      	ldrb	r1, [r7, #10]
 800719c:	687a      	ldr	r2, [r7, #4]
 800719e:	f7ff fead 	bl	8006efc <Display_PutUintDigit>

}
 80071a2:	bf00      	nop
 80071a4:	371c      	adds	r7, #28
 80071a6:	46bd      	mov	sp, r7
 80071a8:	bd90      	pop	{r4, r7, pc}
 80071aa:	bf00      	nop
 80071ac:	f3af 8000 	nop.w
 80071b0:	00000000 	.word	0x00000000
 80071b4:	40240000 	.word	0x40240000

080071b8 <Display_PutFloat>:

void Display_PutFloat(float data, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 80071b8:	b590      	push	{r4, r7, lr}
 80071ba:	b087      	sub	sp, #28
 80071bc:	af00      	add	r7, sp, #0
 80071be:	ed87 0a03 	vstr	s0, [r7, #12]
 80071c2:	4603      	mov	r3, r0
 80071c4:	6079      	str	r1, [r7, #4]
 80071c6:	72fb      	strb	r3, [r7, #11]
 80071c8:	4613      	mov	r3, r2
 80071ca:	72bb      	strb	r3, [r7, #10]
	int32_t y = (int32_t)data;
 80071cc:	edd7 7a03 	vldr	s15, [r7, #12]
 80071d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80071d4:	ee17 3a90 	vmov	r3, s15
 80071d8:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 80071da:	7afb      	ldrb	r3, [r7, #11]
 80071dc:	4618      	mov	r0, r3
 80071de:	f7f9 f9a1 	bl	8000524 <__aeabi_ui2d>
 80071e2:	4603      	mov	r3, r0
 80071e4:	460c      	mov	r4, r1
 80071e6:	ec44 3b11 	vmov	d1, r3, r4
 80071ea:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8007298 <Display_PutFloat+0xe0>
 80071ee:	f009 fb3b 	bl	8010868 <pow>
 80071f2:	ec54 3b10 	vmov	r3, r4, d0
 80071f6:	4618      	mov	r0, r3
 80071f8:	4621      	mov	r1, r4
 80071fa:	f7f9 fce5 	bl	8000bc8 <__aeabi_d2uiz>
 80071fe:	4603      	mov	r3, r0
 8007200:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 8007202:	edd7 7a03 	vldr	s15, [r7, #12]
 8007206:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800720a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800720e:	d50e      	bpl.n	800722e <Display_PutFloat+0x76>
		Display_Putc('-', Font, color);
 8007210:	7abb      	ldrb	r3, [r7, #10]
 8007212:	461a      	mov	r2, r3
 8007214:	6879      	ldr	r1, [r7, #4]
 8007216:	202d      	movs	r0, #45	; 0x2d
 8007218:	f7ff fdca 	bl	8006db0 <Display_Putc>
		y = -y;
 800721c:	697b      	ldr	r3, [r7, #20]
 800721e:	425b      	negs	r3, r3
 8007220:	617b      	str	r3, [r7, #20]
		data = -data;
 8007222:	edd7 7a03 	vldr	s15, [r7, #12]
 8007226:	eef1 7a67 	vneg.f32	s15, s15
 800722a:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	ee07 3a90 	vmov	s15, r3
 8007234:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007238:	ed97 7a03 	vldr	s14, [r7, #12]
 800723c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8007240:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 8007244:	8a7b      	ldrh	r3, [r7, #18]
 8007246:	ee07 3a90 	vmov	s15, r3
 800724a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800724e:	ed97 7a03 	vldr	s14, [r7, #12]
 8007252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007256:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUint((uint16_t)y, Font, color);
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	b29b      	uxth	r3, r3
 800725e:	7aba      	ldrb	r2, [r7, #10]
 8007260:	6879      	ldr	r1, [r7, #4]
 8007262:	4618      	mov	r0, r3
 8007264:	f7ff fede 	bl	8007024 <Display_PutUint>
	Display_Putc('.', Font, color);
 8007268:	7abb      	ldrb	r3, [r7, #10]
 800726a:	461a      	mov	r2, r3
 800726c:	6879      	ldr	r1, [r7, #4]
 800726e:	202e      	movs	r0, #46	; 0x2e
 8007270:	f7ff fd9e 	bl	8006db0 <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 8007274:	edd7 7a03 	vldr	s15, [r7, #12]
 8007278:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800727c:	ee17 3a90 	vmov	r3, s15
 8007280:	b298      	uxth	r0, r3
 8007282:	7abb      	ldrb	r3, [r7, #10]
 8007284:	7af9      	ldrb	r1, [r7, #11]
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	f7ff fe38 	bl	8006efc <Display_PutUintDigit>
}
 800728c:	bf00      	nop
 800728e:	371c      	adds	r7, #28
 8007290:	46bd      	mov	sp, r7
 8007292:	bd90      	pop	{r4, r7, pc}
 8007294:	f3af 8000 	nop.w
 8007298:	00000000 	.word	0x00000000
 800729c:	40240000 	.word	0x40240000

080072a0 <Display_DrawLine>:

void Display_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 80072a0:	b590      	push	{r4, r7, lr}
 80072a2:	b087      	sub	sp, #28
 80072a4:	af00      	add	r7, sp, #0
 80072a6:	4604      	mov	r4, r0
 80072a8:	4608      	mov	r0, r1
 80072aa:	4611      	mov	r1, r2
 80072ac:	461a      	mov	r2, r3
 80072ae:	4623      	mov	r3, r4
 80072b0:	80fb      	strh	r3, [r7, #6]
 80072b2:	4603      	mov	r3, r0
 80072b4:	80bb      	strh	r3, [r7, #4]
 80072b6:	460b      	mov	r3, r1
 80072b8:	807b      	strh	r3, [r7, #2]
 80072ba:	4613      	mov	r3, r2
 80072bc:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 80072be:	88fb      	ldrh	r3, [r7, #6]
 80072c0:	2b7f      	cmp	r3, #127	; 0x7f
 80072c2:	d901      	bls.n	80072c8 <Display_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 80072c4:	237f      	movs	r3, #127	; 0x7f
 80072c6:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 80072c8:	887b      	ldrh	r3, [r7, #2]
 80072ca:	2b7f      	cmp	r3, #127	; 0x7f
 80072cc:	d901      	bls.n	80072d2 <Display_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 80072ce:	237f      	movs	r3, #127	; 0x7f
 80072d0:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 80072d2:	88bb      	ldrh	r3, [r7, #4]
 80072d4:	2b3f      	cmp	r3, #63	; 0x3f
 80072d6:	d901      	bls.n	80072dc <Display_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 80072d8:	233f      	movs	r3, #63	; 0x3f
 80072da:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 80072dc:	883b      	ldrh	r3, [r7, #0]
 80072de:	2b3f      	cmp	r3, #63	; 0x3f
 80072e0:	d901      	bls.n	80072e6 <Display_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 80072e2:	233f      	movs	r3, #63	; 0x3f
 80072e4:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 80072e6:	88fa      	ldrh	r2, [r7, #6]
 80072e8:	887b      	ldrh	r3, [r7, #2]
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d205      	bcs.n	80072fa <Display_DrawLine+0x5a>
 80072ee:	887a      	ldrh	r2, [r7, #2]
 80072f0:	88fb      	ldrh	r3, [r7, #6]
 80072f2:	1ad3      	subs	r3, r2, r3
 80072f4:	b29b      	uxth	r3, r3
 80072f6:	b21b      	sxth	r3, r3
 80072f8:	e004      	b.n	8007304 <Display_DrawLine+0x64>
 80072fa:	88fa      	ldrh	r2, [r7, #6]
 80072fc:	887b      	ldrh	r3, [r7, #2]
 80072fe:	1ad3      	subs	r3, r2, r3
 8007300:	b29b      	uxth	r3, r3
 8007302:	b21b      	sxth	r3, r3
 8007304:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 8007306:	88ba      	ldrh	r2, [r7, #4]
 8007308:	883b      	ldrh	r3, [r7, #0]
 800730a:	429a      	cmp	r2, r3
 800730c:	d205      	bcs.n	800731a <Display_DrawLine+0x7a>
 800730e:	883a      	ldrh	r2, [r7, #0]
 8007310:	88bb      	ldrh	r3, [r7, #4]
 8007312:	1ad3      	subs	r3, r2, r3
 8007314:	b29b      	uxth	r3, r3
 8007316:	b21b      	sxth	r3, r3
 8007318:	e004      	b.n	8007324 <Display_DrawLine+0x84>
 800731a:	88ba      	ldrh	r2, [r7, #4]
 800731c:	883b      	ldrh	r3, [r7, #0]
 800731e:	1ad3      	subs	r3, r2, r3
 8007320:	b29b      	uxth	r3, r3
 8007322:	b21b      	sxth	r3, r3
 8007324:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 8007326:	88fa      	ldrh	r2, [r7, #6]
 8007328:	887b      	ldrh	r3, [r7, #2]
 800732a:	429a      	cmp	r2, r3
 800732c:	d201      	bcs.n	8007332 <Display_DrawLine+0x92>
 800732e:	2301      	movs	r3, #1
 8007330:	e001      	b.n	8007336 <Display_DrawLine+0x96>
 8007332:	f04f 33ff 	mov.w	r3, #4294967295
 8007336:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 8007338:	88ba      	ldrh	r2, [r7, #4]
 800733a:	883b      	ldrh	r3, [r7, #0]
 800733c:	429a      	cmp	r2, r3
 800733e:	d201      	bcs.n	8007344 <Display_DrawLine+0xa4>
 8007340:	2301      	movs	r3, #1
 8007342:	e001      	b.n	8007348 <Display_DrawLine+0xa8>
 8007344:	f04f 33ff 	mov.w	r3, #4294967295
 8007348:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 800734a:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 800734e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007352:	429a      	cmp	r2, r3
 8007354:	dd06      	ble.n	8007364 <Display_DrawLine+0xc4>
 8007356:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800735a:	0fda      	lsrs	r2, r3, #31
 800735c:	4413      	add	r3, r2
 800735e:	105b      	asrs	r3, r3, #1
 8007360:	b21b      	sxth	r3, r3
 8007362:	e006      	b.n	8007372 <Display_DrawLine+0xd2>
 8007364:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007368:	425b      	negs	r3, r3
 800736a:	0fda      	lsrs	r2, r3, #31
 800736c:	4413      	add	r3, r2
 800736e:	105b      	asrs	r3, r3, #1
 8007370:	b21b      	sxth	r3, r3
 8007372:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 8007374:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d129      	bne.n	80073d0 <Display_DrawLine+0x130>
		if (y1 < y0) {
 800737c:	883a      	ldrh	r2, [r7, #0]
 800737e:	88bb      	ldrh	r3, [r7, #4]
 8007380:	429a      	cmp	r2, r3
 8007382:	d205      	bcs.n	8007390 <Display_DrawLine+0xf0>
			tmp = y1;
 8007384:	883b      	ldrh	r3, [r7, #0]
 8007386:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8007388:	88bb      	ldrh	r3, [r7, #4]
 800738a:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 800738c:	893b      	ldrh	r3, [r7, #8]
 800738e:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8007390:	887a      	ldrh	r2, [r7, #2]
 8007392:	88fb      	ldrh	r3, [r7, #6]
 8007394:	429a      	cmp	r2, r3
 8007396:	d205      	bcs.n	80073a4 <Display_DrawLine+0x104>
			tmp = x1;
 8007398:	887b      	ldrh	r3, [r7, #2]
 800739a:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 800739c:	88fb      	ldrh	r3, [r7, #6]
 800739e:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80073a0:	893b      	ldrh	r3, [r7, #8]
 80073a2:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 80073a4:	88bb      	ldrh	r3, [r7, #4]
 80073a6:	82bb      	strh	r3, [r7, #20]
 80073a8:	e00c      	b.n	80073c4 <Display_DrawLine+0x124>
			Display_DrawPixel(x0, i, c);
 80073aa:	8ab9      	ldrh	r1, [r7, #20]
 80073ac:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80073b0:	88fb      	ldrh	r3, [r7, #6]
 80073b2:	4618      	mov	r0, r3
 80073b4:	f7ff fc86 	bl	8006cc4 <Display_DrawPixel>
		for (i = y0; i <= y1; i++) {
 80073b8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80073bc:	b29b      	uxth	r3, r3
 80073be:	3301      	adds	r3, #1
 80073c0:	b29b      	uxth	r3, r3
 80073c2:	82bb      	strh	r3, [r7, #20]
 80073c4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80073c8:	883b      	ldrh	r3, [r7, #0]
 80073ca:	429a      	cmp	r2, r3
 80073cc:	dded      	ble.n	80073aa <Display_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 80073ce:	e05f      	b.n	8007490 <Display_DrawLine+0x1f0>
	}

	if (dy == 0) {
 80073d0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80073d4:	2b00      	cmp	r3, #0
 80073d6:	d129      	bne.n	800742c <Display_DrawLine+0x18c>
		if (y1 < y0) {
 80073d8:	883a      	ldrh	r2, [r7, #0]
 80073da:	88bb      	ldrh	r3, [r7, #4]
 80073dc:	429a      	cmp	r2, r3
 80073de:	d205      	bcs.n	80073ec <Display_DrawLine+0x14c>
			tmp = y1;
 80073e0:	883b      	ldrh	r3, [r7, #0]
 80073e2:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80073e4:	88bb      	ldrh	r3, [r7, #4]
 80073e6:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80073e8:	893b      	ldrh	r3, [r7, #8]
 80073ea:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 80073ec:	887a      	ldrh	r2, [r7, #2]
 80073ee:	88fb      	ldrh	r3, [r7, #6]
 80073f0:	429a      	cmp	r2, r3
 80073f2:	d205      	bcs.n	8007400 <Display_DrawLine+0x160>
			tmp = x1;
 80073f4:	887b      	ldrh	r3, [r7, #2]
 80073f6:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80073f8:	88fb      	ldrh	r3, [r7, #6]
 80073fa:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80073fc:	893b      	ldrh	r3, [r7, #8]
 80073fe:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8007400:	88fb      	ldrh	r3, [r7, #6]
 8007402:	82bb      	strh	r3, [r7, #20]
 8007404:	e00c      	b.n	8007420 <Display_DrawLine+0x180>
			Display_DrawPixel(i, y0, c);
 8007406:	8abb      	ldrh	r3, [r7, #20]
 8007408:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 800740c:	88b9      	ldrh	r1, [r7, #4]
 800740e:	4618      	mov	r0, r3
 8007410:	f7ff fc58 	bl	8006cc4 <Display_DrawPixel>
		for (i = x0; i <= x1; i++) {
 8007414:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8007418:	b29b      	uxth	r3, r3
 800741a:	3301      	adds	r3, #1
 800741c:	b29b      	uxth	r3, r3
 800741e:	82bb      	strh	r3, [r7, #20]
 8007420:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8007424:	887b      	ldrh	r3, [r7, #2]
 8007426:	429a      	cmp	r2, r3
 8007428:	dded      	ble.n	8007406 <Display_DrawLine+0x166>
		}

		/* Return from function */
		return;
 800742a:	e031      	b.n	8007490 <Display_DrawLine+0x1f0>
	}

	while (1) {
		Display_DrawPixel(x0, y0, c);
 800742c:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8007430:	88b9      	ldrh	r1, [r7, #4]
 8007432:	88fb      	ldrh	r3, [r7, #6]
 8007434:	4618      	mov	r0, r3
 8007436:	f7ff fc45 	bl	8006cc4 <Display_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 800743a:	88fa      	ldrh	r2, [r7, #6]
 800743c:	887b      	ldrh	r3, [r7, #2]
 800743e:	429a      	cmp	r2, r3
 8007440:	d103      	bne.n	800744a <Display_DrawLine+0x1aa>
 8007442:	88ba      	ldrh	r2, [r7, #4]
 8007444:	883b      	ldrh	r3, [r7, #0]
 8007446:	429a      	cmp	r2, r3
 8007448:	d021      	beq.n	800748e <Display_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 800744a:	8afb      	ldrh	r3, [r7, #22]
 800744c:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 800744e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8007452:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007456:	425b      	negs	r3, r3
 8007458:	429a      	cmp	r2, r3
 800745a:	dd08      	ble.n	800746e <Display_DrawLine+0x1ce>
			err -= dy;
 800745c:	8afa      	ldrh	r2, [r7, #22]
 800745e:	8a3b      	ldrh	r3, [r7, #16]
 8007460:	1ad3      	subs	r3, r2, r3
 8007462:	b29b      	uxth	r3, r3
 8007464:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8007466:	89fa      	ldrh	r2, [r7, #14]
 8007468:	88fb      	ldrh	r3, [r7, #6]
 800746a:	4413      	add	r3, r2
 800746c:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 800746e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8007472:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007476:	429a      	cmp	r2, r3
 8007478:	dad8      	bge.n	800742c <Display_DrawLine+0x18c>
			err += dx;
 800747a:	8afa      	ldrh	r2, [r7, #22]
 800747c:	8a7b      	ldrh	r3, [r7, #18]
 800747e:	4413      	add	r3, r2
 8007480:	b29b      	uxth	r3, r3
 8007482:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8007484:	89ba      	ldrh	r2, [r7, #12]
 8007486:	88bb      	ldrh	r3, [r7, #4]
 8007488:	4413      	add	r3, r2
 800748a:	80bb      	strh	r3, [r7, #4]
		Display_DrawPixel(x0, y0, c);
 800748c:	e7ce      	b.n	800742c <Display_DrawLine+0x18c>
			break;
 800748e:	bf00      	nop
		}
	}
}
 8007490:	371c      	adds	r7, #28
 8007492:	46bd      	mov	sp, r7
 8007494:	bd90      	pop	{r4, r7, pc}

08007496 <Display_DrawRectangle>:

void Display_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8007496:	b590      	push	{r4, r7, lr}
 8007498:	b085      	sub	sp, #20
 800749a:	af02      	add	r7, sp, #8
 800749c:	4604      	mov	r4, r0
 800749e:	4608      	mov	r0, r1
 80074a0:	4611      	mov	r1, r2
 80074a2:	461a      	mov	r2, r3
 80074a4:	4623      	mov	r3, r4
 80074a6:	80fb      	strh	r3, [r7, #6]
 80074a8:	4603      	mov	r3, r0
 80074aa:	80bb      	strh	r3, [r7, #4]
 80074ac:	460b      	mov	r3, r1
 80074ae:	807b      	strh	r3, [r7, #2]
 80074b0:	4613      	mov	r3, r2
 80074b2:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 80074b4:	88fb      	ldrh	r3, [r7, #6]
 80074b6:	2b7f      	cmp	r3, #127	; 0x7f
 80074b8:	d853      	bhi.n	8007562 <Display_DrawRectangle+0xcc>
			x >= SSD1306_WIDTH ||
 80074ba:	88bb      	ldrh	r3, [r7, #4]
 80074bc:	2b3f      	cmp	r3, #63	; 0x3f
 80074be:	d850      	bhi.n	8007562 <Display_DrawRectangle+0xcc>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80074c0:	88fa      	ldrh	r2, [r7, #6]
 80074c2:	887b      	ldrh	r3, [r7, #2]
 80074c4:	4413      	add	r3, r2
 80074c6:	2b7f      	cmp	r3, #127	; 0x7f
 80074c8:	dd03      	ble.n	80074d2 <Display_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 80074ca:	88fb      	ldrh	r3, [r7, #6]
 80074cc:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80074d0:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80074d2:	88ba      	ldrh	r2, [r7, #4]
 80074d4:	883b      	ldrh	r3, [r7, #0]
 80074d6:	4413      	add	r3, r2
 80074d8:	2b3f      	cmp	r3, #63	; 0x3f
 80074da:	dd03      	ble.n	80074e4 <Display_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 80074dc:	88bb      	ldrh	r3, [r7, #4]
 80074de:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80074e2:	803b      	strh	r3, [r7, #0]
	}

	/* Draw 4 lines */
	Display_DrawLine(x, y, x + w, y, c);         /* Top line */
 80074e4:	88fa      	ldrh	r2, [r7, #6]
 80074e6:	887b      	ldrh	r3, [r7, #2]
 80074e8:	4413      	add	r3, r2
 80074ea:	b29a      	uxth	r2, r3
 80074ec:	88bc      	ldrh	r4, [r7, #4]
 80074ee:	88b9      	ldrh	r1, [r7, #4]
 80074f0:	88f8      	ldrh	r0, [r7, #6]
 80074f2:	7e3b      	ldrb	r3, [r7, #24]
 80074f4:	9300      	str	r3, [sp, #0]
 80074f6:	4623      	mov	r3, r4
 80074f8:	f7ff fed2 	bl	80072a0 <Display_DrawLine>
	Display_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 80074fc:	88ba      	ldrh	r2, [r7, #4]
 80074fe:	883b      	ldrh	r3, [r7, #0]
 8007500:	4413      	add	r3, r2
 8007502:	b299      	uxth	r1, r3
 8007504:	88fa      	ldrh	r2, [r7, #6]
 8007506:	887b      	ldrh	r3, [r7, #2]
 8007508:	4413      	add	r3, r2
 800750a:	b29c      	uxth	r4, r3
 800750c:	88ba      	ldrh	r2, [r7, #4]
 800750e:	883b      	ldrh	r3, [r7, #0]
 8007510:	4413      	add	r3, r2
 8007512:	b29a      	uxth	r2, r3
 8007514:	88f8      	ldrh	r0, [r7, #6]
 8007516:	7e3b      	ldrb	r3, [r7, #24]
 8007518:	9300      	str	r3, [sp, #0]
 800751a:	4613      	mov	r3, r2
 800751c:	4622      	mov	r2, r4
 800751e:	f7ff febf 	bl	80072a0 <Display_DrawLine>
	Display_DrawLine(x, y, x, y + h, c);         /* Left line */
 8007522:	88ba      	ldrh	r2, [r7, #4]
 8007524:	883b      	ldrh	r3, [r7, #0]
 8007526:	4413      	add	r3, r2
 8007528:	b29c      	uxth	r4, r3
 800752a:	88fa      	ldrh	r2, [r7, #6]
 800752c:	88b9      	ldrh	r1, [r7, #4]
 800752e:	88f8      	ldrh	r0, [r7, #6]
 8007530:	7e3b      	ldrb	r3, [r7, #24]
 8007532:	9300      	str	r3, [sp, #0]
 8007534:	4623      	mov	r3, r4
 8007536:	f7ff feb3 	bl	80072a0 <Display_DrawLine>
	Display_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 800753a:	88fa      	ldrh	r2, [r7, #6]
 800753c:	887b      	ldrh	r3, [r7, #2]
 800753e:	4413      	add	r3, r2
 8007540:	b298      	uxth	r0, r3
 8007542:	88fa      	ldrh	r2, [r7, #6]
 8007544:	887b      	ldrh	r3, [r7, #2]
 8007546:	4413      	add	r3, r2
 8007548:	b29c      	uxth	r4, r3
 800754a:	88ba      	ldrh	r2, [r7, #4]
 800754c:	883b      	ldrh	r3, [r7, #0]
 800754e:	4413      	add	r3, r2
 8007550:	b29a      	uxth	r2, r3
 8007552:	88b9      	ldrh	r1, [r7, #4]
 8007554:	7e3b      	ldrb	r3, [r7, #24]
 8007556:	9300      	str	r3, [sp, #0]
 8007558:	4613      	mov	r3, r2
 800755a:	4622      	mov	r2, r4
 800755c:	f7ff fea0 	bl	80072a0 <Display_DrawLine>
 8007560:	e000      	b.n	8007564 <Display_DrawRectangle+0xce>
		return;
 8007562:	bf00      	nop
}
 8007564:	370c      	adds	r7, #12
 8007566:	46bd      	mov	sp, r7
 8007568:	bd90      	pop	{r4, r7, pc}

0800756a <Display_DrawFilledRectangle>:

void Display_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 800756a:	b590      	push	{r4, r7, lr}
 800756c:	b087      	sub	sp, #28
 800756e:	af02      	add	r7, sp, #8
 8007570:	4604      	mov	r4, r0
 8007572:	4608      	mov	r0, r1
 8007574:	4611      	mov	r1, r2
 8007576:	461a      	mov	r2, r3
 8007578:	4623      	mov	r3, r4
 800757a:	80fb      	strh	r3, [r7, #6]
 800757c:	4603      	mov	r3, r0
 800757e:	80bb      	strh	r3, [r7, #4]
 8007580:	460b      	mov	r3, r1
 8007582:	807b      	strh	r3, [r7, #2]
 8007584:	4613      	mov	r3, r2
 8007586:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 8007588:	88fb      	ldrh	r3, [r7, #6]
 800758a:	2b7f      	cmp	r3, #127	; 0x7f
 800758c:	d836      	bhi.n	80075fc <Display_DrawFilledRectangle+0x92>
			x >= SSD1306_WIDTH ||
 800758e:	88bb      	ldrh	r3, [r7, #4]
 8007590:	2b3f      	cmp	r3, #63	; 0x3f
 8007592:	d833      	bhi.n	80075fc <Display_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 8007594:	88fa      	ldrh	r2, [r7, #6]
 8007596:	887b      	ldrh	r3, [r7, #2]
 8007598:	4413      	add	r3, r2
 800759a:	2b7f      	cmp	r3, #127	; 0x7f
 800759c:	dd03      	ble.n	80075a6 <Display_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 800759e:	88fb      	ldrh	r3, [r7, #6]
 80075a0:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80075a4:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80075a6:	88ba      	ldrh	r2, [r7, #4]
 80075a8:	883b      	ldrh	r3, [r7, #0]
 80075aa:	4413      	add	r3, r2
 80075ac:	2b3f      	cmp	r3, #63	; 0x3f
 80075ae:	dd03      	ble.n	80075b8 <Display_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 80075b0:	88bb      	ldrh	r3, [r7, #4]
 80075b2:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80075b6:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 80075b8:	2300      	movs	r3, #0
 80075ba:	73fb      	strb	r3, [r7, #15]
 80075bc:	e018      	b.n	80075f0 <Display_DrawFilledRectangle+0x86>
		/* Draw lines */
		Display_DrawLine(x, y + i, x + w, y + i, c);
 80075be:	7bfb      	ldrb	r3, [r7, #15]
 80075c0:	b29a      	uxth	r2, r3
 80075c2:	88bb      	ldrh	r3, [r7, #4]
 80075c4:	4413      	add	r3, r2
 80075c6:	b299      	uxth	r1, r3
 80075c8:	88fa      	ldrh	r2, [r7, #6]
 80075ca:	887b      	ldrh	r3, [r7, #2]
 80075cc:	4413      	add	r3, r2
 80075ce:	b29c      	uxth	r4, r3
 80075d0:	7bfb      	ldrb	r3, [r7, #15]
 80075d2:	b29a      	uxth	r2, r3
 80075d4:	88bb      	ldrh	r3, [r7, #4]
 80075d6:	4413      	add	r3, r2
 80075d8:	b29a      	uxth	r2, r3
 80075da:	88f8      	ldrh	r0, [r7, #6]
 80075dc:	f897 3020 	ldrb.w	r3, [r7, #32]
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	4613      	mov	r3, r2
 80075e4:	4622      	mov	r2, r4
 80075e6:	f7ff fe5b 	bl	80072a0 <Display_DrawLine>
	for (i = 0; i <= h; i++) {
 80075ea:	7bfb      	ldrb	r3, [r7, #15]
 80075ec:	3301      	adds	r3, #1
 80075ee:	73fb      	strb	r3, [r7, #15]
 80075f0:	7bfb      	ldrb	r3, [r7, #15]
 80075f2:	b29b      	uxth	r3, r3
 80075f4:	883a      	ldrh	r2, [r7, #0]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d2e1      	bcs.n	80075be <Display_DrawFilledRectangle+0x54>
 80075fa:	e000      	b.n	80075fe <Display_DrawFilledRectangle+0x94>
		return;
 80075fc:	bf00      	nop
	}
}
 80075fe:	3714      	adds	r7, #20
 8007600:	46bd      	mov	sp, r7
 8007602:	bd90      	pop	{r4, r7, pc}

08007604 <Display_Clear>:
}



void Display_Clear(void)
{
 8007604:	b580      	push	{r7, lr}
 8007606:	af00      	add	r7, sp, #0
	Display_Fill (0);
 8007608:	2000      	movs	r0, #0
 800760a:	f7ff fb43 	bl	8006c94 <Display_Fill>
	Display_UpdateScreen();
 800760e:	f7ff fb13 	bl	8006c38 <Display_UpdateScreen>
}
 8007612:	bf00      	nop
 8007614:	bd80      	pop	{r7, pc}
	...

08007618 <SSD1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

/* ------- I2C ------- */
void SSD1306_I2C_Init() {
 8007618:	b480      	push	{r7}
 800761a:	b083      	sub	sp, #12
 800761c:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 800761e:	4b07      	ldr	r3, [pc, #28]	; (800763c <SSD1306_I2C_Init+0x24>)
 8007620:	607b      	str	r3, [r7, #4]
	while(p>0)
 8007622:	e002      	b.n	800762a <SSD1306_I2C_Init+0x12>
		p--;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	3b01      	subs	r3, #1
 8007628:	607b      	str	r3, [r7, #4]
	while(p>0)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2b00      	cmp	r3, #0
 800762e:	d1f9      	bne.n	8007624 <SSD1306_I2C_Init+0xc>
}
 8007630:	bf00      	nop
 8007632:	370c      	adds	r7, #12
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr
 800763c:	0003d090 	.word	0x0003d090

08007640 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8007640:	b590      	push	{r4, r7, lr}
 8007642:	b0c7      	sub	sp, #284	; 0x11c
 8007644:	af02      	add	r7, sp, #8
 8007646:	4604      	mov	r4, r0
 8007648:	4608      	mov	r0, r1
 800764a:	4639      	mov	r1, r7
 800764c:	600a      	str	r2, [r1, #0]
 800764e:	4619      	mov	r1, r3
 8007650:	1dfb      	adds	r3, r7, #7
 8007652:	4622      	mov	r2, r4
 8007654:	701a      	strb	r2, [r3, #0]
 8007656:	1dbb      	adds	r3, r7, #6
 8007658:	4602      	mov	r2, r0
 800765a:	701a      	strb	r2, [r3, #0]
 800765c:	1d3b      	adds	r3, r7, #4
 800765e:	460a      	mov	r2, r1
 8007660:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 8007662:	f107 030c 	add.w	r3, r7, #12
 8007666:	1dba      	adds	r2, r7, #6
 8007668:	7812      	ldrb	r2, [r2, #0]
 800766a:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 800766c:	2300      	movs	r3, #0
 800766e:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8007672:	e010      	b.n	8007696 <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 8007674:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007678:	463a      	mov	r2, r7
 800767a:	6812      	ldr	r2, [r2, #0]
 800767c:	441a      	add	r2, r3
 800767e:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007682:	3301      	adds	r3, #1
 8007684:	7811      	ldrb	r1, [r2, #0]
 8007686:	f107 020c 	add.w	r2, r7, #12
 800768a:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 800768c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007690:	3301      	adds	r3, #1
 8007692:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 8007696:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800769a:	b29b      	uxth	r3, r3
 800769c:	1d3a      	adds	r2, r7, #4
 800769e:	8812      	ldrh	r2, [r2, #0]
 80076a0:	429a      	cmp	r2, r3
 80076a2:	d8e7      	bhi.n	8007674 <ssd1306_I2C_WriteMulti+0x34>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80076a4:	1dfb      	adds	r3, r7, #7
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	b299      	uxth	r1, r3
 80076aa:	1d3b      	adds	r3, r7, #4
 80076ac:	881b      	ldrh	r3, [r3, #0]
 80076ae:	3301      	adds	r3, #1
 80076b0:	b298      	uxth	r0, r3
 80076b2:	f107 020c 	add.w	r2, r7, #12
 80076b6:	230a      	movs	r3, #10
 80076b8:	9300      	str	r3, [sp, #0]
 80076ba:	4603      	mov	r3, r0
 80076bc:	4803      	ldr	r0, [pc, #12]	; (80076cc <ssd1306_I2C_WriteMulti+0x8c>)
 80076be:	f001 fd0d 	bl	80090dc <HAL_I2C_Master_Transmit>
}
 80076c2:	bf00      	nop
 80076c4:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd90      	pop	{r4, r7, pc}
 80076cc:	200006e8 	.word	0x200006e8

080076d0 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b086      	sub	sp, #24
 80076d4:	af02      	add	r7, sp, #8
 80076d6:	4603      	mov	r3, r0
 80076d8:	71fb      	strb	r3, [r7, #7]
 80076da:	460b      	mov	r3, r1
 80076dc:	71bb      	strb	r3, [r7, #6]
 80076de:	4613      	mov	r3, r2
 80076e0:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80076e2:	79bb      	ldrb	r3, [r7, #6]
 80076e4:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80076e6:	797b      	ldrb	r3, [r7, #5]
 80076e8:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 80076ea:	79fb      	ldrb	r3, [r7, #7]
 80076ec:	b299      	uxth	r1, r3
 80076ee:	f107 020c 	add.w	r2, r7, #12
 80076f2:	230a      	movs	r3, #10
 80076f4:	9300      	str	r3, [sp, #0]
 80076f6:	2302      	movs	r3, #2
 80076f8:	4803      	ldr	r0, [pc, #12]	; (8007708 <ssd1306_I2C_Write+0x38>)
 80076fa:	f001 fcef 	bl	80090dc <HAL_I2C_Master_Transmit>
}
 80076fe:	bf00      	nop
 8007700:	3710      	adds	r7, #16
 8007702:	46bd      	mov	sp, r7
 8007704:	bd80      	pop	{r7, pc}
 8007706:	bf00      	nop
 8007708:	200006e8 	.word	0x200006e8

0800770c <switchEncoder>:
		dir = 2;
	}
	return dir;
}

_Bool switchEncoder(void){
 800770c:	b580      	push	{r7, lr}
 800770e:	b082      	sub	sp, #8
 8007710:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8007712:	2300      	movs	r3, #0
 8007714:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_SW_GPIO_Port, ENC_SW_Pin)){
 8007716:	2108      	movs	r1, #8
 8007718:	4810      	ldr	r0, [pc, #64]	; (800775c <switchEncoder+0x50>)
 800771a:	f001 fb85 	bl	8008e28 <HAL_GPIO_ReadPin>
 800771e:	4603      	mov	r3, r0
 8007720:	2b00      	cmp	r3, #0
 8007722:	d106      	bne.n	8007732 <switchEncoder+0x26>
		debounce = debounce << 1;
 8007724:	4b0e      	ldr	r3, [pc, #56]	; (8007760 <switchEncoder+0x54>)
 8007726:	781b      	ldrb	r3, [r3, #0]
 8007728:	005b      	lsls	r3, r3, #1
 800772a:	b2da      	uxtb	r2, r3
 800772c:	4b0c      	ldr	r3, [pc, #48]	; (8007760 <switchEncoder+0x54>)
 800772e:	701a      	strb	r2, [r3, #0]
 8007730:	e009      	b.n	8007746 <switchEncoder+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8007732:	4b0b      	ldr	r3, [pc, #44]	; (8007760 <switchEncoder+0x54>)
 8007734:	781b      	ldrb	r3, [r3, #0]
 8007736:	005b      	lsls	r3, r3, #1
 8007738:	b25b      	sxtb	r3, r3
 800773a:	f043 0301 	orr.w	r3, r3, #1
 800773e:	b25b      	sxtb	r3, r3
 8007740:	b2da      	uxtb	r2, r3
 8007742:	4b07      	ldr	r3, [pc, #28]	; (8007760 <switchEncoder+0x54>)
 8007744:	701a      	strb	r2, [r3, #0]
	}
	if(debounce==0x03){
 8007746:	4b06      	ldr	r3, [pc, #24]	; (8007760 <switchEncoder+0x54>)
 8007748:	781b      	ldrb	r3, [r3, #0]
 800774a:	2b03      	cmp	r3, #3
 800774c:	d101      	bne.n	8007752 <switchEncoder+0x46>
		detect = 1;
 800774e:	2301      	movs	r3, #1
 8007750:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8007752:	79fb      	ldrb	r3, [r7, #7]
}
 8007754:	4618      	mov	r0, r3
 8007756:	3708      	adds	r7, #8
 8007758:	46bd      	mov	sp, r7
 800775a:	bd80      	pop	{r7, pc}
 800775c:	40020400 	.word	0x40020400
 8007760:	20000014 	.word	0x20000014

08007764 <encoderCW>:

_Bool encoderCW(void){
 8007764:	b580      	push	{r7, lr}
 8007766:	b082      	sub	sp, #8
 8007768:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 800776a:	2300      	movs	r3, #0
 800776c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 800776e:	2110      	movs	r1, #16
 8007770:	4814      	ldr	r0, [pc, #80]	; (80077c4 <encoderCW+0x60>)
 8007772:	f001 fb59 	bl	8008e28 <HAL_GPIO_ReadPin>
 8007776:	4603      	mov	r3, r0
 8007778:	2b00      	cmp	r3, #0
 800777a:	d106      	bne.n	800778a <encoderCW+0x26>
		debounce = debounce << 1;
 800777c:	4b12      	ldr	r3, [pc, #72]	; (80077c8 <encoderCW+0x64>)
 800777e:	781b      	ldrb	r3, [r3, #0]
 8007780:	005b      	lsls	r3, r3, #1
 8007782:	b2da      	uxtb	r2, r3
 8007784:	4b10      	ldr	r3, [pc, #64]	; (80077c8 <encoderCW+0x64>)
 8007786:	701a      	strb	r2, [r3, #0]
 8007788:	e009      	b.n	800779e <encoderCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 800778a:	4b0f      	ldr	r3, [pc, #60]	; (80077c8 <encoderCW+0x64>)
 800778c:	781b      	ldrb	r3, [r3, #0]
 800778e:	005b      	lsls	r3, r3, #1
 8007790:	b25b      	sxtb	r3, r3
 8007792:	f043 0301 	orr.w	r3, r3, #1
 8007796:	b25b      	sxtb	r3, r3
 8007798:	b2da      	uxtb	r2, r3
 800779a:	4b0b      	ldr	r3, [pc, #44]	; (80077c8 <encoderCW+0x64>)
 800779c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && !HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 800779e:	4b0a      	ldr	r3, [pc, #40]	; (80077c8 <encoderCW+0x64>)
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	2b03      	cmp	r3, #3
 80077a4:	d108      	bne.n	80077b8 <encoderCW+0x54>
 80077a6:	2120      	movs	r1, #32
 80077a8:	4806      	ldr	r0, [pc, #24]	; (80077c4 <encoderCW+0x60>)
 80077aa:	f001 fb3d 	bl	8008e28 <HAL_GPIO_ReadPin>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d101      	bne.n	80077b8 <encoderCW+0x54>
		detect = 1;
 80077b4:	2301      	movs	r3, #1
 80077b6:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 80077b8:	79fb      	ldrb	r3, [r7, #7]
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3708      	adds	r7, #8
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	40020400 	.word	0x40020400
 80077c8:	20000015 	.word	0x20000015

080077cc <encoderCCW>:

_Bool encoderCCW(void){
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b082      	sub	sp, #8
 80077d0:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 80077d2:	2300      	movs	r3, #0
 80077d4:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 80077d6:	2110      	movs	r1, #16
 80077d8:	4814      	ldr	r0, [pc, #80]	; (800782c <encoderCCW+0x60>)
 80077da:	f001 fb25 	bl	8008e28 <HAL_GPIO_ReadPin>
 80077de:	4603      	mov	r3, r0
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d106      	bne.n	80077f2 <encoderCCW+0x26>
		debounce = debounce << 1;
 80077e4:	4b12      	ldr	r3, [pc, #72]	; (8007830 <encoderCCW+0x64>)
 80077e6:	781b      	ldrb	r3, [r3, #0]
 80077e8:	005b      	lsls	r3, r3, #1
 80077ea:	b2da      	uxtb	r2, r3
 80077ec:	4b10      	ldr	r3, [pc, #64]	; (8007830 <encoderCCW+0x64>)
 80077ee:	701a      	strb	r2, [r3, #0]
 80077f0:	e009      	b.n	8007806 <encoderCCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 80077f2:	4b0f      	ldr	r3, [pc, #60]	; (8007830 <encoderCCW+0x64>)
 80077f4:	781b      	ldrb	r3, [r3, #0]
 80077f6:	005b      	lsls	r3, r3, #1
 80077f8:	b25b      	sxtb	r3, r3
 80077fa:	f043 0301 	orr.w	r3, r3, #1
 80077fe:	b25b      	sxtb	r3, r3
 8007800:	b2da      	uxtb	r2, r3
 8007802:	4b0b      	ldr	r3, [pc, #44]	; (8007830 <encoderCCW+0x64>)
 8007804:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 8007806:	4b0a      	ldr	r3, [pc, #40]	; (8007830 <encoderCCW+0x64>)
 8007808:	781b      	ldrb	r3, [r3, #0]
 800780a:	2b03      	cmp	r3, #3
 800780c:	d108      	bne.n	8007820 <encoderCCW+0x54>
 800780e:	2120      	movs	r1, #32
 8007810:	4806      	ldr	r0, [pc, #24]	; (800782c <encoderCCW+0x60>)
 8007812:	f001 fb09 	bl	8008e28 <HAL_GPIO_ReadPin>
 8007816:	4603      	mov	r3, r0
 8007818:	2b00      	cmp	r3, #0
 800781a:	d001      	beq.n	8007820 <encoderCCW+0x54>
		detect = 1;
 800781c:	2301      	movs	r3, #1
 800781e:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8007820:	79fb      	ldrb	r3, [r7, #7]
}
 8007822:	4618      	mov	r0, r3
 8007824:	3708      	adds	r7, #8
 8007826:	46bd      	mov	sp, r7
 8007828:	bd80      	pop	{r7, pc}
 800782a:	bf00      	nop
 800782c:	40020400 	.word	0x40020400
 8007830:	20000016 	.word	0x20000016

08007834 <switchDown>:
//		detect = 1;
//	}
//	return detect;
//}

_Bool switchDown(void){
 8007834:	b580      	push	{r7, lr}
 8007836:	b082      	sub	sp, #8
 8007838:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 800783a:	2300      	movs	r3, #0
 800783c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_DOWN_GPIO_Port, SW_DOWN_Pin)){
 800783e:	2108      	movs	r1, #8
 8007840:	4810      	ldr	r0, [pc, #64]	; (8007884 <switchDown+0x50>)
 8007842:	f001 faf1 	bl	8008e28 <HAL_GPIO_ReadPin>
 8007846:	4603      	mov	r3, r0
 8007848:	2b00      	cmp	r3, #0
 800784a:	d106      	bne.n	800785a <switchDown+0x26>
		debounce = debounce << 1;
 800784c:	4b0e      	ldr	r3, [pc, #56]	; (8007888 <switchDown+0x54>)
 800784e:	781b      	ldrb	r3, [r3, #0]
 8007850:	005b      	lsls	r3, r3, #1
 8007852:	b2da      	uxtb	r2, r3
 8007854:	4b0c      	ldr	r3, [pc, #48]	; (8007888 <switchDown+0x54>)
 8007856:	701a      	strb	r2, [r3, #0]
 8007858:	e009      	b.n	800786e <switchDown+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 800785a:	4b0b      	ldr	r3, [pc, #44]	; (8007888 <switchDown+0x54>)
 800785c:	781b      	ldrb	r3, [r3, #0]
 800785e:	005b      	lsls	r3, r3, #1
 8007860:	b25b      	sxtb	r3, r3
 8007862:	f043 0301 	orr.w	r3, r3, #1
 8007866:	b25b      	sxtb	r3, r3
 8007868:	b2da      	uxtb	r2, r3
 800786a:	4b07      	ldr	r3, [pc, #28]	; (8007888 <switchDown+0x54>)
 800786c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 800786e:	4b06      	ldr	r3, [pc, #24]	; (8007888 <switchDown+0x54>)
 8007870:	781b      	ldrb	r3, [r3, #0]
 8007872:	2b03      	cmp	r3, #3
 8007874:	d101      	bne.n	800787a <switchDown+0x46>
		detect = 1;
 8007876:	2301      	movs	r3, #1
 8007878:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 800787a:	79fb      	ldrb	r3, [r7, #7]
}
 800787c:	4618      	mov	r0, r3
 800787e:	3708      	adds	r7, #8
 8007880:	46bd      	mov	sp, r7
 8007882:	bd80      	pop	{r7, pc}
 8007884:	40020c00 	.word	0x40020c00
 8007888:	20000017 	.word	0x20000017

0800788c <switchLeft>:

_Bool switchLeft(void){
 800788c:	b580      	push	{r7, lr}
 800788e:	b082      	sub	sp, #8
 8007890:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8007892:	2300      	movs	r3, #0
 8007894:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_LEFT_GPIO_Port, SW_LEFT_Pin)){
 8007896:	2110      	movs	r1, #16
 8007898:	4810      	ldr	r0, [pc, #64]	; (80078dc <switchLeft+0x50>)
 800789a:	f001 fac5 	bl	8008e28 <HAL_GPIO_ReadPin>
 800789e:	4603      	mov	r3, r0
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d106      	bne.n	80078b2 <switchLeft+0x26>
		debounce = debounce << 1;
 80078a4:	4b0e      	ldr	r3, [pc, #56]	; (80078e0 <switchLeft+0x54>)
 80078a6:	781b      	ldrb	r3, [r3, #0]
 80078a8:	005b      	lsls	r3, r3, #1
 80078aa:	b2da      	uxtb	r2, r3
 80078ac:	4b0c      	ldr	r3, [pc, #48]	; (80078e0 <switchLeft+0x54>)
 80078ae:	701a      	strb	r2, [r3, #0]
 80078b0:	e009      	b.n	80078c6 <switchLeft+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 80078b2:	4b0b      	ldr	r3, [pc, #44]	; (80078e0 <switchLeft+0x54>)
 80078b4:	781b      	ldrb	r3, [r3, #0]
 80078b6:	005b      	lsls	r3, r3, #1
 80078b8:	b25b      	sxtb	r3, r3
 80078ba:	f043 0301 	orr.w	r3, r3, #1
 80078be:	b25b      	sxtb	r3, r3
 80078c0:	b2da      	uxtb	r2, r3
 80078c2:	4b07      	ldr	r3, [pc, #28]	; (80078e0 <switchLeft+0x54>)
 80078c4:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 80078c6:	4b06      	ldr	r3, [pc, #24]	; (80078e0 <switchLeft+0x54>)
 80078c8:	781b      	ldrb	r3, [r3, #0]
 80078ca:	2b03      	cmp	r3, #3
 80078cc:	d101      	bne.n	80078d2 <switchLeft+0x46>
		detect = 1;
 80078ce:	2301      	movs	r3, #1
 80078d0:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 80078d2:	79fb      	ldrb	r3, [r7, #7]
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3708      	adds	r7, #8
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}
 80078dc:	40020c00 	.word	0x40020c00
 80078e0:	20000018 	.word	0x20000018

080078e4 <switchRight>:

_Bool switchRight(void){
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b082      	sub	sp, #8
 80078e8:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 80078ea:	2300      	movs	r3, #0
 80078ec:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_RIGHT_GPIO_Port, SW_RIGHT_Pin)){
 80078ee:	2120      	movs	r1, #32
 80078f0:	4810      	ldr	r0, [pc, #64]	; (8007934 <switchRight+0x50>)
 80078f2:	f001 fa99 	bl	8008e28 <HAL_GPIO_ReadPin>
 80078f6:	4603      	mov	r3, r0
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d106      	bne.n	800790a <switchRight+0x26>
		debounce = debounce << 1;
 80078fc:	4b0e      	ldr	r3, [pc, #56]	; (8007938 <switchRight+0x54>)
 80078fe:	781b      	ldrb	r3, [r3, #0]
 8007900:	005b      	lsls	r3, r3, #1
 8007902:	b2da      	uxtb	r2, r3
 8007904:	4b0c      	ldr	r3, [pc, #48]	; (8007938 <switchRight+0x54>)
 8007906:	701a      	strb	r2, [r3, #0]
 8007908:	e009      	b.n	800791e <switchRight+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 800790a:	4b0b      	ldr	r3, [pc, #44]	; (8007938 <switchRight+0x54>)
 800790c:	781b      	ldrb	r3, [r3, #0]
 800790e:	005b      	lsls	r3, r3, #1
 8007910:	b25b      	sxtb	r3, r3
 8007912:	f043 0301 	orr.w	r3, r3, #1
 8007916:	b25b      	sxtb	r3, r3
 8007918:	b2da      	uxtb	r2, r3
 800791a:	4b07      	ldr	r3, [pc, #28]	; (8007938 <switchRight+0x54>)
 800791c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 800791e:	4b06      	ldr	r3, [pc, #24]	; (8007938 <switchRight+0x54>)
 8007920:	781b      	ldrb	r3, [r3, #0]
 8007922:	2b03      	cmp	r3, #3
 8007924:	d101      	bne.n	800792a <switchRight+0x46>
		detect = 1;
 8007926:	2301      	movs	r3, #1
 8007928:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 800792a:	79fb      	ldrb	r3, [r7, #7]
}
 800792c:	4618      	mov	r0, r3
 800792e:	3708      	adds	r7, #8
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}
 8007934:	40020c00 	.word	0x40020c00
 8007938:	20000019 	.word	0x20000019

0800793c <switchUp>:
//_Bool pernahNol=0;
//uint32_t press;
_Bool longPress = 0;
_Bool flag = 0;

uint8_t switchUp(void){
 800793c:	b580      	push	{r7, lr}
 800793e:	b082      	sub	sp, #8
 8007940:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	static uint32_t press;
	uint8_t detect = 0;
 8007942:	2300      	movs	r3, #0
 8007944:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin)){
 8007946:	2104      	movs	r1, #4
 8007948:	4826      	ldr	r0, [pc, #152]	; (80079e4 <switchUp+0xa8>)
 800794a:	f001 fa6d 	bl	8008e28 <HAL_GPIO_ReadPin>
 800794e:	4603      	mov	r3, r0
 8007950:	2b00      	cmp	r3, #0
 8007952:	d11e      	bne.n	8007992 <switchUp+0x56>
		debounce = debounce << 1;
 8007954:	4b24      	ldr	r3, [pc, #144]	; (80079e8 <switchUp+0xac>)
 8007956:	781b      	ldrb	r3, [r3, #0]
 8007958:	005b      	lsls	r3, r3, #1
 800795a:	b2da      	uxtb	r2, r3
 800795c:	4b22      	ldr	r3, [pc, #136]	; (80079e8 <switchUp+0xac>)
 800795e:	701a      	strb	r2, [r3, #0]
		detect = 0;
 8007960:	2300      	movs	r3, #0
 8007962:	71fb      	strb	r3, [r7, #7]
		if(!longPress){
 8007964:	4b21      	ldr	r3, [pc, #132]	; (80079ec <switchUp+0xb0>)
 8007966:	781b      	ldrb	r3, [r3, #0]
 8007968:	f083 0301 	eor.w	r3, r3, #1
 800796c:	b2db      	uxtb	r3, r3
 800796e:	2b00      	cmp	r3, #0
 8007970:	d025      	beq.n	80079be <switchUp+0x82>
			press++;
 8007972:	4b1f      	ldr	r3, [pc, #124]	; (80079f0 <switchUp+0xb4>)
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	3301      	adds	r3, #1
 8007978:	4a1d      	ldr	r2, [pc, #116]	; (80079f0 <switchUp+0xb4>)
 800797a:	6013      	str	r3, [r2, #0]
			if(press > 100000){
 800797c:	4b1c      	ldr	r3, [pc, #112]	; (80079f0 <switchUp+0xb4>)
 800797e:	681b      	ldr	r3, [r3, #0]
 8007980:	4a1c      	ldr	r2, [pc, #112]	; (80079f4 <switchUp+0xb8>)
 8007982:	4293      	cmp	r3, r2
 8007984:	d91b      	bls.n	80079be <switchUp+0x82>
				longPress = 1;
 8007986:	4b19      	ldr	r3, [pc, #100]	; (80079ec <switchUp+0xb0>)
 8007988:	2201      	movs	r2, #1
 800798a:	701a      	strb	r2, [r3, #0]
				detect = 2;
 800798c:	2302      	movs	r3, #2
 800798e:	71fb      	strb	r3, [r7, #7]
 8007990:	e015      	b.n	80079be <switchUp+0x82>
			}
		}

	}
	else{
		debounce = (debounce << 1) | 1;
 8007992:	4b15      	ldr	r3, [pc, #84]	; (80079e8 <switchUp+0xac>)
 8007994:	781b      	ldrb	r3, [r3, #0]
 8007996:	005b      	lsls	r3, r3, #1
 8007998:	b25b      	sxtb	r3, r3
 800799a:	f043 0301 	orr.w	r3, r3, #1
 800799e:	b25b      	sxtb	r3, r3
 80079a0:	b2da      	uxtb	r2, r3
 80079a2:	4b11      	ldr	r3, [pc, #68]	; (80079e8 <switchUp+0xac>)
 80079a4:	701a      	strb	r2, [r3, #0]
		if(debounce==0xFF){
 80079a6:	4b10      	ldr	r3, [pc, #64]	; (80079e8 <switchUp+0xac>)
 80079a8:	781b      	ldrb	r3, [r3, #0]
 80079aa:	2bff      	cmp	r3, #255	; 0xff
 80079ac:	d102      	bne.n	80079b4 <switchUp+0x78>
			longPress = 0;
 80079ae:	4b0f      	ldr	r3, [pc, #60]	; (80079ec <switchUp+0xb0>)
 80079b0:	2200      	movs	r2, #0
 80079b2:	701a      	strb	r2, [r3, #0]
		}
		detect = 0;
 80079b4:	2300      	movs	r3, #0
 80079b6:	71fb      	strb	r3, [r7, #7]
		press = 0;
 80079b8:	4b0d      	ldr	r3, [pc, #52]	; (80079f0 <switchUp+0xb4>)
 80079ba:	2200      	movs	r2, #0
 80079bc:	601a      	str	r2, [r3, #0]
	}

	if((debounce==0x03) && (!longPress)){
 80079be:	4b0a      	ldr	r3, [pc, #40]	; (80079e8 <switchUp+0xac>)
 80079c0:	781b      	ldrb	r3, [r3, #0]
 80079c2:	2b03      	cmp	r3, #3
 80079c4:	d108      	bne.n	80079d8 <switchUp+0x9c>
 80079c6:	4b09      	ldr	r3, [pc, #36]	; (80079ec <switchUp+0xb0>)
 80079c8:	781b      	ldrb	r3, [r3, #0]
 80079ca:	f083 0301 	eor.w	r3, r3, #1
 80079ce:	b2db      	uxtb	r3, r3
 80079d0:	2b00      	cmp	r3, #0
 80079d2:	d001      	beq.n	80079d8 <switchUp+0x9c>
		detect = 1;
 80079d4:	2301      	movs	r3, #1
 80079d6:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 80079d8:	79fb      	ldrb	r3, [r7, #7]
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3708      	adds	r7, #8
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
 80079e2:	bf00      	nop
 80079e4:	40020c00 	.word	0x40020c00
 80079e8:	2000001a 	.word	0x2000001a
 80079ec:	2000062e 	.word	0x2000062e
 80079f0:	20000630 	.word	0x20000630
 80079f4:	000186a0 	.word	0x000186a0

080079f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b083      	sub	sp, #12
 80079fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80079fe:	2300      	movs	r3, #0
 8007a00:	607b      	str	r3, [r7, #4]
 8007a02:	4b10      	ldr	r3, [pc, #64]	; (8007a44 <HAL_MspInit+0x4c>)
 8007a04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a06:	4a0f      	ldr	r2, [pc, #60]	; (8007a44 <HAL_MspInit+0x4c>)
 8007a08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007a0c:	6453      	str	r3, [r2, #68]	; 0x44
 8007a0e:	4b0d      	ldr	r3, [pc, #52]	; (8007a44 <HAL_MspInit+0x4c>)
 8007a10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007a16:	607b      	str	r3, [r7, #4]
 8007a18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007a1a:	2300      	movs	r3, #0
 8007a1c:	603b      	str	r3, [r7, #0]
 8007a1e:	4b09      	ldr	r3, [pc, #36]	; (8007a44 <HAL_MspInit+0x4c>)
 8007a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a22:	4a08      	ldr	r2, [pc, #32]	; (8007a44 <HAL_MspInit+0x4c>)
 8007a24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007a28:	6413      	str	r3, [r2, #64]	; 0x40
 8007a2a:	4b06      	ldr	r3, [pc, #24]	; (8007a44 <HAL_MspInit+0x4c>)
 8007a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007a32:	603b      	str	r3, [r7, #0]
 8007a34:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007a36:	bf00      	nop
 8007a38:	370c      	adds	r7, #12
 8007a3a:	46bd      	mov	sp, r7
 8007a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a40:	4770      	bx	lr
 8007a42:	bf00      	nop
 8007a44:	40023800 	.word	0x40023800

08007a48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b08c      	sub	sp, #48	; 0x30
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007a50:	f107 031c 	add.w	r3, r7, #28
 8007a54:	2200      	movs	r2, #0
 8007a56:	601a      	str	r2, [r3, #0]
 8007a58:	605a      	str	r2, [r3, #4]
 8007a5a:	609a      	str	r2, [r3, #8]
 8007a5c:	60da      	str	r2, [r3, #12]
 8007a5e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	4a42      	ldr	r2, [pc, #264]	; (8007b70 <HAL_I2C_MspInit+0x128>)
 8007a66:	4293      	cmp	r3, r2
 8007a68:	d12c      	bne.n	8007ac4 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	61bb      	str	r3, [r7, #24]
 8007a6e:	4b41      	ldr	r3, [pc, #260]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007a70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a72:	4a40      	ldr	r2, [pc, #256]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007a74:	f043 0302 	orr.w	r3, r3, #2
 8007a78:	6313      	str	r3, [r2, #48]	; 0x30
 8007a7a:	4b3e      	ldr	r3, [pc, #248]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a7e:	f003 0302 	and.w	r3, r3, #2
 8007a82:	61bb      	str	r3, [r7, #24]
 8007a84:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8007a86:	23c0      	movs	r3, #192	; 0xc0
 8007a88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007a8a:	2312      	movs	r3, #18
 8007a8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007a92:	2303      	movs	r3, #3
 8007a94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8007a96:	2304      	movs	r3, #4
 8007a98:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007a9a:	f107 031c 	add.w	r3, r7, #28
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	4835      	ldr	r0, [pc, #212]	; (8007b78 <HAL_I2C_MspInit+0x130>)
 8007aa2:	f001 f827 	bl	8008af4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	617b      	str	r3, [r7, #20]
 8007aaa:	4b32      	ldr	r3, [pc, #200]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aae:	4a31      	ldr	r2, [pc, #196]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007ab0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8007ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8007ab6:	4b2f      	ldr	r3, [pc, #188]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007abe:	617b      	str	r3, [r7, #20]
 8007ac0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8007ac2:	e050      	b.n	8007b66 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	4a2c      	ldr	r2, [pc, #176]	; (8007b7c <HAL_I2C_MspInit+0x134>)
 8007aca:	4293      	cmp	r3, r2
 8007acc:	d14b      	bne.n	8007b66 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007ace:	2300      	movs	r3, #0
 8007ad0:	613b      	str	r3, [r7, #16]
 8007ad2:	4b28      	ldr	r3, [pc, #160]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007ad4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ad6:	4a27      	ldr	r2, [pc, #156]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007ad8:	f043 0304 	orr.w	r3, r3, #4
 8007adc:	6313      	str	r3, [r2, #48]	; 0x30
 8007ade:	4b25      	ldr	r3, [pc, #148]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007ae0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ae2:	f003 0304 	and.w	r3, r3, #4
 8007ae6:	613b      	str	r3, [r7, #16]
 8007ae8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007aea:	2300      	movs	r3, #0
 8007aec:	60fb      	str	r3, [r7, #12]
 8007aee:	4b21      	ldr	r3, [pc, #132]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af2:	4a20      	ldr	r2, [pc, #128]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007af4:	f043 0301 	orr.w	r3, r3, #1
 8007af8:	6313      	str	r3, [r2, #48]	; 0x30
 8007afa:	4b1e      	ldr	r3, [pc, #120]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007afc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007afe:	f003 0301 	and.w	r3, r3, #1
 8007b02:	60fb      	str	r3, [r7, #12]
 8007b04:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8007b06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007b0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007b0c:	2312      	movs	r3, #18
 8007b0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007b10:	2301      	movs	r3, #1
 8007b12:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b14:	2303      	movs	r3, #3
 8007b16:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007b18:	2304      	movs	r3, #4
 8007b1a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007b1c:	f107 031c 	add.w	r3, r7, #28
 8007b20:	4619      	mov	r1, r3
 8007b22:	4817      	ldr	r0, [pc, #92]	; (8007b80 <HAL_I2C_MspInit+0x138>)
 8007b24:	f000 ffe6 	bl	8008af4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007b28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007b2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007b2e:	2312      	movs	r3, #18
 8007b30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007b32:	2301      	movs	r3, #1
 8007b34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b36:	2303      	movs	r3, #3
 8007b38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007b3a:	2304      	movs	r3, #4
 8007b3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b3e:	f107 031c 	add.w	r3, r7, #28
 8007b42:	4619      	mov	r1, r3
 8007b44:	480f      	ldr	r0, [pc, #60]	; (8007b84 <HAL_I2C_MspInit+0x13c>)
 8007b46:	f000 ffd5 	bl	8008af4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	60bb      	str	r3, [r7, #8]
 8007b4e:	4b09      	ldr	r3, [pc, #36]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007b50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b52:	4a08      	ldr	r2, [pc, #32]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007b54:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007b58:	6413      	str	r3, [r2, #64]	; 0x40
 8007b5a:	4b06      	ldr	r3, [pc, #24]	; (8007b74 <HAL_I2C_MspInit+0x12c>)
 8007b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b5e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b62:	60bb      	str	r3, [r7, #8]
 8007b64:	68bb      	ldr	r3, [r7, #8]
}
 8007b66:	bf00      	nop
 8007b68:	3730      	adds	r7, #48	; 0x30
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}
 8007b6e:	bf00      	nop
 8007b70:	40005400 	.word	0x40005400
 8007b74:	40023800 	.word	0x40023800
 8007b78:	40020400 	.word	0x40020400
 8007b7c:	40005c00 	.word	0x40005c00
 8007b80:	40020800 	.word	0x40020800
 8007b84:	40020000 	.word	0x40020000

08007b88 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b08a      	sub	sp, #40	; 0x28
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b90:	f107 0314 	add.w	r3, r7, #20
 8007b94:	2200      	movs	r2, #0
 8007b96:	601a      	str	r2, [r3, #0]
 8007b98:	605a      	str	r2, [r3, #4]
 8007b9a:	609a      	str	r2, [r3, #8]
 8007b9c:	60da      	str	r2, [r3, #12]
 8007b9e:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a61      	ldr	r2, [pc, #388]	; (8007d2c <HAL_I2S_MspInit+0x1a4>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	f040 80bc 	bne.w	8007d24 <HAL_I2S_MspInit+0x19c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007bac:	2300      	movs	r3, #0
 8007bae:	613b      	str	r3, [r7, #16]
 8007bb0:	4b5f      	ldr	r3, [pc, #380]	; (8007d30 <HAL_I2S_MspInit+0x1a8>)
 8007bb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bb4:	4a5e      	ldr	r2, [pc, #376]	; (8007d30 <HAL_I2S_MspInit+0x1a8>)
 8007bb6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007bba:	6413      	str	r3, [r2, #64]	; 0x40
 8007bbc:	4b5c      	ldr	r3, [pc, #368]	; (8007d30 <HAL_I2S_MspInit+0x1a8>)
 8007bbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007bc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007bc4:	613b      	str	r3, [r7, #16]
 8007bc6:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8007bc8:	2300      	movs	r3, #0
 8007bca:	60fb      	str	r3, [r7, #12]
 8007bcc:	4b58      	ldr	r3, [pc, #352]	; (8007d30 <HAL_I2S_MspInit+0x1a8>)
 8007bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bd0:	4a57      	ldr	r2, [pc, #348]	; (8007d30 <HAL_I2S_MspInit+0x1a8>)
 8007bd2:	f043 0304 	orr.w	r3, r3, #4
 8007bd6:	6313      	str	r3, [r2, #48]	; 0x30
 8007bd8:	4b55      	ldr	r3, [pc, #340]	; (8007d30 <HAL_I2S_MspInit+0x1a8>)
 8007bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bdc:	f003 0304 	and.w	r3, r3, #4
 8007be0:	60fb      	str	r3, [r7, #12]
 8007be2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007be4:	2300      	movs	r3, #0
 8007be6:	60bb      	str	r3, [r7, #8]
 8007be8:	4b51      	ldr	r3, [pc, #324]	; (8007d30 <HAL_I2S_MspInit+0x1a8>)
 8007bea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bec:	4a50      	ldr	r2, [pc, #320]	; (8007d30 <HAL_I2S_MspInit+0x1a8>)
 8007bee:	f043 0302 	orr.w	r3, r3, #2
 8007bf2:	6313      	str	r3, [r2, #48]	; 0x30
 8007bf4:	4b4e      	ldr	r3, [pc, #312]	; (8007d30 <HAL_I2S_MspInit+0x1a8>)
 8007bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007bf8:	f003 0302 	and.w	r3, r3, #2
 8007bfc:	60bb      	str	r3, [r7, #8]
 8007bfe:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007c00:	2304      	movs	r3, #4
 8007c02:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c04:	2302      	movs	r3, #2
 8007c06:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8007c10:	2306      	movs	r3, #6
 8007c12:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007c14:	f107 0314 	add.w	r3, r7, #20
 8007c18:	4619      	mov	r1, r3
 8007c1a:	4846      	ldr	r0, [pc, #280]	; (8007d34 <HAL_I2S_MspInit+0x1ac>)
 8007c1c:	f000 ff6a 	bl	8008af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8007c20:	2348      	movs	r3, #72	; 0x48
 8007c22:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c24:	2302      	movs	r3, #2
 8007c26:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c28:	2300      	movs	r3, #0
 8007c2a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007c30:	2305      	movs	r3, #5
 8007c32:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007c34:	f107 0314 	add.w	r3, r7, #20
 8007c38:	4619      	mov	r1, r3
 8007c3a:	483e      	ldr	r0, [pc, #248]	; (8007d34 <HAL_I2S_MspInit+0x1ac>)
 8007c3c:	f000 ff5a 	bl	8008af4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8007c40:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007c44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c46:	2302      	movs	r3, #2
 8007c48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c4a:	2300      	movs	r3, #0
 8007c4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c4e:	2300      	movs	r3, #0
 8007c50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007c52:	2305      	movs	r3, #5
 8007c54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007c56:	f107 0314 	add.w	r3, r7, #20
 8007c5a:	4619      	mov	r1, r3
 8007c5c:	4836      	ldr	r0, [pc, #216]	; (8007d38 <HAL_I2S_MspInit+0x1b0>)
 8007c5e:	f000 ff49 	bl	8008af4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8007c62:	4b36      	ldr	r3, [pc, #216]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007c64:	4a36      	ldr	r2, [pc, #216]	; (8007d40 <HAL_I2S_MspInit+0x1b8>)
 8007c66:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8007c68:	4b34      	ldr	r3, [pc, #208]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007c6e:	4b33      	ldr	r3, [pc, #204]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007c70:	2240      	movs	r2, #64	; 0x40
 8007c72:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007c74:	4b31      	ldr	r3, [pc, #196]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007c76:	2200      	movs	r2, #0
 8007c78:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007c7a:	4b30      	ldr	r3, [pc, #192]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007c7c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007c80:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007c82:	4b2e      	ldr	r3, [pc, #184]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007c84:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007c88:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007c8a:	4b2c      	ldr	r3, [pc, #176]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007c8c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007c90:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 8007c92:	4b2a      	ldr	r3, [pc, #168]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007c94:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007c98:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8007c9a:	4b28      	ldr	r3, [pc, #160]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007ca0:	4b26      	ldr	r3, [pc, #152]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8007ca6:	4825      	ldr	r0, [pc, #148]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007ca8:	f000 fb8c 	bl	80083c4 <HAL_DMA_Init>
 8007cac:	4603      	mov	r3, r0
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d001      	beq.n	8007cb6 <HAL_I2S_MspInit+0x12e>
    {
      Error_Handler();
 8007cb2:	f7fd fadf 	bl	8005274 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	4a20      	ldr	r2, [pc, #128]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007cba:	639a      	str	r2, [r3, #56]	; 0x38
 8007cbc:	4a1f      	ldr	r2, [pc, #124]	; (8007d3c <HAL_I2S_MspInit+0x1b4>)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S2_EXT_RX Init */
    hdma_i2s2_ext_rx.Instance = DMA1_Stream3;
 8007cc2:	4b20      	ldr	r3, [pc, #128]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007cc4:	4a20      	ldr	r2, [pc, #128]	; (8007d48 <HAL_I2S_MspInit+0x1c0>)
 8007cc6:	601a      	str	r2, [r3, #0]
    hdma_i2s2_ext_rx.Init.Channel = DMA_CHANNEL_3;
 8007cc8:	4b1e      	ldr	r3, [pc, #120]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007cca:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8007cce:	605a      	str	r2, [r3, #4]
    hdma_i2s2_ext_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007cd0:	4b1c      	ldr	r3, [pc, #112]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007cd2:	2200      	movs	r2, #0
 8007cd4:	609a      	str	r2, [r3, #8]
    hdma_i2s2_ext_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007cd6:	4b1b      	ldr	r3, [pc, #108]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007cd8:	2200      	movs	r2, #0
 8007cda:	60da      	str	r2, [r3, #12]
    hdma_i2s2_ext_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007cdc:	4b19      	ldr	r3, [pc, #100]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007cde:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007ce2:	611a      	str	r2, [r3, #16]
    hdma_i2s2_ext_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8007ce4:	4b17      	ldr	r3, [pc, #92]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007ce6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007cea:	615a      	str	r2, [r3, #20]
    hdma_i2s2_ext_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007cec:	4b15      	ldr	r3, [pc, #84]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007cee:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007cf2:	619a      	str	r2, [r3, #24]
    hdma_i2s2_ext_rx.Init.Mode = DMA_CIRCULAR;
 8007cf4:	4b13      	ldr	r3, [pc, #76]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007cf6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007cfa:	61da      	str	r2, [r3, #28]
    hdma_i2s2_ext_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007cfc:	4b11      	ldr	r3, [pc, #68]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007cfe:	2200      	movs	r2, #0
 8007d00:	621a      	str	r2, [r3, #32]
    hdma_i2s2_ext_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007d02:	4b10      	ldr	r3, [pc, #64]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007d04:	2200      	movs	r2, #0
 8007d06:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2s2_ext_rx) != HAL_OK)
 8007d08:	480e      	ldr	r0, [pc, #56]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007d0a:	f000 fb5b 	bl	80083c4 <HAL_DMA_Init>
 8007d0e:	4603      	mov	r3, r0
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	d001      	beq.n	8007d18 <HAL_I2S_MspInit+0x190>
    {
      Error_Handler();
 8007d14:	f7fd faae 	bl	8005274 <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_i2s2_ext_rx);
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4a0a      	ldr	r2, [pc, #40]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007d1c:	63da      	str	r2, [r3, #60]	; 0x3c
 8007d1e:	4a09      	ldr	r2, [pc, #36]	; (8007d44 <HAL_I2S_MspInit+0x1bc>)
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8007d24:	bf00      	nop
 8007d26:	3728      	adds	r7, #40	; 0x28
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}
 8007d2c:	40003800 	.word	0x40003800
 8007d30:	40023800 	.word	0x40023800
 8007d34:	40020800 	.word	0x40020800
 8007d38:	40020400 	.word	0x40020400
 8007d3c:	20000f64 	.word	0x20000f64
 8007d40:	40026070 	.word	0x40026070
 8007d44:	20000f04 	.word	0x20000f04
 8007d48:	40026058 	.word	0x40026058

08007d4c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b084      	sub	sp, #16
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d5c:	d115      	bne.n	8007d8a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007d5e:	2300      	movs	r3, #0
 8007d60:	60fb      	str	r3, [r7, #12]
 8007d62:	4b0c      	ldr	r3, [pc, #48]	; (8007d94 <HAL_TIM_Base_MspInit+0x48>)
 8007d64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d66:	4a0b      	ldr	r2, [pc, #44]	; (8007d94 <HAL_TIM_Base_MspInit+0x48>)
 8007d68:	f043 0301 	orr.w	r3, r3, #1
 8007d6c:	6413      	str	r3, [r2, #64]	; 0x40
 8007d6e:	4b09      	ldr	r3, [pc, #36]	; (8007d94 <HAL_TIM_Base_MspInit+0x48>)
 8007d70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d72:	f003 0301 	and.w	r3, r3, #1
 8007d76:	60fb      	str	r3, [r7, #12]
 8007d78:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	2100      	movs	r1, #0
 8007d7e:	201c      	movs	r0, #28
 8007d80:	f000 fae9 	bl	8008356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007d84:	201c      	movs	r0, #28
 8007d86:	f000 fb02 	bl	800838e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8007d8a:	bf00      	nop
 8007d8c:	3710      	adds	r7, #16
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	bd80      	pop	{r7, pc}
 8007d92:	bf00      	nop
 8007d94:	40023800 	.word	0x40023800

08007d98 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b08a      	sub	sp, #40	; 0x28
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007da0:	f107 0314 	add.w	r3, r7, #20
 8007da4:	2200      	movs	r2, #0
 8007da6:	601a      	str	r2, [r3, #0]
 8007da8:	605a      	str	r2, [r3, #4]
 8007daa:	609a      	str	r2, [r3, #8]
 8007dac:	60da      	str	r2, [r3, #12]
 8007dae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a35      	ldr	r2, [pc, #212]	; (8007e8c <HAL_UART_MspInit+0xf4>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d163      	bne.n	8007e82 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007dba:	2300      	movs	r3, #0
 8007dbc:	613b      	str	r3, [r7, #16]
 8007dbe:	4b34      	ldr	r3, [pc, #208]	; (8007e90 <HAL_UART_MspInit+0xf8>)
 8007dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dc2:	4a33      	ldr	r2, [pc, #204]	; (8007e90 <HAL_UART_MspInit+0xf8>)
 8007dc4:	f043 0310 	orr.w	r3, r3, #16
 8007dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8007dca:	4b31      	ldr	r3, [pc, #196]	; (8007e90 <HAL_UART_MspInit+0xf8>)
 8007dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dce:	f003 0310 	and.w	r3, r3, #16
 8007dd2:	613b      	str	r3, [r7, #16]
 8007dd4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007dd6:	2300      	movs	r3, #0
 8007dd8:	60fb      	str	r3, [r7, #12]
 8007dda:	4b2d      	ldr	r3, [pc, #180]	; (8007e90 <HAL_UART_MspInit+0xf8>)
 8007ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dde:	4a2c      	ldr	r2, [pc, #176]	; (8007e90 <HAL_UART_MspInit+0xf8>)
 8007de0:	f043 0301 	orr.w	r3, r3, #1
 8007de4:	6313      	str	r3, [r2, #48]	; 0x30
 8007de6:	4b2a      	ldr	r3, [pc, #168]	; (8007e90 <HAL_UART_MspInit+0xf8>)
 8007de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007dea:	f003 0301 	and.w	r3, r3, #1
 8007dee:	60fb      	str	r3, [r7, #12]
 8007df0:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007df2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8007df6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007df8:	2302      	movs	r3, #2
 8007dfa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007e00:	2303      	movs	r3, #3
 8007e02:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007e04:	2307      	movs	r3, #7
 8007e06:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007e08:	f107 0314 	add.w	r3, r7, #20
 8007e0c:	4619      	mov	r1, r3
 8007e0e:	4821      	ldr	r0, [pc, #132]	; (8007e94 <HAL_UART_MspInit+0xfc>)
 8007e10:	f000 fe70 	bl	8008af4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8007e14:	4b20      	ldr	r3, [pc, #128]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e16:	4a21      	ldr	r2, [pc, #132]	; (8007e9c <HAL_UART_MspInit+0x104>)
 8007e18:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8007e1a:	4b1f      	ldr	r3, [pc, #124]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e1c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007e20:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007e22:	4b1d      	ldr	r3, [pc, #116]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e24:	2200      	movs	r2, #0
 8007e26:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007e28:	4b1b      	ldr	r3, [pc, #108]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e2a:	2200      	movs	r2, #0
 8007e2c:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007e2e:	4b1a      	ldr	r3, [pc, #104]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e30:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007e34:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007e36:	4b18      	ldr	r3, [pc, #96]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e38:	2200      	movs	r2, #0
 8007e3a:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007e3c:	4b16      	ldr	r3, [pc, #88]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e3e:	2200      	movs	r2, #0
 8007e40:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8007e42:	4b15      	ldr	r3, [pc, #84]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e44:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007e48:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007e4a:	4b13      	ldr	r3, [pc, #76]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007e50:	4b11      	ldr	r3, [pc, #68]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e52:	2200      	movs	r2, #0
 8007e54:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8007e56:	4810      	ldr	r0, [pc, #64]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e58:	f000 fab4 	bl	80083c4 <HAL_DMA_Init>
 8007e5c:	4603      	mov	r3, r0
 8007e5e:	2b00      	cmp	r3, #0
 8007e60:	d001      	beq.n	8007e66 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8007e62:	f7fd fa07 	bl	8005274 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	4a0b      	ldr	r2, [pc, #44]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e6a:	635a      	str	r2, [r3, #52]	; 0x34
 8007e6c:	4a0a      	ldr	r2, [pc, #40]	; (8007e98 <HAL_UART_MspInit+0x100>)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007e72:	2200      	movs	r2, #0
 8007e74:	2100      	movs	r1, #0
 8007e76:	2025      	movs	r0, #37	; 0x25
 8007e78:	f000 fa6d 	bl	8008356 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007e7c:	2025      	movs	r0, #37	; 0x25
 8007e7e:	f000 fa86 	bl	800838e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8007e82:	bf00      	nop
 8007e84:	3728      	adds	r7, #40	; 0x28
 8007e86:	46bd      	mov	sp, r7
 8007e88:	bd80      	pop	{r7, pc}
 8007e8a:	bf00      	nop
 8007e8c:	40011000 	.word	0x40011000
 8007e90:	40023800 	.word	0x40023800
 8007e94:	40020000 	.word	0x40020000
 8007e98:	20000810 	.word	0x20000810
 8007e9c:	40026440 	.word	0x40026440

08007ea0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007ea0:	b480      	push	{r7}
 8007ea2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007ea4:	bf00      	nop
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr

08007eae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007eae:	b480      	push	{r7}
 8007eb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007eb2:	e7fe      	b.n	8007eb2 <HardFault_Handler+0x4>

08007eb4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007eb4:	b480      	push	{r7}
 8007eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007eb8:	e7fe      	b.n	8007eb8 <MemManage_Handler+0x4>

08007eba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007eba:	b480      	push	{r7}
 8007ebc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007ebe:	e7fe      	b.n	8007ebe <BusFault_Handler+0x4>

08007ec0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007ec0:	b480      	push	{r7}
 8007ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007ec4:	e7fe      	b.n	8007ec4 <UsageFault_Handler+0x4>

08007ec6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007ec6:	b480      	push	{r7}
 8007ec8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007eca:	bf00      	nop
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr

08007ed4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007ed8:	bf00      	nop
 8007eda:	46bd      	mov	sp, r7
 8007edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ee0:	4770      	bx	lr

08007ee2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007ee2:	b480      	push	{r7}
 8007ee4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007ee6:	bf00      	nop
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007ef4:	f000 f912 	bl	800811c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007ef8:	bf00      	nop
 8007efa:	bd80      	pop	{r7, pc}

08007efc <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s2_ext_rx);
 8007f00:	4802      	ldr	r0, [pc, #8]	; (8007f0c <DMA1_Stream3_IRQHandler+0x10>)
 8007f02:	f000 fb8f 	bl	8008624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8007f06:	bf00      	nop
 8007f08:	bd80      	pop	{r7, pc}
 8007f0a:	bf00      	nop
 8007f0c:	20000f04 	.word	0x20000f04

08007f10 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8007f14:	4802      	ldr	r0, [pc, #8]	; (8007f20 <DMA1_Stream4_IRQHandler+0x10>)
 8007f16:	f000 fb85 	bl	8008624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8007f1a:	bf00      	nop
 8007f1c:	bd80      	pop	{r7, pc}
 8007f1e:	bf00      	nop
 8007f20:	20000f64 	.word	0x20000f64

08007f24 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007f24:	b580      	push	{r7, lr}
 8007f26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007f28:	4802      	ldr	r0, [pc, #8]	; (8007f34 <TIM2_IRQHandler+0x10>)
 8007f2a:	f003 fe5c 	bl	800bbe6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8007f2e:	bf00      	nop
 8007f30:	bd80      	pop	{r7, pc}
 8007f32:	bf00      	nop
 8007f34:	20000eb0 	.word	0x20000eb0

08007f38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007f3c:	4802      	ldr	r0, [pc, #8]	; (8007f48 <USART1_IRQHandler+0x10>)
 8007f3e:	f004 fb33 	bl	800c5a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007f42:	bf00      	nop
 8007f44:	bd80      	pop	{r7, pc}
 8007f46:	bf00      	nop
 8007f48:	20000888 	.word	0x20000888

08007f4c <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007f4c:	b580      	push	{r7, lr}
 8007f4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8007f50:	4802      	ldr	r0, [pc, #8]	; (8007f5c <DMA2_Stream2_IRQHandler+0x10>)
 8007f52:	f000 fb67 	bl	8008624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007f56:	bf00      	nop
 8007f58:	bd80      	pop	{r7, pc}
 8007f5a:	bf00      	nop
 8007f5c:	20000810 	.word	0x20000810

08007f60 <_sbrk>:
 8007f60:	b580      	push	{r7, lr}
 8007f62:	b084      	sub	sp, #16
 8007f64:	af00      	add	r7, sp, #0
 8007f66:	6078      	str	r0, [r7, #4]
 8007f68:	4b11      	ldr	r3, [pc, #68]	; (8007fb0 <_sbrk+0x50>)
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d102      	bne.n	8007f76 <_sbrk+0x16>
 8007f70:	4b0f      	ldr	r3, [pc, #60]	; (8007fb0 <_sbrk+0x50>)
 8007f72:	4a10      	ldr	r2, [pc, #64]	; (8007fb4 <_sbrk+0x54>)
 8007f74:	601a      	str	r2, [r3, #0]
 8007f76:	4b0e      	ldr	r3, [pc, #56]	; (8007fb0 <_sbrk+0x50>)
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	60fb      	str	r3, [r7, #12]
 8007f7c:	4b0c      	ldr	r3, [pc, #48]	; (8007fb0 <_sbrk+0x50>)
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	4413      	add	r3, r2
 8007f84:	466a      	mov	r2, sp
 8007f86:	4293      	cmp	r3, r2
 8007f88:	d907      	bls.n	8007f9a <_sbrk+0x3a>
 8007f8a:	f005 f847 	bl	800d01c <__errno>
 8007f8e:	4602      	mov	r2, r0
 8007f90:	230c      	movs	r3, #12
 8007f92:	6013      	str	r3, [r2, #0]
 8007f94:	f04f 33ff 	mov.w	r3, #4294967295
 8007f98:	e006      	b.n	8007fa8 <_sbrk+0x48>
 8007f9a:	4b05      	ldr	r3, [pc, #20]	; (8007fb0 <_sbrk+0x50>)
 8007f9c:	681a      	ldr	r2, [r3, #0]
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	4413      	add	r3, r2
 8007fa2:	4a03      	ldr	r2, [pc, #12]	; (8007fb0 <_sbrk+0x50>)
 8007fa4:	6013      	str	r3, [r2, #0]
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	4618      	mov	r0, r3
 8007faa:	3710      	adds	r7, #16
 8007fac:	46bd      	mov	sp, r7
 8007fae:	bd80      	pop	{r7, pc}
 8007fb0:	20000634 	.word	0x20000634
 8007fb4:	20001070 	.word	0x20001070

08007fb8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007fb8:	b480      	push	{r7}
 8007fba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007fbc:	4b16      	ldr	r3, [pc, #88]	; (8008018 <SystemInit+0x60>)
 8007fbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fc2:	4a15      	ldr	r2, [pc, #84]	; (8008018 <SystemInit+0x60>)
 8007fc4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007fc8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007fcc:	4b13      	ldr	r3, [pc, #76]	; (800801c <SystemInit+0x64>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a12      	ldr	r2, [pc, #72]	; (800801c <SystemInit+0x64>)
 8007fd2:	f043 0301 	orr.w	r3, r3, #1
 8007fd6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007fd8:	4b10      	ldr	r3, [pc, #64]	; (800801c <SystemInit+0x64>)
 8007fda:	2200      	movs	r2, #0
 8007fdc:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007fde:	4b0f      	ldr	r3, [pc, #60]	; (800801c <SystemInit+0x64>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a0e      	ldr	r2, [pc, #56]	; (800801c <SystemInit+0x64>)
 8007fe4:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007fe8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007fec:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007fee:	4b0b      	ldr	r3, [pc, #44]	; (800801c <SystemInit+0x64>)
 8007ff0:	4a0b      	ldr	r2, [pc, #44]	; (8008020 <SystemInit+0x68>)
 8007ff2:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007ff4:	4b09      	ldr	r3, [pc, #36]	; (800801c <SystemInit+0x64>)
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	4a08      	ldr	r2, [pc, #32]	; (800801c <SystemInit+0x64>)
 8007ffa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007ffe:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8008000:	4b06      	ldr	r3, [pc, #24]	; (800801c <SystemInit+0x64>)
 8008002:	2200      	movs	r2, #0
 8008004:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8008006:	4b04      	ldr	r3, [pc, #16]	; (8008018 <SystemInit+0x60>)
 8008008:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800800c:	609a      	str	r2, [r3, #8]
#endif
}
 800800e:	bf00      	nop
 8008010:	46bd      	mov	sp, r7
 8008012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008016:	4770      	bx	lr
 8008018:	e000ed00 	.word	0xe000ed00
 800801c:	40023800 	.word	0x40023800
 8008020:	24003010 	.word	0x24003010

08008024 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8008024:	f8df d034 	ldr.w	sp, [pc, #52]	; 800805c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008028:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800802a:	e003      	b.n	8008034 <LoopCopyDataInit>

0800802c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800802c:	4b0c      	ldr	r3, [pc, #48]	; (8008060 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800802e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008030:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008032:	3104      	adds	r1, #4

08008034 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008034:	480b      	ldr	r0, [pc, #44]	; (8008064 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008036:	4b0c      	ldr	r3, [pc, #48]	; (8008068 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008038:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800803a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800803c:	d3f6      	bcc.n	800802c <CopyDataInit>
  ldr  r2, =_sbss
 800803e:	4a0b      	ldr	r2, [pc, #44]	; (800806c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008040:	e002      	b.n	8008048 <LoopFillZerobss>

08008042 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008042:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008044:	f842 3b04 	str.w	r3, [r2], #4

08008048 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008048:	4b09      	ldr	r3, [pc, #36]	; (8008070 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800804a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800804c:	d3f9      	bcc.n	8008042 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800804e:	f7ff ffb3 	bl	8007fb8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008052:	f004 ffe9 	bl	800d028 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008056:	f7f8 ffa7 	bl	8000fa8 <main>
  bx  lr    
 800805a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800805c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8008060:	08014408 	.word	0x08014408
  ldr  r0, =_sdata
 8008064:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008068:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 800806c:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8008070:	20001070 	.word	0x20001070

08008074 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008074:	e7fe      	b.n	8008074 <ADC_IRQHandler>
	...

08008078 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800807c:	4b0e      	ldr	r3, [pc, #56]	; (80080b8 <HAL_Init+0x40>)
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a0d      	ldr	r2, [pc, #52]	; (80080b8 <HAL_Init+0x40>)
 8008082:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008086:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8008088:	4b0b      	ldr	r3, [pc, #44]	; (80080b8 <HAL_Init+0x40>)
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a0a      	ldr	r2, [pc, #40]	; (80080b8 <HAL_Init+0x40>)
 800808e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8008092:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8008094:	4b08      	ldr	r3, [pc, #32]	; (80080b8 <HAL_Init+0x40>)
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	4a07      	ldr	r2, [pc, #28]	; (80080b8 <HAL_Init+0x40>)
 800809a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800809e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80080a0:	2003      	movs	r0, #3
 80080a2:	f000 f94d 	bl	8008340 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80080a6:	2000      	movs	r0, #0
 80080a8:	f000 f808 	bl	80080bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80080ac:	f7ff fca4 	bl	80079f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80080b0:	2300      	movs	r3, #0
}
 80080b2:	4618      	mov	r0, r3
 80080b4:	bd80      	pop	{r7, pc}
 80080b6:	bf00      	nop
 80080b8:	40023c00 	.word	0x40023c00

080080bc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80080bc:	b580      	push	{r7, lr}
 80080be:	b082      	sub	sp, #8
 80080c0:	af00      	add	r7, sp, #0
 80080c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80080c4:	4b12      	ldr	r3, [pc, #72]	; (8008110 <HAL_InitTick+0x54>)
 80080c6:	681a      	ldr	r2, [r3, #0]
 80080c8:	4b12      	ldr	r3, [pc, #72]	; (8008114 <HAL_InitTick+0x58>)
 80080ca:	781b      	ldrb	r3, [r3, #0]
 80080cc:	4619      	mov	r1, r3
 80080ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80080d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80080d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80080da:	4618      	mov	r0, r3
 80080dc:	f000 f965 	bl	80083aa <HAL_SYSTICK_Config>
 80080e0:	4603      	mov	r3, r0
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d001      	beq.n	80080ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	e00e      	b.n	8008108 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	2b0f      	cmp	r3, #15
 80080ee:	d80a      	bhi.n	8008106 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80080f0:	2200      	movs	r2, #0
 80080f2:	6879      	ldr	r1, [r7, #4]
 80080f4:	f04f 30ff 	mov.w	r0, #4294967295
 80080f8:	f000 f92d 	bl	8008356 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80080fc:	4a06      	ldr	r2, [pc, #24]	; (8008118 <HAL_InitTick+0x5c>)
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8008102:	2300      	movs	r3, #0
 8008104:	e000      	b.n	8008108 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8008106:	2301      	movs	r3, #1
}
 8008108:	4618      	mov	r0, r3
 800810a:	3708      	adds	r7, #8
 800810c:	46bd      	mov	sp, r7
 800810e:	bd80      	pop	{r7, pc}
 8008110:	2000001c 	.word	0x2000001c
 8008114:	20000024 	.word	0x20000024
 8008118:	20000020 	.word	0x20000020

0800811c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800811c:	b480      	push	{r7}
 800811e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8008120:	4b06      	ldr	r3, [pc, #24]	; (800813c <HAL_IncTick+0x20>)
 8008122:	781b      	ldrb	r3, [r3, #0]
 8008124:	461a      	mov	r2, r3
 8008126:	4b06      	ldr	r3, [pc, #24]	; (8008140 <HAL_IncTick+0x24>)
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	4413      	add	r3, r2
 800812c:	4a04      	ldr	r2, [pc, #16]	; (8008140 <HAL_IncTick+0x24>)
 800812e:	6013      	str	r3, [r2, #0]
}
 8008130:	bf00      	nop
 8008132:	46bd      	mov	sp, r7
 8008134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008138:	4770      	bx	lr
 800813a:	bf00      	nop
 800813c:	20000024 	.word	0x20000024
 8008140:	20001068 	.word	0x20001068

08008144 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8008144:	b480      	push	{r7}
 8008146:	af00      	add	r7, sp, #0
  return uwTick;
 8008148:	4b03      	ldr	r3, [pc, #12]	; (8008158 <HAL_GetTick+0x14>)
 800814a:	681b      	ldr	r3, [r3, #0]
}
 800814c:	4618      	mov	r0, r3
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr
 8008156:	bf00      	nop
 8008158:	20001068 	.word	0x20001068

0800815c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800815c:	b580      	push	{r7, lr}
 800815e:	b084      	sub	sp, #16
 8008160:	af00      	add	r7, sp, #0
 8008162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8008164:	f7ff ffee 	bl	8008144 <HAL_GetTick>
 8008168:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800816e:	68fb      	ldr	r3, [r7, #12]
 8008170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008174:	d005      	beq.n	8008182 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8008176:	4b09      	ldr	r3, [pc, #36]	; (800819c <HAL_Delay+0x40>)
 8008178:	781b      	ldrb	r3, [r3, #0]
 800817a:	461a      	mov	r2, r3
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	4413      	add	r3, r2
 8008180:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8008182:	bf00      	nop
 8008184:	f7ff ffde 	bl	8008144 <HAL_GetTick>
 8008188:	4602      	mov	r2, r0
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	1ad3      	subs	r3, r2, r3
 800818e:	68fa      	ldr	r2, [r7, #12]
 8008190:	429a      	cmp	r2, r3
 8008192:	d8f7      	bhi.n	8008184 <HAL_Delay+0x28>
  {
  }
}
 8008194:	bf00      	nop
 8008196:	3710      	adds	r7, #16
 8008198:	46bd      	mov	sp, r7
 800819a:	bd80      	pop	{r7, pc}
 800819c:	20000024 	.word	0x20000024

080081a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80081a0:	b480      	push	{r7}
 80081a2:	b085      	sub	sp, #20
 80081a4:	af00      	add	r7, sp, #0
 80081a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	f003 0307 	and.w	r3, r3, #7
 80081ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80081b0:	4b0c      	ldr	r3, [pc, #48]	; (80081e4 <__NVIC_SetPriorityGrouping+0x44>)
 80081b2:	68db      	ldr	r3, [r3, #12]
 80081b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80081b6:	68ba      	ldr	r2, [r7, #8]
 80081b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80081bc:	4013      	ands	r3, r2
 80081be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80081c0:	68fb      	ldr	r3, [r7, #12]
 80081c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80081c4:	68bb      	ldr	r3, [r7, #8]
 80081c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80081c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80081cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80081d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80081d2:	4a04      	ldr	r2, [pc, #16]	; (80081e4 <__NVIC_SetPriorityGrouping+0x44>)
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	60d3      	str	r3, [r2, #12]
}
 80081d8:	bf00      	nop
 80081da:	3714      	adds	r7, #20
 80081dc:	46bd      	mov	sp, r7
 80081de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e2:	4770      	bx	lr
 80081e4:	e000ed00 	.word	0xe000ed00

080081e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80081e8:	b480      	push	{r7}
 80081ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80081ec:	4b04      	ldr	r3, [pc, #16]	; (8008200 <__NVIC_GetPriorityGrouping+0x18>)
 80081ee:	68db      	ldr	r3, [r3, #12]
 80081f0:	0a1b      	lsrs	r3, r3, #8
 80081f2:	f003 0307 	and.w	r3, r3, #7
}
 80081f6:	4618      	mov	r0, r3
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr
 8008200:	e000ed00 	.word	0xe000ed00

08008204 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008204:	b480      	push	{r7}
 8008206:	b083      	sub	sp, #12
 8008208:	af00      	add	r7, sp, #0
 800820a:	4603      	mov	r3, r0
 800820c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800820e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008212:	2b00      	cmp	r3, #0
 8008214:	db0b      	blt.n	800822e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008216:	79fb      	ldrb	r3, [r7, #7]
 8008218:	f003 021f 	and.w	r2, r3, #31
 800821c:	4907      	ldr	r1, [pc, #28]	; (800823c <__NVIC_EnableIRQ+0x38>)
 800821e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008222:	095b      	lsrs	r3, r3, #5
 8008224:	2001      	movs	r0, #1
 8008226:	fa00 f202 	lsl.w	r2, r0, r2
 800822a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800822e:	bf00      	nop
 8008230:	370c      	adds	r7, #12
 8008232:	46bd      	mov	sp, r7
 8008234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008238:	4770      	bx	lr
 800823a:	bf00      	nop
 800823c:	e000e100 	.word	0xe000e100

08008240 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8008240:	b480      	push	{r7}
 8008242:	b083      	sub	sp, #12
 8008244:	af00      	add	r7, sp, #0
 8008246:	4603      	mov	r3, r0
 8008248:	6039      	str	r1, [r7, #0]
 800824a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800824c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008250:	2b00      	cmp	r3, #0
 8008252:	db0a      	blt.n	800826a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	b2da      	uxtb	r2, r3
 8008258:	490c      	ldr	r1, [pc, #48]	; (800828c <__NVIC_SetPriority+0x4c>)
 800825a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800825e:	0112      	lsls	r2, r2, #4
 8008260:	b2d2      	uxtb	r2, r2
 8008262:	440b      	add	r3, r1
 8008264:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8008268:	e00a      	b.n	8008280 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800826a:	683b      	ldr	r3, [r7, #0]
 800826c:	b2da      	uxtb	r2, r3
 800826e:	4908      	ldr	r1, [pc, #32]	; (8008290 <__NVIC_SetPriority+0x50>)
 8008270:	79fb      	ldrb	r3, [r7, #7]
 8008272:	f003 030f 	and.w	r3, r3, #15
 8008276:	3b04      	subs	r3, #4
 8008278:	0112      	lsls	r2, r2, #4
 800827a:	b2d2      	uxtb	r2, r2
 800827c:	440b      	add	r3, r1
 800827e:	761a      	strb	r2, [r3, #24]
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr
 800828c:	e000e100 	.word	0xe000e100
 8008290:	e000ed00 	.word	0xe000ed00

08008294 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008294:	b480      	push	{r7}
 8008296:	b089      	sub	sp, #36	; 0x24
 8008298:	af00      	add	r7, sp, #0
 800829a:	60f8      	str	r0, [r7, #12]
 800829c:	60b9      	str	r1, [r7, #8]
 800829e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f003 0307 	and.w	r3, r3, #7
 80082a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80082a8:	69fb      	ldr	r3, [r7, #28]
 80082aa:	f1c3 0307 	rsb	r3, r3, #7
 80082ae:	2b04      	cmp	r3, #4
 80082b0:	bf28      	it	cs
 80082b2:	2304      	movcs	r3, #4
 80082b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80082b6:	69fb      	ldr	r3, [r7, #28]
 80082b8:	3304      	adds	r3, #4
 80082ba:	2b06      	cmp	r3, #6
 80082bc:	d902      	bls.n	80082c4 <NVIC_EncodePriority+0x30>
 80082be:	69fb      	ldr	r3, [r7, #28]
 80082c0:	3b03      	subs	r3, #3
 80082c2:	e000      	b.n	80082c6 <NVIC_EncodePriority+0x32>
 80082c4:	2300      	movs	r3, #0
 80082c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082c8:	f04f 32ff 	mov.w	r2, #4294967295
 80082cc:	69bb      	ldr	r3, [r7, #24]
 80082ce:	fa02 f303 	lsl.w	r3, r2, r3
 80082d2:	43da      	mvns	r2, r3
 80082d4:	68bb      	ldr	r3, [r7, #8]
 80082d6:	401a      	ands	r2, r3
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80082dc:	f04f 31ff 	mov.w	r1, #4294967295
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	fa01 f303 	lsl.w	r3, r1, r3
 80082e6:	43d9      	mvns	r1, r3
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80082ec:	4313      	orrs	r3, r2
         );
}
 80082ee:	4618      	mov	r0, r3
 80082f0:	3724      	adds	r7, #36	; 0x24
 80082f2:	46bd      	mov	sp, r7
 80082f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f8:	4770      	bx	lr
	...

080082fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80082fc:	b580      	push	{r7, lr}
 80082fe:	b082      	sub	sp, #8
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	3b01      	subs	r3, #1
 8008308:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800830c:	d301      	bcc.n	8008312 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800830e:	2301      	movs	r3, #1
 8008310:	e00f      	b.n	8008332 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008312:	4a0a      	ldr	r2, [pc, #40]	; (800833c <SysTick_Config+0x40>)
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	3b01      	subs	r3, #1
 8008318:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800831a:	210f      	movs	r1, #15
 800831c:	f04f 30ff 	mov.w	r0, #4294967295
 8008320:	f7ff ff8e 	bl	8008240 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8008324:	4b05      	ldr	r3, [pc, #20]	; (800833c <SysTick_Config+0x40>)
 8008326:	2200      	movs	r2, #0
 8008328:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800832a:	4b04      	ldr	r3, [pc, #16]	; (800833c <SysTick_Config+0x40>)
 800832c:	2207      	movs	r2, #7
 800832e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008330:	2300      	movs	r3, #0
}
 8008332:	4618      	mov	r0, r3
 8008334:	3708      	adds	r7, #8
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop
 800833c:	e000e010 	.word	0xe000e010

08008340 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b082      	sub	sp, #8
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008348:	6878      	ldr	r0, [r7, #4]
 800834a:	f7ff ff29 	bl	80081a0 <__NVIC_SetPriorityGrouping>
}
 800834e:	bf00      	nop
 8008350:	3708      	adds	r7, #8
 8008352:	46bd      	mov	sp, r7
 8008354:	bd80      	pop	{r7, pc}

08008356 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8008356:	b580      	push	{r7, lr}
 8008358:	b086      	sub	sp, #24
 800835a:	af00      	add	r7, sp, #0
 800835c:	4603      	mov	r3, r0
 800835e:	60b9      	str	r1, [r7, #8]
 8008360:	607a      	str	r2, [r7, #4]
 8008362:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8008364:	2300      	movs	r3, #0
 8008366:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008368:	f7ff ff3e 	bl	80081e8 <__NVIC_GetPriorityGrouping>
 800836c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800836e:	687a      	ldr	r2, [r7, #4]
 8008370:	68b9      	ldr	r1, [r7, #8]
 8008372:	6978      	ldr	r0, [r7, #20]
 8008374:	f7ff ff8e 	bl	8008294 <NVIC_EncodePriority>
 8008378:	4602      	mov	r2, r0
 800837a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800837e:	4611      	mov	r1, r2
 8008380:	4618      	mov	r0, r3
 8008382:	f7ff ff5d 	bl	8008240 <__NVIC_SetPriority>
}
 8008386:	bf00      	nop
 8008388:	3718      	adds	r7, #24
 800838a:	46bd      	mov	sp, r7
 800838c:	bd80      	pop	{r7, pc}

0800838e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800838e:	b580      	push	{r7, lr}
 8008390:	b082      	sub	sp, #8
 8008392:	af00      	add	r7, sp, #0
 8008394:	4603      	mov	r3, r0
 8008396:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008398:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800839c:	4618      	mov	r0, r3
 800839e:	f7ff ff31 	bl	8008204 <__NVIC_EnableIRQ>
}
 80083a2:	bf00      	nop
 80083a4:	3708      	adds	r7, #8
 80083a6:	46bd      	mov	sp, r7
 80083a8:	bd80      	pop	{r7, pc}

080083aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80083aa:	b580      	push	{r7, lr}
 80083ac:	b082      	sub	sp, #8
 80083ae:	af00      	add	r7, sp, #0
 80083b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80083b2:	6878      	ldr	r0, [r7, #4]
 80083b4:	f7ff ffa2 	bl	80082fc <SysTick_Config>
 80083b8:	4603      	mov	r3, r0
}
 80083ba:	4618      	mov	r0, r3
 80083bc:	3708      	adds	r7, #8
 80083be:	46bd      	mov	sp, r7
 80083c0:	bd80      	pop	{r7, pc}
	...

080083c4 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b086      	sub	sp, #24
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80083cc:	2300      	movs	r3, #0
 80083ce:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80083d0:	f7ff feb8 	bl	8008144 <HAL_GetTick>
 80083d4:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d101      	bne.n	80083e0 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80083dc:	2301      	movs	r3, #1
 80083de:	e099      	b.n	8008514 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	2200      	movs	r2, #0
 80083e4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	2202      	movs	r2, #2
 80083ec:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	681a      	ldr	r2, [r3, #0]
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f022 0201 	bic.w	r2, r2, #1
 80083fe:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008400:	e00f      	b.n	8008422 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8008402:	f7ff fe9f 	bl	8008144 <HAL_GetTick>
 8008406:	4602      	mov	r2, r0
 8008408:	693b      	ldr	r3, [r7, #16]
 800840a:	1ad3      	subs	r3, r2, r3
 800840c:	2b05      	cmp	r3, #5
 800840e:	d908      	bls.n	8008422 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	2220      	movs	r2, #32
 8008414:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	2203      	movs	r2, #3
 800841a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800841e:	2303      	movs	r3, #3
 8008420:	e078      	b.n	8008514 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	681b      	ldr	r3, [r3, #0]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f003 0301 	and.w	r3, r3, #1
 800842c:	2b00      	cmp	r3, #0
 800842e:	d1e8      	bne.n	8008402 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008438:	697a      	ldr	r2, [r7, #20]
 800843a:	4b38      	ldr	r3, [pc, #224]	; (800851c <HAL_DMA_Init+0x158>)
 800843c:	4013      	ands	r3, r2
 800843e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	685a      	ldr	r2, [r3, #4]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	689b      	ldr	r3, [r3, #8]
 8008448:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800844e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	691b      	ldr	r3, [r3, #16]
 8008454:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800845a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	699b      	ldr	r3, [r3, #24]
 8008460:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008466:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	6a1b      	ldr	r3, [r3, #32]
 800846c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800846e:	697a      	ldr	r2, [r7, #20]
 8008470:	4313      	orrs	r3, r2
 8008472:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008478:	2b04      	cmp	r3, #4
 800847a:	d107      	bne.n	800848c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008484:	4313      	orrs	r3, r2
 8008486:	697a      	ldr	r2, [r7, #20]
 8008488:	4313      	orrs	r3, r2
 800848a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	697a      	ldr	r2, [r7, #20]
 8008492:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	695b      	ldr	r3, [r3, #20]
 800849a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800849c:	697b      	ldr	r3, [r7, #20]
 800849e:	f023 0307 	bic.w	r3, r3, #7
 80084a2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084a8:	697a      	ldr	r2, [r7, #20]
 80084aa:	4313      	orrs	r3, r2
 80084ac:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084b2:	2b04      	cmp	r3, #4
 80084b4:	d117      	bne.n	80084e6 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084ba:	697a      	ldr	r2, [r7, #20]
 80084bc:	4313      	orrs	r3, r2
 80084be:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d00e      	beq.n	80084e6 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f000 fa99 	bl	8008a00 <DMA_CheckFifoParam>
 80084ce:	4603      	mov	r3, r0
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d008      	beq.n	80084e6 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2240      	movs	r2, #64	; 0x40
 80084d8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	2201      	movs	r2, #1
 80084de:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80084e2:	2301      	movs	r3, #1
 80084e4:	e016      	b.n	8008514 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	697a      	ldr	r2, [r7, #20]
 80084ec:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	f000 fa50 	bl	8008994 <DMA_CalcBaseAndBitshift>
 80084f4:	4603      	mov	r3, r0
 80084f6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084fc:	223f      	movs	r2, #63	; 0x3f
 80084fe:	409a      	lsls	r2, r3
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	2200      	movs	r2, #0
 8008508:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	2201      	movs	r2, #1
 800850e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8008512:	2300      	movs	r3, #0
}
 8008514:	4618      	mov	r0, r3
 8008516:	3718      	adds	r7, #24
 8008518:	46bd      	mov	sp, r7
 800851a:	bd80      	pop	{r7, pc}
 800851c:	f010803f 	.word	0xf010803f

08008520 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008520:	b580      	push	{r7, lr}
 8008522:	b086      	sub	sp, #24
 8008524:	af00      	add	r7, sp, #0
 8008526:	60f8      	str	r0, [r7, #12]
 8008528:	60b9      	str	r1, [r7, #8]
 800852a:	607a      	str	r2, [r7, #4]
 800852c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800852e:	2300      	movs	r3, #0
 8008530:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008536:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008538:	68fb      	ldr	r3, [r7, #12]
 800853a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800853e:	2b01      	cmp	r3, #1
 8008540:	d101      	bne.n	8008546 <HAL_DMA_Start_IT+0x26>
 8008542:	2302      	movs	r3, #2
 8008544:	e048      	b.n	80085d8 <HAL_DMA_Start_IT+0xb8>
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	2201      	movs	r2, #1
 800854a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008554:	b2db      	uxtb	r3, r3
 8008556:	2b01      	cmp	r3, #1
 8008558:	d137      	bne.n	80085ca <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2202      	movs	r2, #2
 800855e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8008562:	68fb      	ldr	r3, [r7, #12]
 8008564:	2200      	movs	r2, #0
 8008566:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008568:	683b      	ldr	r3, [r7, #0]
 800856a:	687a      	ldr	r2, [r7, #4]
 800856c:	68b9      	ldr	r1, [r7, #8]
 800856e:	68f8      	ldr	r0, [r7, #12]
 8008570:	f000 f9e2 	bl	8008938 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008574:	68fb      	ldr	r3, [r7, #12]
 8008576:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008578:	223f      	movs	r2, #63	; 0x3f
 800857a:	409a      	lsls	r2, r3
 800857c:	693b      	ldr	r3, [r7, #16]
 800857e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	681a      	ldr	r2, [r3, #0]
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	f042 0216 	orr.w	r2, r2, #22
 800858e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	695a      	ldr	r2, [r3, #20]
 8008596:	68fb      	ldr	r3, [r7, #12]
 8008598:	681b      	ldr	r3, [r3, #0]
 800859a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800859e:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d007      	beq.n	80085b8 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	681b      	ldr	r3, [r3, #0]
 80085ac:	681a      	ldr	r2, [r3, #0]
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	f042 0208 	orr.w	r2, r2, #8
 80085b6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	681a      	ldr	r2, [r3, #0]
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f042 0201 	orr.w	r2, r2, #1
 80085c6:	601a      	str	r2, [r3, #0]
 80085c8:	e005      	b.n	80085d6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2200      	movs	r2, #0
 80085ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80085d2:	2302      	movs	r3, #2
 80085d4:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80085d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80085d8:	4618      	mov	r0, r3
 80085da:	3718      	adds	r7, #24
 80085dc:	46bd      	mov	sp, r7
 80085de:	bd80      	pop	{r7, pc}

080085e0 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b083      	sub	sp, #12
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80085ee:	b2db      	uxtb	r3, r3
 80085f0:	2b02      	cmp	r3, #2
 80085f2:	d004      	beq.n	80085fe <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	2280      	movs	r2, #128	; 0x80
 80085f8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80085fa:	2301      	movs	r3, #1
 80085fc:	e00c      	b.n	8008618 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	2205      	movs	r2, #5
 8008602:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f022 0201 	bic.w	r2, r2, #1
 8008614:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008616:	2300      	movs	r3, #0
}
 8008618:	4618      	mov	r0, r3
 800861a:	370c      	adds	r7, #12
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8008624:	b580      	push	{r7, lr}
 8008626:	b086      	sub	sp, #24
 8008628:	af00      	add	r7, sp, #0
 800862a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800862c:	2300      	movs	r3, #0
 800862e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008630:	4b92      	ldr	r3, [pc, #584]	; (800887c <HAL_DMA_IRQHandler+0x258>)
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	4a92      	ldr	r2, [pc, #584]	; (8008880 <HAL_DMA_IRQHandler+0x25c>)
 8008636:	fba2 2303 	umull	r2, r3, r2, r3
 800863a:	0a9b      	lsrs	r3, r3, #10
 800863c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008642:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8008644:	693b      	ldr	r3, [r7, #16]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800864e:	2208      	movs	r2, #8
 8008650:	409a      	lsls	r2, r3
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	4013      	ands	r3, r2
 8008656:	2b00      	cmp	r3, #0
 8008658:	d01a      	beq.n	8008690 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	f003 0304 	and.w	r3, r3, #4
 8008664:	2b00      	cmp	r3, #0
 8008666:	d013      	beq.n	8008690 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	681a      	ldr	r2, [r3, #0]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f022 0204 	bic.w	r2, r2, #4
 8008676:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800867c:	2208      	movs	r2, #8
 800867e:	409a      	lsls	r2, r3
 8008680:	693b      	ldr	r3, [r7, #16]
 8008682:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008688:	f043 0201 	orr.w	r2, r3, #1
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008694:	2201      	movs	r2, #1
 8008696:	409a      	lsls	r2, r3
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	4013      	ands	r3, r2
 800869c:	2b00      	cmp	r3, #0
 800869e:	d012      	beq.n	80086c6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	695b      	ldr	r3, [r3, #20]
 80086a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d00b      	beq.n	80086c6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086b2:	2201      	movs	r2, #1
 80086b4:	409a      	lsls	r2, r3
 80086b6:	693b      	ldr	r3, [r7, #16]
 80086b8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086be:	f043 0202 	orr.w	r2, r3, #2
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086ca:	2204      	movs	r2, #4
 80086cc:	409a      	lsls	r2, r3
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	4013      	ands	r3, r2
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d012      	beq.n	80086fc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	f003 0302 	and.w	r3, r3, #2
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d00b      	beq.n	80086fc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80086e8:	2204      	movs	r2, #4
 80086ea:	409a      	lsls	r2, r3
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80086f4:	f043 0204 	orr.w	r2, r3, #4
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008700:	2210      	movs	r2, #16
 8008702:	409a      	lsls	r2, r3
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	4013      	ands	r3, r2
 8008708:	2b00      	cmp	r3, #0
 800870a:	d043      	beq.n	8008794 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	f003 0308 	and.w	r3, r3, #8
 8008716:	2b00      	cmp	r3, #0
 8008718:	d03c      	beq.n	8008794 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800871e:	2210      	movs	r2, #16
 8008720:	409a      	lsls	r2, r3
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	681b      	ldr	r3, [r3, #0]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008730:	2b00      	cmp	r3, #0
 8008732:	d018      	beq.n	8008766 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800873e:	2b00      	cmp	r3, #0
 8008740:	d108      	bne.n	8008754 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008746:	2b00      	cmp	r3, #0
 8008748:	d024      	beq.n	8008794 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800874e:	6878      	ldr	r0, [r7, #4]
 8008750:	4798      	blx	r3
 8008752:	e01f      	b.n	8008794 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008758:	2b00      	cmp	r3, #0
 800875a:	d01b      	beq.n	8008794 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008760:	6878      	ldr	r0, [r7, #4]
 8008762:	4798      	blx	r3
 8008764:	e016      	b.n	8008794 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008770:	2b00      	cmp	r3, #0
 8008772:	d107      	bne.n	8008784 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	681a      	ldr	r2, [r3, #0]
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	f022 0208 	bic.w	r2, r2, #8
 8008782:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008788:	2b00      	cmp	r3, #0
 800878a:	d003      	beq.n	8008794 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008790:	6878      	ldr	r0, [r7, #4]
 8008792:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008798:	2220      	movs	r2, #32
 800879a:	409a      	lsls	r2, r3
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	4013      	ands	r3, r2
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	f000 808e 	beq.w	80088c2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	681b      	ldr	r3, [r3, #0]
 80087ac:	f003 0310 	and.w	r3, r3, #16
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	f000 8086 	beq.w	80088c2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80087ba:	2220      	movs	r2, #32
 80087bc:	409a      	lsls	r2, r3
 80087be:	693b      	ldr	r3, [r7, #16]
 80087c0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	2b05      	cmp	r3, #5
 80087cc:	d136      	bne.n	800883c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	681a      	ldr	r2, [r3, #0]
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f022 0216 	bic.w	r2, r2, #22
 80087dc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	695a      	ldr	r2, [r3, #20]
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80087ec:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d103      	bne.n	80087fe <HAL_DMA_IRQHandler+0x1da>
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d007      	beq.n	800880e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	681a      	ldr	r2, [r3, #0]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f022 0208 	bic.w	r2, r2, #8
 800880c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008812:	223f      	movs	r2, #63	; 0x3f
 8008814:	409a      	lsls	r2, r3
 8008816:	693b      	ldr	r3, [r7, #16]
 8008818:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2200      	movs	r2, #0
 800881e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2201      	movs	r2, #1
 8008826:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800882e:	2b00      	cmp	r3, #0
 8008830:	d07d      	beq.n	800892e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8008832:	687b      	ldr	r3, [r7, #4]
 8008834:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008836:	6878      	ldr	r0, [r7, #4]
 8008838:	4798      	blx	r3
        }
        return;
 800883a:	e078      	b.n	800892e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008846:	2b00      	cmp	r3, #0
 8008848:	d01c      	beq.n	8008884 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008854:	2b00      	cmp	r3, #0
 8008856:	d108      	bne.n	800886a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800885c:	2b00      	cmp	r3, #0
 800885e:	d030      	beq.n	80088c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008864:	6878      	ldr	r0, [r7, #4]
 8008866:	4798      	blx	r3
 8008868:	e02b      	b.n	80088c2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800886e:	2b00      	cmp	r3, #0
 8008870:	d027      	beq.n	80088c2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008876:	6878      	ldr	r0, [r7, #4]
 8008878:	4798      	blx	r3
 800887a:	e022      	b.n	80088c2 <HAL_DMA_IRQHandler+0x29e>
 800887c:	2000001c 	.word	0x2000001c
 8008880:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800888e:	2b00      	cmp	r3, #0
 8008890:	d10f      	bne.n	80088b2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	681a      	ldr	r2, [r3, #0]
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	f022 0210 	bic.w	r2, r2, #16
 80088a0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	2200      	movs	r2, #0
 80088a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2201      	movs	r2, #1
 80088ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d003      	beq.n	80088c2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80088be:	6878      	ldr	r0, [r7, #4]
 80088c0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80088c2:	687b      	ldr	r3, [r7, #4]
 80088c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d032      	beq.n	8008930 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80088ce:	f003 0301 	and.w	r3, r3, #1
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d022      	beq.n	800891c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	2205      	movs	r2, #5
 80088da:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	681a      	ldr	r2, [r3, #0]
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	f022 0201 	bic.w	r2, r2, #1
 80088ec:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	3301      	adds	r3, #1
 80088f2:	60bb      	str	r3, [r7, #8]
 80088f4:	697a      	ldr	r2, [r7, #20]
 80088f6:	429a      	cmp	r2, r3
 80088f8:	d307      	bcc.n	800890a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0301 	and.w	r3, r3, #1
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1f2      	bne.n	80088ee <HAL_DMA_IRQHandler+0x2ca>
 8008908:	e000      	b.n	800890c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800890a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2200      	movs	r2, #0
 8008910:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2201      	movs	r2, #1
 8008918:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008920:	2b00      	cmp	r3, #0
 8008922:	d005      	beq.n	8008930 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	4798      	blx	r3
 800892c:	e000      	b.n	8008930 <HAL_DMA_IRQHandler+0x30c>
        return;
 800892e:	bf00      	nop
    }
  }
}
 8008930:	3718      	adds	r7, #24
 8008932:	46bd      	mov	sp, r7
 8008934:	bd80      	pop	{r7, pc}
 8008936:	bf00      	nop

08008938 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008938:	b480      	push	{r7}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
 800893e:	60f8      	str	r0, [r7, #12]
 8008940:	60b9      	str	r1, [r7, #8]
 8008942:	607a      	str	r2, [r7, #4]
 8008944:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	681a      	ldr	r2, [r3, #0]
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008954:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	683a      	ldr	r2, [r7, #0]
 800895c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	689b      	ldr	r3, [r3, #8]
 8008962:	2b40      	cmp	r3, #64	; 0x40
 8008964:	d108      	bne.n	8008978 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	681b      	ldr	r3, [r3, #0]
 800896a:	687a      	ldr	r2, [r7, #4]
 800896c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800896e:	68fb      	ldr	r3, [r7, #12]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	68ba      	ldr	r2, [r7, #8]
 8008974:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8008976:	e007      	b.n	8008988 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	681b      	ldr	r3, [r3, #0]
 800897c:	68ba      	ldr	r2, [r7, #8]
 800897e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	687a      	ldr	r2, [r7, #4]
 8008986:	60da      	str	r2, [r3, #12]
}
 8008988:	bf00      	nop
 800898a:	3714      	adds	r7, #20
 800898c:	46bd      	mov	sp, r7
 800898e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008992:	4770      	bx	lr

08008994 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8008994:	b480      	push	{r7}
 8008996:	b085      	sub	sp, #20
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	b2db      	uxtb	r3, r3
 80089a2:	3b10      	subs	r3, #16
 80089a4:	4a14      	ldr	r2, [pc, #80]	; (80089f8 <DMA_CalcBaseAndBitshift+0x64>)
 80089a6:	fba2 2303 	umull	r2, r3, r2, r3
 80089aa:	091b      	lsrs	r3, r3, #4
 80089ac:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80089ae:	4a13      	ldr	r2, [pc, #76]	; (80089fc <DMA_CalcBaseAndBitshift+0x68>)
 80089b0:	68fb      	ldr	r3, [r7, #12]
 80089b2:	4413      	add	r3, r2
 80089b4:	781b      	ldrb	r3, [r3, #0]
 80089b6:	461a      	mov	r2, r3
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	2b03      	cmp	r3, #3
 80089c0:	d909      	bls.n	80089d6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	681b      	ldr	r3, [r3, #0]
 80089c6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80089ca:	f023 0303 	bic.w	r3, r3, #3
 80089ce:	1d1a      	adds	r2, r3, #4
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	659a      	str	r2, [r3, #88]	; 0x58
 80089d4:	e007      	b.n	80089e6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80089de:	f023 0303 	bic.w	r3, r3, #3
 80089e2:	687a      	ldr	r2, [r7, #4]
 80089e4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80089ea:	4618      	mov	r0, r3
 80089ec:	3714      	adds	r7, #20
 80089ee:	46bd      	mov	sp, r7
 80089f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089f4:	4770      	bx	lr
 80089f6:	bf00      	nop
 80089f8:	aaaaaaab 	.word	0xaaaaaaab
 80089fc:	08013f24 	.word	0x08013f24

08008a00 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008a00:	b480      	push	{r7}
 8008a02:	b085      	sub	sp, #20
 8008a04:	af00      	add	r7, sp, #0
 8008a06:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008a08:	2300      	movs	r3, #0
 8008a0a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008a10:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	699b      	ldr	r3, [r3, #24]
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d11f      	bne.n	8008a5a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	2b03      	cmp	r3, #3
 8008a1e:	d855      	bhi.n	8008acc <DMA_CheckFifoParam+0xcc>
 8008a20:	a201      	add	r2, pc, #4	; (adr r2, 8008a28 <DMA_CheckFifoParam+0x28>)
 8008a22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a26:	bf00      	nop
 8008a28:	08008a39 	.word	0x08008a39
 8008a2c:	08008a4b 	.word	0x08008a4b
 8008a30:	08008a39 	.word	0x08008a39
 8008a34:	08008acd 	.word	0x08008acd
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a3c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d045      	beq.n	8008ad0 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a48:	e042      	b.n	8008ad0 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a4e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008a52:	d13f      	bne.n	8008ad4 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 8008a54:	2301      	movs	r3, #1
 8008a56:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a58:	e03c      	b.n	8008ad4 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	699b      	ldr	r3, [r3, #24]
 8008a5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8008a62:	d121      	bne.n	8008aa8 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8008a64:	68bb      	ldr	r3, [r7, #8]
 8008a66:	2b03      	cmp	r3, #3
 8008a68:	d836      	bhi.n	8008ad8 <DMA_CheckFifoParam+0xd8>
 8008a6a:	a201      	add	r2, pc, #4	; (adr r2, 8008a70 <DMA_CheckFifoParam+0x70>)
 8008a6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a70:	08008a81 	.word	0x08008a81
 8008a74:	08008a87 	.word	0x08008a87
 8008a78:	08008a81 	.word	0x08008a81
 8008a7c:	08008a99 	.word	0x08008a99
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008a80:	2301      	movs	r3, #1
 8008a82:	73fb      	strb	r3, [r7, #15]
      break;
 8008a84:	e02f      	b.n	8008ae6 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a8a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d024      	beq.n	8008adc <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 8008a92:	2301      	movs	r3, #1
 8008a94:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008a96:	e021      	b.n	8008adc <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008a9c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8008aa0:	d11e      	bne.n	8008ae0 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 8008aa2:	2301      	movs	r3, #1
 8008aa4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8008aa6:	e01b      	b.n	8008ae0 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8008aa8:	68bb      	ldr	r3, [r7, #8]
 8008aaa:	2b02      	cmp	r3, #2
 8008aac:	d902      	bls.n	8008ab4 <DMA_CheckFifoParam+0xb4>
 8008aae:	2b03      	cmp	r3, #3
 8008ab0:	d003      	beq.n	8008aba <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8008ab2:	e018      	b.n	8008ae6 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	73fb      	strb	r3, [r7, #15]
      break;
 8008ab8:	e015      	b.n	8008ae6 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008abe:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d00e      	beq.n	8008ae4 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8008ac6:	2301      	movs	r3, #1
 8008ac8:	73fb      	strb	r3, [r7, #15]
      break;
 8008aca:	e00b      	b.n	8008ae4 <DMA_CheckFifoParam+0xe4>
      break;
 8008acc:	bf00      	nop
 8008ace:	e00a      	b.n	8008ae6 <DMA_CheckFifoParam+0xe6>
      break;
 8008ad0:	bf00      	nop
 8008ad2:	e008      	b.n	8008ae6 <DMA_CheckFifoParam+0xe6>
      break;
 8008ad4:	bf00      	nop
 8008ad6:	e006      	b.n	8008ae6 <DMA_CheckFifoParam+0xe6>
      break;
 8008ad8:	bf00      	nop
 8008ada:	e004      	b.n	8008ae6 <DMA_CheckFifoParam+0xe6>
      break;
 8008adc:	bf00      	nop
 8008ade:	e002      	b.n	8008ae6 <DMA_CheckFifoParam+0xe6>
      break;   
 8008ae0:	bf00      	nop
 8008ae2:	e000      	b.n	8008ae6 <DMA_CheckFifoParam+0xe6>
      break;
 8008ae4:	bf00      	nop
    }
  } 
  
  return status; 
 8008ae6:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ae8:	4618      	mov	r0, r3
 8008aea:	3714      	adds	r7, #20
 8008aec:	46bd      	mov	sp, r7
 8008aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af2:	4770      	bx	lr

08008af4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008af4:	b480      	push	{r7}
 8008af6:	b089      	sub	sp, #36	; 0x24
 8008af8:	af00      	add	r7, sp, #0
 8008afa:	6078      	str	r0, [r7, #4]
 8008afc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008afe:	2300      	movs	r3, #0
 8008b00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008b02:	2300      	movs	r3, #0
 8008b04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8008b06:	2300      	movs	r3, #0
 8008b08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008b0a:	2300      	movs	r3, #0
 8008b0c:	61fb      	str	r3, [r7, #28]
 8008b0e:	e16b      	b.n	8008de8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008b10:	2201      	movs	r2, #1
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	fa02 f303 	lsl.w	r3, r2, r3
 8008b18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008b1a:	683b      	ldr	r3, [r7, #0]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	697a      	ldr	r2, [r7, #20]
 8008b20:	4013      	ands	r3, r2
 8008b22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008b24:	693a      	ldr	r2, [r7, #16]
 8008b26:	697b      	ldr	r3, [r7, #20]
 8008b28:	429a      	cmp	r2, r3
 8008b2a:	f040 815a 	bne.w	8008de2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008b2e:	683b      	ldr	r3, [r7, #0]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	2b02      	cmp	r3, #2
 8008b34:	d003      	beq.n	8008b3e <HAL_GPIO_Init+0x4a>
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	685b      	ldr	r3, [r3, #4]
 8008b3a:	2b12      	cmp	r3, #18
 8008b3c:	d123      	bne.n	8008b86 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	08da      	lsrs	r2, r3, #3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	3208      	adds	r2, #8
 8008b46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008b4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008b4c:	69fb      	ldr	r3, [r7, #28]
 8008b4e:	f003 0307 	and.w	r3, r3, #7
 8008b52:	009b      	lsls	r3, r3, #2
 8008b54:	220f      	movs	r2, #15
 8008b56:	fa02 f303 	lsl.w	r3, r2, r3
 8008b5a:	43db      	mvns	r3, r3
 8008b5c:	69ba      	ldr	r2, [r7, #24]
 8008b5e:	4013      	ands	r3, r2
 8008b60:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	691a      	ldr	r2, [r3, #16]
 8008b66:	69fb      	ldr	r3, [r7, #28]
 8008b68:	f003 0307 	and.w	r3, r3, #7
 8008b6c:	009b      	lsls	r3, r3, #2
 8008b6e:	fa02 f303 	lsl.w	r3, r2, r3
 8008b72:	69ba      	ldr	r2, [r7, #24]
 8008b74:	4313      	orrs	r3, r2
 8008b76:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008b78:	69fb      	ldr	r3, [r7, #28]
 8008b7a:	08da      	lsrs	r2, r3, #3
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	3208      	adds	r2, #8
 8008b80:	69b9      	ldr	r1, [r7, #24]
 8008b82:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	681b      	ldr	r3, [r3, #0]
 8008b8a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008b8c:	69fb      	ldr	r3, [r7, #28]
 8008b8e:	005b      	lsls	r3, r3, #1
 8008b90:	2203      	movs	r2, #3
 8008b92:	fa02 f303 	lsl.w	r3, r2, r3
 8008b96:	43db      	mvns	r3, r3
 8008b98:	69ba      	ldr	r2, [r7, #24]
 8008b9a:	4013      	ands	r3, r2
 8008b9c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008b9e:	683b      	ldr	r3, [r7, #0]
 8008ba0:	685b      	ldr	r3, [r3, #4]
 8008ba2:	f003 0203 	and.w	r2, r3, #3
 8008ba6:	69fb      	ldr	r3, [r7, #28]
 8008ba8:	005b      	lsls	r3, r3, #1
 8008baa:	fa02 f303 	lsl.w	r3, r2, r3
 8008bae:	69ba      	ldr	r2, [r7, #24]
 8008bb0:	4313      	orrs	r3, r2
 8008bb2:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	69ba      	ldr	r2, [r7, #24]
 8008bb8:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008bba:	683b      	ldr	r3, [r7, #0]
 8008bbc:	685b      	ldr	r3, [r3, #4]
 8008bbe:	2b01      	cmp	r3, #1
 8008bc0:	d00b      	beq.n	8008bda <HAL_GPIO_Init+0xe6>
 8008bc2:	683b      	ldr	r3, [r7, #0]
 8008bc4:	685b      	ldr	r3, [r3, #4]
 8008bc6:	2b02      	cmp	r3, #2
 8008bc8:	d007      	beq.n	8008bda <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008bca:	683b      	ldr	r3, [r7, #0]
 8008bcc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8008bce:	2b11      	cmp	r3, #17
 8008bd0:	d003      	beq.n	8008bda <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	685b      	ldr	r3, [r3, #4]
 8008bd6:	2b12      	cmp	r3, #18
 8008bd8:	d130      	bne.n	8008c3c <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	689b      	ldr	r3, [r3, #8]
 8008bde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008be0:	69fb      	ldr	r3, [r7, #28]
 8008be2:	005b      	lsls	r3, r3, #1
 8008be4:	2203      	movs	r2, #3
 8008be6:	fa02 f303 	lsl.w	r3, r2, r3
 8008bea:	43db      	mvns	r3, r3
 8008bec:	69ba      	ldr	r2, [r7, #24]
 8008bee:	4013      	ands	r3, r2
 8008bf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008bf2:	683b      	ldr	r3, [r7, #0]
 8008bf4:	68da      	ldr	r2, [r3, #12]
 8008bf6:	69fb      	ldr	r3, [r7, #28]
 8008bf8:	005b      	lsls	r3, r3, #1
 8008bfa:	fa02 f303 	lsl.w	r3, r2, r3
 8008bfe:	69ba      	ldr	r2, [r7, #24]
 8008c00:	4313      	orrs	r3, r2
 8008c02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8008c04:	687b      	ldr	r3, [r7, #4]
 8008c06:	69ba      	ldr	r2, [r7, #24]
 8008c08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	685b      	ldr	r3, [r3, #4]
 8008c0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008c10:	2201      	movs	r2, #1
 8008c12:	69fb      	ldr	r3, [r7, #28]
 8008c14:	fa02 f303 	lsl.w	r3, r2, r3
 8008c18:	43db      	mvns	r3, r3
 8008c1a:	69ba      	ldr	r2, [r7, #24]
 8008c1c:	4013      	ands	r3, r2
 8008c1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	685b      	ldr	r3, [r3, #4]
 8008c24:	091b      	lsrs	r3, r3, #4
 8008c26:	f003 0201 	and.w	r2, r3, #1
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c30:	69ba      	ldr	r2, [r7, #24]
 8008c32:	4313      	orrs	r3, r2
 8008c34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008c36:	687b      	ldr	r3, [r7, #4]
 8008c38:	69ba      	ldr	r2, [r7, #24]
 8008c3a:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	68db      	ldr	r3, [r3, #12]
 8008c40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8008c42:	69fb      	ldr	r3, [r7, #28]
 8008c44:	005b      	lsls	r3, r3, #1
 8008c46:	2203      	movs	r2, #3
 8008c48:	fa02 f303 	lsl.w	r3, r2, r3
 8008c4c:	43db      	mvns	r3, r3
 8008c4e:	69ba      	ldr	r2, [r7, #24]
 8008c50:	4013      	ands	r3, r2
 8008c52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008c54:	683b      	ldr	r3, [r7, #0]
 8008c56:	689a      	ldr	r2, [r3, #8]
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	005b      	lsls	r3, r3, #1
 8008c5c:	fa02 f303 	lsl.w	r3, r2, r3
 8008c60:	69ba      	ldr	r2, [r7, #24]
 8008c62:	4313      	orrs	r3, r2
 8008c64:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	69ba      	ldr	r2, [r7, #24]
 8008c6a:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	685b      	ldr	r3, [r3, #4]
 8008c70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	f000 80b4 	beq.w	8008de2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008c7a:	2300      	movs	r3, #0
 8008c7c:	60fb      	str	r3, [r7, #12]
 8008c7e:	4b5f      	ldr	r3, [pc, #380]	; (8008dfc <HAL_GPIO_Init+0x308>)
 8008c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c82:	4a5e      	ldr	r2, [pc, #376]	; (8008dfc <HAL_GPIO_Init+0x308>)
 8008c84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008c88:	6453      	str	r3, [r2, #68]	; 0x44
 8008c8a:	4b5c      	ldr	r3, [pc, #368]	; (8008dfc <HAL_GPIO_Init+0x308>)
 8008c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008c8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c92:	60fb      	str	r3, [r7, #12]
 8008c94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8008c96:	4a5a      	ldr	r2, [pc, #360]	; (8008e00 <HAL_GPIO_Init+0x30c>)
 8008c98:	69fb      	ldr	r3, [r7, #28]
 8008c9a:	089b      	lsrs	r3, r3, #2
 8008c9c:	3302      	adds	r3, #2
 8008c9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008ca2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008ca4:	69fb      	ldr	r3, [r7, #28]
 8008ca6:	f003 0303 	and.w	r3, r3, #3
 8008caa:	009b      	lsls	r3, r3, #2
 8008cac:	220f      	movs	r2, #15
 8008cae:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb2:	43db      	mvns	r3, r3
 8008cb4:	69ba      	ldr	r2, [r7, #24]
 8008cb6:	4013      	ands	r3, r2
 8008cb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8008cba:	687b      	ldr	r3, [r7, #4]
 8008cbc:	4a51      	ldr	r2, [pc, #324]	; (8008e04 <HAL_GPIO_Init+0x310>)
 8008cbe:	4293      	cmp	r3, r2
 8008cc0:	d02b      	beq.n	8008d1a <HAL_GPIO_Init+0x226>
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	4a50      	ldr	r2, [pc, #320]	; (8008e08 <HAL_GPIO_Init+0x314>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d025      	beq.n	8008d16 <HAL_GPIO_Init+0x222>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	4a4f      	ldr	r2, [pc, #316]	; (8008e0c <HAL_GPIO_Init+0x318>)
 8008cce:	4293      	cmp	r3, r2
 8008cd0:	d01f      	beq.n	8008d12 <HAL_GPIO_Init+0x21e>
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	4a4e      	ldr	r2, [pc, #312]	; (8008e10 <HAL_GPIO_Init+0x31c>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d019      	beq.n	8008d0e <HAL_GPIO_Init+0x21a>
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	4a4d      	ldr	r2, [pc, #308]	; (8008e14 <HAL_GPIO_Init+0x320>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d013      	beq.n	8008d0a <HAL_GPIO_Init+0x216>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	4a4c      	ldr	r2, [pc, #304]	; (8008e18 <HAL_GPIO_Init+0x324>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d00d      	beq.n	8008d06 <HAL_GPIO_Init+0x212>
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	4a4b      	ldr	r2, [pc, #300]	; (8008e1c <HAL_GPIO_Init+0x328>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d007      	beq.n	8008d02 <HAL_GPIO_Init+0x20e>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	4a4a      	ldr	r2, [pc, #296]	; (8008e20 <HAL_GPIO_Init+0x32c>)
 8008cf6:	4293      	cmp	r3, r2
 8008cf8:	d101      	bne.n	8008cfe <HAL_GPIO_Init+0x20a>
 8008cfa:	2307      	movs	r3, #7
 8008cfc:	e00e      	b.n	8008d1c <HAL_GPIO_Init+0x228>
 8008cfe:	2308      	movs	r3, #8
 8008d00:	e00c      	b.n	8008d1c <HAL_GPIO_Init+0x228>
 8008d02:	2306      	movs	r3, #6
 8008d04:	e00a      	b.n	8008d1c <HAL_GPIO_Init+0x228>
 8008d06:	2305      	movs	r3, #5
 8008d08:	e008      	b.n	8008d1c <HAL_GPIO_Init+0x228>
 8008d0a:	2304      	movs	r3, #4
 8008d0c:	e006      	b.n	8008d1c <HAL_GPIO_Init+0x228>
 8008d0e:	2303      	movs	r3, #3
 8008d10:	e004      	b.n	8008d1c <HAL_GPIO_Init+0x228>
 8008d12:	2302      	movs	r3, #2
 8008d14:	e002      	b.n	8008d1c <HAL_GPIO_Init+0x228>
 8008d16:	2301      	movs	r3, #1
 8008d18:	e000      	b.n	8008d1c <HAL_GPIO_Init+0x228>
 8008d1a:	2300      	movs	r3, #0
 8008d1c:	69fa      	ldr	r2, [r7, #28]
 8008d1e:	f002 0203 	and.w	r2, r2, #3
 8008d22:	0092      	lsls	r2, r2, #2
 8008d24:	4093      	lsls	r3, r2
 8008d26:	69ba      	ldr	r2, [r7, #24]
 8008d28:	4313      	orrs	r3, r2
 8008d2a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008d2c:	4934      	ldr	r1, [pc, #208]	; (8008e00 <HAL_GPIO_Init+0x30c>)
 8008d2e:	69fb      	ldr	r3, [r7, #28]
 8008d30:	089b      	lsrs	r3, r3, #2
 8008d32:	3302      	adds	r3, #2
 8008d34:	69ba      	ldr	r2, [r7, #24]
 8008d36:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008d3a:	4b3a      	ldr	r3, [pc, #232]	; (8008e24 <HAL_GPIO_Init+0x330>)
 8008d3c:	681b      	ldr	r3, [r3, #0]
 8008d3e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d40:	693b      	ldr	r3, [r7, #16]
 8008d42:	43db      	mvns	r3, r3
 8008d44:	69ba      	ldr	r2, [r7, #24]
 8008d46:	4013      	ands	r3, r2
 8008d48:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	685b      	ldr	r3, [r3, #4]
 8008d4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d003      	beq.n	8008d5e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008d56:	69ba      	ldr	r2, [r7, #24]
 8008d58:	693b      	ldr	r3, [r7, #16]
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008d5e:	4a31      	ldr	r2, [pc, #196]	; (8008e24 <HAL_GPIO_Init+0x330>)
 8008d60:	69bb      	ldr	r3, [r7, #24]
 8008d62:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008d64:	4b2f      	ldr	r3, [pc, #188]	; (8008e24 <HAL_GPIO_Init+0x330>)
 8008d66:	685b      	ldr	r3, [r3, #4]
 8008d68:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d6a:	693b      	ldr	r3, [r7, #16]
 8008d6c:	43db      	mvns	r3, r3
 8008d6e:	69ba      	ldr	r2, [r7, #24]
 8008d70:	4013      	ands	r3, r2
 8008d72:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	685b      	ldr	r3, [r3, #4]
 8008d78:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008d7c:	2b00      	cmp	r3, #0
 8008d7e:	d003      	beq.n	8008d88 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008d80:	69ba      	ldr	r2, [r7, #24]
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	4313      	orrs	r3, r2
 8008d86:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008d88:	4a26      	ldr	r2, [pc, #152]	; (8008e24 <HAL_GPIO_Init+0x330>)
 8008d8a:	69bb      	ldr	r3, [r7, #24]
 8008d8c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008d8e:	4b25      	ldr	r3, [pc, #148]	; (8008e24 <HAL_GPIO_Init+0x330>)
 8008d90:	689b      	ldr	r3, [r3, #8]
 8008d92:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008d94:	693b      	ldr	r3, [r7, #16]
 8008d96:	43db      	mvns	r3, r3
 8008d98:	69ba      	ldr	r2, [r7, #24]
 8008d9a:	4013      	ands	r3, r2
 8008d9c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	685b      	ldr	r3, [r3, #4]
 8008da2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d003      	beq.n	8008db2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008daa:	69ba      	ldr	r2, [r7, #24]
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	4313      	orrs	r3, r2
 8008db0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008db2:	4a1c      	ldr	r2, [pc, #112]	; (8008e24 <HAL_GPIO_Init+0x330>)
 8008db4:	69bb      	ldr	r3, [r7, #24]
 8008db6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008db8:	4b1a      	ldr	r3, [pc, #104]	; (8008e24 <HAL_GPIO_Init+0x330>)
 8008dba:	68db      	ldr	r3, [r3, #12]
 8008dbc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	43db      	mvns	r3, r3
 8008dc2:	69ba      	ldr	r2, [r7, #24]
 8008dc4:	4013      	ands	r3, r2
 8008dc6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008dc8:	683b      	ldr	r3, [r7, #0]
 8008dca:	685b      	ldr	r3, [r3, #4]
 8008dcc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d003      	beq.n	8008ddc <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008dd4:	69ba      	ldr	r2, [r7, #24]
 8008dd6:	693b      	ldr	r3, [r7, #16]
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008ddc:	4a11      	ldr	r2, [pc, #68]	; (8008e24 <HAL_GPIO_Init+0x330>)
 8008dde:	69bb      	ldr	r3, [r7, #24]
 8008de0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008de2:	69fb      	ldr	r3, [r7, #28]
 8008de4:	3301      	adds	r3, #1
 8008de6:	61fb      	str	r3, [r7, #28]
 8008de8:	69fb      	ldr	r3, [r7, #28]
 8008dea:	2b0f      	cmp	r3, #15
 8008dec:	f67f ae90 	bls.w	8008b10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008df0:	bf00      	nop
 8008df2:	3724      	adds	r7, #36	; 0x24
 8008df4:	46bd      	mov	sp, r7
 8008df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dfa:	4770      	bx	lr
 8008dfc:	40023800 	.word	0x40023800
 8008e00:	40013800 	.word	0x40013800
 8008e04:	40020000 	.word	0x40020000
 8008e08:	40020400 	.word	0x40020400
 8008e0c:	40020800 	.word	0x40020800
 8008e10:	40020c00 	.word	0x40020c00
 8008e14:	40021000 	.word	0x40021000
 8008e18:	40021400 	.word	0x40021400
 8008e1c:	40021800 	.word	0x40021800
 8008e20:	40021c00 	.word	0x40021c00
 8008e24:	40013c00 	.word	0x40013c00

08008e28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008e28:	b480      	push	{r7}
 8008e2a:	b085      	sub	sp, #20
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	6078      	str	r0, [r7, #4]
 8008e30:	460b      	mov	r3, r1
 8008e32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	691a      	ldr	r2, [r3, #16]
 8008e38:	887b      	ldrh	r3, [r7, #2]
 8008e3a:	4013      	ands	r3, r2
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d002      	beq.n	8008e46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008e40:	2301      	movs	r3, #1
 8008e42:	73fb      	strb	r3, [r7, #15]
 8008e44:	e001      	b.n	8008e4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008e46:	2300      	movs	r3, #0
 8008e48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008e4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	3714      	adds	r7, #20
 8008e50:	46bd      	mov	sp, r7
 8008e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e56:	4770      	bx	lr

08008e58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008e58:	b480      	push	{r7}
 8008e5a:	b083      	sub	sp, #12
 8008e5c:	af00      	add	r7, sp, #0
 8008e5e:	6078      	str	r0, [r7, #4]
 8008e60:	460b      	mov	r3, r1
 8008e62:	807b      	strh	r3, [r7, #2]
 8008e64:	4613      	mov	r3, r2
 8008e66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008e68:	787b      	ldrb	r3, [r7, #1]
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d003      	beq.n	8008e76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008e6e:	887a      	ldrh	r2, [r7, #2]
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008e74:	e003      	b.n	8008e7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008e76:	887b      	ldrh	r3, [r7, #2]
 8008e78:	041a      	lsls	r2, r3, #16
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	619a      	str	r2, [r3, #24]
}
 8008e7e:	bf00      	nop
 8008e80:	370c      	adds	r7, #12
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr
	...

08008e8c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008e8c:	b580      	push	{r7, lr}
 8008e8e:	b084      	sub	sp, #16
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d101      	bne.n	8008e9e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008e9a:	2301      	movs	r3, #1
 8008e9c:	e10f      	b.n	80090be <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	2b00      	cmp	r3, #0
 8008ea8:	d106      	bne.n	8008eb8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2200      	movs	r2, #0
 8008eae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008eb2:	6878      	ldr	r0, [r7, #4]
 8008eb4:	f7fe fdc8 	bl	8007a48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2224      	movs	r2, #36	; 0x24
 8008ebc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	681b      	ldr	r3, [r3, #0]
 8008ec4:	681a      	ldr	r2, [r3, #0]
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	f022 0201 	bic.w	r2, r2, #1
 8008ece:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008ed0:	f002 fcd4 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 8008ed4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	685b      	ldr	r3, [r3, #4]
 8008eda:	4a7b      	ldr	r2, [pc, #492]	; (80090c8 <HAL_I2C_Init+0x23c>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d807      	bhi.n	8008ef0 <HAL_I2C_Init+0x64>
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	4a7a      	ldr	r2, [pc, #488]	; (80090cc <HAL_I2C_Init+0x240>)
 8008ee4:	4293      	cmp	r3, r2
 8008ee6:	bf94      	ite	ls
 8008ee8:	2301      	movls	r3, #1
 8008eea:	2300      	movhi	r3, #0
 8008eec:	b2db      	uxtb	r3, r3
 8008eee:	e006      	b.n	8008efe <HAL_I2C_Init+0x72>
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	4a77      	ldr	r2, [pc, #476]	; (80090d0 <HAL_I2C_Init+0x244>)
 8008ef4:	4293      	cmp	r3, r2
 8008ef6:	bf94      	ite	ls
 8008ef8:	2301      	movls	r3, #1
 8008efa:	2300      	movhi	r3, #0
 8008efc:	b2db      	uxtb	r3, r3
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d001      	beq.n	8008f06 <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8008f02:	2301      	movs	r3, #1
 8008f04:	e0db      	b.n	80090be <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	4a72      	ldr	r2, [pc, #456]	; (80090d4 <HAL_I2C_Init+0x248>)
 8008f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8008f0e:	0c9b      	lsrs	r3, r3, #18
 8008f10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	685b      	ldr	r3, [r3, #4]
 8008f18:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	68ba      	ldr	r2, [r7, #8]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	6a1b      	ldr	r3, [r3, #32]
 8008f2c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	685b      	ldr	r3, [r3, #4]
 8008f34:	4a64      	ldr	r2, [pc, #400]	; (80090c8 <HAL_I2C_Init+0x23c>)
 8008f36:	4293      	cmp	r3, r2
 8008f38:	d802      	bhi.n	8008f40 <HAL_I2C_Init+0xb4>
 8008f3a:	68bb      	ldr	r3, [r7, #8]
 8008f3c:	3301      	adds	r3, #1
 8008f3e:	e009      	b.n	8008f54 <HAL_I2C_Init+0xc8>
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008f46:	fb02 f303 	mul.w	r3, r2, r3
 8008f4a:	4a63      	ldr	r2, [pc, #396]	; (80090d8 <HAL_I2C_Init+0x24c>)
 8008f4c:	fba2 2303 	umull	r2, r3, r2, r3
 8008f50:	099b      	lsrs	r3, r3, #6
 8008f52:	3301      	adds	r3, #1
 8008f54:	687a      	ldr	r2, [r7, #4]
 8008f56:	6812      	ldr	r2, [r2, #0]
 8008f58:	430b      	orrs	r3, r1
 8008f5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	69db      	ldr	r3, [r3, #28]
 8008f62:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008f66:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	685b      	ldr	r3, [r3, #4]
 8008f6e:	4956      	ldr	r1, [pc, #344]	; (80090c8 <HAL_I2C_Init+0x23c>)
 8008f70:	428b      	cmp	r3, r1
 8008f72:	d80d      	bhi.n	8008f90 <HAL_I2C_Init+0x104>
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	1e59      	subs	r1, r3, #1
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	685b      	ldr	r3, [r3, #4]
 8008f7c:	005b      	lsls	r3, r3, #1
 8008f7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8008f82:	3301      	adds	r3, #1
 8008f84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008f88:	2b04      	cmp	r3, #4
 8008f8a:	bf38      	it	cc
 8008f8c:	2304      	movcc	r3, #4
 8008f8e:	e04f      	b.n	8009030 <HAL_I2C_Init+0x1a4>
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	689b      	ldr	r3, [r3, #8]
 8008f94:	2b00      	cmp	r3, #0
 8008f96:	d111      	bne.n	8008fbc <HAL_I2C_Init+0x130>
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	1e58      	subs	r0, r3, #1
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	6859      	ldr	r1, [r3, #4]
 8008fa0:	460b      	mov	r3, r1
 8008fa2:	005b      	lsls	r3, r3, #1
 8008fa4:	440b      	add	r3, r1
 8008fa6:	fbb0 f3f3 	udiv	r3, r0, r3
 8008faa:	3301      	adds	r3, #1
 8008fac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	bf0c      	ite	eq
 8008fb4:	2301      	moveq	r3, #1
 8008fb6:	2300      	movne	r3, #0
 8008fb8:	b2db      	uxtb	r3, r3
 8008fba:	e012      	b.n	8008fe2 <HAL_I2C_Init+0x156>
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	1e58      	subs	r0, r3, #1
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	6859      	ldr	r1, [r3, #4]
 8008fc4:	460b      	mov	r3, r1
 8008fc6:	009b      	lsls	r3, r3, #2
 8008fc8:	440b      	add	r3, r1
 8008fca:	0099      	lsls	r1, r3, #2
 8008fcc:	440b      	add	r3, r1
 8008fce:	fbb0 f3f3 	udiv	r3, r0, r3
 8008fd2:	3301      	adds	r3, #1
 8008fd4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	bf0c      	ite	eq
 8008fdc:	2301      	moveq	r3, #1
 8008fde:	2300      	movne	r3, #0
 8008fe0:	b2db      	uxtb	r3, r3
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d001      	beq.n	8008fea <HAL_I2C_Init+0x15e>
 8008fe6:	2301      	movs	r3, #1
 8008fe8:	e022      	b.n	8009030 <HAL_I2C_Init+0x1a4>
 8008fea:	687b      	ldr	r3, [r7, #4]
 8008fec:	689b      	ldr	r3, [r3, #8]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d10e      	bne.n	8009010 <HAL_I2C_Init+0x184>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	1e58      	subs	r0, r3, #1
 8008ff6:	687b      	ldr	r3, [r7, #4]
 8008ff8:	6859      	ldr	r1, [r3, #4]
 8008ffa:	460b      	mov	r3, r1
 8008ffc:	005b      	lsls	r3, r3, #1
 8008ffe:	440b      	add	r3, r1
 8009000:	fbb0 f3f3 	udiv	r3, r0, r3
 8009004:	3301      	adds	r3, #1
 8009006:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800900a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800900e:	e00f      	b.n	8009030 <HAL_I2C_Init+0x1a4>
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	1e58      	subs	r0, r3, #1
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	6859      	ldr	r1, [r3, #4]
 8009018:	460b      	mov	r3, r1
 800901a:	009b      	lsls	r3, r3, #2
 800901c:	440b      	add	r3, r1
 800901e:	0099      	lsls	r1, r3, #2
 8009020:	440b      	add	r3, r1
 8009022:	fbb0 f3f3 	udiv	r3, r0, r3
 8009026:	3301      	adds	r3, #1
 8009028:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800902c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009030:	6879      	ldr	r1, [r7, #4]
 8009032:	6809      	ldr	r1, [r1, #0]
 8009034:	4313      	orrs	r3, r2
 8009036:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	681b      	ldr	r3, [r3, #0]
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8009042:	687b      	ldr	r3, [r7, #4]
 8009044:	69da      	ldr	r2, [r3, #28]
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6a1b      	ldr	r3, [r3, #32]
 800904a:	431a      	orrs	r2, r3
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	430a      	orrs	r2, r1
 8009052:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	689b      	ldr	r3, [r3, #8]
 800905a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800905e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8009062:	687a      	ldr	r2, [r7, #4]
 8009064:	6911      	ldr	r1, [r2, #16]
 8009066:	687a      	ldr	r2, [r7, #4]
 8009068:	68d2      	ldr	r2, [r2, #12]
 800906a:	4311      	orrs	r1, r2
 800906c:	687a      	ldr	r2, [r7, #4]
 800906e:	6812      	ldr	r2, [r2, #0]
 8009070:	430b      	orrs	r3, r1
 8009072:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	68db      	ldr	r3, [r3, #12]
 800907a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	695a      	ldr	r2, [r3, #20]
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	699b      	ldr	r3, [r3, #24]
 8009086:	431a      	orrs	r2, r3
 8009088:	687b      	ldr	r3, [r7, #4]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	430a      	orrs	r2, r1
 800908e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8009090:	687b      	ldr	r3, [r7, #4]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	681a      	ldr	r2, [r3, #0]
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f042 0201 	orr.w	r2, r2, #1
 800909e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	2200      	movs	r2, #0
 80090a4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80090a6:	687b      	ldr	r3, [r7, #4]
 80090a8:	2220      	movs	r2, #32
 80090aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	2200      	movs	r2, #0
 80090b2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2200      	movs	r2, #0
 80090b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80090bc:	2300      	movs	r3, #0
}
 80090be:	4618      	mov	r0, r3
 80090c0:	3710      	adds	r7, #16
 80090c2:	46bd      	mov	sp, r7
 80090c4:	bd80      	pop	{r7, pc}
 80090c6:	bf00      	nop
 80090c8:	000186a0 	.word	0x000186a0
 80090cc:	001e847f 	.word	0x001e847f
 80090d0:	003d08ff 	.word	0x003d08ff
 80090d4:	431bde83 	.word	0x431bde83
 80090d8:	10624dd3 	.word	0x10624dd3

080090dc <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80090dc:	b580      	push	{r7, lr}
 80090de:	b088      	sub	sp, #32
 80090e0:	af02      	add	r7, sp, #8
 80090e2:	60f8      	str	r0, [r7, #12]
 80090e4:	607a      	str	r2, [r7, #4]
 80090e6:	461a      	mov	r2, r3
 80090e8:	460b      	mov	r3, r1
 80090ea:	817b      	strh	r3, [r7, #10]
 80090ec:	4613      	mov	r3, r2
 80090ee:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80090f0:	f7ff f828 	bl	8008144 <HAL_GetTick>
 80090f4:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090fc:	b2db      	uxtb	r3, r3
 80090fe:	2b20      	cmp	r3, #32
 8009100:	f040 80e0 	bne.w	80092c4 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009104:	697b      	ldr	r3, [r7, #20]
 8009106:	9300      	str	r3, [sp, #0]
 8009108:	2319      	movs	r3, #25
 800910a:	2201      	movs	r2, #1
 800910c:	4970      	ldr	r1, [pc, #448]	; (80092d0 <HAL_I2C_Master_Transmit+0x1f4>)
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f000 fef4 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 8009114:	4603      	mov	r3, r0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d001      	beq.n	800911e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800911a:	2302      	movs	r3, #2
 800911c:	e0d3      	b.n	80092c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009124:	2b01      	cmp	r3, #1
 8009126:	d101      	bne.n	800912c <HAL_I2C_Master_Transmit+0x50>
 8009128:	2302      	movs	r3, #2
 800912a:	e0cc      	b.n	80092c6 <HAL_I2C_Master_Transmit+0x1ea>
 800912c:	68fb      	ldr	r3, [r7, #12]
 800912e:	2201      	movs	r2, #1
 8009130:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009134:	68fb      	ldr	r3, [r7, #12]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	f003 0301 	and.w	r3, r3, #1
 800913e:	2b01      	cmp	r3, #1
 8009140:	d007      	beq.n	8009152 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	681a      	ldr	r2, [r3, #0]
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	f042 0201 	orr.w	r2, r2, #1
 8009150:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	68fb      	ldr	r3, [r7, #12]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009160:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	2221      	movs	r2, #33	; 0x21
 8009166:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800916a:	68fb      	ldr	r3, [r7, #12]
 800916c:	2210      	movs	r2, #16
 800916e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	2200      	movs	r2, #0
 8009176:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009178:	68fb      	ldr	r3, [r7, #12]
 800917a:	687a      	ldr	r2, [r7, #4]
 800917c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800917e:	68fb      	ldr	r3, [r7, #12]
 8009180:	893a      	ldrh	r2, [r7, #8]
 8009182:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009188:	b29a      	uxth	r2, r3
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800918e:	68fb      	ldr	r3, [r7, #12]
 8009190:	4a50      	ldr	r2, [pc, #320]	; (80092d4 <HAL_I2C_Master_Transmit+0x1f8>)
 8009192:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8009194:	8979      	ldrh	r1, [r7, #10]
 8009196:	697b      	ldr	r3, [r7, #20]
 8009198:	6a3a      	ldr	r2, [r7, #32]
 800919a:	68f8      	ldr	r0, [r7, #12]
 800919c:	f000 fcde 	bl	8009b5c <I2C_MasterRequestWrite>
 80091a0:	4603      	mov	r3, r0
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d001      	beq.n	80091aa <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80091a6:	2301      	movs	r3, #1
 80091a8:	e08d      	b.n	80092c6 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80091aa:	2300      	movs	r3, #0
 80091ac:	613b      	str	r3, [r7, #16]
 80091ae:	68fb      	ldr	r3, [r7, #12]
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	695b      	ldr	r3, [r3, #20]
 80091b4:	613b      	str	r3, [r7, #16]
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	699b      	ldr	r3, [r3, #24]
 80091bc:	613b      	str	r3, [r7, #16]
 80091be:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80091c0:	e066      	b.n	8009290 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80091c2:	697a      	ldr	r2, [r7, #20]
 80091c4:	6a39      	ldr	r1, [r7, #32]
 80091c6:	68f8      	ldr	r0, [r7, #12]
 80091c8:	f000 ff6e 	bl	800a0a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80091cc:	4603      	mov	r3, r0
 80091ce:	2b00      	cmp	r3, #0
 80091d0:	d00d      	beq.n	80091ee <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091d6:	2b04      	cmp	r3, #4
 80091d8:	d107      	bne.n	80091ea <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091da:	68fb      	ldr	r3, [r7, #12]
 80091dc:	681b      	ldr	r3, [r3, #0]
 80091de:	681a      	ldr	r2, [r3, #0]
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091e8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80091ea:	2301      	movs	r3, #1
 80091ec:	e06b      	b.n	80092c6 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091f2:	781a      	ldrb	r2, [r3, #0]
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091fe:	1c5a      	adds	r2, r3, #1
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009208:	b29b      	uxth	r3, r3
 800920a:	3b01      	subs	r3, #1
 800920c:	b29a      	uxth	r2, r3
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009216:	3b01      	subs	r3, #1
 8009218:	b29a      	uxth	r2, r3
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	695b      	ldr	r3, [r3, #20]
 8009224:	f003 0304 	and.w	r3, r3, #4
 8009228:	2b04      	cmp	r3, #4
 800922a:	d11b      	bne.n	8009264 <HAL_I2C_Master_Transmit+0x188>
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009230:	2b00      	cmp	r3, #0
 8009232:	d017      	beq.n	8009264 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009234:	68fb      	ldr	r3, [r7, #12]
 8009236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009238:	781a      	ldrb	r2, [r3, #0]
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	681b      	ldr	r3, [r3, #0]
 800923e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009244:	1c5a      	adds	r2, r3, #1
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800924e:	b29b      	uxth	r3, r3
 8009250:	3b01      	subs	r3, #1
 8009252:	b29a      	uxth	r2, r3
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8009258:	68fb      	ldr	r3, [r7, #12]
 800925a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800925c:	3b01      	subs	r3, #1
 800925e:	b29a      	uxth	r2, r3
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009264:	697a      	ldr	r2, [r7, #20]
 8009266:	6a39      	ldr	r1, [r7, #32]
 8009268:	68f8      	ldr	r0, [r7, #12]
 800926a:	f000 ff5e 	bl	800a12a <I2C_WaitOnBTFFlagUntilTimeout>
 800926e:	4603      	mov	r3, r0
 8009270:	2b00      	cmp	r3, #0
 8009272:	d00d      	beq.n	8009290 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009278:	2b04      	cmp	r3, #4
 800927a:	d107      	bne.n	800928c <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	681b      	ldr	r3, [r3, #0]
 8009280:	681a      	ldr	r2, [r3, #0]
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800928a:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800928c:	2301      	movs	r3, #1
 800928e:	e01a      	b.n	80092c6 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009294:	2b00      	cmp	r3, #0
 8009296:	d194      	bne.n	80091c2 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	681a      	ldr	r2, [r3, #0]
 800929e:	68fb      	ldr	r3, [r7, #12]
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2220      	movs	r2, #32
 80092ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2200      	movs	r2, #0
 80092b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	2200      	movs	r2, #0
 80092bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80092c0:	2300      	movs	r3, #0
 80092c2:	e000      	b.n	80092c6 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80092c4:	2302      	movs	r3, #2
  }
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3718      	adds	r7, #24
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}
 80092ce:	bf00      	nop
 80092d0:	00100002 	.word	0x00100002
 80092d4:	ffff0000 	.word	0xffff0000

080092d8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80092d8:	b580      	push	{r7, lr}
 80092da:	b088      	sub	sp, #32
 80092dc:	af02      	add	r7, sp, #8
 80092de:	60f8      	str	r0, [r7, #12]
 80092e0:	4608      	mov	r0, r1
 80092e2:	4611      	mov	r1, r2
 80092e4:	461a      	mov	r2, r3
 80092e6:	4603      	mov	r3, r0
 80092e8:	817b      	strh	r3, [r7, #10]
 80092ea:	460b      	mov	r3, r1
 80092ec:	813b      	strh	r3, [r7, #8]
 80092ee:	4613      	mov	r3, r2
 80092f0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80092f2:	f7fe ff27 	bl	8008144 <HAL_GetTick>
 80092f6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80092fe:	b2db      	uxtb	r3, r3
 8009300:	2b20      	cmp	r3, #32
 8009302:	f040 80d9 	bne.w	80094b8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009306:	697b      	ldr	r3, [r7, #20]
 8009308:	9300      	str	r3, [sp, #0]
 800930a:	2319      	movs	r3, #25
 800930c:	2201      	movs	r2, #1
 800930e:	496d      	ldr	r1, [pc, #436]	; (80094c4 <HAL_I2C_Mem_Write+0x1ec>)
 8009310:	68f8      	ldr	r0, [r7, #12]
 8009312:	f000 fdf3 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 8009316:	4603      	mov	r3, r0
 8009318:	2b00      	cmp	r3, #0
 800931a:	d001      	beq.n	8009320 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800931c:	2302      	movs	r3, #2
 800931e:	e0cc      	b.n	80094ba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009326:	2b01      	cmp	r3, #1
 8009328:	d101      	bne.n	800932e <HAL_I2C_Mem_Write+0x56>
 800932a:	2302      	movs	r3, #2
 800932c:	e0c5      	b.n	80094ba <HAL_I2C_Mem_Write+0x1e2>
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	2201      	movs	r2, #1
 8009332:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	f003 0301 	and.w	r3, r3, #1
 8009340:	2b01      	cmp	r3, #1
 8009342:	d007      	beq.n	8009354 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	681a      	ldr	r2, [r3, #0]
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	f042 0201 	orr.w	r2, r2, #1
 8009352:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
 8009358:	681a      	ldr	r2, [r3, #0]
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	681b      	ldr	r3, [r3, #0]
 800935e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009362:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	2221      	movs	r2, #33	; 0x21
 8009368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800936c:	68fb      	ldr	r3, [r7, #12]
 800936e:	2240      	movs	r2, #64	; 0x40
 8009370:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	2200      	movs	r2, #0
 8009378:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	6a3a      	ldr	r2, [r7, #32]
 800937e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009384:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800938a:	b29a      	uxth	r2, r3
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	4a4d      	ldr	r2, [pc, #308]	; (80094c8 <HAL_I2C_Mem_Write+0x1f0>)
 8009394:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8009396:	88f8      	ldrh	r0, [r7, #6]
 8009398:	893a      	ldrh	r2, [r7, #8]
 800939a:	8979      	ldrh	r1, [r7, #10]
 800939c:	697b      	ldr	r3, [r7, #20]
 800939e:	9301      	str	r3, [sp, #4]
 80093a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093a2:	9300      	str	r3, [sp, #0]
 80093a4:	4603      	mov	r3, r0
 80093a6:	68f8      	ldr	r0, [r7, #12]
 80093a8:	f000 fc4e 	bl	8009c48 <I2C_RequestMemoryWrite>
 80093ac:	4603      	mov	r3, r0
 80093ae:	2b00      	cmp	r3, #0
 80093b0:	d052      	beq.n	8009458 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80093b2:	2301      	movs	r3, #1
 80093b4:	e081      	b.n	80094ba <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80093b6:	697a      	ldr	r2, [r7, #20]
 80093b8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80093ba:	68f8      	ldr	r0, [r7, #12]
 80093bc:	f000 fe74 	bl	800a0a8 <I2C_WaitOnTXEFlagUntilTimeout>
 80093c0:	4603      	mov	r3, r0
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d00d      	beq.n	80093e2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ca:	2b04      	cmp	r3, #4
 80093cc:	d107      	bne.n	80093de <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80093ce:	68fb      	ldr	r3, [r7, #12]
 80093d0:	681b      	ldr	r3, [r3, #0]
 80093d2:	681a      	ldr	r2, [r3, #0]
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	681b      	ldr	r3, [r3, #0]
 80093d8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80093dc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80093de:	2301      	movs	r3, #1
 80093e0:	e06b      	b.n	80094ba <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093e6:	781a      	ldrb	r2, [r3, #0]
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093f2:	1c5a      	adds	r2, r3, #1
 80093f4:	68fb      	ldr	r3, [r7, #12]
 80093f6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80093f8:	68fb      	ldr	r3, [r7, #12]
 80093fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093fc:	3b01      	subs	r3, #1
 80093fe:	b29a      	uxth	r2, r3
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009408:	b29b      	uxth	r3, r3
 800940a:	3b01      	subs	r3, #1
 800940c:	b29a      	uxth	r2, r3
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	695b      	ldr	r3, [r3, #20]
 8009418:	f003 0304 	and.w	r3, r3, #4
 800941c:	2b04      	cmp	r3, #4
 800941e:	d11b      	bne.n	8009458 <HAL_I2C_Mem_Write+0x180>
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009424:	2b00      	cmp	r3, #0
 8009426:	d017      	beq.n	8009458 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800942c:	781a      	ldrb	r2, [r3, #0]
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009438:	1c5a      	adds	r2, r3, #1
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800943e:	68fb      	ldr	r3, [r7, #12]
 8009440:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009442:	3b01      	subs	r3, #1
 8009444:	b29a      	uxth	r2, r3
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800944e:	b29b      	uxth	r3, r3
 8009450:	3b01      	subs	r3, #1
 8009452:	b29a      	uxth	r2, r3
 8009454:	68fb      	ldr	r3, [r7, #12]
 8009456:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800945c:	2b00      	cmp	r3, #0
 800945e:	d1aa      	bne.n	80093b6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009460:	697a      	ldr	r2, [r7, #20]
 8009462:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009464:	68f8      	ldr	r0, [r7, #12]
 8009466:	f000 fe60 	bl	800a12a <I2C_WaitOnBTFFlagUntilTimeout>
 800946a:	4603      	mov	r3, r0
 800946c:	2b00      	cmp	r3, #0
 800946e:	d00d      	beq.n	800948c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009474:	2b04      	cmp	r3, #4
 8009476:	d107      	bne.n	8009488 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	681b      	ldr	r3, [r3, #0]
 800947c:	681a      	ldr	r2, [r3, #0]
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009486:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009488:	2301      	movs	r3, #1
 800948a:	e016      	b.n	80094ba <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	68fb      	ldr	r3, [r7, #12]
 8009494:	681b      	ldr	r3, [r3, #0]
 8009496:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800949a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800949c:	68fb      	ldr	r3, [r7, #12]
 800949e:	2220      	movs	r2, #32
 80094a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	2200      	movs	r2, #0
 80094a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	2200      	movs	r2, #0
 80094b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80094b4:	2300      	movs	r3, #0
 80094b6:	e000      	b.n	80094ba <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80094b8:	2302      	movs	r3, #2
  }
}
 80094ba:	4618      	mov	r0, r3
 80094bc:	3718      	adds	r7, #24
 80094be:	46bd      	mov	sp, r7
 80094c0:	bd80      	pop	{r7, pc}
 80094c2:	bf00      	nop
 80094c4:	00100002 	.word	0x00100002
 80094c8:	ffff0000 	.word	0xffff0000

080094cc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	b08c      	sub	sp, #48	; 0x30
 80094d0:	af02      	add	r7, sp, #8
 80094d2:	60f8      	str	r0, [r7, #12]
 80094d4:	4608      	mov	r0, r1
 80094d6:	4611      	mov	r1, r2
 80094d8:	461a      	mov	r2, r3
 80094da:	4603      	mov	r3, r0
 80094dc:	817b      	strh	r3, [r7, #10]
 80094de:	460b      	mov	r3, r1
 80094e0:	813b      	strh	r3, [r7, #8]
 80094e2:	4613      	mov	r3, r2
 80094e4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80094e6:	f7fe fe2d 	bl	8008144 <HAL_GetTick>
 80094ea:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80094f2:	b2db      	uxtb	r3, r3
 80094f4:	2b20      	cmp	r3, #32
 80094f6:	f040 8208 	bne.w	800990a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80094fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094fc:	9300      	str	r3, [sp, #0]
 80094fe:	2319      	movs	r3, #25
 8009500:	2201      	movs	r2, #1
 8009502:	497b      	ldr	r1, [pc, #492]	; (80096f0 <HAL_I2C_Mem_Read+0x224>)
 8009504:	68f8      	ldr	r0, [r7, #12]
 8009506:	f000 fcf9 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 800950a:	4603      	mov	r3, r0
 800950c:	2b00      	cmp	r3, #0
 800950e:	d001      	beq.n	8009514 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009510:	2302      	movs	r3, #2
 8009512:	e1fb      	b.n	800990c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800951a:	2b01      	cmp	r3, #1
 800951c:	d101      	bne.n	8009522 <HAL_I2C_Mem_Read+0x56>
 800951e:	2302      	movs	r3, #2
 8009520:	e1f4      	b.n	800990c <HAL_I2C_Mem_Read+0x440>
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	2201      	movs	r2, #1
 8009526:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	681b      	ldr	r3, [r3, #0]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f003 0301 	and.w	r3, r3, #1
 8009534:	2b01      	cmp	r3, #1
 8009536:	d007      	beq.n	8009548 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	681a      	ldr	r2, [r3, #0]
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f042 0201 	orr.w	r2, r2, #1
 8009546:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	681a      	ldr	r2, [r3, #0]
 800954e:	68fb      	ldr	r3, [r7, #12]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009556:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009558:	68fb      	ldr	r3, [r7, #12]
 800955a:	2222      	movs	r2, #34	; 0x22
 800955c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2240      	movs	r2, #64	; 0x40
 8009564:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	2200      	movs	r2, #0
 800956c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009572:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8009578:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800957a:	68fb      	ldr	r3, [r7, #12]
 800957c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800957e:	b29a      	uxth	r2, r3
 8009580:	68fb      	ldr	r3, [r7, #12]
 8009582:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8009584:	68fb      	ldr	r3, [r7, #12]
 8009586:	4a5b      	ldr	r2, [pc, #364]	; (80096f4 <HAL_I2C_Mem_Read+0x228>)
 8009588:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800958a:	88f8      	ldrh	r0, [r7, #6]
 800958c:	893a      	ldrh	r2, [r7, #8]
 800958e:	8979      	ldrh	r1, [r7, #10]
 8009590:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009592:	9301      	str	r3, [sp, #4]
 8009594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009596:	9300      	str	r3, [sp, #0]
 8009598:	4603      	mov	r3, r0
 800959a:	68f8      	ldr	r0, [r7, #12]
 800959c:	f000 fbde 	bl	8009d5c <I2C_RequestMemoryRead>
 80095a0:	4603      	mov	r3, r0
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d001      	beq.n	80095aa <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80095a6:	2301      	movs	r3, #1
 80095a8:	e1b0      	b.n	800990c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095ae:	2b00      	cmp	r3, #0
 80095b0:	d113      	bne.n	80095da <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095b2:	2300      	movs	r3, #0
 80095b4:	623b      	str	r3, [r7, #32]
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	695b      	ldr	r3, [r3, #20]
 80095bc:	623b      	str	r3, [r7, #32]
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	699b      	ldr	r3, [r3, #24]
 80095c4:	623b      	str	r3, [r7, #32]
 80095c6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	681a      	ldr	r2, [r3, #0]
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80095d6:	601a      	str	r2, [r3, #0]
 80095d8:	e184      	b.n	80098e4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095de:	2b01      	cmp	r3, #1
 80095e0:	d11b      	bne.n	800961a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	681a      	ldr	r2, [r3, #0]
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80095f0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80095f2:	2300      	movs	r3, #0
 80095f4:	61fb      	str	r3, [r7, #28]
 80095f6:	68fb      	ldr	r3, [r7, #12]
 80095f8:	681b      	ldr	r3, [r3, #0]
 80095fa:	695b      	ldr	r3, [r3, #20]
 80095fc:	61fb      	str	r3, [r7, #28]
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	681b      	ldr	r3, [r3, #0]
 8009602:	699b      	ldr	r3, [r3, #24]
 8009604:	61fb      	str	r3, [r7, #28]
 8009606:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	681a      	ldr	r2, [r3, #0]
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009616:	601a      	str	r2, [r3, #0]
 8009618:	e164      	b.n	80098e4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800961e:	2b02      	cmp	r3, #2
 8009620:	d11b      	bne.n	800965a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	681a      	ldr	r2, [r3, #0]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009630:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009632:	68fb      	ldr	r3, [r7, #12]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	681a      	ldr	r2, [r3, #0]
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009640:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009642:	2300      	movs	r3, #0
 8009644:	61bb      	str	r3, [r7, #24]
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	695b      	ldr	r3, [r3, #20]
 800964c:	61bb      	str	r3, [r7, #24]
 800964e:	68fb      	ldr	r3, [r7, #12]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	699b      	ldr	r3, [r3, #24]
 8009654:	61bb      	str	r3, [r7, #24]
 8009656:	69bb      	ldr	r3, [r7, #24]
 8009658:	e144      	b.n	80098e4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800965a:	2300      	movs	r3, #0
 800965c:	617b      	str	r3, [r7, #20]
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	695b      	ldr	r3, [r3, #20]
 8009664:	617b      	str	r3, [r7, #20]
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	681b      	ldr	r3, [r3, #0]
 800966a:	699b      	ldr	r3, [r3, #24]
 800966c:	617b      	str	r3, [r7, #20]
 800966e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009670:	e138      	b.n	80098e4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009676:	2b03      	cmp	r3, #3
 8009678:	f200 80f1 	bhi.w	800985e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800967c:	68fb      	ldr	r3, [r7, #12]
 800967e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009680:	2b01      	cmp	r3, #1
 8009682:	d123      	bne.n	80096cc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009684:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009686:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009688:	68f8      	ldr	r0, [r7, #12]
 800968a:	f000 fd8f 	bl	800a1ac <I2C_WaitOnRXNEFlagUntilTimeout>
 800968e:	4603      	mov	r3, r0
 8009690:	2b00      	cmp	r3, #0
 8009692:	d001      	beq.n	8009698 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8009694:	2301      	movs	r3, #1
 8009696:	e139      	b.n	800990c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	691a      	ldr	r2, [r3, #16]
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096a2:	b2d2      	uxtb	r2, r2
 80096a4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096aa:	1c5a      	adds	r2, r3, #1
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096b4:	3b01      	subs	r3, #1
 80096b6:	b29a      	uxth	r2, r3
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80096bc:	68fb      	ldr	r3, [r7, #12]
 80096be:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80096c0:	b29b      	uxth	r3, r3
 80096c2:	3b01      	subs	r3, #1
 80096c4:	b29a      	uxth	r2, r3
 80096c6:	68fb      	ldr	r3, [r7, #12]
 80096c8:	855a      	strh	r2, [r3, #42]	; 0x2a
 80096ca:	e10b      	b.n	80098e4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80096cc:	68fb      	ldr	r3, [r7, #12]
 80096ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80096d0:	2b02      	cmp	r3, #2
 80096d2:	d14e      	bne.n	8009772 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80096d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80096d6:	9300      	str	r3, [sp, #0]
 80096d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80096da:	2200      	movs	r2, #0
 80096dc:	4906      	ldr	r1, [pc, #24]	; (80096f8 <HAL_I2C_Mem_Read+0x22c>)
 80096de:	68f8      	ldr	r0, [r7, #12]
 80096e0:	f000 fc0c 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 80096e4:	4603      	mov	r3, r0
 80096e6:	2b00      	cmp	r3, #0
 80096e8:	d008      	beq.n	80096fc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80096ea:	2301      	movs	r3, #1
 80096ec:	e10e      	b.n	800990c <HAL_I2C_Mem_Read+0x440>
 80096ee:	bf00      	nop
 80096f0:	00100002 	.word	0x00100002
 80096f4:	ffff0000 	.word	0xffff0000
 80096f8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	681a      	ldr	r2, [r3, #0]
 8009702:	68fb      	ldr	r3, [r7, #12]
 8009704:	681b      	ldr	r3, [r3, #0]
 8009706:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800970a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	691a      	ldr	r2, [r3, #16]
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009716:	b2d2      	uxtb	r2, r2
 8009718:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800971e:	1c5a      	adds	r2, r3, #1
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009728:	3b01      	subs	r3, #1
 800972a:	b29a      	uxth	r2, r3
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009734:	b29b      	uxth	r3, r3
 8009736:	3b01      	subs	r3, #1
 8009738:	b29a      	uxth	r2, r3
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	691a      	ldr	r2, [r3, #16]
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009748:	b2d2      	uxtb	r2, r2
 800974a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800974c:	68fb      	ldr	r3, [r7, #12]
 800974e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009750:	1c5a      	adds	r2, r3, #1
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800975a:	3b01      	subs	r3, #1
 800975c:	b29a      	uxth	r2, r3
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009766:	b29b      	uxth	r3, r3
 8009768:	3b01      	subs	r3, #1
 800976a:	b29a      	uxth	r2, r3
 800976c:	68fb      	ldr	r3, [r7, #12]
 800976e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009770:	e0b8      	b.n	80098e4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8009772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009774:	9300      	str	r3, [sp, #0]
 8009776:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009778:	2200      	movs	r2, #0
 800977a:	4966      	ldr	r1, [pc, #408]	; (8009914 <HAL_I2C_Mem_Read+0x448>)
 800977c:	68f8      	ldr	r0, [r7, #12]
 800977e:	f000 fbbd 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 8009782:	4603      	mov	r3, r0
 8009784:	2b00      	cmp	r3, #0
 8009786:	d001      	beq.n	800978c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8009788:	2301      	movs	r3, #1
 800978a:	e0bf      	b.n	800990c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800978c:	68fb      	ldr	r3, [r7, #12]
 800978e:	681b      	ldr	r3, [r3, #0]
 8009790:	681a      	ldr	r2, [r3, #0]
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800979a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800979c:	68fb      	ldr	r3, [r7, #12]
 800979e:	681b      	ldr	r3, [r3, #0]
 80097a0:	691a      	ldr	r2, [r3, #16]
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097a6:	b2d2      	uxtb	r2, r2
 80097a8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80097ae:	1c5a      	adds	r2, r3, #1
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80097b8:	3b01      	subs	r3, #1
 80097ba:	b29a      	uxth	r2, r3
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80097c4:	b29b      	uxth	r3, r3
 80097c6:	3b01      	subs	r3, #1
 80097c8:	b29a      	uxth	r2, r3
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80097ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097d0:	9300      	str	r3, [sp, #0]
 80097d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097d4:	2200      	movs	r2, #0
 80097d6:	494f      	ldr	r1, [pc, #316]	; (8009914 <HAL_I2C_Mem_Read+0x448>)
 80097d8:	68f8      	ldr	r0, [r7, #12]
 80097da:	f000 fb8f 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 80097de:	4603      	mov	r3, r0
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d001      	beq.n	80097e8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80097e4:	2301      	movs	r3, #1
 80097e6:	e091      	b.n	800990c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	681a      	ldr	r2, [r3, #0]
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80097f6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	691a      	ldr	r2, [r3, #16]
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009802:	b2d2      	uxtb	r2, r2
 8009804:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009806:	68fb      	ldr	r3, [r7, #12]
 8009808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800980a:	1c5a      	adds	r2, r3, #1
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009814:	3b01      	subs	r3, #1
 8009816:	b29a      	uxth	r2, r3
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009820:	b29b      	uxth	r3, r3
 8009822:	3b01      	subs	r3, #1
 8009824:	b29a      	uxth	r2, r3
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	681b      	ldr	r3, [r3, #0]
 800982e:	691a      	ldr	r2, [r3, #16]
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009834:	b2d2      	uxtb	r2, r2
 8009836:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800983c:	1c5a      	adds	r2, r3, #1
 800983e:	68fb      	ldr	r3, [r7, #12]
 8009840:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009846:	3b01      	subs	r3, #1
 8009848:	b29a      	uxth	r2, r3
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009852:	b29b      	uxth	r3, r3
 8009854:	3b01      	subs	r3, #1
 8009856:	b29a      	uxth	r2, r3
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800985c:	e042      	b.n	80098e4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800985e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009860:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009862:	68f8      	ldr	r0, [r7, #12]
 8009864:	f000 fca2 	bl	800a1ac <I2C_WaitOnRXNEFlagUntilTimeout>
 8009868:	4603      	mov	r3, r0
 800986a:	2b00      	cmp	r3, #0
 800986c:	d001      	beq.n	8009872 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800986e:	2301      	movs	r3, #1
 8009870:	e04c      	b.n	800990c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009872:	68fb      	ldr	r3, [r7, #12]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	691a      	ldr	r2, [r3, #16]
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800987c:	b2d2      	uxtb	r2, r2
 800987e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009884:	1c5a      	adds	r2, r3, #1
 8009886:	68fb      	ldr	r3, [r7, #12]
 8009888:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800988e:	3b01      	subs	r3, #1
 8009890:	b29a      	uxth	r2, r3
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800989a:	b29b      	uxth	r3, r3
 800989c:	3b01      	subs	r3, #1
 800989e:	b29a      	uxth	r2, r3
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	695b      	ldr	r3, [r3, #20]
 80098aa:	f003 0304 	and.w	r3, r3, #4
 80098ae:	2b04      	cmp	r3, #4
 80098b0:	d118      	bne.n	80098e4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	691a      	ldr	r2, [r3, #16]
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098bc:	b2d2      	uxtb	r2, r2
 80098be:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80098c4:	1c5a      	adds	r2, r3, #1
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80098ca:	68fb      	ldr	r3, [r7, #12]
 80098cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098ce:	3b01      	subs	r3, #1
 80098d0:	b29a      	uxth	r2, r3
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80098da:	b29b      	uxth	r3, r3
 80098dc:	3b01      	subs	r3, #1
 80098de:	b29a      	uxth	r2, r3
 80098e0:	68fb      	ldr	r3, [r7, #12]
 80098e2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	f47f aec2 	bne.w	8009672 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	2220      	movs	r2, #32
 80098f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2200      	movs	r2, #0
 80098fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2200      	movs	r2, #0
 8009902:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8009906:	2300      	movs	r3, #0
 8009908:	e000      	b.n	800990c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800990a:	2302      	movs	r3, #2
  }
}
 800990c:	4618      	mov	r0, r3
 800990e:	3728      	adds	r7, #40	; 0x28
 8009910:	46bd      	mov	sp, r7
 8009912:	bd80      	pop	{r7, pc}
 8009914:	00010004 	.word	0x00010004

08009918 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8009918:	b580      	push	{r7, lr}
 800991a:	b08a      	sub	sp, #40	; 0x28
 800991c:	af02      	add	r7, sp, #8
 800991e:	60f8      	str	r0, [r7, #12]
 8009920:	607a      	str	r2, [r7, #4]
 8009922:	603b      	str	r3, [r7, #0]
 8009924:	460b      	mov	r3, r1
 8009926:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8009928:	f7fe fc0c 	bl	8008144 <HAL_GetTick>
 800992c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 800992e:	2301      	movs	r3, #1
 8009930:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009938:	b2db      	uxtb	r3, r3
 800993a:	2b20      	cmp	r3, #32
 800993c:	f040 8105 	bne.w	8009b4a <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009940:	69fb      	ldr	r3, [r7, #28]
 8009942:	9300      	str	r3, [sp, #0]
 8009944:	2319      	movs	r3, #25
 8009946:	2201      	movs	r2, #1
 8009948:	4982      	ldr	r1, [pc, #520]	; (8009b54 <HAL_I2C_IsDeviceReady+0x23c>)
 800994a:	68f8      	ldr	r0, [r7, #12]
 800994c:	f000 fad6 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 8009950:	4603      	mov	r3, r0
 8009952:	2b00      	cmp	r3, #0
 8009954:	d001      	beq.n	800995a <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8009956:	2302      	movs	r3, #2
 8009958:	e0f8      	b.n	8009b4c <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009960:	2b01      	cmp	r3, #1
 8009962:	d101      	bne.n	8009968 <HAL_I2C_IsDeviceReady+0x50>
 8009964:	2302      	movs	r3, #2
 8009966:	e0f1      	b.n	8009b4c <HAL_I2C_IsDeviceReady+0x234>
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	2201      	movs	r2, #1
 800996c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009970:	68fb      	ldr	r3, [r7, #12]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	681b      	ldr	r3, [r3, #0]
 8009976:	f003 0301 	and.w	r3, r3, #1
 800997a:	2b01      	cmp	r3, #1
 800997c:	d007      	beq.n	800998e <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	681a      	ldr	r2, [r3, #0]
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	f042 0201 	orr.w	r2, r2, #1
 800998c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	681b      	ldr	r3, [r3, #0]
 8009992:	681a      	ldr	r2, [r3, #0]
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800999c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	2224      	movs	r2, #36	; 0x24
 80099a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	2200      	movs	r2, #0
 80099aa:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	4a6a      	ldr	r2, [pc, #424]	; (8009b58 <HAL_I2C_IsDeviceReady+0x240>)
 80099b0:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	681a      	ldr	r2, [r3, #0]
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80099c0:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80099c2:	69fb      	ldr	r3, [r7, #28]
 80099c4:	9300      	str	r3, [sp, #0]
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	2200      	movs	r2, #0
 80099ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80099ce:	68f8      	ldr	r0, [r7, #12]
 80099d0:	f000 fa94 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 80099d4:	4603      	mov	r3, r0
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d001      	beq.n	80099de <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 80099da:	2301      	movs	r3, #1
 80099dc:	e0b6      	b.n	8009b4c <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80099de:	897b      	ldrh	r3, [r7, #10]
 80099e0:	b2db      	uxtb	r3, r3
 80099e2:	461a      	mov	r2, r3
 80099e4:	68fb      	ldr	r3, [r7, #12]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80099ec:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 80099ee:	f7fe fba9 	bl	8008144 <HAL_GetTick>
 80099f2:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	695b      	ldr	r3, [r3, #20]
 80099fa:	f003 0302 	and.w	r3, r3, #2
 80099fe:	2b02      	cmp	r3, #2
 8009a00:	bf0c      	ite	eq
 8009a02:	2301      	moveq	r3, #1
 8009a04:	2300      	movne	r3, #0
 8009a06:	b2db      	uxtb	r3, r3
 8009a08:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	695b      	ldr	r3, [r3, #20]
 8009a10:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a18:	bf0c      	ite	eq
 8009a1a:	2301      	moveq	r3, #1
 8009a1c:	2300      	movne	r3, #0
 8009a1e:	b2db      	uxtb	r3, r3
 8009a20:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8009a22:	e025      	b.n	8009a70 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8009a24:	f7fe fb8e 	bl	8008144 <HAL_GetTick>
 8009a28:	4602      	mov	r2, r0
 8009a2a:	69fb      	ldr	r3, [r7, #28]
 8009a2c:	1ad3      	subs	r3, r2, r3
 8009a2e:	683a      	ldr	r2, [r7, #0]
 8009a30:	429a      	cmp	r2, r3
 8009a32:	d302      	bcc.n	8009a3a <HAL_I2C_IsDeviceReady+0x122>
 8009a34:	683b      	ldr	r3, [r7, #0]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d103      	bne.n	8009a42 <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	22a0      	movs	r2, #160	; 0xa0
 8009a3e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8009a42:	68fb      	ldr	r3, [r7, #12]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	695b      	ldr	r3, [r3, #20]
 8009a48:	f003 0302 	and.w	r3, r3, #2
 8009a4c:	2b02      	cmp	r3, #2
 8009a4e:	bf0c      	ite	eq
 8009a50:	2301      	moveq	r3, #1
 8009a52:	2300      	movne	r3, #0
 8009a54:	b2db      	uxtb	r3, r3
 8009a56:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	681b      	ldr	r3, [r3, #0]
 8009a5c:	695b      	ldr	r3, [r3, #20]
 8009a5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009a62:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009a66:	bf0c      	ite	eq
 8009a68:	2301      	moveq	r3, #1
 8009a6a:	2300      	movne	r3, #0
 8009a6c:	b2db      	uxtb	r3, r3
 8009a6e:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a76:	b2db      	uxtb	r3, r3
 8009a78:	2ba0      	cmp	r3, #160	; 0xa0
 8009a7a:	d005      	beq.n	8009a88 <HAL_I2C_IsDeviceReady+0x170>
 8009a7c:	7dfb      	ldrb	r3, [r7, #23]
 8009a7e:	2b00      	cmp	r3, #0
 8009a80:	d102      	bne.n	8009a88 <HAL_I2C_IsDeviceReady+0x170>
 8009a82:	7dbb      	ldrb	r3, [r7, #22]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d0cd      	beq.n	8009a24 <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8009a88:	68fb      	ldr	r3, [r7, #12]
 8009a8a:	2220      	movs	r2, #32
 8009a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8009a90:	68fb      	ldr	r3, [r7, #12]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	695b      	ldr	r3, [r3, #20]
 8009a96:	f003 0302 	and.w	r3, r3, #2
 8009a9a:	2b02      	cmp	r3, #2
 8009a9c:	d129      	bne.n	8009af2 <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	681a      	ldr	r2, [r3, #0]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009aac:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009aae:	2300      	movs	r3, #0
 8009ab0:	613b      	str	r3, [r7, #16]
 8009ab2:	68fb      	ldr	r3, [r7, #12]
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	695b      	ldr	r3, [r3, #20]
 8009ab8:	613b      	str	r3, [r7, #16]
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	681b      	ldr	r3, [r3, #0]
 8009abe:	699b      	ldr	r3, [r3, #24]
 8009ac0:	613b      	str	r3, [r7, #16]
 8009ac2:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009ac4:	69fb      	ldr	r3, [r7, #28]
 8009ac6:	9300      	str	r3, [sp, #0]
 8009ac8:	2319      	movs	r3, #25
 8009aca:	2201      	movs	r2, #1
 8009acc:	4921      	ldr	r1, [pc, #132]	; (8009b54 <HAL_I2C_IsDeviceReady+0x23c>)
 8009ace:	68f8      	ldr	r0, [r7, #12]
 8009ad0:	f000 fa14 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 8009ad4:	4603      	mov	r3, r0
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d001      	beq.n	8009ade <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 8009ada:	2301      	movs	r3, #1
 8009adc:	e036      	b.n	8009b4c <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	2220      	movs	r2, #32
 8009ae2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	2200      	movs	r2, #0
 8009aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8009aee:	2300      	movs	r3, #0
 8009af0:	e02c      	b.n	8009b4c <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009af2:	68fb      	ldr	r3, [r7, #12]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	681a      	ldr	r2, [r3, #0]
 8009af8:	68fb      	ldr	r3, [r7, #12]
 8009afa:	681b      	ldr	r3, [r3, #0]
 8009afc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b00:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009b0a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009b0c:	69fb      	ldr	r3, [r7, #28]
 8009b0e:	9300      	str	r3, [sp, #0]
 8009b10:	2319      	movs	r3, #25
 8009b12:	2201      	movs	r2, #1
 8009b14:	490f      	ldr	r1, [pc, #60]	; (8009b54 <HAL_I2C_IsDeviceReady+0x23c>)
 8009b16:	68f8      	ldr	r0, [r7, #12]
 8009b18:	f000 f9f0 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 8009b1c:	4603      	mov	r3, r0
 8009b1e:	2b00      	cmp	r3, #0
 8009b20:	d001      	beq.n	8009b26 <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 8009b22:	2301      	movs	r3, #1
 8009b24:	e012      	b.n	8009b4c <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8009b26:	69bb      	ldr	r3, [r7, #24]
 8009b28:	3301      	adds	r3, #1
 8009b2a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8009b2c:	69ba      	ldr	r2, [r7, #24]
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	429a      	cmp	r2, r3
 8009b32:	f4ff af3e 	bcc.w	80099b2 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2220      	movs	r2, #32
 8009b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2200      	movs	r2, #0
 8009b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009b46:	2301      	movs	r3, #1
 8009b48:	e000      	b.n	8009b4c <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8009b4a:	2302      	movs	r3, #2
  }
}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	3720      	adds	r7, #32
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}
 8009b54:	00100002 	.word	0x00100002
 8009b58:	ffff0000 	.word	0xffff0000

08009b5c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b088      	sub	sp, #32
 8009b60:	af02      	add	r7, sp, #8
 8009b62:	60f8      	str	r0, [r7, #12]
 8009b64:	607a      	str	r2, [r7, #4]
 8009b66:	603b      	str	r3, [r7, #0]
 8009b68:	460b      	mov	r3, r1
 8009b6a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009b70:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8009b72:	697b      	ldr	r3, [r7, #20]
 8009b74:	2b08      	cmp	r3, #8
 8009b76:	d006      	beq.n	8009b86 <I2C_MasterRequestWrite+0x2a>
 8009b78:	697b      	ldr	r3, [r7, #20]
 8009b7a:	2b01      	cmp	r3, #1
 8009b7c:	d003      	beq.n	8009b86 <I2C_MasterRequestWrite+0x2a>
 8009b7e:	697b      	ldr	r3, [r7, #20]
 8009b80:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8009b84:	d108      	bne.n	8009b98 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	681b      	ldr	r3, [r3, #0]
 8009b8a:	681a      	ldr	r2, [r3, #0]
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	681b      	ldr	r3, [r3, #0]
 8009b90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009b94:	601a      	str	r2, [r3, #0]
 8009b96:	e00b      	b.n	8009bb0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009b9c:	2b12      	cmp	r3, #18
 8009b9e:	d107      	bne.n	8009bb0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009bae:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009bb0:	683b      	ldr	r3, [r7, #0]
 8009bb2:	9300      	str	r3, [sp, #0]
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	2200      	movs	r2, #0
 8009bb8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009bbc:	68f8      	ldr	r0, [r7, #12]
 8009bbe:	f000 f99d 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d001      	beq.n	8009bcc <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 8009bc8:	2301      	movs	r3, #1
 8009bca:	e035      	b.n	8009c38 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	691b      	ldr	r3, [r3, #16]
 8009bd0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8009bd4:	d108      	bne.n	8009be8 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009bd6:	897b      	ldrh	r3, [r7, #10]
 8009bd8:	b2db      	uxtb	r3, r3
 8009bda:	461a      	mov	r2, r3
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009be4:	611a      	str	r2, [r3, #16]
 8009be6:	e01b      	b.n	8009c20 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009be8:	897b      	ldrh	r3, [r7, #10]
 8009bea:	11db      	asrs	r3, r3, #7
 8009bec:	b2db      	uxtb	r3, r3
 8009bee:	f003 0306 	and.w	r3, r3, #6
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	f063 030f 	orn	r3, r3, #15
 8009bf8:	b2da      	uxtb	r2, r3
 8009bfa:	68fb      	ldr	r3, [r7, #12]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	687a      	ldr	r2, [r7, #4]
 8009c04:	490e      	ldr	r1, [pc, #56]	; (8009c40 <I2C_MasterRequestWrite+0xe4>)
 8009c06:	68f8      	ldr	r0, [r7, #12]
 8009c08:	f000 f9cf 	bl	8009faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d001      	beq.n	8009c16 <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 8009c12:	2301      	movs	r3, #1
 8009c14:	e010      	b.n	8009c38 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8009c16:	897b      	ldrh	r3, [r7, #10]
 8009c18:	b2da      	uxtb	r2, r3
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009c20:	683b      	ldr	r3, [r7, #0]
 8009c22:	687a      	ldr	r2, [r7, #4]
 8009c24:	4907      	ldr	r1, [pc, #28]	; (8009c44 <I2C_MasterRequestWrite+0xe8>)
 8009c26:	68f8      	ldr	r0, [r7, #12]
 8009c28:	f000 f9bf 	bl	8009faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009c2c:	4603      	mov	r3, r0
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d001      	beq.n	8009c36 <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 8009c32:	2301      	movs	r3, #1
 8009c34:	e000      	b.n	8009c38 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 8009c36:	2300      	movs	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3718      	adds	r7, #24
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}
 8009c40:	00010008 	.word	0x00010008
 8009c44:	00010002 	.word	0x00010002

08009c48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b088      	sub	sp, #32
 8009c4c:	af02      	add	r7, sp, #8
 8009c4e:	60f8      	str	r0, [r7, #12]
 8009c50:	4608      	mov	r0, r1
 8009c52:	4611      	mov	r1, r2
 8009c54:	461a      	mov	r2, r3
 8009c56:	4603      	mov	r3, r0
 8009c58:	817b      	strh	r3, [r7, #10]
 8009c5a:	460b      	mov	r3, r1
 8009c5c:	813b      	strh	r3, [r7, #8]
 8009c5e:	4613      	mov	r3, r2
 8009c60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	681a      	ldr	r2, [r3, #0]
 8009c68:	68fb      	ldr	r3, [r7, #12]
 8009c6a:	681b      	ldr	r3, [r3, #0]
 8009c6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009c70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009c74:	9300      	str	r3, [sp, #0]
 8009c76:	6a3b      	ldr	r3, [r7, #32]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009c7e:	68f8      	ldr	r0, [r7, #12]
 8009c80:	f000 f93c 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 8009c84:	4603      	mov	r3, r0
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d001      	beq.n	8009c8e <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	e05f      	b.n	8009d4e <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009c8e:	897b      	ldrh	r3, [r7, #10]
 8009c90:	b2db      	uxtb	r3, r3
 8009c92:	461a      	mov	r2, r3
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009c9c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009c9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ca0:	6a3a      	ldr	r2, [r7, #32]
 8009ca2:	492d      	ldr	r1, [pc, #180]	; (8009d58 <I2C_RequestMemoryWrite+0x110>)
 8009ca4:	68f8      	ldr	r0, [r7, #12]
 8009ca6:	f000 f980 	bl	8009faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009caa:	4603      	mov	r3, r0
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d001      	beq.n	8009cb4 <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 8009cb0:	2301      	movs	r3, #1
 8009cb2:	e04c      	b.n	8009d4e <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009cb4:	2300      	movs	r3, #0
 8009cb6:	617b      	str	r3, [r7, #20]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	695b      	ldr	r3, [r3, #20]
 8009cbe:	617b      	str	r3, [r7, #20]
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	681b      	ldr	r3, [r3, #0]
 8009cc4:	699b      	ldr	r3, [r3, #24]
 8009cc6:	617b      	str	r3, [r7, #20]
 8009cc8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009cca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009ccc:	6a39      	ldr	r1, [r7, #32]
 8009cce:	68f8      	ldr	r0, [r7, #12]
 8009cd0:	f000 f9ea 	bl	800a0a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8009cd4:	4603      	mov	r3, r0
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d00d      	beq.n	8009cf6 <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cde:	2b04      	cmp	r3, #4
 8009ce0:	d107      	bne.n	8009cf2 <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	681a      	ldr	r2, [r3, #0]
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009cf0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009cf2:	2301      	movs	r3, #1
 8009cf4:	e02b      	b.n	8009d4e <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009cf6:	88fb      	ldrh	r3, [r7, #6]
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	d105      	bne.n	8009d08 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009cfc:	893b      	ldrh	r3, [r7, #8]
 8009cfe:	b2da      	uxtb	r2, r3
 8009d00:	68fb      	ldr	r3, [r7, #12]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	611a      	str	r2, [r3, #16]
 8009d06:	e021      	b.n	8009d4c <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009d08:	893b      	ldrh	r3, [r7, #8]
 8009d0a:	0a1b      	lsrs	r3, r3, #8
 8009d0c:	b29b      	uxth	r3, r3
 8009d0e:	b2da      	uxtb	r2, r3
 8009d10:	68fb      	ldr	r3, [r7, #12]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009d16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009d18:	6a39      	ldr	r1, [r7, #32]
 8009d1a:	68f8      	ldr	r0, [r7, #12]
 8009d1c:	f000 f9c4 	bl	800a0a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8009d20:	4603      	mov	r3, r0
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d00d      	beq.n	8009d42 <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009d26:	68fb      	ldr	r3, [r7, #12]
 8009d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d2a:	2b04      	cmp	r3, #4
 8009d2c:	d107      	bne.n	8009d3e <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	681a      	ldr	r2, [r3, #0]
 8009d34:	68fb      	ldr	r3, [r7, #12]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009d3c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009d3e:	2301      	movs	r3, #1
 8009d40:	e005      	b.n	8009d4e <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009d42:	893b      	ldrh	r3, [r7, #8]
 8009d44:	b2da      	uxtb	r2, r3
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009d4c:	2300      	movs	r3, #0
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3718      	adds	r7, #24
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}
 8009d56:	bf00      	nop
 8009d58:	00010002 	.word	0x00010002

08009d5c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009d5c:	b580      	push	{r7, lr}
 8009d5e:	b088      	sub	sp, #32
 8009d60:	af02      	add	r7, sp, #8
 8009d62:	60f8      	str	r0, [r7, #12]
 8009d64:	4608      	mov	r0, r1
 8009d66:	4611      	mov	r1, r2
 8009d68:	461a      	mov	r2, r3
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	817b      	strh	r3, [r7, #10]
 8009d6e:	460b      	mov	r3, r1
 8009d70:	813b      	strh	r3, [r7, #8]
 8009d72:	4613      	mov	r3, r2
 8009d74:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009d76:	68fb      	ldr	r3, [r7, #12]
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	681a      	ldr	r2, [r3, #0]
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009d84:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009d86:	68fb      	ldr	r3, [r7, #12]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	681a      	ldr	r2, [r3, #0]
 8009d8c:	68fb      	ldr	r3, [r7, #12]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009d94:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d98:	9300      	str	r3, [sp, #0]
 8009d9a:	6a3b      	ldr	r3, [r7, #32]
 8009d9c:	2200      	movs	r2, #0
 8009d9e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009da2:	68f8      	ldr	r0, [r7, #12]
 8009da4:	f000 f8aa 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 8009da8:	4603      	mov	r3, r0
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d001      	beq.n	8009db2 <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	e09e      	b.n	8009ef0 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009db2:	897b      	ldrh	r3, [r7, #10]
 8009db4:	b2db      	uxtb	r3, r3
 8009db6:	461a      	mov	r2, r3
 8009db8:	68fb      	ldr	r3, [r7, #12]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009dc0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009dc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009dc4:	6a3a      	ldr	r2, [r7, #32]
 8009dc6:	494c      	ldr	r1, [pc, #304]	; (8009ef8 <I2C_RequestMemoryRead+0x19c>)
 8009dc8:	68f8      	ldr	r0, [r7, #12]
 8009dca:	f000 f8ee 	bl	8009faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009dce:	4603      	mov	r3, r0
 8009dd0:	2b00      	cmp	r3, #0
 8009dd2:	d001      	beq.n	8009dd8 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8009dd4:	2301      	movs	r3, #1
 8009dd6:	e08b      	b.n	8009ef0 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009dd8:	2300      	movs	r3, #0
 8009dda:	617b      	str	r3, [r7, #20]
 8009ddc:	68fb      	ldr	r3, [r7, #12]
 8009dde:	681b      	ldr	r3, [r3, #0]
 8009de0:	695b      	ldr	r3, [r3, #20]
 8009de2:	617b      	str	r3, [r7, #20]
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	699b      	ldr	r3, [r3, #24]
 8009dea:	617b      	str	r3, [r7, #20]
 8009dec:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009dee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009df0:	6a39      	ldr	r1, [r7, #32]
 8009df2:	68f8      	ldr	r0, [r7, #12]
 8009df4:	f000 f958 	bl	800a0a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d00d      	beq.n	8009e1a <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009dfe:	68fb      	ldr	r3, [r7, #12]
 8009e00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e02:	2b04      	cmp	r3, #4
 8009e04:	d107      	bne.n	8009e16 <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e06:	68fb      	ldr	r3, [r7, #12]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	681a      	ldr	r2, [r3, #0]
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e14:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009e16:	2301      	movs	r3, #1
 8009e18:	e06a      	b.n	8009ef0 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009e1a:	88fb      	ldrh	r3, [r7, #6]
 8009e1c:	2b01      	cmp	r3, #1
 8009e1e:	d105      	bne.n	8009e2c <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009e20:	893b      	ldrh	r3, [r7, #8]
 8009e22:	b2da      	uxtb	r2, r3
 8009e24:	68fb      	ldr	r3, [r7, #12]
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	611a      	str	r2, [r3, #16]
 8009e2a:	e021      	b.n	8009e70 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009e2c:	893b      	ldrh	r3, [r7, #8]
 8009e2e:	0a1b      	lsrs	r3, r3, #8
 8009e30:	b29b      	uxth	r3, r3
 8009e32:	b2da      	uxtb	r2, r3
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e3c:	6a39      	ldr	r1, [r7, #32]
 8009e3e:	68f8      	ldr	r0, [r7, #12]
 8009e40:	f000 f932 	bl	800a0a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8009e44:	4603      	mov	r3, r0
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	d00d      	beq.n	8009e66 <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e4e:	2b04      	cmp	r3, #4
 8009e50:	d107      	bne.n	8009e62 <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	681b      	ldr	r3, [r3, #0]
 8009e56:	681a      	ldr	r2, [r3, #0]
 8009e58:	68fb      	ldr	r3, [r7, #12]
 8009e5a:	681b      	ldr	r3, [r3, #0]
 8009e5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e60:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009e62:	2301      	movs	r3, #1
 8009e64:	e044      	b.n	8009ef0 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009e66:	893b      	ldrh	r3, [r7, #8]
 8009e68:	b2da      	uxtb	r2, r3
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009e70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009e72:	6a39      	ldr	r1, [r7, #32]
 8009e74:	68f8      	ldr	r0, [r7, #12]
 8009e76:	f000 f917 	bl	800a0a8 <I2C_WaitOnTXEFlagUntilTimeout>
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d00d      	beq.n	8009e9c <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e84:	2b04      	cmp	r3, #4
 8009e86:	d107      	bne.n	8009e98 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	681a      	ldr	r2, [r3, #0]
 8009e8e:	68fb      	ldr	r3, [r7, #12]
 8009e90:	681b      	ldr	r3, [r3, #0]
 8009e92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e96:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009e98:	2301      	movs	r3, #1
 8009e9a:	e029      	b.n	8009ef0 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	681b      	ldr	r3, [r3, #0]
 8009ea0:	681a      	ldr	r2, [r3, #0]
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	681b      	ldr	r3, [r3, #0]
 8009ea6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009eaa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eae:	9300      	str	r3, [sp, #0]
 8009eb0:	6a3b      	ldr	r3, [r7, #32]
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009eb8:	68f8      	ldr	r0, [r7, #12]
 8009eba:	f000 f81f 	bl	8009efc <I2C_WaitOnFlagUntilTimeout>
 8009ebe:	4603      	mov	r3, r0
 8009ec0:	2b00      	cmp	r3, #0
 8009ec2:	d001      	beq.n	8009ec8 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8009ec4:	2301      	movs	r3, #1
 8009ec6:	e013      	b.n	8009ef0 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009ec8:	897b      	ldrh	r3, [r7, #10]
 8009eca:	b2db      	uxtb	r3, r3
 8009ecc:	f043 0301 	orr.w	r3, r3, #1
 8009ed0:	b2da      	uxtb	r2, r3
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eda:	6a3a      	ldr	r2, [r7, #32]
 8009edc:	4906      	ldr	r1, [pc, #24]	; (8009ef8 <I2C_RequestMemoryRead+0x19c>)
 8009ede:	68f8      	ldr	r0, [r7, #12]
 8009ee0:	f000 f863 	bl	8009faa <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009ee4:	4603      	mov	r3, r0
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d001      	beq.n	8009eee <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8009eea:	2301      	movs	r3, #1
 8009eec:	e000      	b.n	8009ef0 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8009eee:	2300      	movs	r3, #0
}
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	3718      	adds	r7, #24
 8009ef4:	46bd      	mov	sp, r7
 8009ef6:	bd80      	pop	{r7, pc}
 8009ef8:	00010002 	.word	0x00010002

08009efc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009efc:	b580      	push	{r7, lr}
 8009efe:	b084      	sub	sp, #16
 8009f00:	af00      	add	r7, sp, #0
 8009f02:	60f8      	str	r0, [r7, #12]
 8009f04:	60b9      	str	r1, [r7, #8]
 8009f06:	603b      	str	r3, [r7, #0]
 8009f08:	4613      	mov	r3, r2
 8009f0a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f0c:	e025      	b.n	8009f5a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009f0e:	683b      	ldr	r3, [r7, #0]
 8009f10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009f14:	d021      	beq.n	8009f5a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f16:	f7fe f915 	bl	8008144 <HAL_GetTick>
 8009f1a:	4602      	mov	r2, r0
 8009f1c:	69bb      	ldr	r3, [r7, #24]
 8009f1e:	1ad3      	subs	r3, r2, r3
 8009f20:	683a      	ldr	r2, [r7, #0]
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d302      	bcc.n	8009f2c <I2C_WaitOnFlagUntilTimeout+0x30>
 8009f26:	683b      	ldr	r3, [r7, #0]
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d116      	bne.n	8009f5a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2200      	movs	r2, #0
 8009f30:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2220      	movs	r2, #32
 8009f36:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009f42:	68fb      	ldr	r3, [r7, #12]
 8009f44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f46:	f043 0220 	orr.w	r2, r3, #32
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	2200      	movs	r2, #0
 8009f52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009f56:	2301      	movs	r3, #1
 8009f58:	e023      	b.n	8009fa2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	0c1b      	lsrs	r3, r3, #16
 8009f5e:	b2db      	uxtb	r3, r3
 8009f60:	2b01      	cmp	r3, #1
 8009f62:	d10d      	bne.n	8009f80 <I2C_WaitOnFlagUntilTimeout+0x84>
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	695b      	ldr	r3, [r3, #20]
 8009f6a:	43da      	mvns	r2, r3
 8009f6c:	68bb      	ldr	r3, [r7, #8]
 8009f6e:	4013      	ands	r3, r2
 8009f70:	b29b      	uxth	r3, r3
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	bf0c      	ite	eq
 8009f76:	2301      	moveq	r3, #1
 8009f78:	2300      	movne	r3, #0
 8009f7a:	b2db      	uxtb	r3, r3
 8009f7c:	461a      	mov	r2, r3
 8009f7e:	e00c      	b.n	8009f9a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	699b      	ldr	r3, [r3, #24]
 8009f86:	43da      	mvns	r2, r3
 8009f88:	68bb      	ldr	r3, [r7, #8]
 8009f8a:	4013      	ands	r3, r2
 8009f8c:	b29b      	uxth	r3, r3
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	bf0c      	ite	eq
 8009f92:	2301      	moveq	r3, #1
 8009f94:	2300      	movne	r3, #0
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	461a      	mov	r2, r3
 8009f9a:	79fb      	ldrb	r3, [r7, #7]
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d0b6      	beq.n	8009f0e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009fa0:	2300      	movs	r3, #0
}
 8009fa2:	4618      	mov	r0, r3
 8009fa4:	3710      	adds	r7, #16
 8009fa6:	46bd      	mov	sp, r7
 8009fa8:	bd80      	pop	{r7, pc}

08009faa <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009faa:	b580      	push	{r7, lr}
 8009fac:	b084      	sub	sp, #16
 8009fae:	af00      	add	r7, sp, #0
 8009fb0:	60f8      	str	r0, [r7, #12]
 8009fb2:	60b9      	str	r1, [r7, #8]
 8009fb4:	607a      	str	r2, [r7, #4]
 8009fb6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009fb8:	e051      	b.n	800a05e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009fba:	68fb      	ldr	r3, [r7, #12]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	695b      	ldr	r3, [r3, #20]
 8009fc0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009fc4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009fc8:	d123      	bne.n	800a012 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	681a      	ldr	r2, [r3, #0]
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009fd8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009fe2:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009fe4:	68fb      	ldr	r3, [r7, #12]
 8009fe6:	2200      	movs	r2, #0
 8009fe8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	2220      	movs	r2, #32
 8009fee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	2200      	movs	r2, #0
 8009ff6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009ffa:	68fb      	ldr	r3, [r7, #12]
 8009ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ffe:	f043 0204 	orr.w	r2, r3, #4
 800a002:	68fb      	ldr	r3, [r7, #12]
 800a004:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a006:	68fb      	ldr	r3, [r7, #12]
 800a008:	2200      	movs	r2, #0
 800a00a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a00e:	2301      	movs	r3, #1
 800a010:	e046      	b.n	800a0a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a012:	687b      	ldr	r3, [r7, #4]
 800a014:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a018:	d021      	beq.n	800a05e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a01a:	f7fe f893 	bl	8008144 <HAL_GetTick>
 800a01e:	4602      	mov	r2, r0
 800a020:	683b      	ldr	r3, [r7, #0]
 800a022:	1ad3      	subs	r3, r2, r3
 800a024:	687a      	ldr	r2, [r7, #4]
 800a026:	429a      	cmp	r2, r3
 800a028:	d302      	bcc.n	800a030 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800a02a:	687b      	ldr	r3, [r7, #4]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d116      	bne.n	800a05e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	2200      	movs	r2, #0
 800a034:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	2220      	movs	r2, #32
 800a03a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	2200      	movs	r2, #0
 800a042:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a04a:	f043 0220 	orr.w	r2, r3, #32
 800a04e:	68fb      	ldr	r3, [r7, #12]
 800a050:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	2200      	movs	r2, #0
 800a056:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a05a:	2301      	movs	r3, #1
 800a05c:	e020      	b.n	800a0a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	0c1b      	lsrs	r3, r3, #16
 800a062:	b2db      	uxtb	r3, r3
 800a064:	2b01      	cmp	r3, #1
 800a066:	d10c      	bne.n	800a082 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	681b      	ldr	r3, [r3, #0]
 800a06c:	695b      	ldr	r3, [r3, #20]
 800a06e:	43da      	mvns	r2, r3
 800a070:	68bb      	ldr	r3, [r7, #8]
 800a072:	4013      	ands	r3, r2
 800a074:	b29b      	uxth	r3, r3
 800a076:	2b00      	cmp	r3, #0
 800a078:	bf14      	ite	ne
 800a07a:	2301      	movne	r3, #1
 800a07c:	2300      	moveq	r3, #0
 800a07e:	b2db      	uxtb	r3, r3
 800a080:	e00b      	b.n	800a09a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	699b      	ldr	r3, [r3, #24]
 800a088:	43da      	mvns	r2, r3
 800a08a:	68bb      	ldr	r3, [r7, #8]
 800a08c:	4013      	ands	r3, r2
 800a08e:	b29b      	uxth	r3, r3
 800a090:	2b00      	cmp	r3, #0
 800a092:	bf14      	ite	ne
 800a094:	2301      	movne	r3, #1
 800a096:	2300      	moveq	r3, #0
 800a098:	b2db      	uxtb	r3, r3
 800a09a:	2b00      	cmp	r3, #0
 800a09c:	d18d      	bne.n	8009fba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800a09e:	2300      	movs	r3, #0
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	3710      	adds	r7, #16
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}

0800a0a8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b084      	sub	sp, #16
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	60b9      	str	r1, [r7, #8]
 800a0b2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a0b4:	e02d      	b.n	800a112 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a0b6:	68f8      	ldr	r0, [r7, #12]
 800a0b8:	f000 f8ce 	bl	800a258 <I2C_IsAcknowledgeFailed>
 800a0bc:	4603      	mov	r3, r0
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d001      	beq.n	800a0c6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a0c2:	2301      	movs	r3, #1
 800a0c4:	e02d      	b.n	800a122 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a0c6:	68bb      	ldr	r3, [r7, #8]
 800a0c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0cc:	d021      	beq.n	800a112 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a0ce:	f7fe f839 	bl	8008144 <HAL_GetTick>
 800a0d2:	4602      	mov	r2, r0
 800a0d4:	687b      	ldr	r3, [r7, #4]
 800a0d6:	1ad3      	subs	r3, r2, r3
 800a0d8:	68ba      	ldr	r2, [r7, #8]
 800a0da:	429a      	cmp	r2, r3
 800a0dc:	d302      	bcc.n	800a0e4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800a0de:	68bb      	ldr	r3, [r7, #8]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d116      	bne.n	800a112 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	2200      	movs	r2, #0
 800a0e8:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	2220      	movs	r2, #32
 800a0ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2200      	movs	r2, #0
 800a0f6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a0fe:	f043 0220 	orr.w	r2, r3, #32
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	2200      	movs	r2, #0
 800a10a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a10e:	2301      	movs	r3, #1
 800a110:	e007      	b.n	800a122 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	695b      	ldr	r3, [r3, #20]
 800a118:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a11c:	2b80      	cmp	r3, #128	; 0x80
 800a11e:	d1ca      	bne.n	800a0b6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a120:	2300      	movs	r3, #0
}
 800a122:	4618      	mov	r0, r3
 800a124:	3710      	adds	r7, #16
 800a126:	46bd      	mov	sp, r7
 800a128:	bd80      	pop	{r7, pc}

0800a12a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a12a:	b580      	push	{r7, lr}
 800a12c:	b084      	sub	sp, #16
 800a12e:	af00      	add	r7, sp, #0
 800a130:	60f8      	str	r0, [r7, #12]
 800a132:	60b9      	str	r1, [r7, #8]
 800a134:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a136:	e02d      	b.n	800a194 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f000 f88d 	bl	800a258 <I2C_IsAcknowledgeFailed>
 800a13e:	4603      	mov	r3, r0
 800a140:	2b00      	cmp	r3, #0
 800a142:	d001      	beq.n	800a148 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800a144:	2301      	movs	r3, #1
 800a146:	e02d      	b.n	800a1a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a14e:	d021      	beq.n	800a194 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a150:	f7fd fff8 	bl	8008144 <HAL_GetTick>
 800a154:	4602      	mov	r2, r0
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	1ad3      	subs	r3, r2, r3
 800a15a:	68ba      	ldr	r2, [r7, #8]
 800a15c:	429a      	cmp	r2, r3
 800a15e:	d302      	bcc.n	800a166 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800a160:	68bb      	ldr	r3, [r7, #8]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d116      	bne.n	800a194 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2200      	movs	r2, #0
 800a16a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2220      	movs	r2, #32
 800a170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	2200      	movs	r2, #0
 800a178:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a180:	f043 0220 	orr.w	r2, r3, #32
 800a184:	68fb      	ldr	r3, [r7, #12]
 800a186:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2200      	movs	r2, #0
 800a18c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800a190:	2301      	movs	r3, #1
 800a192:	e007      	b.n	800a1a4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	681b      	ldr	r3, [r3, #0]
 800a198:	695b      	ldr	r3, [r3, #20]
 800a19a:	f003 0304 	and.w	r3, r3, #4
 800a19e:	2b04      	cmp	r3, #4
 800a1a0:	d1ca      	bne.n	800a138 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800a1a2:	2300      	movs	r3, #0
}
 800a1a4:	4618      	mov	r0, r3
 800a1a6:	3710      	adds	r7, #16
 800a1a8:	46bd      	mov	sp, r7
 800a1aa:	bd80      	pop	{r7, pc}

0800a1ac <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800a1ac:	b580      	push	{r7, lr}
 800a1ae:	b084      	sub	sp, #16
 800a1b0:	af00      	add	r7, sp, #0
 800a1b2:	60f8      	str	r0, [r7, #12]
 800a1b4:	60b9      	str	r1, [r7, #8]
 800a1b6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a1b8:	e042      	b.n	800a240 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	695b      	ldr	r3, [r3, #20]
 800a1c0:	f003 0310 	and.w	r3, r3, #16
 800a1c4:	2b10      	cmp	r3, #16
 800a1c6:	d119      	bne.n	800a1fc <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f06f 0210 	mvn.w	r2, #16
 800a1d0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800a1d2:	68fb      	ldr	r3, [r7, #12]
 800a1d4:	2200      	movs	r2, #0
 800a1d6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	2220      	movs	r2, #32
 800a1dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a1ec:	68fb      	ldr	r3, [r7, #12]
 800a1ee:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a1f8:	2301      	movs	r3, #1
 800a1fa:	e029      	b.n	800a250 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800a1fc:	f7fd ffa2 	bl	8008144 <HAL_GetTick>
 800a200:	4602      	mov	r2, r0
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	1ad3      	subs	r3, r2, r3
 800a206:	68ba      	ldr	r2, [r7, #8]
 800a208:	429a      	cmp	r2, r3
 800a20a:	d302      	bcc.n	800a212 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800a20c:	68bb      	ldr	r3, [r7, #8]
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d116      	bne.n	800a240 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	2200      	movs	r2, #0
 800a216:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	2220      	movs	r2, #32
 800a21c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	2200      	movs	r2, #0
 800a224:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800a228:	68fb      	ldr	r3, [r7, #12]
 800a22a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a22c:	f043 0220 	orr.w	r2, r3, #32
 800a230:	68fb      	ldr	r3, [r7, #12]
 800a232:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	2200      	movs	r2, #0
 800a238:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800a23c:	2301      	movs	r3, #1
 800a23e:	e007      	b.n	800a250 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800a240:	68fb      	ldr	r3, [r7, #12]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	695b      	ldr	r3, [r3, #20]
 800a246:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a24a:	2b40      	cmp	r3, #64	; 0x40
 800a24c:	d1b5      	bne.n	800a1ba <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800a24e:	2300      	movs	r3, #0
}
 800a250:	4618      	mov	r0, r3
 800a252:	3710      	adds	r7, #16
 800a254:	46bd      	mov	sp, r7
 800a256:	bd80      	pop	{r7, pc}

0800a258 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800a258:	b480      	push	{r7}
 800a25a:	b083      	sub	sp, #12
 800a25c:	af00      	add	r7, sp, #0
 800a25e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	695b      	ldr	r3, [r3, #20]
 800a266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a26a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a26e:	d11b      	bne.n	800a2a8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800a278:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2200      	movs	r2, #0
 800a27e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2220      	movs	r2, #32
 800a284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	2200      	movs	r2, #0
 800a28c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a294:	f043 0204 	orr.w	r2, r3, #4
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	2200      	movs	r2, #0
 800a2a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800a2a4:	2301      	movs	r3, #1
 800a2a6:	e000      	b.n	800a2aa <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800a2a8:	2300      	movs	r3, #0
}
 800a2aa:	4618      	mov	r0, r3
 800a2ac:	370c      	adds	r7, #12
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b4:	4770      	bx	lr
	...

0800a2b8 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b088      	sub	sp, #32
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d101      	bne.n	800a2ca <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800a2c6:	2301      	movs	r3, #1
 800a2c8:	e128      	b.n	800a51c <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	2b00      	cmp	r3, #0
 800a2d4:	d109      	bne.n	800a2ea <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2200      	movs	r2, #0
 800a2da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	4a90      	ldr	r2, [pc, #576]	; (800a524 <HAL_I2S_Init+0x26c>)
 800a2e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 800a2e4:	6878      	ldr	r0, [r7, #4]
 800a2e6:	f7fd fc4f 	bl	8007b88 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	2202      	movs	r2, #2
 800a2ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a2f2:	687b      	ldr	r3, [r7, #4]
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	69db      	ldr	r3, [r3, #28]
 800a2f8:	687a      	ldr	r2, [r7, #4]
 800a2fa:	6812      	ldr	r2, [r2, #0]
 800a2fc:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a300:	f023 030f 	bic.w	r3, r3, #15
 800a304:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800a306:	687b      	ldr	r3, [r7, #4]
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	2202      	movs	r2, #2
 800a30c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800a30e:	687b      	ldr	r3, [r7, #4]
 800a310:	695b      	ldr	r3, [r3, #20]
 800a312:	2b02      	cmp	r3, #2
 800a314:	d060      	beq.n	800a3d8 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	68db      	ldr	r3, [r3, #12]
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d102      	bne.n	800a324 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800a31e:	2310      	movs	r3, #16
 800a320:	617b      	str	r3, [r7, #20]
 800a322:	e001      	b.n	800a328 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800a324:	2320      	movs	r3, #32
 800a326:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	689b      	ldr	r3, [r3, #8]
 800a32c:	2b20      	cmp	r3, #32
 800a32e:	d802      	bhi.n	800a336 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 800a330:	697b      	ldr	r3, [r7, #20]
 800a332:	005b      	lsls	r3, r3, #1
 800a334:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800a336:	2001      	movs	r0, #1
 800a338:	f001 fbaa 	bl	800ba90 <HAL_RCCEx_GetPeriphCLKFreq>
 800a33c:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	691b      	ldr	r3, [r3, #16]
 800a342:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a346:	d125      	bne.n	800a394 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	68db      	ldr	r3, [r3, #12]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d010      	beq.n	800a372 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a350:	697b      	ldr	r3, [r7, #20]
 800a352:	009b      	lsls	r3, r3, #2
 800a354:	68fa      	ldr	r2, [r7, #12]
 800a356:	fbb2 f2f3 	udiv	r2, r2, r3
 800a35a:	4613      	mov	r3, r2
 800a35c:	009b      	lsls	r3, r3, #2
 800a35e:	4413      	add	r3, r2
 800a360:	005b      	lsls	r3, r3, #1
 800a362:	461a      	mov	r2, r3
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	695b      	ldr	r3, [r3, #20]
 800a368:	fbb2 f3f3 	udiv	r3, r2, r3
 800a36c:	3305      	adds	r3, #5
 800a36e:	613b      	str	r3, [r7, #16]
 800a370:	e01f      	b.n	800a3b2 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	00db      	lsls	r3, r3, #3
 800a376:	68fa      	ldr	r2, [r7, #12]
 800a378:	fbb2 f2f3 	udiv	r2, r2, r3
 800a37c:	4613      	mov	r3, r2
 800a37e:	009b      	lsls	r3, r3, #2
 800a380:	4413      	add	r3, r2
 800a382:	005b      	lsls	r3, r3, #1
 800a384:	461a      	mov	r2, r3
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	695b      	ldr	r3, [r3, #20]
 800a38a:	fbb2 f3f3 	udiv	r3, r2, r3
 800a38e:	3305      	adds	r3, #5
 800a390:	613b      	str	r3, [r7, #16]
 800a392:	e00e      	b.n	800a3b2 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a394:	68fa      	ldr	r2, [r7, #12]
 800a396:	697b      	ldr	r3, [r7, #20]
 800a398:	fbb2 f2f3 	udiv	r2, r2, r3
 800a39c:	4613      	mov	r3, r2
 800a39e:	009b      	lsls	r3, r3, #2
 800a3a0:	4413      	add	r3, r2
 800a3a2:	005b      	lsls	r3, r3, #1
 800a3a4:	461a      	mov	r2, r3
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	695b      	ldr	r3, [r3, #20]
 800a3aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800a3ae:	3305      	adds	r3, #5
 800a3b0:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	4a5c      	ldr	r2, [pc, #368]	; (800a528 <HAL_I2S_Init+0x270>)
 800a3b6:	fba2 2303 	umull	r2, r3, r2, r3
 800a3ba:	08db      	lsrs	r3, r3, #3
 800a3bc:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800a3be:	693b      	ldr	r3, [r7, #16]
 800a3c0:	f003 0301 	and.w	r3, r3, #1
 800a3c4:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800a3c6:	693a      	ldr	r2, [r7, #16]
 800a3c8:	69bb      	ldr	r3, [r7, #24]
 800a3ca:	1ad3      	subs	r3, r2, r3
 800a3cc:	085b      	lsrs	r3, r3, #1
 800a3ce:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800a3d0:	69bb      	ldr	r3, [r7, #24]
 800a3d2:	021b      	lsls	r3, r3, #8
 800a3d4:	61bb      	str	r3, [r7, #24]
 800a3d6:	e003      	b.n	800a3e0 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800a3d8:	2302      	movs	r3, #2
 800a3da:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800a3dc:	2300      	movs	r3, #0
 800a3de:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800a3e0:	69fb      	ldr	r3, [r7, #28]
 800a3e2:	2b01      	cmp	r3, #1
 800a3e4:	d902      	bls.n	800a3ec <HAL_I2S_Init+0x134>
 800a3e6:	69fb      	ldr	r3, [r7, #28]
 800a3e8:	2bff      	cmp	r3, #255	; 0xff
 800a3ea:	d907      	bls.n	800a3fc <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3f0:	f043 0210 	orr.w	r2, r3, #16
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800a3f8:	2301      	movs	r3, #1
 800a3fa:	e08f      	b.n	800a51c <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	691a      	ldr	r2, [r3, #16]
 800a400:	69bb      	ldr	r3, [r7, #24]
 800a402:	ea42 0103 	orr.w	r1, r2, r3
 800a406:	687b      	ldr	r3, [r7, #4]
 800a408:	681b      	ldr	r3, [r3, #0]
 800a40a:	69fa      	ldr	r2, [r7, #28]
 800a40c:	430a      	orrs	r2, r1
 800a40e:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800a410:	687b      	ldr	r3, [r7, #4]
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	69db      	ldr	r3, [r3, #28]
 800a416:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a41a:	f023 030f 	bic.w	r3, r3, #15
 800a41e:	687a      	ldr	r2, [r7, #4]
 800a420:	6851      	ldr	r1, [r2, #4]
 800a422:	687a      	ldr	r2, [r7, #4]
 800a424:	6892      	ldr	r2, [r2, #8]
 800a426:	4311      	orrs	r1, r2
 800a428:	687a      	ldr	r2, [r7, #4]
 800a42a:	68d2      	ldr	r2, [r2, #12]
 800a42c:	4311      	orrs	r1, r2
 800a42e:	687a      	ldr	r2, [r7, #4]
 800a430:	6992      	ldr	r2, [r2, #24]
 800a432:	430a      	orrs	r2, r1
 800a434:	431a      	orrs	r2, r3
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	681b      	ldr	r3, [r3, #0]
 800a43a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a43e:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6a1b      	ldr	r3, [r3, #32]
 800a444:	2b01      	cmp	r3, #1
 800a446:	d161      	bne.n	800a50c <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	4a38      	ldr	r2, [pc, #224]	; (800a52c <HAL_I2S_Init+0x274>)
 800a44c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	4a37      	ldr	r2, [pc, #220]	; (800a530 <HAL_I2S_Init+0x278>)
 800a454:	4293      	cmp	r3, r2
 800a456:	d101      	bne.n	800a45c <HAL_I2S_Init+0x1a4>
 800a458:	4b36      	ldr	r3, [pc, #216]	; (800a534 <HAL_I2S_Init+0x27c>)
 800a45a:	e001      	b.n	800a460 <HAL_I2S_Init+0x1a8>
 800a45c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a460:	69db      	ldr	r3, [r3, #28]
 800a462:	687a      	ldr	r2, [r7, #4]
 800a464:	6812      	ldr	r2, [r2, #0]
 800a466:	4932      	ldr	r1, [pc, #200]	; (800a530 <HAL_I2S_Init+0x278>)
 800a468:	428a      	cmp	r2, r1
 800a46a:	d101      	bne.n	800a470 <HAL_I2S_Init+0x1b8>
 800a46c:	4a31      	ldr	r2, [pc, #196]	; (800a534 <HAL_I2S_Init+0x27c>)
 800a46e:	e001      	b.n	800a474 <HAL_I2S_Init+0x1bc>
 800a470:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800a474:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a478:	f023 030f 	bic.w	r3, r3, #15
 800a47c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800a47e:	687b      	ldr	r3, [r7, #4]
 800a480:	681b      	ldr	r3, [r3, #0]
 800a482:	4a2b      	ldr	r2, [pc, #172]	; (800a530 <HAL_I2S_Init+0x278>)
 800a484:	4293      	cmp	r3, r2
 800a486:	d101      	bne.n	800a48c <HAL_I2S_Init+0x1d4>
 800a488:	4b2a      	ldr	r3, [pc, #168]	; (800a534 <HAL_I2S_Init+0x27c>)
 800a48a:	e001      	b.n	800a490 <HAL_I2S_Init+0x1d8>
 800a48c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a490:	2202      	movs	r2, #2
 800a492:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	4a25      	ldr	r2, [pc, #148]	; (800a530 <HAL_I2S_Init+0x278>)
 800a49a:	4293      	cmp	r3, r2
 800a49c:	d101      	bne.n	800a4a2 <HAL_I2S_Init+0x1ea>
 800a49e:	4b25      	ldr	r3, [pc, #148]	; (800a534 <HAL_I2S_Init+0x27c>)
 800a4a0:	e001      	b.n	800a4a6 <HAL_I2S_Init+0x1ee>
 800a4a2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a4a6:	69db      	ldr	r3, [r3, #28]
 800a4a8:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a4aa:	687b      	ldr	r3, [r7, #4]
 800a4ac:	685b      	ldr	r3, [r3, #4]
 800a4ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a4b2:	d003      	beq.n	800a4bc <HAL_I2S_Init+0x204>
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	685b      	ldr	r3, [r3, #4]
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d103      	bne.n	800a4c4 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800a4bc:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a4c0:	613b      	str	r3, [r7, #16]
 800a4c2:	e001      	b.n	800a4c8 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800a4c4:	2300      	movs	r3, #0
 800a4c6:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	689b      	ldr	r3, [r3, #8]
 800a4d0:	b299      	uxth	r1, r3
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	68db      	ldr	r3, [r3, #12]
 800a4d6:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	699b      	ldr	r3, [r3, #24]
 800a4dc:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800a4de:	4303      	orrs	r3, r0
 800a4e0:	b29b      	uxth	r3, r3
 800a4e2:	430b      	orrs	r3, r1
 800a4e4:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	b29a      	uxth	r2, r3
 800a4ea:	897b      	ldrh	r3, [r7, #10]
 800a4ec:	4313      	orrs	r3, r2
 800a4ee:	b29b      	uxth	r3, r3
 800a4f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a4f4:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	4a0d      	ldr	r2, [pc, #52]	; (800a530 <HAL_I2S_Init+0x278>)
 800a4fc:	4293      	cmp	r3, r2
 800a4fe:	d101      	bne.n	800a504 <HAL_I2S_Init+0x24c>
 800a500:	4b0c      	ldr	r3, [pc, #48]	; (800a534 <HAL_I2S_Init+0x27c>)
 800a502:	e001      	b.n	800a508 <HAL_I2S_Init+0x250>
 800a504:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a508:	897a      	ldrh	r2, [r7, #10]
 800a50a:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	2200      	movs	r2, #0
 800a510:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2201      	movs	r2, #1
 800a516:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800a51a:	2300      	movs	r3, #0
}
 800a51c:	4618      	mov	r0, r3
 800a51e:	3720      	adds	r7, #32
 800a520:	46bd      	mov	sp, r7
 800a522:	bd80      	pop	{r7, pc}
 800a524:	0800a62f 	.word	0x0800a62f
 800a528:	cccccccd 	.word	0xcccccccd
 800a52c:	0800aa59 	.word	0x0800aa59
 800a530:	40003800 	.word	0x40003800
 800a534:	40003400 	.word	0x40003400

0800a538 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a538:	b480      	push	{r7}
 800a53a:	b083      	sub	sp, #12
 800a53c:	af00      	add	r7, sp, #0
 800a53e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800a540:	bf00      	nop
 800a542:	370c      	adds	r7, #12
 800a544:	46bd      	mov	sp, r7
 800a546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54a:	4770      	bx	lr

0800a54c <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800a554:	bf00      	nop
 800a556:	370c      	adds	r7, #12
 800a558:	46bd      	mov	sp, r7
 800a55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55e:	4770      	bx	lr

0800a560 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800a560:	b480      	push	{r7}
 800a562:	b083      	sub	sp, #12
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800a568:	bf00      	nop
 800a56a:	370c      	adds	r7, #12
 800a56c:	46bd      	mov	sp, r7
 800a56e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a572:	4770      	bx	lr

0800a574 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b082      	sub	sp, #8
 800a578:	af00      	add	r7, sp, #0
 800a57a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a580:	881a      	ldrh	r2, [r3, #0]
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a58c:	1c9a      	adds	r2, r3, #2
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a596:	b29b      	uxth	r3, r3
 800a598:	3b01      	subs	r3, #1
 800a59a:	b29a      	uxth	r2, r3
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a5a4:	b29b      	uxth	r3, r3
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d10e      	bne.n	800a5c8 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	681b      	ldr	r3, [r3, #0]
 800a5ae:	685a      	ldr	r2, [r3, #4]
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	681b      	ldr	r3, [r3, #0]
 800a5b4:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a5b8:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2201      	movs	r2, #1
 800a5be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800a5c2:	6878      	ldr	r0, [r7, #4]
 800a5c4:	f7ff ffb8 	bl	800a538 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a5c8:	bf00      	nop
 800a5ca:	3708      	adds	r7, #8
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}

0800a5d0 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b082      	sub	sp, #8
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	68da      	ldr	r2, [r3, #12]
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5e2:	b292      	uxth	r2, r2
 800a5e4:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a5ea:	1c9a      	adds	r2, r3, #2
 800a5ec:	687b      	ldr	r3, [r7, #4]
 800a5ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a5f4:	b29b      	uxth	r3, r3
 800a5f6:	3b01      	subs	r3, #1
 800a5f8:	b29a      	uxth	r2, r3
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a602:	b29b      	uxth	r3, r3
 800a604:	2b00      	cmp	r3, #0
 800a606:	d10e      	bne.n	800a626 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a608:	687b      	ldr	r3, [r7, #4]
 800a60a:	681b      	ldr	r3, [r3, #0]
 800a60c:	685a      	ldr	r2, [r3, #4]
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a616:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a618:	687b      	ldr	r3, [r7, #4]
 800a61a:	2201      	movs	r2, #1
 800a61c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800a620:	6878      	ldr	r0, [r7, #4]
 800a622:	f7ff ff93 	bl	800a54c <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a626:	bf00      	nop
 800a628:	3708      	adds	r7, #8
 800a62a:	46bd      	mov	sp, r7
 800a62c:	bd80      	pop	{r7, pc}

0800a62e <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a62e:	b580      	push	{r7, lr}
 800a630:	b086      	sub	sp, #24
 800a632:	af00      	add	r7, sp, #0
 800a634:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a644:	b2db      	uxtb	r3, r3
 800a646:	2b04      	cmp	r3, #4
 800a648:	d13a      	bne.n	800a6c0 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	f003 0301 	and.w	r3, r3, #1
 800a650:	2b01      	cmp	r3, #1
 800a652:	d109      	bne.n	800a668 <I2S_IRQHandler+0x3a>
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	681b      	ldr	r3, [r3, #0]
 800a658:	685b      	ldr	r3, [r3, #4]
 800a65a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a65e:	2b40      	cmp	r3, #64	; 0x40
 800a660:	d102      	bne.n	800a668 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800a662:	6878      	ldr	r0, [r7, #4]
 800a664:	f7ff ffb4 	bl	800a5d0 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a668:	697b      	ldr	r3, [r7, #20]
 800a66a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a66e:	2b40      	cmp	r3, #64	; 0x40
 800a670:	d126      	bne.n	800a6c0 <I2S_IRQHandler+0x92>
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	681b      	ldr	r3, [r3, #0]
 800a676:	685b      	ldr	r3, [r3, #4]
 800a678:	f003 0320 	and.w	r3, r3, #32
 800a67c:	2b20      	cmp	r3, #32
 800a67e:	d11f      	bne.n	800a6c0 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	685a      	ldr	r2, [r3, #4]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a68e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a690:	2300      	movs	r3, #0
 800a692:	613b      	str	r3, [r7, #16]
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	68db      	ldr	r3, [r3, #12]
 800a69a:	613b      	str	r3, [r7, #16]
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	689b      	ldr	r3, [r3, #8]
 800a6a2:	613b      	str	r3, [r7, #16]
 800a6a4:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	2201      	movs	r2, #1
 800a6aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a6ae:	687b      	ldr	r3, [r7, #4]
 800a6b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a6b2:	f043 0202 	orr.w	r2, r3, #2
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f7ff ff50 	bl	800a560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a6c6:	b2db      	uxtb	r3, r3
 800a6c8:	2b03      	cmp	r3, #3
 800a6ca:	d136      	bne.n	800a73a <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800a6cc:	697b      	ldr	r3, [r7, #20]
 800a6ce:	f003 0302 	and.w	r3, r3, #2
 800a6d2:	2b02      	cmp	r3, #2
 800a6d4:	d109      	bne.n	800a6ea <I2S_IRQHandler+0xbc>
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	681b      	ldr	r3, [r3, #0]
 800a6da:	685b      	ldr	r3, [r3, #4]
 800a6dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a6e0:	2b80      	cmp	r3, #128	; 0x80
 800a6e2:	d102      	bne.n	800a6ea <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f7ff ff45 	bl	800a574 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	f003 0308 	and.w	r3, r3, #8
 800a6f0:	2b08      	cmp	r3, #8
 800a6f2:	d122      	bne.n	800a73a <I2S_IRQHandler+0x10c>
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	681b      	ldr	r3, [r3, #0]
 800a6f8:	685b      	ldr	r3, [r3, #4]
 800a6fa:	f003 0320 	and.w	r3, r3, #32
 800a6fe:	2b20      	cmp	r3, #32
 800a700:	d11b      	bne.n	800a73a <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	685a      	ldr	r2, [r3, #4]
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a710:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a712:	2300      	movs	r3, #0
 800a714:	60fb      	str	r3, [r7, #12]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	689b      	ldr	r3, [r3, #8]
 800a71c:	60fb      	str	r3, [r7, #12]
 800a71e:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	2201      	movs	r2, #1
 800a724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a72c:	f043 0204 	orr.w	r2, r3, #4
 800a730:	687b      	ldr	r3, [r7, #4]
 800a732:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f7ff ff13 	bl	800a560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a73a:	bf00      	nop
 800a73c:	3718      	adds	r7, #24
 800a73e:	46bd      	mov	sp, r7
 800a740:	bd80      	pop	{r7, pc}
	...

0800a744 <HAL_I2SEx_TransmitReceive_DMA>:
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s,
                                                uint16_t *pTxData,
                                                uint16_t *pRxData,
                                                uint16_t Size)
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b088      	sub	sp, #32
 800a748:	af00      	add	r7, sp, #0
 800a74a:	60f8      	str	r0, [r7, #12]
 800a74c:	60b9      	str	r1, [r7, #8]
 800a74e:	607a      	str	r2, [r7, #4]
 800a750:	807b      	strh	r3, [r7, #2]
  uint32_t *tmp = NULL;
 800a752:	2300      	movs	r3, #0
 800a754:	61bb      	str	r3, [r7, #24]
  uint32_t tmp1 = 0U;
 800a756:	2300      	movs	r3, #0
 800a758:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a75a:	2300      	movs	r3, #0
 800a75c:	77fb      	strb	r3, [r7, #31]

  if (hi2s->State != HAL_I2S_STATE_READY)
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a764:	b2db      	uxtb	r3, r3
 800a766:	2b01      	cmp	r3, #1
 800a768:	d002      	beq.n	800a770 <HAL_I2SEx_TransmitReceive_DMA+0x2c>
  {
    errorcode = HAL_BUSY;
 800a76a:	2302      	movs	r3, #2
 800a76c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a76e:	e160      	b.n	800aa32 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a770:	68bb      	ldr	r3, [r7, #8]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d005      	beq.n	800a782 <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	2b00      	cmp	r3, #0
 800a77a:	d002      	beq.n	800a782 <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 800a77c:	887b      	ldrh	r3, [r7, #2]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d101      	bne.n	800a786 <HAL_I2SEx_TransmitReceive_DMA+0x42>
  {
    return  HAL_ERROR;
 800a782:	2301      	movs	r3, #1
 800a784:	e15a      	b.n	800aa3c <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800a786:	68fb      	ldr	r3, [r7, #12]
 800a788:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a78c:	b2db      	uxtb	r3, r3
 800a78e:	2b01      	cmp	r3, #1
 800a790:	d101      	bne.n	800a796 <HAL_I2SEx_TransmitReceive_DMA+0x52>
 800a792:	2302      	movs	r3, #2
 800a794:	e152      	b.n	800aa3c <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
 800a796:	68fb      	ldr	r3, [r7, #12]
 800a798:	2201      	movs	r2, #1
 800a79a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  hi2s->pTxBuffPtr = pTxData;
 800a79e:	68ba      	ldr	r2, [r7, #8]
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 800a7a4:	687a      	ldr	r2, [r7, #4]
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	62da      	str	r2, [r3, #44]	; 0x2c

  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800a7aa:	68fb      	ldr	r3, [r7, #12]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	69db      	ldr	r3, [r3, #28]
 800a7b0:	f003 0307 	and.w	r3, r3, #7
 800a7b4:	617b      	str	r3, [r7, #20]
  /* Check the Data format: When a 16-bit data frame or a 16-bit data frame extended
  is selected during the I2S configuration phase, the Size parameter means the number
  of 16-bit data length in the transaction and when a 24-bit data frame or a 32-bit data
  frame is selected the Size parameter means the number of 16-bit data length. */
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 800a7b6:	697b      	ldr	r3, [r7, #20]
 800a7b8:	2b03      	cmp	r3, #3
 800a7ba:	d002      	beq.n	800a7c2 <HAL_I2SEx_TransmitReceive_DMA+0x7e>
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	2b05      	cmp	r3, #5
 800a7c0:	d114      	bne.n	800a7ec <HAL_I2SEx_TransmitReceive_DMA+0xa8>
  {
    hi2s->TxXferSize  = (Size << 1U);
 800a7c2:	887b      	ldrh	r3, [r7, #2]
 800a7c4:	005b      	lsls	r3, r3, #1
 800a7c6:	b29a      	uxth	r2, r3
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 800a7cc:	887b      	ldrh	r3, [r7, #2]
 800a7ce:	005b      	lsls	r3, r3, #1
 800a7d0:	b29a      	uxth	r2, r3
 800a7d2:	68fb      	ldr	r3, [r7, #12]
 800a7d4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 800a7d6:	887b      	ldrh	r3, [r7, #2]
 800a7d8:	005b      	lsls	r3, r3, #1
 800a7da:	b29a      	uxth	r2, r3
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 800a7e0:	887b      	ldrh	r3, [r7, #2]
 800a7e2:	005b      	lsls	r3, r3, #1
 800a7e4:	b29a      	uxth	r2, r3
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	865a      	strh	r2, [r3, #50]	; 0x32
 800a7ea:	e00b      	b.n	800a804 <HAL_I2SEx_TransmitReceive_DMA+0xc0>
  }
  else
  {
    hi2s->TxXferSize  = Size;
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	887a      	ldrh	r2, [r7, #2]
 800a7f0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	887a      	ldrh	r2, [r7, #2]
 800a7f6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	887a      	ldrh	r2, [r7, #2]
 800a7fc:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	887a      	ldrh	r2, [r7, #2]
 800a802:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	2200      	movs	r2, #0
 800a808:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 800a80a:	68fb      	ldr	r3, [r7, #12]
 800a80c:	2205      	movs	r2, #5
 800a80e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a816:	4a8b      	ldr	r2, [pc, #556]	; (800aa44 <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 800a818:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a81e:	4a8a      	ldr	r2, [pc, #552]	; (800aa48 <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 800a820:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a826:	4a89      	ldr	r2, [pc, #548]	; (800aa4c <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 800a828:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the I2S Tx DMA Half transfer complete callback as NULL */
  hi2s->hdmatx->XferHalfCpltCallback  = NULL;
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a82e:	2200      	movs	r2, #0
 800a830:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback as NULL */
  hi2s->hdmatx->XferCpltCallback  = NULL;
 800a832:	68fb      	ldr	r3, [r7, #12]
 800a834:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a836:	2200      	movs	r2, #0
 800a838:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Tx DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a83e:	4a83      	ldr	r2, [pc, #524]	; (800aa4c <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 800a840:	64da      	str	r2, [r3, #76]	; 0x4c

  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 800a842:	68fb      	ldr	r3, [r7, #12]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	69db      	ldr	r3, [r3, #28]
 800a848:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a84c:	617b      	str	r3, [r7, #20]
  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 800a84e:	697b      	ldr	r3, [r7, #20]
 800a850:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a854:	d002      	beq.n	800a85c <HAL_I2SEx_TransmitReceive_DMA+0x118>
 800a856:	697b      	ldr	r3, [r7, #20]
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d16b      	bne.n	800a934 <HAL_I2SEx_TransmitReceive_DMA+0x1f0>
  {
    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 800a85c:	1d3b      	adds	r3, r7, #4
 800a85e:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 800a860:	68fb      	ldr	r3, [r7, #12]
 800a862:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	4a79      	ldr	r2, [pc, #484]	; (800aa50 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a86a:	4293      	cmp	r3, r2
 800a86c:	d101      	bne.n	800a872 <HAL_I2SEx_TransmitReceive_DMA+0x12e>
 800a86e:	4b79      	ldr	r3, [pc, #484]	; (800aa54 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a870:	e001      	b.n	800a876 <HAL_I2SEx_TransmitReceive_DMA+0x132>
 800a872:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a876:	330c      	adds	r3, #12
 800a878:	4619      	mov	r1, r3
 800a87a:	69bb      	ldr	r3, [r7, #24]
 800a87c:	681a      	ldr	r2, [r3, #0]
 800a87e:	68fb      	ldr	r3, [r7, #12]
 800a880:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a882:	b29b      	uxth	r3, r3
 800a884:	f7fd fe4c 	bl	8008520 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4a70      	ldr	r2, [pc, #448]	; (800aa50 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a88e:	4293      	cmp	r3, r2
 800a890:	d101      	bne.n	800a896 <HAL_I2SEx_TransmitReceive_DMA+0x152>
 800a892:	4b70      	ldr	r3, [pc, #448]	; (800aa54 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a894:	e001      	b.n	800a89a <HAL_I2SEx_TransmitReceive_DMA+0x156>
 800a896:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a89a:	685a      	ldr	r2, [r3, #4]
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	681b      	ldr	r3, [r3, #0]
 800a8a0:	496b      	ldr	r1, [pc, #428]	; (800aa50 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a8a2:	428b      	cmp	r3, r1
 800a8a4:	d101      	bne.n	800a8aa <HAL_I2SEx_TransmitReceive_DMA+0x166>
 800a8a6:	4b6b      	ldr	r3, [pc, #428]	; (800aa54 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a8a8:	e001      	b.n	800a8ae <HAL_I2SEx_TransmitReceive_DMA+0x16a>
 800a8aa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a8ae:	f042 0201 	orr.w	r2, r2, #1
 800a8b2:	605a      	str	r2, [r3, #4]

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 800a8b4:	f107 0308 	add.w	r3, r7, #8
 800a8b8:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a8be:	69bb      	ldr	r3, [r7, #24]
 800a8c0:	6819      	ldr	r1, [r3, #0]
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	330c      	adds	r3, #12
 800a8c8:	461a      	mov	r2, r3
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a8ce:	b29b      	uxth	r3, r3
 800a8d0:	f7fd fe26 	bl	8008520 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800a8d4:	68fb      	ldr	r3, [r7, #12]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	685a      	ldr	r2, [r3, #4]
 800a8da:	68fb      	ldr	r3, [r7, #12]
 800a8dc:	681b      	ldr	r3, [r3, #0]
 800a8de:	f042 0202 	orr.w	r2, r2, #2
 800a8e2:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800a8e4:	68fb      	ldr	r3, [r7, #12]
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	69db      	ldr	r3, [r3, #28]
 800a8ea:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a8ee:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a8f2:	f000 809e 	beq.w	800aa32 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    {
      /* Enable I2Sext(receiver) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 800a8f6:	68fb      	ldr	r3, [r7, #12]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	4a55      	ldr	r2, [pc, #340]	; (800aa50 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a8fc:	4293      	cmp	r3, r2
 800a8fe:	d101      	bne.n	800a904 <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
 800a900:	4b54      	ldr	r3, [pc, #336]	; (800aa54 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a902:	e001      	b.n	800a908 <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
 800a904:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a908:	69da      	ldr	r2, [r3, #28]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	4950      	ldr	r1, [pc, #320]	; (800aa50 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a910:	428b      	cmp	r3, r1
 800a912:	d101      	bne.n	800a918 <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 800a914:	4b4f      	ldr	r3, [pc, #316]	; (800aa54 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a916:	e001      	b.n	800a91c <HAL_I2SEx_TransmitReceive_DMA+0x1d8>
 800a918:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a91c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a920:	61da      	str	r2, [r3, #28]

      /* Enable I2S peripheral after the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 800a922:	68fb      	ldr	r3, [r7, #12]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	69da      	ldr	r2, [r3, #28]
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a930:	61da      	str	r2, [r3, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800a932:	e07e      	b.n	800aa32 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }
  else
  {
    /* Check if Master Receiver mode is selected */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800a934:	68fb      	ldr	r3, [r7, #12]
 800a936:	681b      	ldr	r3, [r3, #0]
 800a938:	69db      	ldr	r3, [r3, #28]
 800a93a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a93e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a942:	d10a      	bne.n	800a95a <HAL_I2SEx_TransmitReceive_DMA+0x216>
    {
      /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
      access to the SPI_SR register. */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a944:	2300      	movs	r3, #0
 800a946:	613b      	str	r3, [r7, #16]
 800a948:	68fb      	ldr	r3, [r7, #12]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	68db      	ldr	r3, [r3, #12]
 800a94e:	613b      	str	r3, [r7, #16]
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	689b      	ldr	r3, [r3, #8]
 800a956:	613b      	str	r3, [r7, #16]
 800a958:	693b      	ldr	r3, [r7, #16]
    }
    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 800a95a:	f107 0308 	add.w	r3, r7, #8
 800a95e:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a964:	69bb      	ldr	r3, [r7, #24]
 800a966:	6819      	ldr	r1, [r3, #0]
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	681b      	ldr	r3, [r3, #0]
 800a96c:	4a38      	ldr	r2, [pc, #224]	; (800aa50 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a96e:	4293      	cmp	r3, r2
 800a970:	d101      	bne.n	800a976 <HAL_I2SEx_TransmitReceive_DMA+0x232>
 800a972:	4b38      	ldr	r3, [pc, #224]	; (800aa54 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a974:	e001      	b.n	800a97a <HAL_I2SEx_TransmitReceive_DMA+0x236>
 800a976:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a97a:	330c      	adds	r3, #12
 800a97c:	461a      	mov	r2, r3
 800a97e:	68fb      	ldr	r3, [r7, #12]
 800a980:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a982:	b29b      	uxth	r3, r3
 800a984:	f7fd fdcc 	bl	8008520 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800a988:	68fb      	ldr	r3, [r7, #12]
 800a98a:	681b      	ldr	r3, [r3, #0]
 800a98c:	4a30      	ldr	r2, [pc, #192]	; (800aa50 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d101      	bne.n	800a996 <HAL_I2SEx_TransmitReceive_DMA+0x252>
 800a992:	4b30      	ldr	r3, [pc, #192]	; (800aa54 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a994:	e001      	b.n	800a99a <HAL_I2SEx_TransmitReceive_DMA+0x256>
 800a996:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a99a:	685a      	ldr	r2, [r3, #4]
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	492b      	ldr	r1, [pc, #172]	; (800aa50 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a9a2:	428b      	cmp	r3, r1
 800a9a4:	d101      	bne.n	800a9aa <HAL_I2SEx_TransmitReceive_DMA+0x266>
 800a9a6:	4b2b      	ldr	r3, [pc, #172]	; (800aa54 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a9a8:	e001      	b.n	800a9ae <HAL_I2SEx_TransmitReceive_DMA+0x26a>
 800a9aa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a9ae:	f042 0202 	orr.w	r2, r2, #2
 800a9b2:	605a      	str	r2, [r3, #4]

    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 800a9b4:	1d3b      	adds	r3, r7, #4
 800a9b6:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 800a9b8:	68fb      	ldr	r3, [r7, #12]
 800a9ba:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	330c      	adds	r3, #12
 800a9c2:	4619      	mov	r1, r3
 800a9c4:	69bb      	ldr	r3, [r7, #24]
 800a9c6:	681a      	ldr	r2, [r3, #0]
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a9cc:	b29b      	uxth	r3, r3
 800a9ce:	f7fd fda7 	bl	8008520 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	681b      	ldr	r3, [r3, #0]
 800a9d6:	685a      	ldr	r2, [r3, #4]
 800a9d8:	68fb      	ldr	r3, [r7, #12]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f042 0201 	orr.w	r2, r2, #1
 800a9e0:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800a9e2:	68fb      	ldr	r3, [r7, #12]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	69db      	ldr	r3, [r3, #28]
 800a9e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a9ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a9f0:	d01e      	beq.n	800aa30 <HAL_I2SEx_TransmitReceive_DMA+0x2ec>
    {
      /* Enable I2Sext(transmitter) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	4a16      	ldr	r2, [pc, #88]	; (800aa50 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a9f8:	4293      	cmp	r3, r2
 800a9fa:	d101      	bne.n	800aa00 <HAL_I2SEx_TransmitReceive_DMA+0x2bc>
 800a9fc:	4b15      	ldr	r3, [pc, #84]	; (800aa54 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a9fe:	e001      	b.n	800aa04 <HAL_I2SEx_TransmitReceive_DMA+0x2c0>
 800aa00:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aa04:	69da      	ldr	r2, [r3, #28]
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	4911      	ldr	r1, [pc, #68]	; (800aa50 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800aa0c:	428b      	cmp	r3, r1
 800aa0e:	d101      	bne.n	800aa14 <HAL_I2SEx_TransmitReceive_DMA+0x2d0>
 800aa10:	4b10      	ldr	r3, [pc, #64]	; (800aa54 <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800aa12:	e001      	b.n	800aa18 <HAL_I2SEx_TransmitReceive_DMA+0x2d4>
 800aa14:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aa18:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800aa1c:	61da      	str	r2, [r3, #28]
      /* Enable I2S peripheral before the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	69da      	ldr	r2, [r3, #28]
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800aa2c:	61da      	str	r2, [r3, #28]
 800aa2e:	e000      	b.n	800aa32 <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }

error :
 800aa30:	bf00      	nop
  __HAL_UNLOCK(hi2s);
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	2200      	movs	r2, #0
 800aa36:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return errorcode;
 800aa3a:	7ffb      	ldrb	r3, [r7, #31]
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	3720      	adds	r7, #32
 800aa40:	46bd      	mov	sp, r7
 800aa42:	bd80      	pop	{r7, pc}
 800aa44:	0800ad01 	.word	0x0800ad01
 800aa48:	0800ad1d 	.word	0x0800ad1d
 800aa4c:	0800adf5 	.word	0x0800adf5
 800aa50:	40003800 	.word	0x40003800
 800aa54:	40003400 	.word	0x40003400

0800aa58 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800aa58:	b580      	push	{r7, lr}
 800aa5a:	b088      	sub	sp, #32
 800aa5c:	af00      	add	r7, sp, #0
 800aa5e:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	689b      	ldr	r3, [r3, #8]
 800aa66:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4aa2      	ldr	r2, [pc, #648]	; (800acf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d101      	bne.n	800aa76 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800aa72:	4ba2      	ldr	r3, [pc, #648]	; (800acfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800aa74:	e001      	b.n	800aa7a <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800aa76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aa7a:	689b      	ldr	r3, [r3, #8]
 800aa7c:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800aa7e:	687b      	ldr	r3, [r7, #4]
 800aa80:	681b      	ldr	r3, [r3, #0]
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	4a9b      	ldr	r2, [pc, #620]	; (800acf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d101      	bne.n	800aa94 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800aa90:	4b9a      	ldr	r3, [pc, #616]	; (800acfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800aa92:	e001      	b.n	800aa98 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800aa94:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aa98:	685b      	ldr	r3, [r3, #4]
 800aa9a:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	685b      	ldr	r3, [r3, #4]
 800aaa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aaa4:	d004      	beq.n	800aab0 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	685b      	ldr	r3, [r3, #4]
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	f040 8099 	bne.w	800abe2 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800aab0:	69fb      	ldr	r3, [r7, #28]
 800aab2:	f003 0302 	and.w	r3, r3, #2
 800aab6:	2b02      	cmp	r3, #2
 800aab8:	d107      	bne.n	800aaca <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800aaba:	697b      	ldr	r3, [r7, #20]
 800aabc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d002      	beq.n	800aaca <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800aac4:	6878      	ldr	r0, [r7, #4]
 800aac6:	f000 f9d5 	bl	800ae74 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800aaca:	69bb      	ldr	r3, [r7, #24]
 800aacc:	f003 0301 	and.w	r3, r3, #1
 800aad0:	2b01      	cmp	r3, #1
 800aad2:	d107      	bne.n	800aae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800aad4:	693b      	ldr	r3, [r7, #16]
 800aad6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d002      	beq.n	800aae4 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800aade:	6878      	ldr	r0, [r7, #4]
 800aae0:	f000 fa78 	bl	800afd4 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800aae4:	69bb      	ldr	r3, [r7, #24]
 800aae6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaea:	2b40      	cmp	r3, #64	; 0x40
 800aaec:	d13a      	bne.n	800ab64 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800aaee:	693b      	ldr	r3, [r7, #16]
 800aaf0:	f003 0320 	and.w	r3, r3, #32
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d035      	beq.n	800ab64 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	4a7e      	ldr	r2, [pc, #504]	; (800acf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	d101      	bne.n	800ab06 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800ab02:	4b7e      	ldr	r3, [pc, #504]	; (800acfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800ab04:	e001      	b.n	800ab0a <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800ab06:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ab0a:	685a      	ldr	r2, [r3, #4]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	681b      	ldr	r3, [r3, #0]
 800ab10:	4979      	ldr	r1, [pc, #484]	; (800acf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800ab12:	428b      	cmp	r3, r1
 800ab14:	d101      	bne.n	800ab1a <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800ab16:	4b79      	ldr	r3, [pc, #484]	; (800acfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800ab18:	e001      	b.n	800ab1e <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800ab1a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ab1e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ab22:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ab24:	687b      	ldr	r3, [r7, #4]
 800ab26:	681b      	ldr	r3, [r3, #0]
 800ab28:	685a      	ldr	r2, [r3, #4]
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ab32:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800ab34:	2300      	movs	r3, #0
 800ab36:	60fb      	str	r3, [r7, #12]
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	68db      	ldr	r3, [r3, #12]
 800ab3e:	60fb      	str	r3, [r7, #12]
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	689b      	ldr	r3, [r3, #8]
 800ab46:	60fb      	str	r3, [r7, #12]
 800ab48:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	2201      	movs	r2, #1
 800ab4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800ab52:	687b      	ldr	r3, [r7, #4]
 800ab54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab56:	f043 0202 	orr.w	r2, r3, #2
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ab5e:	6878      	ldr	r0, [r7, #4]
 800ab60:	f7ff fcfe 	bl	800a560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ab64:	69fb      	ldr	r3, [r7, #28]
 800ab66:	f003 0308 	and.w	r3, r3, #8
 800ab6a:	2b08      	cmp	r3, #8
 800ab6c:	f040 80be 	bne.w	800acec <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800ab70:	697b      	ldr	r3, [r7, #20]
 800ab72:	f003 0320 	and.w	r3, r3, #32
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	f000 80b8 	beq.w	800acec <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	685a      	ldr	r2, [r3, #4]
 800ab82:	687b      	ldr	r3, [r7, #4]
 800ab84:	681b      	ldr	r3, [r3, #0]
 800ab86:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ab8a:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	681b      	ldr	r3, [r3, #0]
 800ab90:	4a59      	ldr	r2, [pc, #356]	; (800acf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800ab92:	4293      	cmp	r3, r2
 800ab94:	d101      	bne.n	800ab9a <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800ab96:	4b59      	ldr	r3, [pc, #356]	; (800acfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800ab98:	e001      	b.n	800ab9e <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800ab9a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ab9e:	685a      	ldr	r2, [r3, #4]
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	4954      	ldr	r1, [pc, #336]	; (800acf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800aba6:	428b      	cmp	r3, r1
 800aba8:	d101      	bne.n	800abae <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800abaa:	4b54      	ldr	r3, [pc, #336]	; (800acfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800abac:	e001      	b.n	800abb2 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800abae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800abb2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800abb6:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800abb8:	2300      	movs	r3, #0
 800abba:	60bb      	str	r3, [r7, #8]
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	689b      	ldr	r3, [r3, #8]
 800abc2:	60bb      	str	r3, [r7, #8]
 800abc4:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800abc6:	687b      	ldr	r3, [r7, #4]
 800abc8:	2201      	movs	r2, #1
 800abca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800abd2:	f043 0204 	orr.w	r2, r3, #4
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f7ff fcc0 	bl	800a560 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800abe0:	e084      	b.n	800acec <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800abe2:	69bb      	ldr	r3, [r7, #24]
 800abe4:	f003 0302 	and.w	r3, r3, #2
 800abe8:	2b02      	cmp	r3, #2
 800abea:	d107      	bne.n	800abfc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800abec:	693b      	ldr	r3, [r7, #16]
 800abee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800abf2:	2b00      	cmp	r3, #0
 800abf4:	d002      	beq.n	800abfc <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800abf6:	6878      	ldr	r0, [r7, #4]
 800abf8:	f000 f96e 	bl	800aed8 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800abfc:	69fb      	ldr	r3, [r7, #28]
 800abfe:	f003 0301 	and.w	r3, r3, #1
 800ac02:	2b01      	cmp	r3, #1
 800ac04:	d107      	bne.n	800ac16 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800ac06:	697b      	ldr	r3, [r7, #20]
 800ac08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac0c:	2b00      	cmp	r3, #0
 800ac0e:	d002      	beq.n	800ac16 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f000 f9ad 	bl	800af70 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800ac16:	69fb      	ldr	r3, [r7, #28]
 800ac18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ac1c:	2b40      	cmp	r3, #64	; 0x40
 800ac1e:	d12f      	bne.n	800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800ac20:	697b      	ldr	r3, [r7, #20]
 800ac22:	f003 0320 	and.w	r3, r3, #32
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d02a      	beq.n	800ac80 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	685a      	ldr	r2, [r3, #4]
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ac38:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	4a2e      	ldr	r2, [pc, #184]	; (800acf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800ac40:	4293      	cmp	r3, r2
 800ac42:	d101      	bne.n	800ac48 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800ac44:	4b2d      	ldr	r3, [pc, #180]	; (800acfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800ac46:	e001      	b.n	800ac4c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800ac48:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac4c:	685a      	ldr	r2, [r3, #4]
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	4929      	ldr	r1, [pc, #164]	; (800acf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800ac54:	428b      	cmp	r3, r1
 800ac56:	d101      	bne.n	800ac5c <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800ac58:	4b28      	ldr	r3, [pc, #160]	; (800acfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800ac5a:	e001      	b.n	800ac60 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800ac5c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac60:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ac64:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2201      	movs	r2, #1
 800ac6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ac72:	f043 0202 	orr.w	r2, r3, #2
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ac7a:	6878      	ldr	r0, [r7, #4]
 800ac7c:	f7ff fc70 	bl	800a560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800ac80:	69bb      	ldr	r3, [r7, #24]
 800ac82:	f003 0308 	and.w	r3, r3, #8
 800ac86:	2b08      	cmp	r3, #8
 800ac88:	d131      	bne.n	800acee <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800ac8a:	693b      	ldr	r3, [r7, #16]
 800ac8c:	f003 0320 	and.w	r3, r3, #32
 800ac90:	2b00      	cmp	r3, #0
 800ac92:	d02c      	beq.n	800acee <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ac94:	687b      	ldr	r3, [r7, #4]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	4a17      	ldr	r2, [pc, #92]	; (800acf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800ac9a:	4293      	cmp	r3, r2
 800ac9c:	d101      	bne.n	800aca2 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800ac9e:	4b17      	ldr	r3, [pc, #92]	; (800acfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800aca0:	e001      	b.n	800aca6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800aca2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aca6:	685a      	ldr	r2, [r3, #4]
 800aca8:	687b      	ldr	r3, [r7, #4]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	4912      	ldr	r1, [pc, #72]	; (800acf8 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800acae:	428b      	cmp	r3, r1
 800acb0:	d101      	bne.n	800acb6 <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800acb2:	4b12      	ldr	r3, [pc, #72]	; (800acfc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800acb4:	e001      	b.n	800acba <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800acb6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800acba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800acbe:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	685a      	ldr	r2, [r3, #4]
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	681b      	ldr	r3, [r3, #0]
 800acca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800acce:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800acd0:	687b      	ldr	r3, [r7, #4]
 800acd2:	2201      	movs	r2, #1
 800acd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800acdc:	f043 0204 	orr.w	r2, r3, #4
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800ace4:	6878      	ldr	r0, [r7, #4]
 800ace6:	f7ff fc3b 	bl	800a560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800acea:	e000      	b.n	800acee <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800acec:	bf00      	nop
}
 800acee:	bf00      	nop
 800acf0:	3720      	adds	r7, #32
 800acf2:	46bd      	mov	sp, r7
 800acf4:	bd80      	pop	{r7, pc}
 800acf6:	bf00      	nop
 800acf8:	40003800 	.word	0x40003800
 800acfc:	40003400 	.word	0x40003400

0800ad00 <I2SEx_TxRxDMAHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMAHalfCplt(DMA_HandleTypeDef *hdma)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b084      	sub	sp, #16
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad0c:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 800ad0e:	68f8      	ldr	r0, [r7, #12]
 800ad10:	f7f6 fc1e 	bl	8001550 <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800ad14:	bf00      	nop
 800ad16:	3710      	adds	r7, #16
 800ad18:	46bd      	mov	sp, r7
 800ad1a:	bd80      	pop	{r7, pc}

0800ad1c <I2SEx_TxRxDMACplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMACplt(DMA_HandleTypeDef *hdma)
{
 800ad1c:	b580      	push	{r7, lr}
 800ad1e:	b084      	sub	sp, #16
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad28:	60fb      	str	r3, [r7, #12]

  /* If DMA is configured in DMA_NORMAL mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800ad2a:	687b      	ldr	r3, [r7, #4]
 800ad2c:	69db      	ldr	r3, [r3, #28]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d155      	bne.n	800adde <I2SEx_TxRxDMACplt+0xc2>
  {
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	681b      	ldr	r3, [r3, #0]
 800ad36:	69db      	ldr	r3, [r3, #28]
 800ad38:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ad3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ad40:	d006      	beq.n	800ad50 <I2SEx_TxRxDMACplt+0x34>
        ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	69db      	ldr	r3, [r3, #28]
 800ad48:	f403 7340 	and.w	r3, r3, #768	; 0x300
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d11e      	bne.n	800ad8e <I2SEx_TxRxDMACplt+0x72>
    /* Disable Tx & Rx DMA Requests */
    {
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	4a25      	ldr	r2, [pc, #148]	; (800adec <I2SEx_TxRxDMACplt+0xd0>)
 800ad56:	4293      	cmp	r3, r2
 800ad58:	d101      	bne.n	800ad5e <I2SEx_TxRxDMACplt+0x42>
 800ad5a:	4b25      	ldr	r3, [pc, #148]	; (800adf0 <I2SEx_TxRxDMACplt+0xd4>)
 800ad5c:	e001      	b.n	800ad62 <I2SEx_TxRxDMACplt+0x46>
 800ad5e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad62:	685a      	ldr	r2, [r3, #4]
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4920      	ldr	r1, [pc, #128]	; (800adec <I2SEx_TxRxDMACplt+0xd0>)
 800ad6a:	428b      	cmp	r3, r1
 800ad6c:	d101      	bne.n	800ad72 <I2SEx_TxRxDMACplt+0x56>
 800ad6e:	4b20      	ldr	r3, [pc, #128]	; (800adf0 <I2SEx_TxRxDMACplt+0xd4>)
 800ad70:	e001      	b.n	800ad76 <I2SEx_TxRxDMACplt+0x5a>
 800ad72:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad76:	f022 0201 	bic.w	r2, r2, #1
 800ad7a:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	685a      	ldr	r2, [r3, #4]
 800ad82:	68fb      	ldr	r3, [r7, #12]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	f022 0202 	bic.w	r2, r2, #2
 800ad8a:	605a      	str	r2, [r3, #4]
 800ad8c:	e01d      	b.n	800adca <I2SEx_TxRxDMACplt+0xae>
    }
    else
    {
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	685a      	ldr	r2, [r3, #4]
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	681b      	ldr	r3, [r3, #0]
 800ad98:	f022 0201 	bic.w	r2, r2, #1
 800ad9c:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	681b      	ldr	r3, [r3, #0]
 800ada2:	4a12      	ldr	r2, [pc, #72]	; (800adec <I2SEx_TxRxDMACplt+0xd0>)
 800ada4:	4293      	cmp	r3, r2
 800ada6:	d101      	bne.n	800adac <I2SEx_TxRxDMACplt+0x90>
 800ada8:	4b11      	ldr	r3, [pc, #68]	; (800adf0 <I2SEx_TxRxDMACplt+0xd4>)
 800adaa:	e001      	b.n	800adb0 <I2SEx_TxRxDMACplt+0x94>
 800adac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800adb0:	685a      	ldr	r2, [r3, #4]
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	681b      	ldr	r3, [r3, #0]
 800adb6:	490d      	ldr	r1, [pc, #52]	; (800adec <I2SEx_TxRxDMACplt+0xd0>)
 800adb8:	428b      	cmp	r3, r1
 800adba:	d101      	bne.n	800adc0 <I2SEx_TxRxDMACplt+0xa4>
 800adbc:	4b0c      	ldr	r3, [pc, #48]	; (800adf0 <I2SEx_TxRxDMACplt+0xd4>)
 800adbe:	e001      	b.n	800adc4 <I2SEx_TxRxDMACplt+0xa8>
 800adc0:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800adc4:	f022 0202 	bic.w	r2, r2, #2
 800adc8:	605a      	str	r2, [r3, #4]
    }

    hi2s->RxXferCount = 0U;
 800adca:	68fb      	ldr	r3, [r7, #12]
 800adcc:	2200      	movs	r2, #0
 800adce:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->TxXferCount = 0U;
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	2200      	movs	r2, #0
 800add4:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2s->State = HAL_I2S_STATE_READY;
 800add6:	68fb      	ldr	r3, [r7, #12]
 800add8:	2201      	movs	r2, #1
 800adda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxCpltCallback(hi2s);
 800adde:	68f8      	ldr	r0, [r7, #12]
 800ade0:	f7f6 fc66 	bl	80016b0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800ade4:	bf00      	nop
 800ade6:	3710      	adds	r7, #16
 800ade8:	46bd      	mov	sp, r7
 800adea:	bd80      	pop	{r7, pc}
 800adec:	40003800 	.word	0x40003800
 800adf0:	40003400 	.word	0x40003400

0800adf4 <I2SEx_TxRxDMAError>:
  * @brief  DMA I2S communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void I2SEx_TxRxDMAError(DMA_HandleTypeDef *hdma)
{
 800adf4:	b580      	push	{r7, lr}
 800adf6:	b084      	sub	sp, #16
 800adf8:	af00      	add	r7, sp, #0
 800adfa:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae00:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	685a      	ldr	r2, [r3, #4]
 800ae08:	68fb      	ldr	r3, [r7, #12]
 800ae0a:	681b      	ldr	r3, [r3, #0]
 800ae0c:	f022 0203 	bic.w	r2, r2, #3
 800ae10:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800ae12:	68fb      	ldr	r3, [r7, #12]
 800ae14:	681b      	ldr	r3, [r3, #0]
 800ae16:	4a15      	ldr	r2, [pc, #84]	; (800ae6c <I2SEx_TxRxDMAError+0x78>)
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d101      	bne.n	800ae20 <I2SEx_TxRxDMAError+0x2c>
 800ae1c:	4b14      	ldr	r3, [pc, #80]	; (800ae70 <I2SEx_TxRxDMAError+0x7c>)
 800ae1e:	e001      	b.n	800ae24 <I2SEx_TxRxDMAError+0x30>
 800ae20:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ae24:	685a      	ldr	r2, [r3, #4]
 800ae26:	68fb      	ldr	r3, [r7, #12]
 800ae28:	681b      	ldr	r3, [r3, #0]
 800ae2a:	4910      	ldr	r1, [pc, #64]	; (800ae6c <I2SEx_TxRxDMAError+0x78>)
 800ae2c:	428b      	cmp	r3, r1
 800ae2e:	d101      	bne.n	800ae34 <I2SEx_TxRxDMAError+0x40>
 800ae30:	4b0f      	ldr	r3, [pc, #60]	; (800ae70 <I2SEx_TxRxDMAError+0x7c>)
 800ae32:	e001      	b.n	800ae38 <I2SEx_TxRxDMAError+0x44>
 800ae34:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ae38:	f022 0203 	bic.w	r2, r2, #3
 800ae3c:	605a      	str	r2, [r3, #4]

  hi2s->TxXferCount = 0U;
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	2200      	movs	r2, #0
 800ae42:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	2200      	movs	r2, #0
 800ae48:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	2201      	movs	r2, #1
 800ae4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ae56:	f043 0208 	orr.w	r2, r3, #8
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800ae5e:	68f8      	ldr	r0, [r7, #12]
 800ae60:	f7ff fb7e 	bl	800a560 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800ae64:	bf00      	nop
 800ae66:	3710      	adds	r7, #16
 800ae68:	46bd      	mov	sp, r7
 800ae6a:	bd80      	pop	{r7, pc}
 800ae6c:	40003800 	.word	0x40003800
 800ae70:	40003400 	.word	0x40003400

0800ae74 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800ae74:	b580      	push	{r7, lr}
 800ae76:	b082      	sub	sp, #8
 800ae78:	af00      	add	r7, sp, #0
 800ae7a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ae80:	1c99      	adds	r1, r3, #2
 800ae82:	687a      	ldr	r2, [r7, #4]
 800ae84:	6251      	str	r1, [r2, #36]	; 0x24
 800ae86:	881a      	ldrh	r2, [r3, #0]
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ae92:	b29b      	uxth	r3, r3
 800ae94:	3b01      	subs	r3, #1
 800ae96:	b29a      	uxth	r2, r3
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800ae9c:	687b      	ldr	r3, [r7, #4]
 800ae9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800aea0:	b29b      	uxth	r3, r3
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d113      	bne.n	800aece <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	685a      	ldr	r2, [r3, #4]
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800aeb4:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800aeba:	b29b      	uxth	r3, r3
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d106      	bne.n	800aece <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2201      	movs	r2, #1
 800aec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800aec8:	6878      	ldr	r0, [r7, #4]
 800aeca:	f7f6 fbf1 	bl	80016b0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800aece:	bf00      	nop
 800aed0:	3708      	adds	r7, #8
 800aed2:	46bd      	mov	sp, r7
 800aed4:	bd80      	pop	{r7, pc}
	...

0800aed8 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800aed8:	b580      	push	{r7, lr}
 800aeda:	b082      	sub	sp, #8
 800aedc:	af00      	add	r7, sp, #0
 800aede:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800aee0:	687b      	ldr	r3, [r7, #4]
 800aee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800aee4:	1c99      	adds	r1, r3, #2
 800aee6:	687a      	ldr	r2, [r7, #4]
 800aee8:	6251      	str	r1, [r2, #36]	; 0x24
 800aeea:	8819      	ldrh	r1, [r3, #0]
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	4a1d      	ldr	r2, [pc, #116]	; (800af68 <I2SEx_TxISR_I2SExt+0x90>)
 800aef2:	4293      	cmp	r3, r2
 800aef4:	d101      	bne.n	800aefa <I2SEx_TxISR_I2SExt+0x22>
 800aef6:	4b1d      	ldr	r3, [pc, #116]	; (800af6c <I2SEx_TxISR_I2SExt+0x94>)
 800aef8:	e001      	b.n	800aefe <I2SEx_TxISR_I2SExt+0x26>
 800aefa:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aefe:	460a      	mov	r2, r1
 800af00:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af06:	b29b      	uxth	r3, r3
 800af08:	3b01      	subs	r3, #1
 800af0a:	b29a      	uxth	r2, r3
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800af14:	b29b      	uxth	r3, r3
 800af16:	2b00      	cmp	r3, #0
 800af18:	d121      	bne.n	800af5e <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	4a12      	ldr	r2, [pc, #72]	; (800af68 <I2SEx_TxISR_I2SExt+0x90>)
 800af20:	4293      	cmp	r3, r2
 800af22:	d101      	bne.n	800af28 <I2SEx_TxISR_I2SExt+0x50>
 800af24:	4b11      	ldr	r3, [pc, #68]	; (800af6c <I2SEx_TxISR_I2SExt+0x94>)
 800af26:	e001      	b.n	800af2c <I2SEx_TxISR_I2SExt+0x54>
 800af28:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800af2c:	685a      	ldr	r2, [r3, #4]
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	490d      	ldr	r1, [pc, #52]	; (800af68 <I2SEx_TxISR_I2SExt+0x90>)
 800af34:	428b      	cmp	r3, r1
 800af36:	d101      	bne.n	800af3c <I2SEx_TxISR_I2SExt+0x64>
 800af38:	4b0c      	ldr	r3, [pc, #48]	; (800af6c <I2SEx_TxISR_I2SExt+0x94>)
 800af3a:	e001      	b.n	800af40 <I2SEx_TxISR_I2SExt+0x68>
 800af3c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800af40:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800af44:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800af4a:	b29b      	uxth	r3, r3
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	d106      	bne.n	800af5e <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800af50:	687b      	ldr	r3, [r7, #4]
 800af52:	2201      	movs	r2, #1
 800af54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	f7f6 fba9 	bl	80016b0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800af5e:	bf00      	nop
 800af60:	3708      	adds	r7, #8
 800af62:	46bd      	mov	sp, r7
 800af64:	bd80      	pop	{r7, pc}
 800af66:	bf00      	nop
 800af68:	40003800 	.word	0x40003800
 800af6c:	40003400 	.word	0x40003400

0800af70 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800af70:	b580      	push	{r7, lr}
 800af72:	b082      	sub	sp, #8
 800af74:	af00      	add	r7, sp, #0
 800af76:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	681b      	ldr	r3, [r3, #0]
 800af7c:	68d8      	ldr	r0, [r3, #12]
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800af82:	1c99      	adds	r1, r3, #2
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	62d1      	str	r1, [r2, #44]	; 0x2c
 800af88:	b282      	uxth	r2, r0
 800af8a:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800af90:	b29b      	uxth	r3, r3
 800af92:	3b01      	subs	r3, #1
 800af94:	b29a      	uxth	r2, r3
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800af9a:	687b      	ldr	r3, [r7, #4]
 800af9c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800af9e:	b29b      	uxth	r3, r3
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d113      	bne.n	800afcc <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	685a      	ldr	r2, [r3, #4]
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800afb2:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800afb8:	b29b      	uxth	r3, r3
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d106      	bne.n	800afcc <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	2201      	movs	r2, #1
 800afc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f7f6 fb72 	bl	80016b0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800afcc:	bf00      	nop
 800afce:	3708      	adds	r7, #8
 800afd0:	46bd      	mov	sp, r7
 800afd2:	bd80      	pop	{r7, pc}

0800afd4 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b082      	sub	sp, #8
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	4a20      	ldr	r2, [pc, #128]	; (800b064 <I2SEx_RxISR_I2SExt+0x90>)
 800afe2:	4293      	cmp	r3, r2
 800afe4:	d101      	bne.n	800afea <I2SEx_RxISR_I2SExt+0x16>
 800afe6:	4b20      	ldr	r3, [pc, #128]	; (800b068 <I2SEx_RxISR_I2SExt+0x94>)
 800afe8:	e001      	b.n	800afee <I2SEx_RxISR_I2SExt+0x1a>
 800afea:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800afee:	68d8      	ldr	r0, [r3, #12]
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aff4:	1c99      	adds	r1, r3, #2
 800aff6:	687a      	ldr	r2, [r7, #4]
 800aff8:	62d1      	str	r1, [r2, #44]	; 0x2c
 800affa:	b282      	uxth	r2, r0
 800affc:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b002:	b29b      	uxth	r3, r3
 800b004:	3b01      	subs	r3, #1
 800b006:	b29a      	uxth	r2, r3
 800b008:	687b      	ldr	r3, [r7, #4]
 800b00a:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b010:	b29b      	uxth	r3, r3
 800b012:	2b00      	cmp	r3, #0
 800b014:	d121      	bne.n	800b05a <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800b016:	687b      	ldr	r3, [r7, #4]
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	4a12      	ldr	r2, [pc, #72]	; (800b064 <I2SEx_RxISR_I2SExt+0x90>)
 800b01c:	4293      	cmp	r3, r2
 800b01e:	d101      	bne.n	800b024 <I2SEx_RxISR_I2SExt+0x50>
 800b020:	4b11      	ldr	r3, [pc, #68]	; (800b068 <I2SEx_RxISR_I2SExt+0x94>)
 800b022:	e001      	b.n	800b028 <I2SEx_RxISR_I2SExt+0x54>
 800b024:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800b028:	685a      	ldr	r2, [r3, #4]
 800b02a:	687b      	ldr	r3, [r7, #4]
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	490d      	ldr	r1, [pc, #52]	; (800b064 <I2SEx_RxISR_I2SExt+0x90>)
 800b030:	428b      	cmp	r3, r1
 800b032:	d101      	bne.n	800b038 <I2SEx_RxISR_I2SExt+0x64>
 800b034:	4b0c      	ldr	r3, [pc, #48]	; (800b068 <I2SEx_RxISR_I2SExt+0x94>)
 800b036:	e001      	b.n	800b03c <I2SEx_RxISR_I2SExt+0x68>
 800b038:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800b03c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800b040:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800b042:	687b      	ldr	r3, [r7, #4]
 800b044:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b046:	b29b      	uxth	r3, r3
 800b048:	2b00      	cmp	r3, #0
 800b04a:	d106      	bne.n	800b05a <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	2201      	movs	r2, #1
 800b050:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800b054:	6878      	ldr	r0, [r7, #4]
 800b056:	f7f6 fb2b 	bl	80016b0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800b05a:	bf00      	nop
 800b05c:	3708      	adds	r7, #8
 800b05e:	46bd      	mov	sp, r7
 800b060:	bd80      	pop	{r7, pc}
 800b062:	bf00      	nop
 800b064:	40003800 	.word	0x40003800
 800b068:	40003400 	.word	0x40003400

0800b06c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b086      	sub	sp, #24
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d101      	bne.n	800b07e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800b07a:	2301      	movs	r3, #1
 800b07c:	e22d      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	681b      	ldr	r3, [r3, #0]
 800b082:	f003 0301 	and.w	r3, r3, #1
 800b086:	2b00      	cmp	r3, #0
 800b088:	d075      	beq.n	800b176 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b08a:	4ba3      	ldr	r3, [pc, #652]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b08c:	689b      	ldr	r3, [r3, #8]
 800b08e:	f003 030c 	and.w	r3, r3, #12
 800b092:	2b04      	cmp	r3, #4
 800b094:	d00c      	beq.n	800b0b0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b096:	4ba0      	ldr	r3, [pc, #640]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b098:	689b      	ldr	r3, [r3, #8]
 800b09a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800b09e:	2b08      	cmp	r3, #8
 800b0a0:	d112      	bne.n	800b0c8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800b0a2:	4b9d      	ldr	r3, [pc, #628]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b0a4:	685b      	ldr	r3, [r3, #4]
 800b0a6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b0aa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b0ae:	d10b      	bne.n	800b0c8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b0b0:	4b99      	ldr	r3, [pc, #612]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b0b8:	2b00      	cmp	r3, #0
 800b0ba:	d05b      	beq.n	800b174 <HAL_RCC_OscConfig+0x108>
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	685b      	ldr	r3, [r3, #4]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d157      	bne.n	800b174 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800b0c4:	2301      	movs	r3, #1
 800b0c6:	e208      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	685b      	ldr	r3, [r3, #4]
 800b0cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b0d0:	d106      	bne.n	800b0e0 <HAL_RCC_OscConfig+0x74>
 800b0d2:	4b91      	ldr	r3, [pc, #580]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b0d4:	681b      	ldr	r3, [r3, #0]
 800b0d6:	4a90      	ldr	r2, [pc, #576]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b0d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b0dc:	6013      	str	r3, [r2, #0]
 800b0de:	e01d      	b.n	800b11c <HAL_RCC_OscConfig+0xb0>
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	685b      	ldr	r3, [r3, #4]
 800b0e4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800b0e8:	d10c      	bne.n	800b104 <HAL_RCC_OscConfig+0x98>
 800b0ea:	4b8b      	ldr	r3, [pc, #556]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	4a8a      	ldr	r2, [pc, #552]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b0f0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800b0f4:	6013      	str	r3, [r2, #0]
 800b0f6:	4b88      	ldr	r3, [pc, #544]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	4a87      	ldr	r2, [pc, #540]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b0fc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800b100:	6013      	str	r3, [r2, #0]
 800b102:	e00b      	b.n	800b11c <HAL_RCC_OscConfig+0xb0>
 800b104:	4b84      	ldr	r3, [pc, #528]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	4a83      	ldr	r2, [pc, #524]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b10a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800b10e:	6013      	str	r3, [r2, #0]
 800b110:	4b81      	ldr	r3, [pc, #516]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	4a80      	ldr	r2, [pc, #512]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b116:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800b11a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	685b      	ldr	r3, [r3, #4]
 800b120:	2b00      	cmp	r3, #0
 800b122:	d013      	beq.n	800b14c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b124:	f7fd f80e 	bl	8008144 <HAL_GetTick>
 800b128:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b12a:	e008      	b.n	800b13e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b12c:	f7fd f80a 	bl	8008144 <HAL_GetTick>
 800b130:	4602      	mov	r2, r0
 800b132:	693b      	ldr	r3, [r7, #16]
 800b134:	1ad3      	subs	r3, r2, r3
 800b136:	2b64      	cmp	r3, #100	; 0x64
 800b138:	d901      	bls.n	800b13e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800b13a:	2303      	movs	r3, #3
 800b13c:	e1cd      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b13e:	4b76      	ldr	r3, [pc, #472]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b146:	2b00      	cmp	r3, #0
 800b148:	d0f0      	beq.n	800b12c <HAL_RCC_OscConfig+0xc0>
 800b14a:	e014      	b.n	800b176 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b14c:	f7fc fffa 	bl	8008144 <HAL_GetTick>
 800b150:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b152:	e008      	b.n	800b166 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800b154:	f7fc fff6 	bl	8008144 <HAL_GetTick>
 800b158:	4602      	mov	r2, r0
 800b15a:	693b      	ldr	r3, [r7, #16]
 800b15c:	1ad3      	subs	r3, r2, r3
 800b15e:	2b64      	cmp	r3, #100	; 0x64
 800b160:	d901      	bls.n	800b166 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800b162:	2303      	movs	r3, #3
 800b164:	e1b9      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800b166:	4b6c      	ldr	r3, [pc, #432]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b16e:	2b00      	cmp	r3, #0
 800b170:	d1f0      	bne.n	800b154 <HAL_RCC_OscConfig+0xe8>
 800b172:	e000      	b.n	800b176 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800b174:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	f003 0302 	and.w	r3, r3, #2
 800b17e:	2b00      	cmp	r3, #0
 800b180:	d063      	beq.n	800b24a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b182:	4b65      	ldr	r3, [pc, #404]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b184:	689b      	ldr	r3, [r3, #8]
 800b186:	f003 030c 	and.w	r3, r3, #12
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	d00b      	beq.n	800b1a6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b18e:	4b62      	ldr	r3, [pc, #392]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b190:	689b      	ldr	r3, [r3, #8]
 800b192:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800b196:	2b08      	cmp	r3, #8
 800b198:	d11c      	bne.n	800b1d4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800b19a:	4b5f      	ldr	r3, [pc, #380]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b19c:	685b      	ldr	r3, [r3, #4]
 800b19e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d116      	bne.n	800b1d4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b1a6:	4b5c      	ldr	r3, [pc, #368]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	f003 0302 	and.w	r3, r3, #2
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	d005      	beq.n	800b1be <HAL_RCC_OscConfig+0x152>
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	68db      	ldr	r3, [r3, #12]
 800b1b6:	2b01      	cmp	r3, #1
 800b1b8:	d001      	beq.n	800b1be <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800b1ba:	2301      	movs	r3, #1
 800b1bc:	e18d      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b1be:	4b56      	ldr	r3, [pc, #344]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	691b      	ldr	r3, [r3, #16]
 800b1ca:	00db      	lsls	r3, r3, #3
 800b1cc:	4952      	ldr	r1, [pc, #328]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b1ce:	4313      	orrs	r3, r2
 800b1d0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800b1d2:	e03a      	b.n	800b24a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	68db      	ldr	r3, [r3, #12]
 800b1d8:	2b00      	cmp	r3, #0
 800b1da:	d020      	beq.n	800b21e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800b1dc:	4b4f      	ldr	r3, [pc, #316]	; (800b31c <HAL_RCC_OscConfig+0x2b0>)
 800b1de:	2201      	movs	r2, #1
 800b1e0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b1e2:	f7fc ffaf 	bl	8008144 <HAL_GetTick>
 800b1e6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1e8:	e008      	b.n	800b1fc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b1ea:	f7fc ffab 	bl	8008144 <HAL_GetTick>
 800b1ee:	4602      	mov	r2, r0
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	1ad3      	subs	r3, r2, r3
 800b1f4:	2b02      	cmp	r3, #2
 800b1f6:	d901      	bls.n	800b1fc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800b1f8:	2303      	movs	r3, #3
 800b1fa:	e16e      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b1fc:	4b46      	ldr	r3, [pc, #280]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	f003 0302 	and.w	r3, r3, #2
 800b204:	2b00      	cmp	r3, #0
 800b206:	d0f0      	beq.n	800b1ea <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800b208:	4b43      	ldr	r3, [pc, #268]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b20a:	681b      	ldr	r3, [r3, #0]
 800b20c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	691b      	ldr	r3, [r3, #16]
 800b214:	00db      	lsls	r3, r3, #3
 800b216:	4940      	ldr	r1, [pc, #256]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b218:	4313      	orrs	r3, r2
 800b21a:	600b      	str	r3, [r1, #0]
 800b21c:	e015      	b.n	800b24a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800b21e:	4b3f      	ldr	r3, [pc, #252]	; (800b31c <HAL_RCC_OscConfig+0x2b0>)
 800b220:	2200      	movs	r2, #0
 800b222:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800b224:	f7fc ff8e 	bl	8008144 <HAL_GetTick>
 800b228:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b22a:	e008      	b.n	800b23e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800b22c:	f7fc ff8a 	bl	8008144 <HAL_GetTick>
 800b230:	4602      	mov	r2, r0
 800b232:	693b      	ldr	r3, [r7, #16]
 800b234:	1ad3      	subs	r3, r2, r3
 800b236:	2b02      	cmp	r3, #2
 800b238:	d901      	bls.n	800b23e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800b23a:	2303      	movs	r3, #3
 800b23c:	e14d      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800b23e:	4b36      	ldr	r3, [pc, #216]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f003 0302 	and.w	r3, r3, #2
 800b246:	2b00      	cmp	r3, #0
 800b248:	d1f0      	bne.n	800b22c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800b24a:	687b      	ldr	r3, [r7, #4]
 800b24c:	681b      	ldr	r3, [r3, #0]
 800b24e:	f003 0308 	and.w	r3, r3, #8
 800b252:	2b00      	cmp	r3, #0
 800b254:	d030      	beq.n	800b2b8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	695b      	ldr	r3, [r3, #20]
 800b25a:	2b00      	cmp	r3, #0
 800b25c:	d016      	beq.n	800b28c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800b25e:	4b30      	ldr	r3, [pc, #192]	; (800b320 <HAL_RCC_OscConfig+0x2b4>)
 800b260:	2201      	movs	r2, #1
 800b262:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b264:	f7fc ff6e 	bl	8008144 <HAL_GetTick>
 800b268:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b26a:	e008      	b.n	800b27e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b26c:	f7fc ff6a 	bl	8008144 <HAL_GetTick>
 800b270:	4602      	mov	r2, r0
 800b272:	693b      	ldr	r3, [r7, #16]
 800b274:	1ad3      	subs	r3, r2, r3
 800b276:	2b02      	cmp	r3, #2
 800b278:	d901      	bls.n	800b27e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800b27a:	2303      	movs	r3, #3
 800b27c:	e12d      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800b27e:	4b26      	ldr	r3, [pc, #152]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b280:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b282:	f003 0302 	and.w	r3, r3, #2
 800b286:	2b00      	cmp	r3, #0
 800b288:	d0f0      	beq.n	800b26c <HAL_RCC_OscConfig+0x200>
 800b28a:	e015      	b.n	800b2b8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800b28c:	4b24      	ldr	r3, [pc, #144]	; (800b320 <HAL_RCC_OscConfig+0x2b4>)
 800b28e:	2200      	movs	r2, #0
 800b290:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b292:	f7fc ff57 	bl	8008144 <HAL_GetTick>
 800b296:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b298:	e008      	b.n	800b2ac <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800b29a:	f7fc ff53 	bl	8008144 <HAL_GetTick>
 800b29e:	4602      	mov	r2, r0
 800b2a0:	693b      	ldr	r3, [r7, #16]
 800b2a2:	1ad3      	subs	r3, r2, r3
 800b2a4:	2b02      	cmp	r3, #2
 800b2a6:	d901      	bls.n	800b2ac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800b2a8:	2303      	movs	r3, #3
 800b2aa:	e116      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800b2ac:	4b1a      	ldr	r3, [pc, #104]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b2ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800b2b0:	f003 0302 	and.w	r3, r3, #2
 800b2b4:	2b00      	cmp	r3, #0
 800b2b6:	d1f0      	bne.n	800b29a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	f003 0304 	and.w	r3, r3, #4
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	f000 80a0 	beq.w	800b406 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800b2c6:	2300      	movs	r3, #0
 800b2c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800b2ca:	4b13      	ldr	r3, [pc, #76]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b2cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d10f      	bne.n	800b2f6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	60fb      	str	r3, [r7, #12]
 800b2da:	4b0f      	ldr	r3, [pc, #60]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b2dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2de:	4a0e      	ldr	r2, [pc, #56]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b2e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b2e4:	6413      	str	r3, [r2, #64]	; 0x40
 800b2e6:	4b0c      	ldr	r3, [pc, #48]	; (800b318 <HAL_RCC_OscConfig+0x2ac>)
 800b2e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b2ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b2ee:	60fb      	str	r3, [r7, #12]
 800b2f0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b2f2:	2301      	movs	r3, #1
 800b2f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b2f6:	4b0b      	ldr	r3, [pc, #44]	; (800b324 <HAL_RCC_OscConfig+0x2b8>)
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d121      	bne.n	800b346 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b302:	4b08      	ldr	r3, [pc, #32]	; (800b324 <HAL_RCC_OscConfig+0x2b8>)
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	4a07      	ldr	r2, [pc, #28]	; (800b324 <HAL_RCC_OscConfig+0x2b8>)
 800b308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b30c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b30e:	f7fc ff19 	bl	8008144 <HAL_GetTick>
 800b312:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b314:	e011      	b.n	800b33a <HAL_RCC_OscConfig+0x2ce>
 800b316:	bf00      	nop
 800b318:	40023800 	.word	0x40023800
 800b31c:	42470000 	.word	0x42470000
 800b320:	42470e80 	.word	0x42470e80
 800b324:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b328:	f7fc ff0c 	bl	8008144 <HAL_GetTick>
 800b32c:	4602      	mov	r2, r0
 800b32e:	693b      	ldr	r3, [r7, #16]
 800b330:	1ad3      	subs	r3, r2, r3
 800b332:	2b02      	cmp	r3, #2
 800b334:	d901      	bls.n	800b33a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800b336:	2303      	movs	r3, #3
 800b338:	e0cf      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b33a:	4b6a      	ldr	r3, [pc, #424]	; (800b4e4 <HAL_RCC_OscConfig+0x478>)
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b342:	2b00      	cmp	r3, #0
 800b344:	d0f0      	beq.n	800b328 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	689b      	ldr	r3, [r3, #8]
 800b34a:	2b01      	cmp	r3, #1
 800b34c:	d106      	bne.n	800b35c <HAL_RCC_OscConfig+0x2f0>
 800b34e:	4b66      	ldr	r3, [pc, #408]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b350:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b352:	4a65      	ldr	r2, [pc, #404]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b354:	f043 0301 	orr.w	r3, r3, #1
 800b358:	6713      	str	r3, [r2, #112]	; 0x70
 800b35a:	e01c      	b.n	800b396 <HAL_RCC_OscConfig+0x32a>
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	2b05      	cmp	r3, #5
 800b362:	d10c      	bne.n	800b37e <HAL_RCC_OscConfig+0x312>
 800b364:	4b60      	ldr	r3, [pc, #384]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b366:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b368:	4a5f      	ldr	r2, [pc, #380]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b36a:	f043 0304 	orr.w	r3, r3, #4
 800b36e:	6713      	str	r3, [r2, #112]	; 0x70
 800b370:	4b5d      	ldr	r3, [pc, #372]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b372:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b374:	4a5c      	ldr	r2, [pc, #368]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b376:	f043 0301 	orr.w	r3, r3, #1
 800b37a:	6713      	str	r3, [r2, #112]	; 0x70
 800b37c:	e00b      	b.n	800b396 <HAL_RCC_OscConfig+0x32a>
 800b37e:	4b5a      	ldr	r3, [pc, #360]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b380:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b382:	4a59      	ldr	r2, [pc, #356]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b384:	f023 0301 	bic.w	r3, r3, #1
 800b388:	6713      	str	r3, [r2, #112]	; 0x70
 800b38a:	4b57      	ldr	r3, [pc, #348]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b38c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b38e:	4a56      	ldr	r2, [pc, #344]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b390:	f023 0304 	bic.w	r3, r3, #4
 800b394:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	689b      	ldr	r3, [r3, #8]
 800b39a:	2b00      	cmp	r3, #0
 800b39c:	d015      	beq.n	800b3ca <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b39e:	f7fc fed1 	bl	8008144 <HAL_GetTick>
 800b3a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b3a4:	e00a      	b.n	800b3bc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b3a6:	f7fc fecd 	bl	8008144 <HAL_GetTick>
 800b3aa:	4602      	mov	r2, r0
 800b3ac:	693b      	ldr	r3, [r7, #16]
 800b3ae:	1ad3      	subs	r3, r2, r3
 800b3b0:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3b4:	4293      	cmp	r3, r2
 800b3b6:	d901      	bls.n	800b3bc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800b3b8:	2303      	movs	r3, #3
 800b3ba:	e08e      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b3bc:	4b4a      	ldr	r3, [pc, #296]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b3be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3c0:	f003 0302 	and.w	r3, r3, #2
 800b3c4:	2b00      	cmp	r3, #0
 800b3c6:	d0ee      	beq.n	800b3a6 <HAL_RCC_OscConfig+0x33a>
 800b3c8:	e014      	b.n	800b3f4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b3ca:	f7fc febb 	bl	8008144 <HAL_GetTick>
 800b3ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b3d0:	e00a      	b.n	800b3e8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b3d2:	f7fc feb7 	bl	8008144 <HAL_GetTick>
 800b3d6:	4602      	mov	r2, r0
 800b3d8:	693b      	ldr	r3, [r7, #16]
 800b3da:	1ad3      	subs	r3, r2, r3
 800b3dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800b3e0:	4293      	cmp	r3, r2
 800b3e2:	d901      	bls.n	800b3e8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800b3e4:	2303      	movs	r3, #3
 800b3e6:	e078      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b3e8:	4b3f      	ldr	r3, [pc, #252]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b3ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b3ec:	f003 0302 	and.w	r3, r3, #2
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d1ee      	bne.n	800b3d2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b3f4:	7dfb      	ldrb	r3, [r7, #23]
 800b3f6:	2b01      	cmp	r3, #1
 800b3f8:	d105      	bne.n	800b406 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b3fa:	4b3b      	ldr	r3, [pc, #236]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b3fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b3fe:	4a3a      	ldr	r2, [pc, #232]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b400:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b404:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b406:	687b      	ldr	r3, [r7, #4]
 800b408:	699b      	ldr	r3, [r3, #24]
 800b40a:	2b00      	cmp	r3, #0
 800b40c:	d064      	beq.n	800b4d8 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b40e:	4b36      	ldr	r3, [pc, #216]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b410:	689b      	ldr	r3, [r3, #8]
 800b412:	f003 030c 	and.w	r3, r3, #12
 800b416:	2b08      	cmp	r3, #8
 800b418:	d05c      	beq.n	800b4d4 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	699b      	ldr	r3, [r3, #24]
 800b41e:	2b02      	cmp	r3, #2
 800b420:	d141      	bne.n	800b4a6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b422:	4b32      	ldr	r3, [pc, #200]	; (800b4ec <HAL_RCC_OscConfig+0x480>)
 800b424:	2200      	movs	r2, #0
 800b426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b428:	f7fc fe8c 	bl	8008144 <HAL_GetTick>
 800b42c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b42e:	e008      	b.n	800b442 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b430:	f7fc fe88 	bl	8008144 <HAL_GetTick>
 800b434:	4602      	mov	r2, r0
 800b436:	693b      	ldr	r3, [r7, #16]
 800b438:	1ad3      	subs	r3, r2, r3
 800b43a:	2b02      	cmp	r3, #2
 800b43c:	d901      	bls.n	800b442 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800b43e:	2303      	movs	r3, #3
 800b440:	e04b      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b442:	4b29      	ldr	r3, [pc, #164]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d1f0      	bne.n	800b430 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	69da      	ldr	r2, [r3, #28]
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	6a1b      	ldr	r3, [r3, #32]
 800b456:	431a      	orrs	r2, r3
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b45c:	019b      	lsls	r3, r3, #6
 800b45e:	431a      	orrs	r2, r3
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b464:	085b      	lsrs	r3, r3, #1
 800b466:	3b01      	subs	r3, #1
 800b468:	041b      	lsls	r3, r3, #16
 800b46a:	431a      	orrs	r2, r3
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b470:	061b      	lsls	r3, r3, #24
 800b472:	491d      	ldr	r1, [pc, #116]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b474:	4313      	orrs	r3, r2
 800b476:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b478:	4b1c      	ldr	r3, [pc, #112]	; (800b4ec <HAL_RCC_OscConfig+0x480>)
 800b47a:	2201      	movs	r2, #1
 800b47c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b47e:	f7fc fe61 	bl	8008144 <HAL_GetTick>
 800b482:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b484:	e008      	b.n	800b498 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b486:	f7fc fe5d 	bl	8008144 <HAL_GetTick>
 800b48a:	4602      	mov	r2, r0
 800b48c:	693b      	ldr	r3, [r7, #16]
 800b48e:	1ad3      	subs	r3, r2, r3
 800b490:	2b02      	cmp	r3, #2
 800b492:	d901      	bls.n	800b498 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800b494:	2303      	movs	r3, #3
 800b496:	e020      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b498:	4b13      	ldr	r3, [pc, #76]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d0f0      	beq.n	800b486 <HAL_RCC_OscConfig+0x41a>
 800b4a4:	e018      	b.n	800b4d8 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b4a6:	4b11      	ldr	r3, [pc, #68]	; (800b4ec <HAL_RCC_OscConfig+0x480>)
 800b4a8:	2200      	movs	r2, #0
 800b4aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b4ac:	f7fc fe4a 	bl	8008144 <HAL_GetTick>
 800b4b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b4b2:	e008      	b.n	800b4c6 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b4b4:	f7fc fe46 	bl	8008144 <HAL_GetTick>
 800b4b8:	4602      	mov	r2, r0
 800b4ba:	693b      	ldr	r3, [r7, #16]
 800b4bc:	1ad3      	subs	r3, r2, r3
 800b4be:	2b02      	cmp	r3, #2
 800b4c0:	d901      	bls.n	800b4c6 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800b4c2:	2303      	movs	r3, #3
 800b4c4:	e009      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b4c6:	4b08      	ldr	r3, [pc, #32]	; (800b4e8 <HAL_RCC_OscConfig+0x47c>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d1f0      	bne.n	800b4b4 <HAL_RCC_OscConfig+0x448>
 800b4d2:	e001      	b.n	800b4d8 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	e000      	b.n	800b4da <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800b4d8:	2300      	movs	r3, #0
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3718      	adds	r7, #24
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}
 800b4e2:	bf00      	nop
 800b4e4:	40007000 	.word	0x40007000
 800b4e8:	40023800 	.word	0x40023800
 800b4ec:	42470060 	.word	0x42470060

0800b4f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b084      	sub	sp, #16
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
 800b4f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d101      	bne.n	800b504 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b500:	2301      	movs	r3, #1
 800b502:	e0ca      	b.n	800b69a <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b504:	4b67      	ldr	r3, [pc, #412]	; (800b6a4 <HAL_RCC_ClockConfig+0x1b4>)
 800b506:	681b      	ldr	r3, [r3, #0]
 800b508:	f003 030f 	and.w	r3, r3, #15
 800b50c:	683a      	ldr	r2, [r7, #0]
 800b50e:	429a      	cmp	r2, r3
 800b510:	d90c      	bls.n	800b52c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b512:	4b64      	ldr	r3, [pc, #400]	; (800b6a4 <HAL_RCC_ClockConfig+0x1b4>)
 800b514:	683a      	ldr	r2, [r7, #0]
 800b516:	b2d2      	uxtb	r2, r2
 800b518:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b51a:	4b62      	ldr	r3, [pc, #392]	; (800b6a4 <HAL_RCC_ClockConfig+0x1b4>)
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	f003 030f 	and.w	r3, r3, #15
 800b522:	683a      	ldr	r2, [r7, #0]
 800b524:	429a      	cmp	r2, r3
 800b526:	d001      	beq.n	800b52c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b528:	2301      	movs	r3, #1
 800b52a:	e0b6      	b.n	800b69a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	681b      	ldr	r3, [r3, #0]
 800b530:	f003 0302 	and.w	r3, r3, #2
 800b534:	2b00      	cmp	r3, #0
 800b536:	d020      	beq.n	800b57a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	f003 0304 	and.w	r3, r3, #4
 800b540:	2b00      	cmp	r3, #0
 800b542:	d005      	beq.n	800b550 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b544:	4b58      	ldr	r3, [pc, #352]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b546:	689b      	ldr	r3, [r3, #8]
 800b548:	4a57      	ldr	r2, [pc, #348]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b54a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b54e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	f003 0308 	and.w	r3, r3, #8
 800b558:	2b00      	cmp	r3, #0
 800b55a:	d005      	beq.n	800b568 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b55c:	4b52      	ldr	r3, [pc, #328]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b55e:	689b      	ldr	r3, [r3, #8]
 800b560:	4a51      	ldr	r2, [pc, #324]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b562:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b566:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b568:	4b4f      	ldr	r3, [pc, #316]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b56a:	689b      	ldr	r3, [r3, #8]
 800b56c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	689b      	ldr	r3, [r3, #8]
 800b574:	494c      	ldr	r1, [pc, #304]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b576:	4313      	orrs	r3, r2
 800b578:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b57a:	687b      	ldr	r3, [r7, #4]
 800b57c:	681b      	ldr	r3, [r3, #0]
 800b57e:	f003 0301 	and.w	r3, r3, #1
 800b582:	2b00      	cmp	r3, #0
 800b584:	d044      	beq.n	800b610 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	685b      	ldr	r3, [r3, #4]
 800b58a:	2b01      	cmp	r3, #1
 800b58c:	d107      	bne.n	800b59e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b58e:	4b46      	ldr	r3, [pc, #280]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b590:	681b      	ldr	r3, [r3, #0]
 800b592:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b596:	2b00      	cmp	r3, #0
 800b598:	d119      	bne.n	800b5ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b59a:	2301      	movs	r3, #1
 800b59c:	e07d      	b.n	800b69a <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b59e:	687b      	ldr	r3, [r7, #4]
 800b5a0:	685b      	ldr	r3, [r3, #4]
 800b5a2:	2b02      	cmp	r3, #2
 800b5a4:	d003      	beq.n	800b5ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b5aa:	2b03      	cmp	r3, #3
 800b5ac:	d107      	bne.n	800b5be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b5ae:	4b3e      	ldr	r3, [pc, #248]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d109      	bne.n	800b5ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b5ba:	2301      	movs	r3, #1
 800b5bc:	e06d      	b.n	800b69a <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b5be:	4b3a      	ldr	r3, [pc, #232]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	f003 0302 	and.w	r3, r3, #2
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	d101      	bne.n	800b5ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b5ca:	2301      	movs	r3, #1
 800b5cc:	e065      	b.n	800b69a <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b5ce:	4b36      	ldr	r3, [pc, #216]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b5d0:	689b      	ldr	r3, [r3, #8]
 800b5d2:	f023 0203 	bic.w	r2, r3, #3
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	685b      	ldr	r3, [r3, #4]
 800b5da:	4933      	ldr	r1, [pc, #204]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b5dc:	4313      	orrs	r3, r2
 800b5de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b5e0:	f7fc fdb0 	bl	8008144 <HAL_GetTick>
 800b5e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5e6:	e00a      	b.n	800b5fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b5e8:	f7fc fdac 	bl	8008144 <HAL_GetTick>
 800b5ec:	4602      	mov	r2, r0
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	1ad3      	subs	r3, r2, r3
 800b5f2:	f241 3288 	movw	r2, #5000	; 0x1388
 800b5f6:	4293      	cmp	r3, r2
 800b5f8:	d901      	bls.n	800b5fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b5fa:	2303      	movs	r3, #3
 800b5fc:	e04d      	b.n	800b69a <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b5fe:	4b2a      	ldr	r3, [pc, #168]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b600:	689b      	ldr	r3, [r3, #8]
 800b602:	f003 020c 	and.w	r2, r3, #12
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	685b      	ldr	r3, [r3, #4]
 800b60a:	009b      	lsls	r3, r3, #2
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d1eb      	bne.n	800b5e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b610:	4b24      	ldr	r3, [pc, #144]	; (800b6a4 <HAL_RCC_ClockConfig+0x1b4>)
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	f003 030f 	and.w	r3, r3, #15
 800b618:	683a      	ldr	r2, [r7, #0]
 800b61a:	429a      	cmp	r2, r3
 800b61c:	d20c      	bcs.n	800b638 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b61e:	4b21      	ldr	r3, [pc, #132]	; (800b6a4 <HAL_RCC_ClockConfig+0x1b4>)
 800b620:	683a      	ldr	r2, [r7, #0]
 800b622:	b2d2      	uxtb	r2, r2
 800b624:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b626:	4b1f      	ldr	r3, [pc, #124]	; (800b6a4 <HAL_RCC_ClockConfig+0x1b4>)
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	f003 030f 	and.w	r3, r3, #15
 800b62e:	683a      	ldr	r2, [r7, #0]
 800b630:	429a      	cmp	r2, r3
 800b632:	d001      	beq.n	800b638 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b634:	2301      	movs	r3, #1
 800b636:	e030      	b.n	800b69a <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	f003 0304 	and.w	r3, r3, #4
 800b640:	2b00      	cmp	r3, #0
 800b642:	d008      	beq.n	800b656 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b644:	4b18      	ldr	r3, [pc, #96]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b646:	689b      	ldr	r3, [r3, #8]
 800b648:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	68db      	ldr	r3, [r3, #12]
 800b650:	4915      	ldr	r1, [pc, #84]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b652:	4313      	orrs	r3, r2
 800b654:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	f003 0308 	and.w	r3, r3, #8
 800b65e:	2b00      	cmp	r3, #0
 800b660:	d009      	beq.n	800b676 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b662:	4b11      	ldr	r3, [pc, #68]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b664:	689b      	ldr	r3, [r3, #8]
 800b666:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	691b      	ldr	r3, [r3, #16]
 800b66e:	00db      	lsls	r3, r3, #3
 800b670:	490d      	ldr	r1, [pc, #52]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b672:	4313      	orrs	r3, r2
 800b674:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b676:	f000 f81d 	bl	800b6b4 <HAL_RCC_GetSysClockFreq>
 800b67a:	4601      	mov	r1, r0
 800b67c:	4b0a      	ldr	r3, [pc, #40]	; (800b6a8 <HAL_RCC_ClockConfig+0x1b8>)
 800b67e:	689b      	ldr	r3, [r3, #8]
 800b680:	091b      	lsrs	r3, r3, #4
 800b682:	f003 030f 	and.w	r3, r3, #15
 800b686:	4a09      	ldr	r2, [pc, #36]	; (800b6ac <HAL_RCC_ClockConfig+0x1bc>)
 800b688:	5cd3      	ldrb	r3, [r2, r3]
 800b68a:	fa21 f303 	lsr.w	r3, r1, r3
 800b68e:	4a08      	ldr	r2, [pc, #32]	; (800b6b0 <HAL_RCC_ClockConfig+0x1c0>)
 800b690:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800b692:	2000      	movs	r0, #0
 800b694:	f7fc fd12 	bl	80080bc <HAL_InitTick>

  return HAL_OK;
 800b698:	2300      	movs	r3, #0
}
 800b69a:	4618      	mov	r0, r3
 800b69c:	3710      	adds	r7, #16
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	40023c00 	.word	0x40023c00
 800b6a8:	40023800 	.word	0x40023800
 800b6ac:	08013f0c 	.word	0x08013f0c
 800b6b0:	2000001c 	.word	0x2000001c

0800b6b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b6b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b6b6:	b085      	sub	sp, #20
 800b6b8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b6ba:	2300      	movs	r3, #0
 800b6bc:	607b      	str	r3, [r7, #4]
 800b6be:	2300      	movs	r3, #0
 800b6c0:	60fb      	str	r3, [r7, #12]
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800b6c6:	2300      	movs	r3, #0
 800b6c8:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b6ca:	4b63      	ldr	r3, [pc, #396]	; (800b858 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b6cc:	689b      	ldr	r3, [r3, #8]
 800b6ce:	f003 030c 	and.w	r3, r3, #12
 800b6d2:	2b04      	cmp	r3, #4
 800b6d4:	d007      	beq.n	800b6e6 <HAL_RCC_GetSysClockFreq+0x32>
 800b6d6:	2b08      	cmp	r3, #8
 800b6d8:	d008      	beq.n	800b6ec <HAL_RCC_GetSysClockFreq+0x38>
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	f040 80b4 	bne.w	800b848 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b6e0:	4b5e      	ldr	r3, [pc, #376]	; (800b85c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800b6e2:	60bb      	str	r3, [r7, #8]
       break;
 800b6e4:	e0b3      	b.n	800b84e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b6e6:	4b5e      	ldr	r3, [pc, #376]	; (800b860 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800b6e8:	60bb      	str	r3, [r7, #8]
      break;
 800b6ea:	e0b0      	b.n	800b84e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b6ec:	4b5a      	ldr	r3, [pc, #360]	; (800b858 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b6f4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b6f6:	4b58      	ldr	r3, [pc, #352]	; (800b858 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b6f8:	685b      	ldr	r3, [r3, #4]
 800b6fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b6fe:	2b00      	cmp	r3, #0
 800b700:	d04a      	beq.n	800b798 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b702:	4b55      	ldr	r3, [pc, #340]	; (800b858 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b704:	685b      	ldr	r3, [r3, #4]
 800b706:	099b      	lsrs	r3, r3, #6
 800b708:	f04f 0400 	mov.w	r4, #0
 800b70c:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b710:	f04f 0200 	mov.w	r2, #0
 800b714:	ea03 0501 	and.w	r5, r3, r1
 800b718:	ea04 0602 	and.w	r6, r4, r2
 800b71c:	4629      	mov	r1, r5
 800b71e:	4632      	mov	r2, r6
 800b720:	f04f 0300 	mov.w	r3, #0
 800b724:	f04f 0400 	mov.w	r4, #0
 800b728:	0154      	lsls	r4, r2, #5
 800b72a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b72e:	014b      	lsls	r3, r1, #5
 800b730:	4619      	mov	r1, r3
 800b732:	4622      	mov	r2, r4
 800b734:	1b49      	subs	r1, r1, r5
 800b736:	eb62 0206 	sbc.w	r2, r2, r6
 800b73a:	f04f 0300 	mov.w	r3, #0
 800b73e:	f04f 0400 	mov.w	r4, #0
 800b742:	0194      	lsls	r4, r2, #6
 800b744:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b748:	018b      	lsls	r3, r1, #6
 800b74a:	1a5b      	subs	r3, r3, r1
 800b74c:	eb64 0402 	sbc.w	r4, r4, r2
 800b750:	f04f 0100 	mov.w	r1, #0
 800b754:	f04f 0200 	mov.w	r2, #0
 800b758:	00e2      	lsls	r2, r4, #3
 800b75a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b75e:	00d9      	lsls	r1, r3, #3
 800b760:	460b      	mov	r3, r1
 800b762:	4614      	mov	r4, r2
 800b764:	195b      	adds	r3, r3, r5
 800b766:	eb44 0406 	adc.w	r4, r4, r6
 800b76a:	f04f 0100 	mov.w	r1, #0
 800b76e:	f04f 0200 	mov.w	r2, #0
 800b772:	0262      	lsls	r2, r4, #9
 800b774:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800b778:	0259      	lsls	r1, r3, #9
 800b77a:	460b      	mov	r3, r1
 800b77c:	4614      	mov	r4, r2
 800b77e:	4618      	mov	r0, r3
 800b780:	4621      	mov	r1, r4
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	f04f 0400 	mov.w	r4, #0
 800b788:	461a      	mov	r2, r3
 800b78a:	4623      	mov	r3, r4
 800b78c:	f7f5 fa8c 	bl	8000ca8 <__aeabi_uldivmod>
 800b790:	4603      	mov	r3, r0
 800b792:	460c      	mov	r4, r1
 800b794:	60fb      	str	r3, [r7, #12]
 800b796:	e049      	b.n	800b82c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b798:	4b2f      	ldr	r3, [pc, #188]	; (800b858 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b79a:	685b      	ldr	r3, [r3, #4]
 800b79c:	099b      	lsrs	r3, r3, #6
 800b79e:	f04f 0400 	mov.w	r4, #0
 800b7a2:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b7a6:	f04f 0200 	mov.w	r2, #0
 800b7aa:	ea03 0501 	and.w	r5, r3, r1
 800b7ae:	ea04 0602 	and.w	r6, r4, r2
 800b7b2:	4629      	mov	r1, r5
 800b7b4:	4632      	mov	r2, r6
 800b7b6:	f04f 0300 	mov.w	r3, #0
 800b7ba:	f04f 0400 	mov.w	r4, #0
 800b7be:	0154      	lsls	r4, r2, #5
 800b7c0:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b7c4:	014b      	lsls	r3, r1, #5
 800b7c6:	4619      	mov	r1, r3
 800b7c8:	4622      	mov	r2, r4
 800b7ca:	1b49      	subs	r1, r1, r5
 800b7cc:	eb62 0206 	sbc.w	r2, r2, r6
 800b7d0:	f04f 0300 	mov.w	r3, #0
 800b7d4:	f04f 0400 	mov.w	r4, #0
 800b7d8:	0194      	lsls	r4, r2, #6
 800b7da:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b7de:	018b      	lsls	r3, r1, #6
 800b7e0:	1a5b      	subs	r3, r3, r1
 800b7e2:	eb64 0402 	sbc.w	r4, r4, r2
 800b7e6:	f04f 0100 	mov.w	r1, #0
 800b7ea:	f04f 0200 	mov.w	r2, #0
 800b7ee:	00e2      	lsls	r2, r4, #3
 800b7f0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b7f4:	00d9      	lsls	r1, r3, #3
 800b7f6:	460b      	mov	r3, r1
 800b7f8:	4614      	mov	r4, r2
 800b7fa:	195b      	adds	r3, r3, r5
 800b7fc:	eb44 0406 	adc.w	r4, r4, r6
 800b800:	f04f 0100 	mov.w	r1, #0
 800b804:	f04f 0200 	mov.w	r2, #0
 800b808:	02a2      	lsls	r2, r4, #10
 800b80a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b80e:	0299      	lsls	r1, r3, #10
 800b810:	460b      	mov	r3, r1
 800b812:	4614      	mov	r4, r2
 800b814:	4618      	mov	r0, r3
 800b816:	4621      	mov	r1, r4
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	f04f 0400 	mov.w	r4, #0
 800b81e:	461a      	mov	r2, r3
 800b820:	4623      	mov	r3, r4
 800b822:	f7f5 fa41 	bl	8000ca8 <__aeabi_uldivmod>
 800b826:	4603      	mov	r3, r0
 800b828:	460c      	mov	r4, r1
 800b82a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b82c:	4b0a      	ldr	r3, [pc, #40]	; (800b858 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b82e:	685b      	ldr	r3, [r3, #4]
 800b830:	0c1b      	lsrs	r3, r3, #16
 800b832:	f003 0303 	and.w	r3, r3, #3
 800b836:	3301      	adds	r3, #1
 800b838:	005b      	lsls	r3, r3, #1
 800b83a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b83c:	68fa      	ldr	r2, [r7, #12]
 800b83e:	683b      	ldr	r3, [r7, #0]
 800b840:	fbb2 f3f3 	udiv	r3, r2, r3
 800b844:	60bb      	str	r3, [r7, #8]
      break;
 800b846:	e002      	b.n	800b84e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b848:	4b04      	ldr	r3, [pc, #16]	; (800b85c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800b84a:	60bb      	str	r3, [r7, #8]
      break;
 800b84c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b84e:	68bb      	ldr	r3, [r7, #8]
}
 800b850:	4618      	mov	r0, r3
 800b852:	3714      	adds	r7, #20
 800b854:	46bd      	mov	sp, r7
 800b856:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b858:	40023800 	.word	0x40023800
 800b85c:	00f42400 	.word	0x00f42400
 800b860:	007a1200 	.word	0x007a1200

0800b864 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b864:	b480      	push	{r7}
 800b866:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b868:	4b03      	ldr	r3, [pc, #12]	; (800b878 <HAL_RCC_GetHCLKFreq+0x14>)
 800b86a:	681b      	ldr	r3, [r3, #0]
}
 800b86c:	4618      	mov	r0, r3
 800b86e:	46bd      	mov	sp, r7
 800b870:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b874:	4770      	bx	lr
 800b876:	bf00      	nop
 800b878:	2000001c 	.word	0x2000001c

0800b87c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b87c:	b580      	push	{r7, lr}
 800b87e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b880:	f7ff fff0 	bl	800b864 <HAL_RCC_GetHCLKFreq>
 800b884:	4601      	mov	r1, r0
 800b886:	4b05      	ldr	r3, [pc, #20]	; (800b89c <HAL_RCC_GetPCLK1Freq+0x20>)
 800b888:	689b      	ldr	r3, [r3, #8]
 800b88a:	0a9b      	lsrs	r3, r3, #10
 800b88c:	f003 0307 	and.w	r3, r3, #7
 800b890:	4a03      	ldr	r2, [pc, #12]	; (800b8a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b892:	5cd3      	ldrb	r3, [r2, r3]
 800b894:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b898:	4618      	mov	r0, r3
 800b89a:	bd80      	pop	{r7, pc}
 800b89c:	40023800 	.word	0x40023800
 800b8a0:	08013f1c 	.word	0x08013f1c

0800b8a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b8a4:	b580      	push	{r7, lr}
 800b8a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b8a8:	f7ff ffdc 	bl	800b864 <HAL_RCC_GetHCLKFreq>
 800b8ac:	4601      	mov	r1, r0
 800b8ae:	4b05      	ldr	r3, [pc, #20]	; (800b8c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 800b8b0:	689b      	ldr	r3, [r3, #8]
 800b8b2:	0b5b      	lsrs	r3, r3, #13
 800b8b4:	f003 0307 	and.w	r3, r3, #7
 800b8b8:	4a03      	ldr	r2, [pc, #12]	; (800b8c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b8ba:	5cd3      	ldrb	r3, [r2, r3]
 800b8bc:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	bd80      	pop	{r7, pc}
 800b8c4:	40023800 	.word	0x40023800
 800b8c8:	08013f1c 	.word	0x08013f1c

0800b8cc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b8cc:	b580      	push	{r7, lr}
 800b8ce:	b086      	sub	sp, #24
 800b8d0:	af00      	add	r7, sp, #0
 800b8d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b8d8:	2300      	movs	r3, #0
 800b8da:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	681b      	ldr	r3, [r3, #0]
 800b8e0:	f003 0301 	and.w	r3, r3, #1
 800b8e4:	2b00      	cmp	r3, #0
 800b8e6:	d105      	bne.n	800b8f4 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	681b      	ldr	r3, [r3, #0]
 800b8ec:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b8f0:	2b00      	cmp	r3, #0
 800b8f2:	d035      	beq.n	800b960 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b8f4:	4b62      	ldr	r3, [pc, #392]	; (800ba80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b8f6:	2200      	movs	r2, #0
 800b8f8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b8fa:	f7fc fc23 	bl	8008144 <HAL_GetTick>
 800b8fe:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b900:	e008      	b.n	800b914 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b902:	f7fc fc1f 	bl	8008144 <HAL_GetTick>
 800b906:	4602      	mov	r2, r0
 800b908:	697b      	ldr	r3, [r7, #20]
 800b90a:	1ad3      	subs	r3, r2, r3
 800b90c:	2b02      	cmp	r3, #2
 800b90e:	d901      	bls.n	800b914 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b910:	2303      	movs	r3, #3
 800b912:	e0b0      	b.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b914:	4b5b      	ldr	r3, [pc, #364]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d1f0      	bne.n	800b902 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	685b      	ldr	r3, [r3, #4]
 800b924:	019a      	lsls	r2, r3, #6
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	689b      	ldr	r3, [r3, #8]
 800b92a:	071b      	lsls	r3, r3, #28
 800b92c:	4955      	ldr	r1, [pc, #340]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b92e:	4313      	orrs	r3, r2
 800b930:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b934:	4b52      	ldr	r3, [pc, #328]	; (800ba80 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b936:	2201      	movs	r2, #1
 800b938:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b93a:	f7fc fc03 	bl	8008144 <HAL_GetTick>
 800b93e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b940:	e008      	b.n	800b954 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b942:	f7fc fbff 	bl	8008144 <HAL_GetTick>
 800b946:	4602      	mov	r2, r0
 800b948:	697b      	ldr	r3, [r7, #20]
 800b94a:	1ad3      	subs	r3, r2, r3
 800b94c:	2b02      	cmp	r3, #2
 800b94e:	d901      	bls.n	800b954 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b950:	2303      	movs	r3, #3
 800b952:	e090      	b.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b954:	4b4b      	ldr	r3, [pc, #300]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b956:	681b      	ldr	r3, [r3, #0]
 800b958:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d0f0      	beq.n	800b942 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	681b      	ldr	r3, [r3, #0]
 800b964:	f003 0302 	and.w	r3, r3, #2
 800b968:	2b00      	cmp	r3, #0
 800b96a:	f000 8083 	beq.w	800ba74 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b96e:	2300      	movs	r3, #0
 800b970:	60fb      	str	r3, [r7, #12]
 800b972:	4b44      	ldr	r3, [pc, #272]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b974:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b976:	4a43      	ldr	r2, [pc, #268]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b978:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b97c:	6413      	str	r3, [r2, #64]	; 0x40
 800b97e:	4b41      	ldr	r3, [pc, #260]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b982:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b986:	60fb      	str	r3, [r7, #12]
 800b988:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b98a:	4b3f      	ldr	r3, [pc, #252]	; (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	4a3e      	ldr	r2, [pc, #248]	; (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b990:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b994:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b996:	f7fc fbd5 	bl	8008144 <HAL_GetTick>
 800b99a:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b99c:	e008      	b.n	800b9b0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b99e:	f7fc fbd1 	bl	8008144 <HAL_GetTick>
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	697b      	ldr	r3, [r7, #20]
 800b9a6:	1ad3      	subs	r3, r2, r3
 800b9a8:	2b02      	cmp	r3, #2
 800b9aa:	d901      	bls.n	800b9b0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b9ac:	2303      	movs	r3, #3
 800b9ae:	e062      	b.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b9b0:	4b35      	ldr	r3, [pc, #212]	; (800ba88 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b9b8:	2b00      	cmp	r3, #0
 800b9ba:	d0f0      	beq.n	800b99e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b9bc:	4b31      	ldr	r3, [pc, #196]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b9c4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b9c6:	693b      	ldr	r3, [r7, #16]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d02f      	beq.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	68db      	ldr	r3, [r3, #12]
 800b9d0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b9d4:	693a      	ldr	r2, [r7, #16]
 800b9d6:	429a      	cmp	r2, r3
 800b9d8:	d028      	beq.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b9da:	4b2a      	ldr	r3, [pc, #168]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9e2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b9e4:	4b29      	ldr	r3, [pc, #164]	; (800ba8c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b9e6:	2201      	movs	r2, #1
 800b9e8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b9ea:	4b28      	ldr	r3, [pc, #160]	; (800ba8c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b9f0:	4a24      	ldr	r2, [pc, #144]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9f2:	693b      	ldr	r3, [r7, #16]
 800b9f4:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b9f6:	4b23      	ldr	r3, [pc, #140]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b9f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b9fa:	f003 0301 	and.w	r3, r3, #1
 800b9fe:	2b01      	cmp	r3, #1
 800ba00:	d114      	bne.n	800ba2c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800ba02:	f7fc fb9f 	bl	8008144 <HAL_GetTick>
 800ba06:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ba08:	e00a      	b.n	800ba20 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800ba0a:	f7fc fb9b 	bl	8008144 <HAL_GetTick>
 800ba0e:	4602      	mov	r2, r0
 800ba10:	697b      	ldr	r3, [r7, #20]
 800ba12:	1ad3      	subs	r3, r2, r3
 800ba14:	f241 3288 	movw	r2, #5000	; 0x1388
 800ba18:	4293      	cmp	r3, r2
 800ba1a:	d901      	bls.n	800ba20 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800ba1c:	2303      	movs	r3, #3
 800ba1e:	e02a      	b.n	800ba76 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800ba20:	4b18      	ldr	r3, [pc, #96]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba22:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ba24:	f003 0302 	and.w	r3, r3, #2
 800ba28:	2b00      	cmp	r3, #0
 800ba2a:	d0ee      	beq.n	800ba0a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	68db      	ldr	r3, [r3, #12]
 800ba30:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ba34:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800ba38:	d10d      	bne.n	800ba56 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800ba3a:	4b12      	ldr	r3, [pc, #72]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba3c:	689b      	ldr	r3, [r3, #8]
 800ba3e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800ba42:	687b      	ldr	r3, [r7, #4]
 800ba44:	68db      	ldr	r3, [r3, #12]
 800ba46:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800ba4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ba4e:	490d      	ldr	r1, [pc, #52]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba50:	4313      	orrs	r3, r2
 800ba52:	608b      	str	r3, [r1, #8]
 800ba54:	e005      	b.n	800ba62 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800ba56:	4b0b      	ldr	r3, [pc, #44]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba58:	689b      	ldr	r3, [r3, #8]
 800ba5a:	4a0a      	ldr	r2, [pc, #40]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba5c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800ba60:	6093      	str	r3, [r2, #8]
 800ba62:	4b08      	ldr	r3, [pc, #32]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba64:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	68db      	ldr	r3, [r3, #12]
 800ba6a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800ba6e:	4905      	ldr	r1, [pc, #20]	; (800ba84 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800ba70:	4313      	orrs	r3, r2
 800ba72:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800ba74:	2300      	movs	r3, #0
}
 800ba76:	4618      	mov	r0, r3
 800ba78:	3718      	adds	r7, #24
 800ba7a:	46bd      	mov	sp, r7
 800ba7c:	bd80      	pop	{r7, pc}
 800ba7e:	bf00      	nop
 800ba80:	42470068 	.word	0x42470068
 800ba84:	40023800 	.word	0x40023800
 800ba88:	40007000 	.word	0x40007000
 800ba8c:	42470e40 	.word	0x42470e40

0800ba90 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800ba90:	b480      	push	{r7}
 800ba92:	b087      	sub	sp, #28
 800ba94:	af00      	add	r7, sp, #0
 800ba96:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800ba98:	2300      	movs	r3, #0
 800ba9a:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800ba9c:	2300      	movs	r3, #0
 800ba9e:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800baa0:	2300      	movs	r3, #0
 800baa2:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800baa4:	2300      	movs	r3, #0
 800baa6:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2b01      	cmp	r3, #1
 800baac:	d13d      	bne.n	800bb2a <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800baae:	4b22      	ldr	r3, [pc, #136]	; (800bb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800bab0:	689b      	ldr	r3, [r3, #8]
 800bab2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bab6:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800bab8:	68fb      	ldr	r3, [r7, #12]
 800baba:	2b00      	cmp	r3, #0
 800babc:	d004      	beq.n	800bac8 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800babe:	2b01      	cmp	r3, #1
 800bac0:	d12f      	bne.n	800bb22 <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800bac2:	4b1e      	ldr	r3, [pc, #120]	; (800bb3c <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800bac4:	617b      	str	r3, [r7, #20]
          break;
 800bac6:	e02f      	b.n	800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800bac8:	4b1b      	ldr	r3, [pc, #108]	; (800bb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800baca:	685b      	ldr	r3, [r3, #4]
 800bacc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bad0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bad4:	d108      	bne.n	800bae8 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800bad6:	4b18      	ldr	r3, [pc, #96]	; (800bb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800bad8:	685b      	ldr	r3, [r3, #4]
 800bada:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bade:	4a18      	ldr	r2, [pc, #96]	; (800bb40 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800bae0:	fbb2 f3f3 	udiv	r3, r2, r3
 800bae4:	613b      	str	r3, [r7, #16]
 800bae6:	e007      	b.n	800baf8 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800bae8:	4b13      	ldr	r3, [pc, #76]	; (800bb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800baea:	685b      	ldr	r3, [r3, #4]
 800baec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800baf0:	4a14      	ldr	r2, [pc, #80]	; (800bb44 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800baf2:	fbb2 f3f3 	udiv	r3, r2, r3
 800baf6:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800baf8:	4b0f      	ldr	r3, [pc, #60]	; (800bb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800bafa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bafe:	099b      	lsrs	r3, r3, #6
 800bb00:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800bb04:	693b      	ldr	r3, [r7, #16]
 800bb06:	fb02 f303 	mul.w	r3, r2, r3
 800bb0a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800bb0c:	4b0a      	ldr	r3, [pc, #40]	; (800bb38 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800bb0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800bb12:	0f1b      	lsrs	r3, r3, #28
 800bb14:	f003 0307 	and.w	r3, r3, #7
 800bb18:	68ba      	ldr	r2, [r7, #8]
 800bb1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb1e:	617b      	str	r3, [r7, #20]
          break;
 800bb20:	e002      	b.n	800bb28 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800bb22:	2300      	movs	r3, #0
 800bb24:	617b      	str	r3, [r7, #20]
          break;
 800bb26:	bf00      	nop
        }
      }
      break;
 800bb28:	bf00      	nop
    }
  }
  return frequency;
 800bb2a:	697b      	ldr	r3, [r7, #20]
}
 800bb2c:	4618      	mov	r0, r3
 800bb2e:	371c      	adds	r7, #28
 800bb30:	46bd      	mov	sp, r7
 800bb32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb36:	4770      	bx	lr
 800bb38:	40023800 	.word	0x40023800
 800bb3c:	00bb8000 	.word	0x00bb8000
 800bb40:	007a1200 	.word	0x007a1200
 800bb44:	00f42400 	.word	0x00f42400

0800bb48 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bb48:	b580      	push	{r7, lr}
 800bb4a:	b082      	sub	sp, #8
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d101      	bne.n	800bb5a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bb56:	2301      	movs	r3, #1
 800bb58:	e01d      	b.n	800bb96 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bb5a:	687b      	ldr	r3, [r7, #4]
 800bb5c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bb60:	b2db      	uxtb	r3, r3
 800bb62:	2b00      	cmp	r3, #0
 800bb64:	d106      	bne.n	800bb74 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	2200      	movs	r2, #0
 800bb6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bb6e:	6878      	ldr	r0, [r7, #4]
 800bb70:	f7fc f8ec 	bl	8007d4c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bb74:	687b      	ldr	r3, [r7, #4]
 800bb76:	2202      	movs	r2, #2
 800bb78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681a      	ldr	r2, [r3, #0]
 800bb80:	687b      	ldr	r3, [r7, #4]
 800bb82:	3304      	adds	r3, #4
 800bb84:	4619      	mov	r1, r3
 800bb86:	4610      	mov	r0, r2
 800bb88:	f000 fa14 	bl	800bfb4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	2201      	movs	r2, #1
 800bb90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bb94:	2300      	movs	r3, #0
}
 800bb96:	4618      	mov	r0, r3
 800bb98:	3708      	adds	r7, #8
 800bb9a:	46bd      	mov	sp, r7
 800bb9c:	bd80      	pop	{r7, pc}

0800bb9e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bb9e:	b480      	push	{r7}
 800bba0:	b085      	sub	sp, #20
 800bba2:	af00      	add	r7, sp, #0
 800bba4:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	68da      	ldr	r2, [r3, #12]
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f042 0201 	orr.w	r2, r2, #1
 800bbb4:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	689b      	ldr	r3, [r3, #8]
 800bbbc:	f003 0307 	and.w	r3, r3, #7
 800bbc0:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	2b06      	cmp	r3, #6
 800bbc6:	d007      	beq.n	800bbd8 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	681a      	ldr	r2, [r3, #0]
 800bbce:	687b      	ldr	r3, [r7, #4]
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	f042 0201 	orr.w	r2, r2, #1
 800bbd6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bbd8:	2300      	movs	r3, #0
}
 800bbda:	4618      	mov	r0, r3
 800bbdc:	3714      	adds	r7, #20
 800bbde:	46bd      	mov	sp, r7
 800bbe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbe4:	4770      	bx	lr

0800bbe6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800bbe6:	b580      	push	{r7, lr}
 800bbe8:	b082      	sub	sp, #8
 800bbea:	af00      	add	r7, sp, #0
 800bbec:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	681b      	ldr	r3, [r3, #0]
 800bbf2:	691b      	ldr	r3, [r3, #16]
 800bbf4:	f003 0302 	and.w	r3, r3, #2
 800bbf8:	2b02      	cmp	r3, #2
 800bbfa:	d122      	bne.n	800bc42 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800bbfc:	687b      	ldr	r3, [r7, #4]
 800bbfe:	681b      	ldr	r3, [r3, #0]
 800bc00:	68db      	ldr	r3, [r3, #12]
 800bc02:	f003 0302 	and.w	r3, r3, #2
 800bc06:	2b02      	cmp	r3, #2
 800bc08:	d11b      	bne.n	800bc42 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800bc0a:	687b      	ldr	r3, [r7, #4]
 800bc0c:	681b      	ldr	r3, [r3, #0]
 800bc0e:	f06f 0202 	mvn.w	r2, #2
 800bc12:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2201      	movs	r2, #1
 800bc18:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	699b      	ldr	r3, [r3, #24]
 800bc20:	f003 0303 	and.w	r3, r3, #3
 800bc24:	2b00      	cmp	r3, #0
 800bc26:	d003      	beq.n	800bc30 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800bc28:	6878      	ldr	r0, [r7, #4]
 800bc2a:	f000 f9a5 	bl	800bf78 <HAL_TIM_IC_CaptureCallback>
 800bc2e:	e005      	b.n	800bc3c <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc30:	6878      	ldr	r0, [r7, #4]
 800bc32:	f000 f997 	bl	800bf64 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc36:	6878      	ldr	r0, [r7, #4]
 800bc38:	f000 f9a8 	bl	800bf8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800bc42:	687b      	ldr	r3, [r7, #4]
 800bc44:	681b      	ldr	r3, [r3, #0]
 800bc46:	691b      	ldr	r3, [r3, #16]
 800bc48:	f003 0304 	and.w	r3, r3, #4
 800bc4c:	2b04      	cmp	r3, #4
 800bc4e:	d122      	bne.n	800bc96 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800bc50:	687b      	ldr	r3, [r7, #4]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	68db      	ldr	r3, [r3, #12]
 800bc56:	f003 0304 	and.w	r3, r3, #4
 800bc5a:	2b04      	cmp	r3, #4
 800bc5c:	d11b      	bne.n	800bc96 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800bc5e:	687b      	ldr	r3, [r7, #4]
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	f06f 0204 	mvn.w	r2, #4
 800bc66:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	2202      	movs	r2, #2
 800bc6c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	699b      	ldr	r3, [r3, #24]
 800bc74:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d003      	beq.n	800bc84 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bc7c:	6878      	ldr	r0, [r7, #4]
 800bc7e:	f000 f97b 	bl	800bf78 <HAL_TIM_IC_CaptureCallback>
 800bc82:	e005      	b.n	800bc90 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bc84:	6878      	ldr	r0, [r7, #4]
 800bc86:	f000 f96d 	bl	800bf64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bc8a:	6878      	ldr	r0, [r7, #4]
 800bc8c:	f000 f97e 	bl	800bf8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2200      	movs	r2, #0
 800bc94:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	681b      	ldr	r3, [r3, #0]
 800bc9a:	691b      	ldr	r3, [r3, #16]
 800bc9c:	f003 0308 	and.w	r3, r3, #8
 800bca0:	2b08      	cmp	r3, #8
 800bca2:	d122      	bne.n	800bcea <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	68db      	ldr	r3, [r3, #12]
 800bcaa:	f003 0308 	and.w	r3, r3, #8
 800bcae:	2b08      	cmp	r3, #8
 800bcb0:	d11b      	bne.n	800bcea <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	681b      	ldr	r3, [r3, #0]
 800bcb6:	f06f 0208 	mvn.w	r2, #8
 800bcba:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800bcbc:	687b      	ldr	r3, [r7, #4]
 800bcbe:	2204      	movs	r2, #4
 800bcc0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	69db      	ldr	r3, [r3, #28]
 800bcc8:	f003 0303 	and.w	r3, r3, #3
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d003      	beq.n	800bcd8 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bcd0:	6878      	ldr	r0, [r7, #4]
 800bcd2:	f000 f951 	bl	800bf78 <HAL_TIM_IC_CaptureCallback>
 800bcd6:	e005      	b.n	800bce4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bcd8:	6878      	ldr	r0, [r7, #4]
 800bcda:	f000 f943 	bl	800bf64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bcde:	6878      	ldr	r0, [r7, #4]
 800bce0:	f000 f954 	bl	800bf8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	2200      	movs	r2, #0
 800bce8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800bcea:	687b      	ldr	r3, [r7, #4]
 800bcec:	681b      	ldr	r3, [r3, #0]
 800bcee:	691b      	ldr	r3, [r3, #16]
 800bcf0:	f003 0310 	and.w	r3, r3, #16
 800bcf4:	2b10      	cmp	r3, #16
 800bcf6:	d122      	bne.n	800bd3e <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	681b      	ldr	r3, [r3, #0]
 800bcfc:	68db      	ldr	r3, [r3, #12]
 800bcfe:	f003 0310 	and.w	r3, r3, #16
 800bd02:	2b10      	cmp	r3, #16
 800bd04:	d11b      	bne.n	800bd3e <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800bd06:	687b      	ldr	r3, [r7, #4]
 800bd08:	681b      	ldr	r3, [r3, #0]
 800bd0a:	f06f 0210 	mvn.w	r2, #16
 800bd0e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800bd10:	687b      	ldr	r3, [r7, #4]
 800bd12:	2208      	movs	r2, #8
 800bd14:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800bd16:	687b      	ldr	r3, [r7, #4]
 800bd18:	681b      	ldr	r3, [r3, #0]
 800bd1a:	69db      	ldr	r3, [r3, #28]
 800bd1c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d003      	beq.n	800bd2c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800bd24:	6878      	ldr	r0, [r7, #4]
 800bd26:	f000 f927 	bl	800bf78 <HAL_TIM_IC_CaptureCallback>
 800bd2a:	e005      	b.n	800bd38 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f000 f919 	bl	800bf64 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800bd32:	6878      	ldr	r0, [r7, #4]
 800bd34:	f000 f92a 	bl	800bf8c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800bd38:	687b      	ldr	r3, [r7, #4]
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	681b      	ldr	r3, [r3, #0]
 800bd42:	691b      	ldr	r3, [r3, #16]
 800bd44:	f003 0301 	and.w	r3, r3, #1
 800bd48:	2b01      	cmp	r3, #1
 800bd4a:	d10e      	bne.n	800bd6a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	681b      	ldr	r3, [r3, #0]
 800bd50:	68db      	ldr	r3, [r3, #12]
 800bd52:	f003 0301 	and.w	r3, r3, #1
 800bd56:	2b01      	cmp	r3, #1
 800bd58:	d107      	bne.n	800bd6a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	f06f 0201 	mvn.w	r2, #1
 800bd62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bd64:	6878      	ldr	r0, [r7, #4]
 800bd66:	f7f5 fd53 	bl	8001810 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bd6a:	687b      	ldr	r3, [r7, #4]
 800bd6c:	681b      	ldr	r3, [r3, #0]
 800bd6e:	691b      	ldr	r3, [r3, #16]
 800bd70:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd74:	2b80      	cmp	r3, #128	; 0x80
 800bd76:	d10e      	bne.n	800bd96 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	68db      	ldr	r3, [r3, #12]
 800bd7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bd82:	2b80      	cmp	r3, #128	; 0x80
 800bd84:	d107      	bne.n	800bd96 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800bd8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bd90:	6878      	ldr	r0, [r7, #4]
 800bd92:	f000 fa98 	bl	800c2c6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	681b      	ldr	r3, [r3, #0]
 800bd9a:	691b      	ldr	r3, [r3, #16]
 800bd9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bda0:	2b40      	cmp	r3, #64	; 0x40
 800bda2:	d10e      	bne.n	800bdc2 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	68db      	ldr	r3, [r3, #12]
 800bdaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bdae:	2b40      	cmp	r3, #64	; 0x40
 800bdb0:	d107      	bne.n	800bdc2 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	681b      	ldr	r3, [r3, #0]
 800bdb6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bdba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bdbc:	6878      	ldr	r0, [r7, #4]
 800bdbe:	f000 f8ef 	bl	800bfa0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bdc2:	687b      	ldr	r3, [r7, #4]
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	691b      	ldr	r3, [r3, #16]
 800bdc8:	f003 0320 	and.w	r3, r3, #32
 800bdcc:	2b20      	cmp	r3, #32
 800bdce:	d10e      	bne.n	800bdee <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	68db      	ldr	r3, [r3, #12]
 800bdd6:	f003 0320 	and.w	r3, r3, #32
 800bdda:	2b20      	cmp	r3, #32
 800bddc:	d107      	bne.n	800bdee <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	681b      	ldr	r3, [r3, #0]
 800bde2:	f06f 0220 	mvn.w	r2, #32
 800bde6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bde8:	6878      	ldr	r0, [r7, #4]
 800bdea:	f000 fa62 	bl	800c2b2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bdee:	bf00      	nop
 800bdf0:	3708      	adds	r7, #8
 800bdf2:	46bd      	mov	sp, r7
 800bdf4:	bd80      	pop	{r7, pc}

0800bdf6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bdf6:	b580      	push	{r7, lr}
 800bdf8:	b084      	sub	sp, #16
 800bdfa:	af00      	add	r7, sp, #0
 800bdfc:	6078      	str	r0, [r7, #4]
 800bdfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800be06:	2b01      	cmp	r3, #1
 800be08:	d101      	bne.n	800be0e <HAL_TIM_ConfigClockSource+0x18>
 800be0a:	2302      	movs	r3, #2
 800be0c:	e0a6      	b.n	800bf5c <HAL_TIM_ConfigClockSource+0x166>
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	2201      	movs	r2, #1
 800be12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800be16:	687b      	ldr	r3, [r7, #4]
 800be18:	2202      	movs	r2, #2
 800be1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	689b      	ldr	r3, [r3, #8]
 800be24:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800be2c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800be34:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800be36:	687b      	ldr	r3, [r7, #4]
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	68fa      	ldr	r2, [r7, #12]
 800be3c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	2b40      	cmp	r3, #64	; 0x40
 800be44:	d067      	beq.n	800bf16 <HAL_TIM_ConfigClockSource+0x120>
 800be46:	2b40      	cmp	r3, #64	; 0x40
 800be48:	d80b      	bhi.n	800be62 <HAL_TIM_ConfigClockSource+0x6c>
 800be4a:	2b10      	cmp	r3, #16
 800be4c:	d073      	beq.n	800bf36 <HAL_TIM_ConfigClockSource+0x140>
 800be4e:	2b10      	cmp	r3, #16
 800be50:	d802      	bhi.n	800be58 <HAL_TIM_ConfigClockSource+0x62>
 800be52:	2b00      	cmp	r3, #0
 800be54:	d06f      	beq.n	800bf36 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800be56:	e078      	b.n	800bf4a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800be58:	2b20      	cmp	r3, #32
 800be5a:	d06c      	beq.n	800bf36 <HAL_TIM_ConfigClockSource+0x140>
 800be5c:	2b30      	cmp	r3, #48	; 0x30
 800be5e:	d06a      	beq.n	800bf36 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800be60:	e073      	b.n	800bf4a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800be62:	2b70      	cmp	r3, #112	; 0x70
 800be64:	d00d      	beq.n	800be82 <HAL_TIM_ConfigClockSource+0x8c>
 800be66:	2b70      	cmp	r3, #112	; 0x70
 800be68:	d804      	bhi.n	800be74 <HAL_TIM_ConfigClockSource+0x7e>
 800be6a:	2b50      	cmp	r3, #80	; 0x50
 800be6c:	d033      	beq.n	800bed6 <HAL_TIM_ConfigClockSource+0xe0>
 800be6e:	2b60      	cmp	r3, #96	; 0x60
 800be70:	d041      	beq.n	800bef6 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800be72:	e06a      	b.n	800bf4a <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800be74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800be78:	d066      	beq.n	800bf48 <HAL_TIM_ConfigClockSource+0x152>
 800be7a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800be7e:	d017      	beq.n	800beb0 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800be80:	e063      	b.n	800bf4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	6818      	ldr	r0, [r3, #0]
 800be86:	683b      	ldr	r3, [r7, #0]
 800be88:	6899      	ldr	r1, [r3, #8]
 800be8a:	683b      	ldr	r3, [r7, #0]
 800be8c:	685a      	ldr	r2, [r3, #4]
 800be8e:	683b      	ldr	r3, [r7, #0]
 800be90:	68db      	ldr	r3, [r3, #12]
 800be92:	f000 f9a9 	bl	800c1e8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	681b      	ldr	r3, [r3, #0]
 800be9a:	689b      	ldr	r3, [r3, #8]
 800be9c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bea4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800bea6:	687b      	ldr	r3, [r7, #4]
 800bea8:	681b      	ldr	r3, [r3, #0]
 800beaa:	68fa      	ldr	r2, [r7, #12]
 800beac:	609a      	str	r2, [r3, #8]
      break;
 800beae:	e04c      	b.n	800bf4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	6818      	ldr	r0, [r3, #0]
 800beb4:	683b      	ldr	r3, [r7, #0]
 800beb6:	6899      	ldr	r1, [r3, #8]
 800beb8:	683b      	ldr	r3, [r7, #0]
 800beba:	685a      	ldr	r2, [r3, #4]
 800bebc:	683b      	ldr	r3, [r7, #0]
 800bebe:	68db      	ldr	r3, [r3, #12]
 800bec0:	f000 f992 	bl	800c1e8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	689a      	ldr	r2, [r3, #8]
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	681b      	ldr	r3, [r3, #0]
 800bece:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bed2:	609a      	str	r2, [r3, #8]
      break;
 800bed4:	e039      	b.n	800bf4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	6818      	ldr	r0, [r3, #0]
 800beda:	683b      	ldr	r3, [r7, #0]
 800bedc:	6859      	ldr	r1, [r3, #4]
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	68db      	ldr	r3, [r3, #12]
 800bee2:	461a      	mov	r2, r3
 800bee4:	f000 f906 	bl	800c0f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	681b      	ldr	r3, [r3, #0]
 800beec:	2150      	movs	r1, #80	; 0x50
 800beee:	4618      	mov	r0, r3
 800bef0:	f000 f95f 	bl	800c1b2 <TIM_ITRx_SetConfig>
      break;
 800bef4:	e029      	b.n	800bf4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	6818      	ldr	r0, [r3, #0]
 800befa:	683b      	ldr	r3, [r7, #0]
 800befc:	6859      	ldr	r1, [r3, #4]
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	68db      	ldr	r3, [r3, #12]
 800bf02:	461a      	mov	r2, r3
 800bf04:	f000 f925 	bl	800c152 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	2160      	movs	r1, #96	; 0x60
 800bf0e:	4618      	mov	r0, r3
 800bf10:	f000 f94f 	bl	800c1b2 <TIM_ITRx_SetConfig>
      break;
 800bf14:	e019      	b.n	800bf4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	6818      	ldr	r0, [r3, #0]
 800bf1a:	683b      	ldr	r3, [r7, #0]
 800bf1c:	6859      	ldr	r1, [r3, #4]
 800bf1e:	683b      	ldr	r3, [r7, #0]
 800bf20:	68db      	ldr	r3, [r3, #12]
 800bf22:	461a      	mov	r2, r3
 800bf24:	f000 f8e6 	bl	800c0f4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	2140      	movs	r1, #64	; 0x40
 800bf2e:	4618      	mov	r0, r3
 800bf30:	f000 f93f 	bl	800c1b2 <TIM_ITRx_SetConfig>
      break;
 800bf34:	e009      	b.n	800bf4a <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	681a      	ldr	r2, [r3, #0]
 800bf3a:	683b      	ldr	r3, [r7, #0]
 800bf3c:	681b      	ldr	r3, [r3, #0]
 800bf3e:	4619      	mov	r1, r3
 800bf40:	4610      	mov	r0, r2
 800bf42:	f000 f936 	bl	800c1b2 <TIM_ITRx_SetConfig>
      break;
 800bf46:	e000      	b.n	800bf4a <HAL_TIM_ConfigClockSource+0x154>
      break;
 800bf48:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	2201      	movs	r2, #1
 800bf4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bf52:	687b      	ldr	r3, [r7, #4]
 800bf54:	2200      	movs	r2, #0
 800bf56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bf5a:	2300      	movs	r3, #0
}
 800bf5c:	4618      	mov	r0, r3
 800bf5e:	3710      	adds	r7, #16
 800bf60:	46bd      	mov	sp, r7
 800bf62:	bd80      	pop	{r7, pc}

0800bf64 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bf64:	b480      	push	{r7}
 800bf66:	b083      	sub	sp, #12
 800bf68:	af00      	add	r7, sp, #0
 800bf6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bf6c:	bf00      	nop
 800bf6e:	370c      	adds	r7, #12
 800bf70:	46bd      	mov	sp, r7
 800bf72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf76:	4770      	bx	lr

0800bf78 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bf78:	b480      	push	{r7}
 800bf7a:	b083      	sub	sp, #12
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bf80:	bf00      	nop
 800bf82:	370c      	adds	r7, #12
 800bf84:	46bd      	mov	sp, r7
 800bf86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf8a:	4770      	bx	lr

0800bf8c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bf8c:	b480      	push	{r7}
 800bf8e:	b083      	sub	sp, #12
 800bf90:	af00      	add	r7, sp, #0
 800bf92:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bf94:	bf00      	nop
 800bf96:	370c      	adds	r7, #12
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9e:	4770      	bx	lr

0800bfa0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bfa0:	b480      	push	{r7}
 800bfa2:	b083      	sub	sp, #12
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bfa8:	bf00      	nop
 800bfaa:	370c      	adds	r7, #12
 800bfac:	46bd      	mov	sp, r7
 800bfae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfb2:	4770      	bx	lr

0800bfb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	b085      	sub	sp, #20
 800bfb8:	af00      	add	r7, sp, #0
 800bfba:	6078      	str	r0, [r7, #4]
 800bfbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bfbe:	687b      	ldr	r3, [r7, #4]
 800bfc0:	681b      	ldr	r3, [r3, #0]
 800bfc2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	4a40      	ldr	r2, [pc, #256]	; (800c0c8 <TIM_Base_SetConfig+0x114>)
 800bfc8:	4293      	cmp	r3, r2
 800bfca:	d013      	beq.n	800bff4 <TIM_Base_SetConfig+0x40>
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bfd2:	d00f      	beq.n	800bff4 <TIM_Base_SetConfig+0x40>
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	4a3d      	ldr	r2, [pc, #244]	; (800c0cc <TIM_Base_SetConfig+0x118>)
 800bfd8:	4293      	cmp	r3, r2
 800bfda:	d00b      	beq.n	800bff4 <TIM_Base_SetConfig+0x40>
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	4a3c      	ldr	r2, [pc, #240]	; (800c0d0 <TIM_Base_SetConfig+0x11c>)
 800bfe0:	4293      	cmp	r3, r2
 800bfe2:	d007      	beq.n	800bff4 <TIM_Base_SetConfig+0x40>
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	4a3b      	ldr	r2, [pc, #236]	; (800c0d4 <TIM_Base_SetConfig+0x120>)
 800bfe8:	4293      	cmp	r3, r2
 800bfea:	d003      	beq.n	800bff4 <TIM_Base_SetConfig+0x40>
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	4a3a      	ldr	r2, [pc, #232]	; (800c0d8 <TIM_Base_SetConfig+0x124>)
 800bff0:	4293      	cmp	r3, r2
 800bff2:	d108      	bne.n	800c006 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bffa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bffc:	683b      	ldr	r3, [r7, #0]
 800bffe:	685b      	ldr	r3, [r3, #4]
 800c000:	68fa      	ldr	r2, [r7, #12]
 800c002:	4313      	orrs	r3, r2
 800c004:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c006:	687b      	ldr	r3, [r7, #4]
 800c008:	4a2f      	ldr	r2, [pc, #188]	; (800c0c8 <TIM_Base_SetConfig+0x114>)
 800c00a:	4293      	cmp	r3, r2
 800c00c:	d02b      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c00e:	687b      	ldr	r3, [r7, #4]
 800c010:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c014:	d027      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	4a2c      	ldr	r2, [pc, #176]	; (800c0cc <TIM_Base_SetConfig+0x118>)
 800c01a:	4293      	cmp	r3, r2
 800c01c:	d023      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	4a2b      	ldr	r2, [pc, #172]	; (800c0d0 <TIM_Base_SetConfig+0x11c>)
 800c022:	4293      	cmp	r3, r2
 800c024:	d01f      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	4a2a      	ldr	r2, [pc, #168]	; (800c0d4 <TIM_Base_SetConfig+0x120>)
 800c02a:	4293      	cmp	r3, r2
 800c02c:	d01b      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	4a29      	ldr	r2, [pc, #164]	; (800c0d8 <TIM_Base_SetConfig+0x124>)
 800c032:	4293      	cmp	r3, r2
 800c034:	d017      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	4a28      	ldr	r2, [pc, #160]	; (800c0dc <TIM_Base_SetConfig+0x128>)
 800c03a:	4293      	cmp	r3, r2
 800c03c:	d013      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	4a27      	ldr	r2, [pc, #156]	; (800c0e0 <TIM_Base_SetConfig+0x12c>)
 800c042:	4293      	cmp	r3, r2
 800c044:	d00f      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	4a26      	ldr	r2, [pc, #152]	; (800c0e4 <TIM_Base_SetConfig+0x130>)
 800c04a:	4293      	cmp	r3, r2
 800c04c:	d00b      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c04e:	687b      	ldr	r3, [r7, #4]
 800c050:	4a25      	ldr	r2, [pc, #148]	; (800c0e8 <TIM_Base_SetConfig+0x134>)
 800c052:	4293      	cmp	r3, r2
 800c054:	d007      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c056:	687b      	ldr	r3, [r7, #4]
 800c058:	4a24      	ldr	r2, [pc, #144]	; (800c0ec <TIM_Base_SetConfig+0x138>)
 800c05a:	4293      	cmp	r3, r2
 800c05c:	d003      	beq.n	800c066 <TIM_Base_SetConfig+0xb2>
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	4a23      	ldr	r2, [pc, #140]	; (800c0f0 <TIM_Base_SetConfig+0x13c>)
 800c062:	4293      	cmp	r3, r2
 800c064:	d108      	bne.n	800c078 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c06c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c06e:	683b      	ldr	r3, [r7, #0]
 800c070:	68db      	ldr	r3, [r3, #12]
 800c072:	68fa      	ldr	r2, [r7, #12]
 800c074:	4313      	orrs	r3, r2
 800c076:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c07e:	683b      	ldr	r3, [r7, #0]
 800c080:	695b      	ldr	r3, [r3, #20]
 800c082:	4313      	orrs	r3, r2
 800c084:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	68fa      	ldr	r2, [r7, #12]
 800c08a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	689a      	ldr	r2, [r3, #8]
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c094:	683b      	ldr	r3, [r7, #0]
 800c096:	681a      	ldr	r2, [r3, #0]
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c09c:	687b      	ldr	r3, [r7, #4]
 800c09e:	4a0a      	ldr	r2, [pc, #40]	; (800c0c8 <TIM_Base_SetConfig+0x114>)
 800c0a0:	4293      	cmp	r3, r2
 800c0a2:	d003      	beq.n	800c0ac <TIM_Base_SetConfig+0xf8>
 800c0a4:	687b      	ldr	r3, [r7, #4]
 800c0a6:	4a0c      	ldr	r2, [pc, #48]	; (800c0d8 <TIM_Base_SetConfig+0x124>)
 800c0a8:	4293      	cmp	r3, r2
 800c0aa:	d103      	bne.n	800c0b4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c0ac:	683b      	ldr	r3, [r7, #0]
 800c0ae:	691a      	ldr	r2, [r3, #16]
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	2201      	movs	r2, #1
 800c0b8:	615a      	str	r2, [r3, #20]
}
 800c0ba:	bf00      	nop
 800c0bc:	3714      	adds	r7, #20
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c4:	4770      	bx	lr
 800c0c6:	bf00      	nop
 800c0c8:	40010000 	.word	0x40010000
 800c0cc:	40000400 	.word	0x40000400
 800c0d0:	40000800 	.word	0x40000800
 800c0d4:	40000c00 	.word	0x40000c00
 800c0d8:	40010400 	.word	0x40010400
 800c0dc:	40014000 	.word	0x40014000
 800c0e0:	40014400 	.word	0x40014400
 800c0e4:	40014800 	.word	0x40014800
 800c0e8:	40001800 	.word	0x40001800
 800c0ec:	40001c00 	.word	0x40001c00
 800c0f0:	40002000 	.word	0x40002000

0800c0f4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c0f4:	b480      	push	{r7}
 800c0f6:	b087      	sub	sp, #28
 800c0f8:	af00      	add	r7, sp, #0
 800c0fa:	60f8      	str	r0, [r7, #12]
 800c0fc:	60b9      	str	r1, [r7, #8]
 800c0fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	6a1b      	ldr	r3, [r3, #32]
 800c104:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c106:	68fb      	ldr	r3, [r7, #12]
 800c108:	6a1b      	ldr	r3, [r3, #32]
 800c10a:	f023 0201 	bic.w	r2, r3, #1
 800c10e:	68fb      	ldr	r3, [r7, #12]
 800c110:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c112:	68fb      	ldr	r3, [r7, #12]
 800c114:	699b      	ldr	r3, [r3, #24]
 800c116:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800c118:	693b      	ldr	r3, [r7, #16]
 800c11a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800c11e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800c120:	687b      	ldr	r3, [r7, #4]
 800c122:	011b      	lsls	r3, r3, #4
 800c124:	693a      	ldr	r2, [r7, #16]
 800c126:	4313      	orrs	r3, r2
 800c128:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800c12a:	697b      	ldr	r3, [r7, #20]
 800c12c:	f023 030a 	bic.w	r3, r3, #10
 800c130:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800c132:	697a      	ldr	r2, [r7, #20]
 800c134:	68bb      	ldr	r3, [r7, #8]
 800c136:	4313      	orrs	r3, r2
 800c138:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800c13a:	68fb      	ldr	r3, [r7, #12]
 800c13c:	693a      	ldr	r2, [r7, #16]
 800c13e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c140:	68fb      	ldr	r3, [r7, #12]
 800c142:	697a      	ldr	r2, [r7, #20]
 800c144:	621a      	str	r2, [r3, #32]
}
 800c146:	bf00      	nop
 800c148:	371c      	adds	r7, #28
 800c14a:	46bd      	mov	sp, r7
 800c14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c150:	4770      	bx	lr

0800c152 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800c152:	b480      	push	{r7}
 800c154:	b087      	sub	sp, #28
 800c156:	af00      	add	r7, sp, #0
 800c158:	60f8      	str	r0, [r7, #12]
 800c15a:	60b9      	str	r1, [r7, #8]
 800c15c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c15e:	68fb      	ldr	r3, [r7, #12]
 800c160:	6a1b      	ldr	r3, [r3, #32]
 800c162:	f023 0210 	bic.w	r2, r3, #16
 800c166:	68fb      	ldr	r3, [r7, #12]
 800c168:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	699b      	ldr	r3, [r3, #24]
 800c16e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800c170:	68fb      	ldr	r3, [r7, #12]
 800c172:	6a1b      	ldr	r3, [r3, #32]
 800c174:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800c176:	697b      	ldr	r3, [r7, #20]
 800c178:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800c17c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800c17e:	687b      	ldr	r3, [r7, #4]
 800c180:	031b      	lsls	r3, r3, #12
 800c182:	697a      	ldr	r2, [r7, #20]
 800c184:	4313      	orrs	r3, r2
 800c186:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800c188:	693b      	ldr	r3, [r7, #16]
 800c18a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800c18e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800c190:	68bb      	ldr	r3, [r7, #8]
 800c192:	011b      	lsls	r3, r3, #4
 800c194:	693a      	ldr	r2, [r7, #16]
 800c196:	4313      	orrs	r3, r2
 800c198:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800c19a:	68fb      	ldr	r3, [r7, #12]
 800c19c:	697a      	ldr	r2, [r7, #20]
 800c19e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	693a      	ldr	r2, [r7, #16]
 800c1a4:	621a      	str	r2, [r3, #32]
}
 800c1a6:	bf00      	nop
 800c1a8:	371c      	adds	r7, #28
 800c1aa:	46bd      	mov	sp, r7
 800c1ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1b0:	4770      	bx	lr

0800c1b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800c1b2:	b480      	push	{r7}
 800c1b4:	b085      	sub	sp, #20
 800c1b6:	af00      	add	r7, sp, #0
 800c1b8:	6078      	str	r0, [r7, #4]
 800c1ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	689b      	ldr	r3, [r3, #8]
 800c1c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c1c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800c1ca:	683a      	ldr	r2, [r7, #0]
 800c1cc:	68fb      	ldr	r3, [r7, #12]
 800c1ce:	4313      	orrs	r3, r2
 800c1d0:	f043 0307 	orr.w	r3, r3, #7
 800c1d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c1d6:	687b      	ldr	r3, [r7, #4]
 800c1d8:	68fa      	ldr	r2, [r7, #12]
 800c1da:	609a      	str	r2, [r3, #8]
}
 800c1dc:	bf00      	nop
 800c1de:	3714      	adds	r7, #20
 800c1e0:	46bd      	mov	sp, r7
 800c1e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c1e6:	4770      	bx	lr

0800c1e8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800c1e8:	b480      	push	{r7}
 800c1ea:	b087      	sub	sp, #28
 800c1ec:	af00      	add	r7, sp, #0
 800c1ee:	60f8      	str	r0, [r7, #12]
 800c1f0:	60b9      	str	r1, [r7, #8]
 800c1f2:	607a      	str	r2, [r7, #4]
 800c1f4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800c1f6:	68fb      	ldr	r3, [r7, #12]
 800c1f8:	689b      	ldr	r3, [r3, #8]
 800c1fa:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c1fc:	697b      	ldr	r3, [r7, #20]
 800c1fe:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c202:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800c204:	683b      	ldr	r3, [r7, #0]
 800c206:	021a      	lsls	r2, r3, #8
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	431a      	orrs	r2, r3
 800c20c:	68bb      	ldr	r3, [r7, #8]
 800c20e:	4313      	orrs	r3, r2
 800c210:	697a      	ldr	r2, [r7, #20]
 800c212:	4313      	orrs	r3, r2
 800c214:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800c216:	68fb      	ldr	r3, [r7, #12]
 800c218:	697a      	ldr	r2, [r7, #20]
 800c21a:	609a      	str	r2, [r3, #8]
}
 800c21c:	bf00      	nop
 800c21e:	371c      	adds	r7, #28
 800c220:	46bd      	mov	sp, r7
 800c222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c226:	4770      	bx	lr

0800c228 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800c228:	b480      	push	{r7}
 800c22a:	b085      	sub	sp, #20
 800c22c:	af00      	add	r7, sp, #0
 800c22e:	6078      	str	r0, [r7, #4]
 800c230:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c238:	2b01      	cmp	r3, #1
 800c23a:	d101      	bne.n	800c240 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800c23c:	2302      	movs	r3, #2
 800c23e:	e032      	b.n	800c2a6 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	2201      	movs	r2, #1
 800c244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	2202      	movs	r2, #2
 800c24c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	685b      	ldr	r3, [r3, #4]
 800c256:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c258:	687b      	ldr	r3, [r7, #4]
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	689b      	ldr	r3, [r3, #8]
 800c25e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c266:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	68fa      	ldr	r2, [r7, #12]
 800c26e:	4313      	orrs	r3, r2
 800c270:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800c272:	68bb      	ldr	r3, [r7, #8]
 800c274:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c278:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c27a:	683b      	ldr	r3, [r7, #0]
 800c27c:	685b      	ldr	r3, [r3, #4]
 800c27e:	68ba      	ldr	r2, [r7, #8]
 800c280:	4313      	orrs	r3, r2
 800c282:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	68fa      	ldr	r2, [r7, #12]
 800c28a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	68ba      	ldr	r2, [r7, #8]
 800c292:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	2201      	movs	r2, #1
 800c298:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	2200      	movs	r2, #0
 800c2a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c2a4:	2300      	movs	r3, #0
}
 800c2a6:	4618      	mov	r0, r3
 800c2a8:	3714      	adds	r7, #20
 800c2aa:	46bd      	mov	sp, r7
 800c2ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2b0:	4770      	bx	lr

0800c2b2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c2b2:	b480      	push	{r7}
 800c2b4:	b083      	sub	sp, #12
 800c2b6:	af00      	add	r7, sp, #0
 800c2b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c2ba:	bf00      	nop
 800c2bc:	370c      	adds	r7, #12
 800c2be:	46bd      	mov	sp, r7
 800c2c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c4:	4770      	bx	lr

0800c2c6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c2c6:	b480      	push	{r7}
 800c2c8:	b083      	sub	sp, #12
 800c2ca:	af00      	add	r7, sp, #0
 800c2cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c2ce:	bf00      	nop
 800c2d0:	370c      	adds	r7, #12
 800c2d2:	46bd      	mov	sp, r7
 800c2d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2d8:	4770      	bx	lr

0800c2da <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c2da:	b580      	push	{r7, lr}
 800c2dc:	b082      	sub	sp, #8
 800c2de:	af00      	add	r7, sp, #0
 800c2e0:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c2e2:	687b      	ldr	r3, [r7, #4]
 800c2e4:	2b00      	cmp	r3, #0
 800c2e6:	d101      	bne.n	800c2ec <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c2e8:	2301      	movs	r3, #1
 800c2ea:	e03f      	b.n	800c36c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c2f2:	b2db      	uxtb	r3, r3
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d106      	bne.n	800c306 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c2f8:	687b      	ldr	r3, [r7, #4]
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c300:	6878      	ldr	r0, [r7, #4]
 800c302:	f7fb fd49 	bl	8007d98 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	2224      	movs	r2, #36	; 0x24
 800c30a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	68da      	ldr	r2, [r3, #12]
 800c314:	687b      	ldr	r3, [r7, #4]
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c31c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c31e:	6878      	ldr	r0, [r7, #4]
 800c320:	f000 fc6a 	bl	800cbf8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c324:	687b      	ldr	r3, [r7, #4]
 800c326:	681b      	ldr	r3, [r3, #0]
 800c328:	691a      	ldr	r2, [r3, #16]
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	681b      	ldr	r3, [r3, #0]
 800c32e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c332:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	695a      	ldr	r2, [r3, #20]
 800c33a:	687b      	ldr	r3, [r7, #4]
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c342:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	68da      	ldr	r2, [r3, #12]
 800c34a:	687b      	ldr	r3, [r7, #4]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c352:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2200      	movs	r2, #0
 800c358:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800c35a:	687b      	ldr	r3, [r7, #4]
 800c35c:	2220      	movs	r2, #32
 800c35e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800c362:	687b      	ldr	r3, [r7, #4]
 800c364:	2220      	movs	r2, #32
 800c366:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800c36a:	2300      	movs	r3, #0
}
 800c36c:	4618      	mov	r0, r3
 800c36e:	3708      	adds	r7, #8
 800c370:	46bd      	mov	sp, r7
 800c372:	bd80      	pop	{r7, pc}

0800c374 <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c374:	b580      	push	{r7, lr}
 800c376:	b088      	sub	sp, #32
 800c378:	af02      	add	r7, sp, #8
 800c37a:	60f8      	str	r0, [r7, #12]
 800c37c:	60b9      	str	r1, [r7, #8]
 800c37e:	603b      	str	r3, [r7, #0]
 800c380:	4613      	mov	r3, r2
 800c382:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800c384:	2300      	movs	r3, #0
 800c386:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c38e:	b2db      	uxtb	r3, r3
 800c390:	2b20      	cmp	r3, #32
 800c392:	f040 8083 	bne.w	800c49c <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800c396:	68bb      	ldr	r3, [r7, #8]
 800c398:	2b00      	cmp	r3, #0
 800c39a:	d002      	beq.n	800c3a2 <HAL_UART_Transmit+0x2e>
 800c39c:	88fb      	ldrh	r3, [r7, #6]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d101      	bne.n	800c3a6 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800c3a2:	2301      	movs	r3, #1
 800c3a4:	e07b      	b.n	800c49e <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c3a6:	68fb      	ldr	r3, [r7, #12]
 800c3a8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c3ac:	2b01      	cmp	r3, #1
 800c3ae:	d101      	bne.n	800c3b4 <HAL_UART_Transmit+0x40>
 800c3b0:	2302      	movs	r3, #2
 800c3b2:	e074      	b.n	800c49e <HAL_UART_Transmit+0x12a>
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	2201      	movs	r2, #1
 800c3b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	2200      	movs	r2, #0
 800c3c0:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c3c2:	68fb      	ldr	r3, [r7, #12]
 800c3c4:	2221      	movs	r2, #33	; 0x21
 800c3c6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800c3ca:	f7fb febb 	bl	8008144 <HAL_GetTick>
 800c3ce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	88fa      	ldrh	r2, [r7, #6]
 800c3d4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c3d6:	68fb      	ldr	r3, [r7, #12]
 800c3d8:	88fa      	ldrh	r2, [r7, #6]
 800c3da:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800c3dc:	e042      	b.n	800c464 <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800c3de:	68fb      	ldr	r3, [r7, #12]
 800c3e0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c3e2:	b29b      	uxth	r3, r3
 800c3e4:	3b01      	subs	r3, #1
 800c3e6:	b29a      	uxth	r2, r3
 800c3e8:	68fb      	ldr	r3, [r7, #12]
 800c3ea:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	689b      	ldr	r3, [r3, #8]
 800c3f0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c3f4:	d122      	bne.n	800c43c <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c3f6:	683b      	ldr	r3, [r7, #0]
 800c3f8:	9300      	str	r3, [sp, #0]
 800c3fa:	697b      	ldr	r3, [r7, #20]
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	2180      	movs	r1, #128	; 0x80
 800c400:	68f8      	ldr	r0, [r7, #12]
 800c402:	f000 fa77 	bl	800c8f4 <UART_WaitOnFlagUntilTimeout>
 800c406:	4603      	mov	r3, r0
 800c408:	2b00      	cmp	r3, #0
 800c40a:	d001      	beq.n	800c410 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800c40c:	2303      	movs	r3, #3
 800c40e:	e046      	b.n	800c49e <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800c410:	68bb      	ldr	r3, [r7, #8]
 800c412:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800c414:	693b      	ldr	r3, [r7, #16]
 800c416:	881b      	ldrh	r3, [r3, #0]
 800c418:	461a      	mov	r2, r3
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	681b      	ldr	r3, [r3, #0]
 800c41e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c422:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800c424:	68fb      	ldr	r3, [r7, #12]
 800c426:	691b      	ldr	r3, [r3, #16]
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d103      	bne.n	800c434 <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800c42c:	68bb      	ldr	r3, [r7, #8]
 800c42e:	3302      	adds	r3, #2
 800c430:	60bb      	str	r3, [r7, #8]
 800c432:	e017      	b.n	800c464 <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800c434:	68bb      	ldr	r3, [r7, #8]
 800c436:	3301      	adds	r3, #1
 800c438:	60bb      	str	r3, [r7, #8]
 800c43a:	e013      	b.n	800c464 <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	9300      	str	r3, [sp, #0]
 800c440:	697b      	ldr	r3, [r7, #20]
 800c442:	2200      	movs	r2, #0
 800c444:	2180      	movs	r1, #128	; 0x80
 800c446:	68f8      	ldr	r0, [r7, #12]
 800c448:	f000 fa54 	bl	800c8f4 <UART_WaitOnFlagUntilTimeout>
 800c44c:	4603      	mov	r3, r0
 800c44e:	2b00      	cmp	r3, #0
 800c450:	d001      	beq.n	800c456 <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800c452:	2303      	movs	r3, #3
 800c454:	e023      	b.n	800c49e <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800c456:	68bb      	ldr	r3, [r7, #8]
 800c458:	1c5a      	adds	r2, r3, #1
 800c45a:	60ba      	str	r2, [r7, #8]
 800c45c:	781a      	ldrb	r2, [r3, #0]
 800c45e:	68fb      	ldr	r3, [r7, #12]
 800c460:	681b      	ldr	r3, [r3, #0]
 800c462:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800c464:	68fb      	ldr	r3, [r7, #12]
 800c466:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c468:	b29b      	uxth	r3, r3
 800c46a:	2b00      	cmp	r3, #0
 800c46c:	d1b7      	bne.n	800c3de <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c46e:	683b      	ldr	r3, [r7, #0]
 800c470:	9300      	str	r3, [sp, #0]
 800c472:	697b      	ldr	r3, [r7, #20]
 800c474:	2200      	movs	r2, #0
 800c476:	2140      	movs	r1, #64	; 0x40
 800c478:	68f8      	ldr	r0, [r7, #12]
 800c47a:	f000 fa3b 	bl	800c8f4 <UART_WaitOnFlagUntilTimeout>
 800c47e:	4603      	mov	r3, r0
 800c480:	2b00      	cmp	r3, #0
 800c482:	d001      	beq.n	800c488 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800c484:	2303      	movs	r3, #3
 800c486:	e00a      	b.n	800c49e <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	2220      	movs	r2, #32
 800c48c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	2200      	movs	r2, #0
 800c494:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800c498:	2300      	movs	r3, #0
 800c49a:	e000      	b.n	800c49e <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800c49c:	2302      	movs	r3, #2
  }
}
 800c49e:	4618      	mov	r0, r3
 800c4a0:	3718      	adds	r7, #24
 800c4a2:	46bd      	mov	sp, r7
 800c4a4:	bd80      	pop	{r7, pc}
	...

0800c4a8 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c4a8:	b580      	push	{r7, lr}
 800c4aa:	b086      	sub	sp, #24
 800c4ac:	af00      	add	r7, sp, #0
 800c4ae:	60f8      	str	r0, [r7, #12]
 800c4b0:	60b9      	str	r1, [r7, #8]
 800c4b2:	4613      	mov	r3, r2
 800c4b4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c4bc:	b2db      	uxtb	r3, r3
 800c4be:	2b20      	cmp	r3, #32
 800c4c0:	d166      	bne.n	800c590 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c4c2:	68bb      	ldr	r3, [r7, #8]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d002      	beq.n	800c4ce <HAL_UART_Receive_DMA+0x26>
 800c4c8:	88fb      	ldrh	r3, [r7, #6]
 800c4ca:	2b00      	cmp	r3, #0
 800c4cc:	d101      	bne.n	800c4d2 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800c4ce:	2301      	movs	r3, #1
 800c4d0:	e05f      	b.n	800c592 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c4d8:	2b01      	cmp	r3, #1
 800c4da:	d101      	bne.n	800c4e0 <HAL_UART_Receive_DMA+0x38>
 800c4dc:	2302      	movs	r3, #2
 800c4de:	e058      	b.n	800c592 <HAL_UART_Receive_DMA+0xea>
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	2201      	movs	r2, #1
 800c4e4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800c4e8:	68ba      	ldr	r2, [r7, #8]
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	88fa      	ldrh	r2, [r7, #6]
 800c4f2:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	2200      	movs	r2, #0
 800c4f8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c4fa:	68fb      	ldr	r3, [r7, #12]
 800c4fc:	2222      	movs	r2, #34	; 0x22
 800c4fe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c506:	4a25      	ldr	r2, [pc, #148]	; (800c59c <HAL_UART_Receive_DMA+0xf4>)
 800c508:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c50a:	68fb      	ldr	r3, [r7, #12]
 800c50c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c50e:	4a24      	ldr	r2, [pc, #144]	; (800c5a0 <HAL_UART_Receive_DMA+0xf8>)
 800c510:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c512:	68fb      	ldr	r3, [r7, #12]
 800c514:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c516:	4a23      	ldr	r2, [pc, #140]	; (800c5a4 <HAL_UART_Receive_DMA+0xfc>)
 800c518:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c51a:	68fb      	ldr	r3, [r7, #12]
 800c51c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c51e:	2200      	movs	r2, #0
 800c520:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800c522:	f107 0308 	add.w	r3, r7, #8
 800c526:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	3304      	adds	r3, #4
 800c532:	4619      	mov	r1, r3
 800c534:	697b      	ldr	r3, [r7, #20]
 800c536:	681a      	ldr	r2, [r3, #0]
 800c538:	88fb      	ldrh	r3, [r7, #6]
 800c53a:	f7fb fff1 	bl	8008520 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800c53e:	2300      	movs	r3, #0
 800c540:	613b      	str	r3, [r7, #16]
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	681b      	ldr	r3, [r3, #0]
 800c548:	613b      	str	r3, [r7, #16]
 800c54a:	68fb      	ldr	r3, [r7, #12]
 800c54c:	681b      	ldr	r3, [r3, #0]
 800c54e:	685b      	ldr	r3, [r3, #4]
 800c550:	613b      	str	r3, [r7, #16]
 800c552:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	2200      	movs	r2, #0
 800c558:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c55c:	68fb      	ldr	r3, [r7, #12]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	68da      	ldr	r2, [r3, #12]
 800c562:	68fb      	ldr	r3, [r7, #12]
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c56a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c56c:	68fb      	ldr	r3, [r7, #12]
 800c56e:	681b      	ldr	r3, [r3, #0]
 800c570:	695a      	ldr	r2, [r3, #20]
 800c572:	68fb      	ldr	r3, [r7, #12]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	f042 0201 	orr.w	r2, r2, #1
 800c57a:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	695a      	ldr	r2, [r3, #20]
 800c582:	68fb      	ldr	r3, [r7, #12]
 800c584:	681b      	ldr	r3, [r3, #0]
 800c586:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c58a:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800c58c:	2300      	movs	r3, #0
 800c58e:	e000      	b.n	800c592 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c590:	2302      	movs	r3, #2
  }
}
 800c592:	4618      	mov	r0, r3
 800c594:	3718      	adds	r7, #24
 800c596:	46bd      	mov	sp, r7
 800c598:	bd80      	pop	{r7, pc}
 800c59a:	bf00      	nop
 800c59c:	0800c7dd 	.word	0x0800c7dd
 800c5a0:	0800c845 	.word	0x0800c845
 800c5a4:	0800c861 	.word	0x0800c861

0800c5a8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c5a8:	b580      	push	{r7, lr}
 800c5aa:	b088      	sub	sp, #32
 800c5ac:	af00      	add	r7, sp, #0
 800c5ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	681b      	ldr	r3, [r3, #0]
 800c5b6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	68db      	ldr	r3, [r3, #12]
 800c5be:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	695b      	ldr	r3, [r3, #20]
 800c5c6:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800c5cc:	2300      	movs	r3, #0
 800c5ce:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c5d0:	69fb      	ldr	r3, [r7, #28]
 800c5d2:	f003 030f 	and.w	r3, r3, #15
 800c5d6:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800c5d8:	693b      	ldr	r3, [r7, #16]
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d10d      	bne.n	800c5fa <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c5de:	69fb      	ldr	r3, [r7, #28]
 800c5e0:	f003 0320 	and.w	r3, r3, #32
 800c5e4:	2b00      	cmp	r3, #0
 800c5e6:	d008      	beq.n	800c5fa <HAL_UART_IRQHandler+0x52>
 800c5e8:	69bb      	ldr	r3, [r7, #24]
 800c5ea:	f003 0320 	and.w	r3, r3, #32
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d003      	beq.n	800c5fa <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800c5f2:	6878      	ldr	r0, [r7, #4]
 800c5f4:	f000 fa7e 	bl	800caf4 <UART_Receive_IT>
      return;
 800c5f8:	e0cc      	b.n	800c794 <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c5fa:	693b      	ldr	r3, [r7, #16]
 800c5fc:	2b00      	cmp	r3, #0
 800c5fe:	f000 80ab 	beq.w	800c758 <HAL_UART_IRQHandler+0x1b0>
 800c602:	697b      	ldr	r3, [r7, #20]
 800c604:	f003 0301 	and.w	r3, r3, #1
 800c608:	2b00      	cmp	r3, #0
 800c60a:	d105      	bne.n	800c618 <HAL_UART_IRQHandler+0x70>
 800c60c:	69bb      	ldr	r3, [r7, #24]
 800c60e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800c612:	2b00      	cmp	r3, #0
 800c614:	f000 80a0 	beq.w	800c758 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c618:	69fb      	ldr	r3, [r7, #28]
 800c61a:	f003 0301 	and.w	r3, r3, #1
 800c61e:	2b00      	cmp	r3, #0
 800c620:	d00a      	beq.n	800c638 <HAL_UART_IRQHandler+0x90>
 800c622:	69bb      	ldr	r3, [r7, #24]
 800c624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d005      	beq.n	800c638 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c630:	f043 0201 	orr.w	r2, r3, #1
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c638:	69fb      	ldr	r3, [r7, #28]
 800c63a:	f003 0304 	and.w	r3, r3, #4
 800c63e:	2b00      	cmp	r3, #0
 800c640:	d00a      	beq.n	800c658 <HAL_UART_IRQHandler+0xb0>
 800c642:	697b      	ldr	r3, [r7, #20]
 800c644:	f003 0301 	and.w	r3, r3, #1
 800c648:	2b00      	cmp	r3, #0
 800c64a:	d005      	beq.n	800c658 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c650:	f043 0202 	orr.w	r2, r3, #2
 800c654:	687b      	ldr	r3, [r7, #4]
 800c656:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c658:	69fb      	ldr	r3, [r7, #28]
 800c65a:	f003 0302 	and.w	r3, r3, #2
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d00a      	beq.n	800c678 <HAL_UART_IRQHandler+0xd0>
 800c662:	697b      	ldr	r3, [r7, #20]
 800c664:	f003 0301 	and.w	r3, r3, #1
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d005      	beq.n	800c678 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c670:	f043 0204 	orr.w	r2, r3, #4
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c678:	69fb      	ldr	r3, [r7, #28]
 800c67a:	f003 0308 	and.w	r3, r3, #8
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d00a      	beq.n	800c698 <HAL_UART_IRQHandler+0xf0>
 800c682:	697b      	ldr	r3, [r7, #20]
 800c684:	f003 0301 	and.w	r3, r3, #1
 800c688:	2b00      	cmp	r3, #0
 800c68a:	d005      	beq.n	800c698 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c68c:	687b      	ldr	r3, [r7, #4]
 800c68e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c690:	f043 0208 	orr.w	r2, r3, #8
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c69c:	2b00      	cmp	r3, #0
 800c69e:	d078      	beq.n	800c792 <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c6a0:	69fb      	ldr	r3, [r7, #28]
 800c6a2:	f003 0320 	and.w	r3, r3, #32
 800c6a6:	2b00      	cmp	r3, #0
 800c6a8:	d007      	beq.n	800c6ba <HAL_UART_IRQHandler+0x112>
 800c6aa:	69bb      	ldr	r3, [r7, #24]
 800c6ac:	f003 0320 	and.w	r3, r3, #32
 800c6b0:	2b00      	cmp	r3, #0
 800c6b2:	d002      	beq.n	800c6ba <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800c6b4:	6878      	ldr	r0, [r7, #4]
 800c6b6:	f000 fa1d 	bl	800caf4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	681b      	ldr	r3, [r3, #0]
 800c6be:	695b      	ldr	r3, [r3, #20]
 800c6c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6c4:	2b40      	cmp	r3, #64	; 0x40
 800c6c6:	bf0c      	ite	eq
 800c6c8:	2301      	moveq	r3, #1
 800c6ca:	2300      	movne	r3, #0
 800c6cc:	b2db      	uxtb	r3, r3
 800c6ce:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c6d4:	f003 0308 	and.w	r3, r3, #8
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	d102      	bne.n	800c6e2 <HAL_UART_IRQHandler+0x13a>
 800c6dc:	68fb      	ldr	r3, [r7, #12]
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d031      	beq.n	800c746 <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c6e2:	6878      	ldr	r0, [r7, #4]
 800c6e4:	f000 f966 	bl	800c9b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	681b      	ldr	r3, [r3, #0]
 800c6ec:	695b      	ldr	r3, [r3, #20]
 800c6ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c6f2:	2b40      	cmp	r3, #64	; 0x40
 800c6f4:	d123      	bne.n	800c73e <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	681b      	ldr	r3, [r3, #0]
 800c6fa:	695a      	ldr	r2, [r3, #20]
 800c6fc:	687b      	ldr	r3, [r7, #4]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c704:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d013      	beq.n	800c736 <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c712:	4a22      	ldr	r2, [pc, #136]	; (800c79c <HAL_UART_IRQHandler+0x1f4>)
 800c714:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c71a:	4618      	mov	r0, r3
 800c71c:	f7fb ff60 	bl	80085e0 <HAL_DMA_Abort_IT>
 800c720:	4603      	mov	r3, r0
 800c722:	2b00      	cmp	r3, #0
 800c724:	d016      	beq.n	800c754 <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c72a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c72c:	687a      	ldr	r2, [r7, #4]
 800c72e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c730:	4610      	mov	r0, r2
 800c732:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c734:	e00e      	b.n	800c754 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c736:	6878      	ldr	r0, [r7, #4]
 800c738:	f000 f846 	bl	800c7c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c73c:	e00a      	b.n	800c754 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c73e:	6878      	ldr	r0, [r7, #4]
 800c740:	f000 f842 	bl	800c7c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c744:	e006      	b.n	800c754 <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c746:	6878      	ldr	r0, [r7, #4]
 800c748:	f000 f83e 	bl	800c7c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	2200      	movs	r2, #0
 800c750:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800c752:	e01e      	b.n	800c792 <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c754:	bf00      	nop
    return;
 800c756:	e01c      	b.n	800c792 <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c758:	69fb      	ldr	r3, [r7, #28]
 800c75a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d008      	beq.n	800c774 <HAL_UART_IRQHandler+0x1cc>
 800c762:	69bb      	ldr	r3, [r7, #24]
 800c764:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d003      	beq.n	800c774 <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800c76c:	6878      	ldr	r0, [r7, #4]
 800c76e:	f000 f953 	bl	800ca18 <UART_Transmit_IT>
    return;
 800c772:	e00f      	b.n	800c794 <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c774:	69fb      	ldr	r3, [r7, #28]
 800c776:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d00a      	beq.n	800c794 <HAL_UART_IRQHandler+0x1ec>
 800c77e:	69bb      	ldr	r3, [r7, #24]
 800c780:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c784:	2b00      	cmp	r3, #0
 800c786:	d005      	beq.n	800c794 <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f000 f99b 	bl	800cac4 <UART_EndTransmit_IT>
    return;
 800c78e:	bf00      	nop
 800c790:	e000      	b.n	800c794 <HAL_UART_IRQHandler+0x1ec>
    return;
 800c792:	bf00      	nop
  }
}
 800c794:	3720      	adds	r7, #32
 800c796:	46bd      	mov	sp, r7
 800c798:	bd80      	pop	{r7, pc}
 800c79a:	bf00      	nop
 800c79c:	0800c9f1 	.word	0x0800c9f1

0800c7a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c7a0:	b480      	push	{r7}
 800c7a2:	b083      	sub	sp, #12
 800c7a4:	af00      	add	r7, sp, #0
 800c7a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c7a8:	bf00      	nop
 800c7aa:	370c      	adds	r7, #12
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7b2:	4770      	bx	lr

0800c7b4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c7b4:	b480      	push	{r7}
 800c7b6:	b083      	sub	sp, #12
 800c7b8:	af00      	add	r7, sp, #0
 800c7ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800c7bc:	bf00      	nop
 800c7be:	370c      	adds	r7, #12
 800c7c0:	46bd      	mov	sp, r7
 800c7c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7c6:	4770      	bx	lr

0800c7c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c7c8:	b480      	push	{r7}
 800c7ca:	b083      	sub	sp, #12
 800c7cc:	af00      	add	r7, sp, #0
 800c7ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c7d0:	bf00      	nop
 800c7d2:	370c      	adds	r7, #12
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7da:	4770      	bx	lr

0800c7dc <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b084      	sub	sp, #16
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7e8:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d11e      	bne.n	800c836 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800c7f8:	68fb      	ldr	r3, [r7, #12]
 800c7fa:	2200      	movs	r2, #0
 800c7fc:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c7fe:	68fb      	ldr	r3, [r7, #12]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	68da      	ldr	r2, [r3, #12]
 800c804:	68fb      	ldr	r3, [r7, #12]
 800c806:	681b      	ldr	r3, [r3, #0]
 800c808:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c80c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	681b      	ldr	r3, [r3, #0]
 800c812:	695a      	ldr	r2, [r3, #20]
 800c814:	68fb      	ldr	r3, [r7, #12]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	f022 0201 	bic.w	r2, r2, #1
 800c81c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c81e:	68fb      	ldr	r3, [r7, #12]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	695a      	ldr	r2, [r3, #20]
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c82c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	2220      	movs	r2, #32
 800c832:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800c836:	68f8      	ldr	r0, [r7, #12]
 800c838:	f7f5 f9a0 	bl	8001b7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c83c:	bf00      	nop
 800c83e:	3710      	adds	r7, #16
 800c840:	46bd      	mov	sp, r7
 800c842:	bd80      	pop	{r7, pc}

0800c844 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c844:	b580      	push	{r7, lr}
 800c846:	b084      	sub	sp, #16
 800c848:	af00      	add	r7, sp, #0
 800c84a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c850:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800c852:	68f8      	ldr	r0, [r7, #12]
 800c854:	f7ff ffae 	bl	800c7b4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c858:	bf00      	nop
 800c85a:	3710      	adds	r7, #16
 800c85c:	46bd      	mov	sp, r7
 800c85e:	bd80      	pop	{r7, pc}

0800c860 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c860:	b580      	push	{r7, lr}
 800c862:	b084      	sub	sp, #16
 800c864:	af00      	add	r7, sp, #0
 800c866:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c868:	2300      	movs	r3, #0
 800c86a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c870:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c872:	68bb      	ldr	r3, [r7, #8]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	695b      	ldr	r3, [r3, #20]
 800c878:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c87c:	2b80      	cmp	r3, #128	; 0x80
 800c87e:	bf0c      	ite	eq
 800c880:	2301      	moveq	r3, #1
 800c882:	2300      	movne	r3, #0
 800c884:	b2db      	uxtb	r3, r3
 800c886:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c888:	68bb      	ldr	r3, [r7, #8]
 800c88a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c88e:	b2db      	uxtb	r3, r3
 800c890:	2b21      	cmp	r3, #33	; 0x21
 800c892:	d108      	bne.n	800c8a6 <UART_DMAError+0x46>
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	2b00      	cmp	r3, #0
 800c898:	d005      	beq.n	800c8a6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800c89a:	68bb      	ldr	r3, [r7, #8]
 800c89c:	2200      	movs	r2, #0
 800c89e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800c8a0:	68b8      	ldr	r0, [r7, #8]
 800c8a2:	f000 f871 	bl	800c988 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c8a6:	68bb      	ldr	r3, [r7, #8]
 800c8a8:	681b      	ldr	r3, [r3, #0]
 800c8aa:	695b      	ldr	r3, [r3, #20]
 800c8ac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c8b0:	2b40      	cmp	r3, #64	; 0x40
 800c8b2:	bf0c      	ite	eq
 800c8b4:	2301      	moveq	r3, #1
 800c8b6:	2300      	movne	r3, #0
 800c8b8:	b2db      	uxtb	r3, r3
 800c8ba:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c8bc:	68bb      	ldr	r3, [r7, #8]
 800c8be:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c8c2:	b2db      	uxtb	r3, r3
 800c8c4:	2b22      	cmp	r3, #34	; 0x22
 800c8c6:	d108      	bne.n	800c8da <UART_DMAError+0x7a>
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d005      	beq.n	800c8da <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800c8ce:	68bb      	ldr	r3, [r7, #8]
 800c8d0:	2200      	movs	r2, #0
 800c8d2:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800c8d4:	68b8      	ldr	r0, [r7, #8]
 800c8d6:	f000 f86d 	bl	800c9b4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c8da:	68bb      	ldr	r3, [r7, #8]
 800c8dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c8de:	f043 0210 	orr.w	r2, r3, #16
 800c8e2:	68bb      	ldr	r3, [r7, #8]
 800c8e4:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c8e6:	68b8      	ldr	r0, [r7, #8]
 800c8e8:	f7ff ff6e 	bl	800c7c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c8ec:	bf00      	nop
 800c8ee:	3710      	adds	r7, #16
 800c8f0:	46bd      	mov	sp, r7
 800c8f2:	bd80      	pop	{r7, pc}

0800c8f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800c8f4:	b580      	push	{r7, lr}
 800c8f6:	b084      	sub	sp, #16
 800c8f8:	af00      	add	r7, sp, #0
 800c8fa:	60f8      	str	r0, [r7, #12]
 800c8fc:	60b9      	str	r1, [r7, #8]
 800c8fe:	603b      	str	r3, [r7, #0]
 800c900:	4613      	mov	r3, r2
 800c902:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c904:	e02c      	b.n	800c960 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c906:	69bb      	ldr	r3, [r7, #24]
 800c908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c90c:	d028      	beq.n	800c960 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800c90e:	69bb      	ldr	r3, [r7, #24]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d007      	beq.n	800c924 <UART_WaitOnFlagUntilTimeout+0x30>
 800c914:	f7fb fc16 	bl	8008144 <HAL_GetTick>
 800c918:	4602      	mov	r2, r0
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	1ad3      	subs	r3, r2, r3
 800c91e:	69ba      	ldr	r2, [r7, #24]
 800c920:	429a      	cmp	r2, r3
 800c922:	d21d      	bcs.n	800c960 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c924:	68fb      	ldr	r3, [r7, #12]
 800c926:	681b      	ldr	r3, [r3, #0]
 800c928:	68da      	ldr	r2, [r3, #12]
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	681b      	ldr	r3, [r3, #0]
 800c92e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c932:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	681b      	ldr	r3, [r3, #0]
 800c938:	695a      	ldr	r2, [r3, #20]
 800c93a:	68fb      	ldr	r3, [r7, #12]
 800c93c:	681b      	ldr	r3, [r3, #0]
 800c93e:	f022 0201 	bic.w	r2, r2, #1
 800c942:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800c944:	68fb      	ldr	r3, [r7, #12]
 800c946:	2220      	movs	r2, #32
 800c948:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800c94c:	68fb      	ldr	r3, [r7, #12]
 800c94e:	2220      	movs	r2, #32
 800c950:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c954:	68fb      	ldr	r3, [r7, #12]
 800c956:	2200      	movs	r2, #0
 800c958:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800c95c:	2303      	movs	r3, #3
 800c95e:	e00f      	b.n	800c980 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c960:	68fb      	ldr	r3, [r7, #12]
 800c962:	681b      	ldr	r3, [r3, #0]
 800c964:	681a      	ldr	r2, [r3, #0]
 800c966:	68bb      	ldr	r3, [r7, #8]
 800c968:	4013      	ands	r3, r2
 800c96a:	68ba      	ldr	r2, [r7, #8]
 800c96c:	429a      	cmp	r2, r3
 800c96e:	bf0c      	ite	eq
 800c970:	2301      	moveq	r3, #1
 800c972:	2300      	movne	r3, #0
 800c974:	b2db      	uxtb	r3, r3
 800c976:	461a      	mov	r2, r3
 800c978:	79fb      	ldrb	r3, [r7, #7]
 800c97a:	429a      	cmp	r2, r3
 800c97c:	d0c3      	beq.n	800c906 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c97e:	2300      	movs	r3, #0
}
 800c980:	4618      	mov	r0, r3
 800c982:	3710      	adds	r7, #16
 800c984:	46bd      	mov	sp, r7
 800c986:	bd80      	pop	{r7, pc}

0800c988 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c988:	b480      	push	{r7}
 800c98a:	b083      	sub	sp, #12
 800c98c:	af00      	add	r7, sp, #0
 800c98e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	68da      	ldr	r2, [r3, #12]
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	681b      	ldr	r3, [r3, #0]
 800c99a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800c99e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	2220      	movs	r2, #32
 800c9a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800c9a8:	bf00      	nop
 800c9aa:	370c      	adds	r7, #12
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9b2:	4770      	bx	lr

0800c9b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c9b4:	b480      	push	{r7}
 800c9b6:	b083      	sub	sp, #12
 800c9b8:	af00      	add	r7, sp, #0
 800c9ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c9bc:	687b      	ldr	r3, [r7, #4]
 800c9be:	681b      	ldr	r3, [r3, #0]
 800c9c0:	68da      	ldr	r2, [r3, #12]
 800c9c2:	687b      	ldr	r3, [r7, #4]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c9ca:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	681b      	ldr	r3, [r3, #0]
 800c9d0:	695a      	ldr	r2, [r3, #20]
 800c9d2:	687b      	ldr	r3, [r7, #4]
 800c9d4:	681b      	ldr	r3, [r3, #0]
 800c9d6:	f022 0201 	bic.w	r2, r2, #1
 800c9da:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	2220      	movs	r2, #32
 800c9e0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800c9e4:	bf00      	nop
 800c9e6:	370c      	adds	r7, #12
 800c9e8:	46bd      	mov	sp, r7
 800c9ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9ee:	4770      	bx	lr

0800c9f0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c9f0:	b580      	push	{r7, lr}
 800c9f2:	b084      	sub	sp, #16
 800c9f4:	af00      	add	r7, sp, #0
 800c9f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c9f8:	687b      	ldr	r3, [r7, #4]
 800c9fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c9fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c9fe:	68fb      	ldr	r3, [r7, #12]
 800ca00:	2200      	movs	r2, #0
 800ca02:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	2200      	movs	r2, #0
 800ca08:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800ca0a:	68f8      	ldr	r0, [r7, #12]
 800ca0c:	f7ff fedc 	bl	800c7c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800ca10:	bf00      	nop
 800ca12:	3710      	adds	r7, #16
 800ca14:	46bd      	mov	sp, r7
 800ca16:	bd80      	pop	{r7, pc}

0800ca18 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800ca18:	b480      	push	{r7}
 800ca1a:	b085      	sub	sp, #20
 800ca1c:	af00      	add	r7, sp, #0
 800ca1e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800ca26:	b2db      	uxtb	r3, r3
 800ca28:	2b21      	cmp	r3, #33	; 0x21
 800ca2a:	d144      	bne.n	800cab6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800ca2c:	687b      	ldr	r3, [r7, #4]
 800ca2e:	689b      	ldr	r3, [r3, #8]
 800ca30:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ca34:	d11a      	bne.n	800ca6c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800ca36:	687b      	ldr	r3, [r7, #4]
 800ca38:	6a1b      	ldr	r3, [r3, #32]
 800ca3a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800ca3c:	68fb      	ldr	r3, [r7, #12]
 800ca3e:	881b      	ldrh	r3, [r3, #0]
 800ca40:	461a      	mov	r2, r3
 800ca42:	687b      	ldr	r3, [r7, #4]
 800ca44:	681b      	ldr	r3, [r3, #0]
 800ca46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ca4a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	691b      	ldr	r3, [r3, #16]
 800ca50:	2b00      	cmp	r3, #0
 800ca52:	d105      	bne.n	800ca60 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	6a1b      	ldr	r3, [r3, #32]
 800ca58:	1c9a      	adds	r2, r3, #2
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	621a      	str	r2, [r3, #32]
 800ca5e:	e00e      	b.n	800ca7e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	6a1b      	ldr	r3, [r3, #32]
 800ca64:	1c5a      	adds	r2, r3, #1
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	621a      	str	r2, [r3, #32]
 800ca6a:	e008      	b.n	800ca7e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	6a1b      	ldr	r3, [r3, #32]
 800ca70:	1c59      	adds	r1, r3, #1
 800ca72:	687a      	ldr	r2, [r7, #4]
 800ca74:	6211      	str	r1, [r2, #32]
 800ca76:	781a      	ldrb	r2, [r3, #0]
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	681b      	ldr	r3, [r3, #0]
 800ca7c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800ca82:	b29b      	uxth	r3, r3
 800ca84:	3b01      	subs	r3, #1
 800ca86:	b29b      	uxth	r3, r3
 800ca88:	687a      	ldr	r2, [r7, #4]
 800ca8a:	4619      	mov	r1, r3
 800ca8c:	84d1      	strh	r1, [r2, #38]	; 0x26
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d10f      	bne.n	800cab2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	681b      	ldr	r3, [r3, #0]
 800ca96:	68da      	ldr	r2, [r3, #12]
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	681b      	ldr	r3, [r3, #0]
 800ca9c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800caa0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	68da      	ldr	r2, [r3, #12]
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800cab0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800cab2:	2300      	movs	r3, #0
 800cab4:	e000      	b.n	800cab8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800cab6:	2302      	movs	r3, #2
  }
}
 800cab8:	4618      	mov	r0, r3
 800caba:	3714      	adds	r7, #20
 800cabc:	46bd      	mov	sp, r7
 800cabe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cac2:	4770      	bx	lr

0800cac4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800cac4:	b580      	push	{r7, lr}
 800cac6:	b082      	sub	sp, #8
 800cac8:	af00      	add	r7, sp, #0
 800caca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	68da      	ldr	r2, [r3, #12]
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800cada:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cadc:	687b      	ldr	r3, [r7, #4]
 800cade:	2220      	movs	r2, #32
 800cae0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800cae4:	6878      	ldr	r0, [r7, #4]
 800cae6:	f7ff fe5b 	bl	800c7a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800caea:	2300      	movs	r3, #0
}
 800caec:	4618      	mov	r0, r3
 800caee:	3708      	adds	r7, #8
 800caf0:	46bd      	mov	sp, r7
 800caf2:	bd80      	pop	{r7, pc}

0800caf4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800caf4:	b580      	push	{r7, lr}
 800caf6:	b084      	sub	sp, #16
 800caf8:	af00      	add	r7, sp, #0
 800cafa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800cb02:	b2db      	uxtb	r3, r3
 800cb04:	2b22      	cmp	r3, #34	; 0x22
 800cb06:	d171      	bne.n	800cbec <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	689b      	ldr	r3, [r3, #8]
 800cb0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cb10:	d123      	bne.n	800cb5a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800cb12:	687b      	ldr	r3, [r7, #4]
 800cb14:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb16:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	691b      	ldr	r3, [r3, #16]
 800cb1c:	2b00      	cmp	r3, #0
 800cb1e:	d10e      	bne.n	800cb3e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	685b      	ldr	r3, [r3, #4]
 800cb26:	b29b      	uxth	r3, r3
 800cb28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cb2c:	b29a      	uxth	r2, r3
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb36:	1c9a      	adds	r2, r3, #2
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	629a      	str	r2, [r3, #40]	; 0x28
 800cb3c:	e029      	b.n	800cb92 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	685b      	ldr	r3, [r3, #4]
 800cb44:	b29b      	uxth	r3, r3
 800cb46:	b2db      	uxtb	r3, r3
 800cb48:	b29a      	uxth	r2, r3
 800cb4a:	68fb      	ldr	r3, [r7, #12]
 800cb4c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800cb4e:	687b      	ldr	r3, [r7, #4]
 800cb50:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb52:	1c5a      	adds	r2, r3, #1
 800cb54:	687b      	ldr	r3, [r7, #4]
 800cb56:	629a      	str	r2, [r3, #40]	; 0x28
 800cb58:	e01b      	b.n	800cb92 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800cb5a:	687b      	ldr	r3, [r7, #4]
 800cb5c:	691b      	ldr	r3, [r3, #16]
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d10a      	bne.n	800cb78 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800cb62:	687b      	ldr	r3, [r7, #4]
 800cb64:	681b      	ldr	r3, [r3, #0]
 800cb66:	6858      	ldr	r0, [r3, #4]
 800cb68:	687b      	ldr	r3, [r7, #4]
 800cb6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb6c:	1c59      	adds	r1, r3, #1
 800cb6e:	687a      	ldr	r2, [r7, #4]
 800cb70:	6291      	str	r1, [r2, #40]	; 0x28
 800cb72:	b2c2      	uxtb	r2, r0
 800cb74:	701a      	strb	r2, [r3, #0]
 800cb76:	e00c      	b.n	800cb92 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800cb78:	687b      	ldr	r3, [r7, #4]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	685b      	ldr	r3, [r3, #4]
 800cb7e:	b2da      	uxtb	r2, r3
 800cb80:	687b      	ldr	r3, [r7, #4]
 800cb82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cb84:	1c58      	adds	r0, r3, #1
 800cb86:	6879      	ldr	r1, [r7, #4]
 800cb88:	6288      	str	r0, [r1, #40]	; 0x28
 800cb8a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800cb8e:	b2d2      	uxtb	r2, r2
 800cb90:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800cb96:	b29b      	uxth	r3, r3
 800cb98:	3b01      	subs	r3, #1
 800cb9a:	b29b      	uxth	r3, r3
 800cb9c:	687a      	ldr	r2, [r7, #4]
 800cb9e:	4619      	mov	r1, r3
 800cba0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d120      	bne.n	800cbe8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	68da      	ldr	r2, [r3, #12]
 800cbac:	687b      	ldr	r3, [r7, #4]
 800cbae:	681b      	ldr	r3, [r3, #0]
 800cbb0:	f022 0220 	bic.w	r2, r2, #32
 800cbb4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	681b      	ldr	r3, [r3, #0]
 800cbba:	68da      	ldr	r2, [r3, #12]
 800cbbc:	687b      	ldr	r3, [r7, #4]
 800cbbe:	681b      	ldr	r3, [r3, #0]
 800cbc0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800cbc4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	681b      	ldr	r3, [r3, #0]
 800cbca:	695a      	ldr	r2, [r3, #20]
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	681b      	ldr	r3, [r3, #0]
 800cbd0:	f022 0201 	bic.w	r2, r2, #1
 800cbd4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	2220      	movs	r2, #32
 800cbda:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800cbde:	6878      	ldr	r0, [r7, #4]
 800cbe0:	f7f4 ffcc 	bl	8001b7c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800cbe4:	2300      	movs	r3, #0
 800cbe6:	e002      	b.n	800cbee <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800cbe8:	2300      	movs	r3, #0
 800cbea:	e000      	b.n	800cbee <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800cbec:	2302      	movs	r3, #2
  }
}
 800cbee:	4618      	mov	r0, r3
 800cbf0:	3710      	adds	r7, #16
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}
	...

0800cbf8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800cbf8:	b5b0      	push	{r4, r5, r7, lr}
 800cbfa:	b084      	sub	sp, #16
 800cbfc:	af00      	add	r7, sp, #0
 800cbfe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	681b      	ldr	r3, [r3, #0]
 800cc04:	691b      	ldr	r3, [r3, #16]
 800cc06:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800cc0a:	687b      	ldr	r3, [r7, #4]
 800cc0c:	68da      	ldr	r2, [r3, #12]
 800cc0e:	687b      	ldr	r3, [r7, #4]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	430a      	orrs	r2, r1
 800cc14:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	689a      	ldr	r2, [r3, #8]
 800cc1a:	687b      	ldr	r3, [r7, #4]
 800cc1c:	691b      	ldr	r3, [r3, #16]
 800cc1e:	431a      	orrs	r2, r3
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	695b      	ldr	r3, [r3, #20]
 800cc24:	431a      	orrs	r2, r3
 800cc26:	687b      	ldr	r3, [r7, #4]
 800cc28:	69db      	ldr	r3, [r3, #28]
 800cc2a:	4313      	orrs	r3, r2
 800cc2c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	68db      	ldr	r3, [r3, #12]
 800cc34:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800cc38:	f023 030c 	bic.w	r3, r3, #12
 800cc3c:	687a      	ldr	r2, [r7, #4]
 800cc3e:	6812      	ldr	r2, [r2, #0]
 800cc40:	68f9      	ldr	r1, [r7, #12]
 800cc42:	430b      	orrs	r3, r1
 800cc44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800cc46:	687b      	ldr	r3, [r7, #4]
 800cc48:	681b      	ldr	r3, [r3, #0]
 800cc4a:	695b      	ldr	r3, [r3, #20]
 800cc4c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	699a      	ldr	r2, [r3, #24]
 800cc54:	687b      	ldr	r3, [r7, #4]
 800cc56:	681b      	ldr	r3, [r3, #0]
 800cc58:	430a      	orrs	r2, r1
 800cc5a:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	69db      	ldr	r3, [r3, #28]
 800cc60:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cc64:	f040 80e4 	bne.w	800ce30 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cc68:	687b      	ldr	r3, [r7, #4]
 800cc6a:	681b      	ldr	r3, [r3, #0]
 800cc6c:	4aab      	ldr	r2, [pc, #684]	; (800cf1c <UART_SetConfig+0x324>)
 800cc6e:	4293      	cmp	r3, r2
 800cc70:	d004      	beq.n	800cc7c <UART_SetConfig+0x84>
 800cc72:	687b      	ldr	r3, [r7, #4]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	4aaa      	ldr	r2, [pc, #680]	; (800cf20 <UART_SetConfig+0x328>)
 800cc78:	4293      	cmp	r3, r2
 800cc7a:	d16c      	bne.n	800cd56 <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800cc7c:	f7fe fe12 	bl	800b8a4 <HAL_RCC_GetPCLK2Freq>
 800cc80:	4602      	mov	r2, r0
 800cc82:	4613      	mov	r3, r2
 800cc84:	009b      	lsls	r3, r3, #2
 800cc86:	4413      	add	r3, r2
 800cc88:	009a      	lsls	r2, r3, #2
 800cc8a:	441a      	add	r2, r3
 800cc8c:	687b      	ldr	r3, [r7, #4]
 800cc8e:	685b      	ldr	r3, [r3, #4]
 800cc90:	005b      	lsls	r3, r3, #1
 800cc92:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc96:	4aa3      	ldr	r2, [pc, #652]	; (800cf24 <UART_SetConfig+0x32c>)
 800cc98:	fba2 2303 	umull	r2, r3, r2, r3
 800cc9c:	095b      	lsrs	r3, r3, #5
 800cc9e:	011c      	lsls	r4, r3, #4
 800cca0:	f7fe fe00 	bl	800b8a4 <HAL_RCC_GetPCLK2Freq>
 800cca4:	4602      	mov	r2, r0
 800cca6:	4613      	mov	r3, r2
 800cca8:	009b      	lsls	r3, r3, #2
 800ccaa:	4413      	add	r3, r2
 800ccac:	009a      	lsls	r2, r3, #2
 800ccae:	441a      	add	r2, r3
 800ccb0:	687b      	ldr	r3, [r7, #4]
 800ccb2:	685b      	ldr	r3, [r3, #4]
 800ccb4:	005b      	lsls	r3, r3, #1
 800ccb6:	fbb2 f5f3 	udiv	r5, r2, r3
 800ccba:	f7fe fdf3 	bl	800b8a4 <HAL_RCC_GetPCLK2Freq>
 800ccbe:	4602      	mov	r2, r0
 800ccc0:	4613      	mov	r3, r2
 800ccc2:	009b      	lsls	r3, r3, #2
 800ccc4:	4413      	add	r3, r2
 800ccc6:	009a      	lsls	r2, r3, #2
 800ccc8:	441a      	add	r2, r3
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	685b      	ldr	r3, [r3, #4]
 800ccce:	005b      	lsls	r3, r3, #1
 800ccd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccd4:	4a93      	ldr	r2, [pc, #588]	; (800cf24 <UART_SetConfig+0x32c>)
 800ccd6:	fba2 2303 	umull	r2, r3, r2, r3
 800ccda:	095b      	lsrs	r3, r3, #5
 800ccdc:	2264      	movs	r2, #100	; 0x64
 800ccde:	fb02 f303 	mul.w	r3, r2, r3
 800cce2:	1aeb      	subs	r3, r5, r3
 800cce4:	00db      	lsls	r3, r3, #3
 800cce6:	3332      	adds	r3, #50	; 0x32
 800cce8:	4a8e      	ldr	r2, [pc, #568]	; (800cf24 <UART_SetConfig+0x32c>)
 800ccea:	fba2 2303 	umull	r2, r3, r2, r3
 800ccee:	095b      	lsrs	r3, r3, #5
 800ccf0:	005b      	lsls	r3, r3, #1
 800ccf2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ccf6:	441c      	add	r4, r3
 800ccf8:	f7fe fdd4 	bl	800b8a4 <HAL_RCC_GetPCLK2Freq>
 800ccfc:	4602      	mov	r2, r0
 800ccfe:	4613      	mov	r3, r2
 800cd00:	009b      	lsls	r3, r3, #2
 800cd02:	4413      	add	r3, r2
 800cd04:	009a      	lsls	r2, r3, #2
 800cd06:	441a      	add	r2, r3
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	685b      	ldr	r3, [r3, #4]
 800cd0c:	005b      	lsls	r3, r3, #1
 800cd0e:	fbb2 f5f3 	udiv	r5, r2, r3
 800cd12:	f7fe fdc7 	bl	800b8a4 <HAL_RCC_GetPCLK2Freq>
 800cd16:	4602      	mov	r2, r0
 800cd18:	4613      	mov	r3, r2
 800cd1a:	009b      	lsls	r3, r3, #2
 800cd1c:	4413      	add	r3, r2
 800cd1e:	009a      	lsls	r2, r3, #2
 800cd20:	441a      	add	r2, r3
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	685b      	ldr	r3, [r3, #4]
 800cd26:	005b      	lsls	r3, r3, #1
 800cd28:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd2c:	4a7d      	ldr	r2, [pc, #500]	; (800cf24 <UART_SetConfig+0x32c>)
 800cd2e:	fba2 2303 	umull	r2, r3, r2, r3
 800cd32:	095b      	lsrs	r3, r3, #5
 800cd34:	2264      	movs	r2, #100	; 0x64
 800cd36:	fb02 f303 	mul.w	r3, r2, r3
 800cd3a:	1aeb      	subs	r3, r5, r3
 800cd3c:	00db      	lsls	r3, r3, #3
 800cd3e:	3332      	adds	r3, #50	; 0x32
 800cd40:	4a78      	ldr	r2, [pc, #480]	; (800cf24 <UART_SetConfig+0x32c>)
 800cd42:	fba2 2303 	umull	r2, r3, r2, r3
 800cd46:	095b      	lsrs	r3, r3, #5
 800cd48:	f003 0207 	and.w	r2, r3, #7
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	4422      	add	r2, r4
 800cd52:	609a      	str	r2, [r3, #8]
 800cd54:	e154      	b.n	800d000 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800cd56:	f7fe fd91 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 800cd5a:	4602      	mov	r2, r0
 800cd5c:	4613      	mov	r3, r2
 800cd5e:	009b      	lsls	r3, r3, #2
 800cd60:	4413      	add	r3, r2
 800cd62:	009a      	lsls	r2, r3, #2
 800cd64:	441a      	add	r2, r3
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	685b      	ldr	r3, [r3, #4]
 800cd6a:	005b      	lsls	r3, r3, #1
 800cd6c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd70:	4a6c      	ldr	r2, [pc, #432]	; (800cf24 <UART_SetConfig+0x32c>)
 800cd72:	fba2 2303 	umull	r2, r3, r2, r3
 800cd76:	095b      	lsrs	r3, r3, #5
 800cd78:	011c      	lsls	r4, r3, #4
 800cd7a:	f7fe fd7f 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 800cd7e:	4602      	mov	r2, r0
 800cd80:	4613      	mov	r3, r2
 800cd82:	009b      	lsls	r3, r3, #2
 800cd84:	4413      	add	r3, r2
 800cd86:	009a      	lsls	r2, r3, #2
 800cd88:	441a      	add	r2, r3
 800cd8a:	687b      	ldr	r3, [r7, #4]
 800cd8c:	685b      	ldr	r3, [r3, #4]
 800cd8e:	005b      	lsls	r3, r3, #1
 800cd90:	fbb2 f5f3 	udiv	r5, r2, r3
 800cd94:	f7fe fd72 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 800cd98:	4602      	mov	r2, r0
 800cd9a:	4613      	mov	r3, r2
 800cd9c:	009b      	lsls	r3, r3, #2
 800cd9e:	4413      	add	r3, r2
 800cda0:	009a      	lsls	r2, r3, #2
 800cda2:	441a      	add	r2, r3
 800cda4:	687b      	ldr	r3, [r7, #4]
 800cda6:	685b      	ldr	r3, [r3, #4]
 800cda8:	005b      	lsls	r3, r3, #1
 800cdaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdae:	4a5d      	ldr	r2, [pc, #372]	; (800cf24 <UART_SetConfig+0x32c>)
 800cdb0:	fba2 2303 	umull	r2, r3, r2, r3
 800cdb4:	095b      	lsrs	r3, r3, #5
 800cdb6:	2264      	movs	r2, #100	; 0x64
 800cdb8:	fb02 f303 	mul.w	r3, r2, r3
 800cdbc:	1aeb      	subs	r3, r5, r3
 800cdbe:	00db      	lsls	r3, r3, #3
 800cdc0:	3332      	adds	r3, #50	; 0x32
 800cdc2:	4a58      	ldr	r2, [pc, #352]	; (800cf24 <UART_SetConfig+0x32c>)
 800cdc4:	fba2 2303 	umull	r2, r3, r2, r3
 800cdc8:	095b      	lsrs	r3, r3, #5
 800cdca:	005b      	lsls	r3, r3, #1
 800cdcc:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cdd0:	441c      	add	r4, r3
 800cdd2:	f7fe fd53 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 800cdd6:	4602      	mov	r2, r0
 800cdd8:	4613      	mov	r3, r2
 800cdda:	009b      	lsls	r3, r3, #2
 800cddc:	4413      	add	r3, r2
 800cdde:	009a      	lsls	r2, r3, #2
 800cde0:	441a      	add	r2, r3
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	685b      	ldr	r3, [r3, #4]
 800cde6:	005b      	lsls	r3, r3, #1
 800cde8:	fbb2 f5f3 	udiv	r5, r2, r3
 800cdec:	f7fe fd46 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 800cdf0:	4602      	mov	r2, r0
 800cdf2:	4613      	mov	r3, r2
 800cdf4:	009b      	lsls	r3, r3, #2
 800cdf6:	4413      	add	r3, r2
 800cdf8:	009a      	lsls	r2, r3, #2
 800cdfa:	441a      	add	r2, r3
 800cdfc:	687b      	ldr	r3, [r7, #4]
 800cdfe:	685b      	ldr	r3, [r3, #4]
 800ce00:	005b      	lsls	r3, r3, #1
 800ce02:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce06:	4a47      	ldr	r2, [pc, #284]	; (800cf24 <UART_SetConfig+0x32c>)
 800ce08:	fba2 2303 	umull	r2, r3, r2, r3
 800ce0c:	095b      	lsrs	r3, r3, #5
 800ce0e:	2264      	movs	r2, #100	; 0x64
 800ce10:	fb02 f303 	mul.w	r3, r2, r3
 800ce14:	1aeb      	subs	r3, r5, r3
 800ce16:	00db      	lsls	r3, r3, #3
 800ce18:	3332      	adds	r3, #50	; 0x32
 800ce1a:	4a42      	ldr	r2, [pc, #264]	; (800cf24 <UART_SetConfig+0x32c>)
 800ce1c:	fba2 2303 	umull	r2, r3, r2, r3
 800ce20:	095b      	lsrs	r3, r3, #5
 800ce22:	f003 0207 	and.w	r2, r3, #7
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	4422      	add	r2, r4
 800ce2c:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800ce2e:	e0e7      	b.n	800d000 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800ce30:	687b      	ldr	r3, [r7, #4]
 800ce32:	681b      	ldr	r3, [r3, #0]
 800ce34:	4a39      	ldr	r2, [pc, #228]	; (800cf1c <UART_SetConfig+0x324>)
 800ce36:	4293      	cmp	r3, r2
 800ce38:	d004      	beq.n	800ce44 <UART_SetConfig+0x24c>
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	4a38      	ldr	r2, [pc, #224]	; (800cf20 <UART_SetConfig+0x328>)
 800ce40:	4293      	cmp	r3, r2
 800ce42:	d171      	bne.n	800cf28 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800ce44:	f7fe fd2e 	bl	800b8a4 <HAL_RCC_GetPCLK2Freq>
 800ce48:	4602      	mov	r2, r0
 800ce4a:	4613      	mov	r3, r2
 800ce4c:	009b      	lsls	r3, r3, #2
 800ce4e:	4413      	add	r3, r2
 800ce50:	009a      	lsls	r2, r3, #2
 800ce52:	441a      	add	r2, r3
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	685b      	ldr	r3, [r3, #4]
 800ce58:	009b      	lsls	r3, r3, #2
 800ce5a:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce5e:	4a31      	ldr	r2, [pc, #196]	; (800cf24 <UART_SetConfig+0x32c>)
 800ce60:	fba2 2303 	umull	r2, r3, r2, r3
 800ce64:	095b      	lsrs	r3, r3, #5
 800ce66:	011c      	lsls	r4, r3, #4
 800ce68:	f7fe fd1c 	bl	800b8a4 <HAL_RCC_GetPCLK2Freq>
 800ce6c:	4602      	mov	r2, r0
 800ce6e:	4613      	mov	r3, r2
 800ce70:	009b      	lsls	r3, r3, #2
 800ce72:	4413      	add	r3, r2
 800ce74:	009a      	lsls	r2, r3, #2
 800ce76:	441a      	add	r2, r3
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	685b      	ldr	r3, [r3, #4]
 800ce7c:	009b      	lsls	r3, r3, #2
 800ce7e:	fbb2 f5f3 	udiv	r5, r2, r3
 800ce82:	f7fe fd0f 	bl	800b8a4 <HAL_RCC_GetPCLK2Freq>
 800ce86:	4602      	mov	r2, r0
 800ce88:	4613      	mov	r3, r2
 800ce8a:	009b      	lsls	r3, r3, #2
 800ce8c:	4413      	add	r3, r2
 800ce8e:	009a      	lsls	r2, r3, #2
 800ce90:	441a      	add	r2, r3
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	685b      	ldr	r3, [r3, #4]
 800ce96:	009b      	lsls	r3, r3, #2
 800ce98:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce9c:	4a21      	ldr	r2, [pc, #132]	; (800cf24 <UART_SetConfig+0x32c>)
 800ce9e:	fba2 2303 	umull	r2, r3, r2, r3
 800cea2:	095b      	lsrs	r3, r3, #5
 800cea4:	2264      	movs	r2, #100	; 0x64
 800cea6:	fb02 f303 	mul.w	r3, r2, r3
 800ceaa:	1aeb      	subs	r3, r5, r3
 800ceac:	011b      	lsls	r3, r3, #4
 800ceae:	3332      	adds	r3, #50	; 0x32
 800ceb0:	4a1c      	ldr	r2, [pc, #112]	; (800cf24 <UART_SetConfig+0x32c>)
 800ceb2:	fba2 2303 	umull	r2, r3, r2, r3
 800ceb6:	095b      	lsrs	r3, r3, #5
 800ceb8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cebc:	441c      	add	r4, r3
 800cebe:	f7fe fcf1 	bl	800b8a4 <HAL_RCC_GetPCLK2Freq>
 800cec2:	4602      	mov	r2, r0
 800cec4:	4613      	mov	r3, r2
 800cec6:	009b      	lsls	r3, r3, #2
 800cec8:	4413      	add	r3, r2
 800ceca:	009a      	lsls	r2, r3, #2
 800cecc:	441a      	add	r2, r3
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	685b      	ldr	r3, [r3, #4]
 800ced2:	009b      	lsls	r3, r3, #2
 800ced4:	fbb2 f5f3 	udiv	r5, r2, r3
 800ced8:	f7fe fce4 	bl	800b8a4 <HAL_RCC_GetPCLK2Freq>
 800cedc:	4602      	mov	r2, r0
 800cede:	4613      	mov	r3, r2
 800cee0:	009b      	lsls	r3, r3, #2
 800cee2:	4413      	add	r3, r2
 800cee4:	009a      	lsls	r2, r3, #2
 800cee6:	441a      	add	r2, r3
 800cee8:	687b      	ldr	r3, [r7, #4]
 800ceea:	685b      	ldr	r3, [r3, #4]
 800ceec:	009b      	lsls	r3, r3, #2
 800ceee:	fbb2 f3f3 	udiv	r3, r2, r3
 800cef2:	4a0c      	ldr	r2, [pc, #48]	; (800cf24 <UART_SetConfig+0x32c>)
 800cef4:	fba2 2303 	umull	r2, r3, r2, r3
 800cef8:	095b      	lsrs	r3, r3, #5
 800cefa:	2264      	movs	r2, #100	; 0x64
 800cefc:	fb02 f303 	mul.w	r3, r2, r3
 800cf00:	1aeb      	subs	r3, r5, r3
 800cf02:	011b      	lsls	r3, r3, #4
 800cf04:	3332      	adds	r3, #50	; 0x32
 800cf06:	4a07      	ldr	r2, [pc, #28]	; (800cf24 <UART_SetConfig+0x32c>)
 800cf08:	fba2 2303 	umull	r2, r3, r2, r3
 800cf0c:	095b      	lsrs	r3, r3, #5
 800cf0e:	f003 020f 	and.w	r2, r3, #15
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	4422      	add	r2, r4
 800cf18:	609a      	str	r2, [r3, #8]
 800cf1a:	e071      	b.n	800d000 <UART_SetConfig+0x408>
 800cf1c:	40011000 	.word	0x40011000
 800cf20:	40011400 	.word	0x40011400
 800cf24:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800cf28:	f7fe fca8 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 800cf2c:	4602      	mov	r2, r0
 800cf2e:	4613      	mov	r3, r2
 800cf30:	009b      	lsls	r3, r3, #2
 800cf32:	4413      	add	r3, r2
 800cf34:	009a      	lsls	r2, r3, #2
 800cf36:	441a      	add	r2, r3
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	685b      	ldr	r3, [r3, #4]
 800cf3c:	009b      	lsls	r3, r3, #2
 800cf3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf42:	4a31      	ldr	r2, [pc, #196]	; (800d008 <UART_SetConfig+0x410>)
 800cf44:	fba2 2303 	umull	r2, r3, r2, r3
 800cf48:	095b      	lsrs	r3, r3, #5
 800cf4a:	011c      	lsls	r4, r3, #4
 800cf4c:	f7fe fc96 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 800cf50:	4602      	mov	r2, r0
 800cf52:	4613      	mov	r3, r2
 800cf54:	009b      	lsls	r3, r3, #2
 800cf56:	4413      	add	r3, r2
 800cf58:	009a      	lsls	r2, r3, #2
 800cf5a:	441a      	add	r2, r3
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	685b      	ldr	r3, [r3, #4]
 800cf60:	009b      	lsls	r3, r3, #2
 800cf62:	fbb2 f5f3 	udiv	r5, r2, r3
 800cf66:	f7fe fc89 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 800cf6a:	4602      	mov	r2, r0
 800cf6c:	4613      	mov	r3, r2
 800cf6e:	009b      	lsls	r3, r3, #2
 800cf70:	4413      	add	r3, r2
 800cf72:	009a      	lsls	r2, r3, #2
 800cf74:	441a      	add	r2, r3
 800cf76:	687b      	ldr	r3, [r7, #4]
 800cf78:	685b      	ldr	r3, [r3, #4]
 800cf7a:	009b      	lsls	r3, r3, #2
 800cf7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800cf80:	4a21      	ldr	r2, [pc, #132]	; (800d008 <UART_SetConfig+0x410>)
 800cf82:	fba2 2303 	umull	r2, r3, r2, r3
 800cf86:	095b      	lsrs	r3, r3, #5
 800cf88:	2264      	movs	r2, #100	; 0x64
 800cf8a:	fb02 f303 	mul.w	r3, r2, r3
 800cf8e:	1aeb      	subs	r3, r5, r3
 800cf90:	011b      	lsls	r3, r3, #4
 800cf92:	3332      	adds	r3, #50	; 0x32
 800cf94:	4a1c      	ldr	r2, [pc, #112]	; (800d008 <UART_SetConfig+0x410>)
 800cf96:	fba2 2303 	umull	r2, r3, r2, r3
 800cf9a:	095b      	lsrs	r3, r3, #5
 800cf9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cfa0:	441c      	add	r4, r3
 800cfa2:	f7fe fc6b 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 800cfa6:	4602      	mov	r2, r0
 800cfa8:	4613      	mov	r3, r2
 800cfaa:	009b      	lsls	r3, r3, #2
 800cfac:	4413      	add	r3, r2
 800cfae:	009a      	lsls	r2, r3, #2
 800cfb0:	441a      	add	r2, r3
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	685b      	ldr	r3, [r3, #4]
 800cfb6:	009b      	lsls	r3, r3, #2
 800cfb8:	fbb2 f5f3 	udiv	r5, r2, r3
 800cfbc:	f7fe fc5e 	bl	800b87c <HAL_RCC_GetPCLK1Freq>
 800cfc0:	4602      	mov	r2, r0
 800cfc2:	4613      	mov	r3, r2
 800cfc4:	009b      	lsls	r3, r3, #2
 800cfc6:	4413      	add	r3, r2
 800cfc8:	009a      	lsls	r2, r3, #2
 800cfca:	441a      	add	r2, r3
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	685b      	ldr	r3, [r3, #4]
 800cfd0:	009b      	lsls	r3, r3, #2
 800cfd2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfd6:	4a0c      	ldr	r2, [pc, #48]	; (800d008 <UART_SetConfig+0x410>)
 800cfd8:	fba2 2303 	umull	r2, r3, r2, r3
 800cfdc:	095b      	lsrs	r3, r3, #5
 800cfde:	2264      	movs	r2, #100	; 0x64
 800cfe0:	fb02 f303 	mul.w	r3, r2, r3
 800cfe4:	1aeb      	subs	r3, r5, r3
 800cfe6:	011b      	lsls	r3, r3, #4
 800cfe8:	3332      	adds	r3, #50	; 0x32
 800cfea:	4a07      	ldr	r2, [pc, #28]	; (800d008 <UART_SetConfig+0x410>)
 800cfec:	fba2 2303 	umull	r2, r3, r2, r3
 800cff0:	095b      	lsrs	r3, r3, #5
 800cff2:	f003 020f 	and.w	r2, r3, #15
 800cff6:	687b      	ldr	r3, [r7, #4]
 800cff8:	681b      	ldr	r3, [r3, #0]
 800cffa:	4422      	add	r2, r4
 800cffc:	609a      	str	r2, [r3, #8]
}
 800cffe:	e7ff      	b.n	800d000 <UART_SetConfig+0x408>
 800d000:	bf00      	nop
 800d002:	3710      	adds	r7, #16
 800d004:	46bd      	mov	sp, r7
 800d006:	bdb0      	pop	{r4, r5, r7, pc}
 800d008:	51eb851f 	.word	0x51eb851f

0800d00c <atof>:
 800d00c:	2100      	movs	r1, #0
 800d00e:	f001 bba7 	b.w	800e760 <strtod>

0800d012 <atoi>:
 800d012:	220a      	movs	r2, #10
 800d014:	2100      	movs	r1, #0
 800d016:	f001 bc87 	b.w	800e928 <strtol>
	...

0800d01c <__errno>:
 800d01c:	4b01      	ldr	r3, [pc, #4]	; (800d024 <__errno+0x8>)
 800d01e:	6818      	ldr	r0, [r3, #0]
 800d020:	4770      	bx	lr
 800d022:	bf00      	nop
 800d024:	20000028 	.word	0x20000028

0800d028 <__libc_init_array>:
 800d028:	b570      	push	{r4, r5, r6, lr}
 800d02a:	4e0d      	ldr	r6, [pc, #52]	; (800d060 <__libc_init_array+0x38>)
 800d02c:	4c0d      	ldr	r4, [pc, #52]	; (800d064 <__libc_init_array+0x3c>)
 800d02e:	1ba4      	subs	r4, r4, r6
 800d030:	10a4      	asrs	r4, r4, #2
 800d032:	2500      	movs	r5, #0
 800d034:	42a5      	cmp	r5, r4
 800d036:	d109      	bne.n	800d04c <__libc_init_array+0x24>
 800d038:	4e0b      	ldr	r6, [pc, #44]	; (800d068 <__libc_init_array+0x40>)
 800d03a:	4c0c      	ldr	r4, [pc, #48]	; (800d06c <__libc_init_array+0x44>)
 800d03c:	f005 fc4e 	bl	80128dc <_init>
 800d040:	1ba4      	subs	r4, r4, r6
 800d042:	10a4      	asrs	r4, r4, #2
 800d044:	2500      	movs	r5, #0
 800d046:	42a5      	cmp	r5, r4
 800d048:	d105      	bne.n	800d056 <__libc_init_array+0x2e>
 800d04a:	bd70      	pop	{r4, r5, r6, pc}
 800d04c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d050:	4798      	blx	r3
 800d052:	3501      	adds	r5, #1
 800d054:	e7ee      	b.n	800d034 <__libc_init_array+0xc>
 800d056:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800d05a:	4798      	blx	r3
 800d05c:	3501      	adds	r5, #1
 800d05e:	e7f2      	b.n	800d046 <__libc_init_array+0x1e>
 800d060:	08014400 	.word	0x08014400
 800d064:	08014400 	.word	0x08014400
 800d068:	08014400 	.word	0x08014400
 800d06c:	08014404 	.word	0x08014404

0800d070 <malloc>:
 800d070:	4b02      	ldr	r3, [pc, #8]	; (800d07c <malloc+0xc>)
 800d072:	4601      	mov	r1, r0
 800d074:	6818      	ldr	r0, [r3, #0]
 800d076:	f000 b865 	b.w	800d144 <_malloc_r>
 800d07a:	bf00      	nop
 800d07c:	20000028 	.word	0x20000028

0800d080 <memcpy>:
 800d080:	b510      	push	{r4, lr}
 800d082:	1e43      	subs	r3, r0, #1
 800d084:	440a      	add	r2, r1
 800d086:	4291      	cmp	r1, r2
 800d088:	d100      	bne.n	800d08c <memcpy+0xc>
 800d08a:	bd10      	pop	{r4, pc}
 800d08c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d090:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d094:	e7f7      	b.n	800d086 <memcpy+0x6>

0800d096 <memset>:
 800d096:	4402      	add	r2, r0
 800d098:	4603      	mov	r3, r0
 800d09a:	4293      	cmp	r3, r2
 800d09c:	d100      	bne.n	800d0a0 <memset+0xa>
 800d09e:	4770      	bx	lr
 800d0a0:	f803 1b01 	strb.w	r1, [r3], #1
 800d0a4:	e7f9      	b.n	800d09a <memset+0x4>
	...

0800d0a8 <_free_r>:
 800d0a8:	b538      	push	{r3, r4, r5, lr}
 800d0aa:	4605      	mov	r5, r0
 800d0ac:	2900      	cmp	r1, #0
 800d0ae:	d045      	beq.n	800d13c <_free_r+0x94>
 800d0b0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d0b4:	1f0c      	subs	r4, r1, #4
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	bfb8      	it	lt
 800d0ba:	18e4      	addlt	r4, r4, r3
 800d0bc:	f002 fddc 	bl	800fc78 <__malloc_lock>
 800d0c0:	4a1f      	ldr	r2, [pc, #124]	; (800d140 <_free_r+0x98>)
 800d0c2:	6813      	ldr	r3, [r2, #0]
 800d0c4:	4610      	mov	r0, r2
 800d0c6:	b933      	cbnz	r3, 800d0d6 <_free_r+0x2e>
 800d0c8:	6063      	str	r3, [r4, #4]
 800d0ca:	6014      	str	r4, [r2, #0]
 800d0cc:	4628      	mov	r0, r5
 800d0ce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d0d2:	f002 bdd2 	b.w	800fc7a <__malloc_unlock>
 800d0d6:	42a3      	cmp	r3, r4
 800d0d8:	d90c      	bls.n	800d0f4 <_free_r+0x4c>
 800d0da:	6821      	ldr	r1, [r4, #0]
 800d0dc:	1862      	adds	r2, r4, r1
 800d0de:	4293      	cmp	r3, r2
 800d0e0:	bf04      	itt	eq
 800d0e2:	681a      	ldreq	r2, [r3, #0]
 800d0e4:	685b      	ldreq	r3, [r3, #4]
 800d0e6:	6063      	str	r3, [r4, #4]
 800d0e8:	bf04      	itt	eq
 800d0ea:	1852      	addeq	r2, r2, r1
 800d0ec:	6022      	streq	r2, [r4, #0]
 800d0ee:	6004      	str	r4, [r0, #0]
 800d0f0:	e7ec      	b.n	800d0cc <_free_r+0x24>
 800d0f2:	4613      	mov	r3, r2
 800d0f4:	685a      	ldr	r2, [r3, #4]
 800d0f6:	b10a      	cbz	r2, 800d0fc <_free_r+0x54>
 800d0f8:	42a2      	cmp	r2, r4
 800d0fa:	d9fa      	bls.n	800d0f2 <_free_r+0x4a>
 800d0fc:	6819      	ldr	r1, [r3, #0]
 800d0fe:	1858      	adds	r0, r3, r1
 800d100:	42a0      	cmp	r0, r4
 800d102:	d10b      	bne.n	800d11c <_free_r+0x74>
 800d104:	6820      	ldr	r0, [r4, #0]
 800d106:	4401      	add	r1, r0
 800d108:	1858      	adds	r0, r3, r1
 800d10a:	4282      	cmp	r2, r0
 800d10c:	6019      	str	r1, [r3, #0]
 800d10e:	d1dd      	bne.n	800d0cc <_free_r+0x24>
 800d110:	6810      	ldr	r0, [r2, #0]
 800d112:	6852      	ldr	r2, [r2, #4]
 800d114:	605a      	str	r2, [r3, #4]
 800d116:	4401      	add	r1, r0
 800d118:	6019      	str	r1, [r3, #0]
 800d11a:	e7d7      	b.n	800d0cc <_free_r+0x24>
 800d11c:	d902      	bls.n	800d124 <_free_r+0x7c>
 800d11e:	230c      	movs	r3, #12
 800d120:	602b      	str	r3, [r5, #0]
 800d122:	e7d3      	b.n	800d0cc <_free_r+0x24>
 800d124:	6820      	ldr	r0, [r4, #0]
 800d126:	1821      	adds	r1, r4, r0
 800d128:	428a      	cmp	r2, r1
 800d12a:	bf04      	itt	eq
 800d12c:	6811      	ldreq	r1, [r2, #0]
 800d12e:	6852      	ldreq	r2, [r2, #4]
 800d130:	6062      	str	r2, [r4, #4]
 800d132:	bf04      	itt	eq
 800d134:	1809      	addeq	r1, r1, r0
 800d136:	6021      	streq	r1, [r4, #0]
 800d138:	605c      	str	r4, [r3, #4]
 800d13a:	e7c7      	b.n	800d0cc <_free_r+0x24>
 800d13c:	bd38      	pop	{r3, r4, r5, pc}
 800d13e:	bf00      	nop
 800d140:	20000638 	.word	0x20000638

0800d144 <_malloc_r>:
 800d144:	b570      	push	{r4, r5, r6, lr}
 800d146:	1ccd      	adds	r5, r1, #3
 800d148:	f025 0503 	bic.w	r5, r5, #3
 800d14c:	3508      	adds	r5, #8
 800d14e:	2d0c      	cmp	r5, #12
 800d150:	bf38      	it	cc
 800d152:	250c      	movcc	r5, #12
 800d154:	2d00      	cmp	r5, #0
 800d156:	4606      	mov	r6, r0
 800d158:	db01      	blt.n	800d15e <_malloc_r+0x1a>
 800d15a:	42a9      	cmp	r1, r5
 800d15c:	d903      	bls.n	800d166 <_malloc_r+0x22>
 800d15e:	230c      	movs	r3, #12
 800d160:	6033      	str	r3, [r6, #0]
 800d162:	2000      	movs	r0, #0
 800d164:	bd70      	pop	{r4, r5, r6, pc}
 800d166:	f002 fd87 	bl	800fc78 <__malloc_lock>
 800d16a:	4a21      	ldr	r2, [pc, #132]	; (800d1f0 <_malloc_r+0xac>)
 800d16c:	6814      	ldr	r4, [r2, #0]
 800d16e:	4621      	mov	r1, r4
 800d170:	b991      	cbnz	r1, 800d198 <_malloc_r+0x54>
 800d172:	4c20      	ldr	r4, [pc, #128]	; (800d1f4 <_malloc_r+0xb0>)
 800d174:	6823      	ldr	r3, [r4, #0]
 800d176:	b91b      	cbnz	r3, 800d180 <_malloc_r+0x3c>
 800d178:	4630      	mov	r0, r6
 800d17a:	f000 fc99 	bl	800dab0 <_sbrk_r>
 800d17e:	6020      	str	r0, [r4, #0]
 800d180:	4629      	mov	r1, r5
 800d182:	4630      	mov	r0, r6
 800d184:	f000 fc94 	bl	800dab0 <_sbrk_r>
 800d188:	1c43      	adds	r3, r0, #1
 800d18a:	d124      	bne.n	800d1d6 <_malloc_r+0x92>
 800d18c:	230c      	movs	r3, #12
 800d18e:	6033      	str	r3, [r6, #0]
 800d190:	4630      	mov	r0, r6
 800d192:	f002 fd72 	bl	800fc7a <__malloc_unlock>
 800d196:	e7e4      	b.n	800d162 <_malloc_r+0x1e>
 800d198:	680b      	ldr	r3, [r1, #0]
 800d19a:	1b5b      	subs	r3, r3, r5
 800d19c:	d418      	bmi.n	800d1d0 <_malloc_r+0x8c>
 800d19e:	2b0b      	cmp	r3, #11
 800d1a0:	d90f      	bls.n	800d1c2 <_malloc_r+0x7e>
 800d1a2:	600b      	str	r3, [r1, #0]
 800d1a4:	50cd      	str	r5, [r1, r3]
 800d1a6:	18cc      	adds	r4, r1, r3
 800d1a8:	4630      	mov	r0, r6
 800d1aa:	f002 fd66 	bl	800fc7a <__malloc_unlock>
 800d1ae:	f104 000b 	add.w	r0, r4, #11
 800d1b2:	1d23      	adds	r3, r4, #4
 800d1b4:	f020 0007 	bic.w	r0, r0, #7
 800d1b8:	1ac3      	subs	r3, r0, r3
 800d1ba:	d0d3      	beq.n	800d164 <_malloc_r+0x20>
 800d1bc:	425a      	negs	r2, r3
 800d1be:	50e2      	str	r2, [r4, r3]
 800d1c0:	e7d0      	b.n	800d164 <_malloc_r+0x20>
 800d1c2:	428c      	cmp	r4, r1
 800d1c4:	684b      	ldr	r3, [r1, #4]
 800d1c6:	bf16      	itet	ne
 800d1c8:	6063      	strne	r3, [r4, #4]
 800d1ca:	6013      	streq	r3, [r2, #0]
 800d1cc:	460c      	movne	r4, r1
 800d1ce:	e7eb      	b.n	800d1a8 <_malloc_r+0x64>
 800d1d0:	460c      	mov	r4, r1
 800d1d2:	6849      	ldr	r1, [r1, #4]
 800d1d4:	e7cc      	b.n	800d170 <_malloc_r+0x2c>
 800d1d6:	1cc4      	adds	r4, r0, #3
 800d1d8:	f024 0403 	bic.w	r4, r4, #3
 800d1dc:	42a0      	cmp	r0, r4
 800d1de:	d005      	beq.n	800d1ec <_malloc_r+0xa8>
 800d1e0:	1a21      	subs	r1, r4, r0
 800d1e2:	4630      	mov	r0, r6
 800d1e4:	f000 fc64 	bl	800dab0 <_sbrk_r>
 800d1e8:	3001      	adds	r0, #1
 800d1ea:	d0cf      	beq.n	800d18c <_malloc_r+0x48>
 800d1ec:	6025      	str	r5, [r4, #0]
 800d1ee:	e7db      	b.n	800d1a8 <_malloc_r+0x64>
 800d1f0:	20000638 	.word	0x20000638
 800d1f4:	2000063c 	.word	0x2000063c

0800d1f8 <__cvt>:
 800d1f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d1fc:	ec55 4b10 	vmov	r4, r5, d0
 800d200:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800d202:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800d206:	2d00      	cmp	r5, #0
 800d208:	460e      	mov	r6, r1
 800d20a:	4691      	mov	r9, r2
 800d20c:	4619      	mov	r1, r3
 800d20e:	bfb8      	it	lt
 800d210:	4622      	movlt	r2, r4
 800d212:	462b      	mov	r3, r5
 800d214:	f027 0720 	bic.w	r7, r7, #32
 800d218:	bfbb      	ittet	lt
 800d21a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800d21e:	461d      	movlt	r5, r3
 800d220:	2300      	movge	r3, #0
 800d222:	232d      	movlt	r3, #45	; 0x2d
 800d224:	bfb8      	it	lt
 800d226:	4614      	movlt	r4, r2
 800d228:	2f46      	cmp	r7, #70	; 0x46
 800d22a:	700b      	strb	r3, [r1, #0]
 800d22c:	d004      	beq.n	800d238 <__cvt+0x40>
 800d22e:	2f45      	cmp	r7, #69	; 0x45
 800d230:	d100      	bne.n	800d234 <__cvt+0x3c>
 800d232:	3601      	adds	r6, #1
 800d234:	2102      	movs	r1, #2
 800d236:	e000      	b.n	800d23a <__cvt+0x42>
 800d238:	2103      	movs	r1, #3
 800d23a:	ab03      	add	r3, sp, #12
 800d23c:	9301      	str	r3, [sp, #4]
 800d23e:	ab02      	add	r3, sp, #8
 800d240:	9300      	str	r3, [sp, #0]
 800d242:	4632      	mov	r2, r6
 800d244:	4653      	mov	r3, sl
 800d246:	ec45 4b10 	vmov	d0, r4, r5
 800d24a:	f001 fc11 	bl	800ea70 <_dtoa_r>
 800d24e:	2f47      	cmp	r7, #71	; 0x47
 800d250:	4680      	mov	r8, r0
 800d252:	d102      	bne.n	800d25a <__cvt+0x62>
 800d254:	f019 0f01 	tst.w	r9, #1
 800d258:	d026      	beq.n	800d2a8 <__cvt+0xb0>
 800d25a:	2f46      	cmp	r7, #70	; 0x46
 800d25c:	eb08 0906 	add.w	r9, r8, r6
 800d260:	d111      	bne.n	800d286 <__cvt+0x8e>
 800d262:	f898 3000 	ldrb.w	r3, [r8]
 800d266:	2b30      	cmp	r3, #48	; 0x30
 800d268:	d10a      	bne.n	800d280 <__cvt+0x88>
 800d26a:	2200      	movs	r2, #0
 800d26c:	2300      	movs	r3, #0
 800d26e:	4620      	mov	r0, r4
 800d270:	4629      	mov	r1, r5
 800d272:	f7f3 fc39 	bl	8000ae8 <__aeabi_dcmpeq>
 800d276:	b918      	cbnz	r0, 800d280 <__cvt+0x88>
 800d278:	f1c6 0601 	rsb	r6, r6, #1
 800d27c:	f8ca 6000 	str.w	r6, [sl]
 800d280:	f8da 3000 	ldr.w	r3, [sl]
 800d284:	4499      	add	r9, r3
 800d286:	2200      	movs	r2, #0
 800d288:	2300      	movs	r3, #0
 800d28a:	4620      	mov	r0, r4
 800d28c:	4629      	mov	r1, r5
 800d28e:	f7f3 fc2b 	bl	8000ae8 <__aeabi_dcmpeq>
 800d292:	b938      	cbnz	r0, 800d2a4 <__cvt+0xac>
 800d294:	2230      	movs	r2, #48	; 0x30
 800d296:	9b03      	ldr	r3, [sp, #12]
 800d298:	454b      	cmp	r3, r9
 800d29a:	d205      	bcs.n	800d2a8 <__cvt+0xb0>
 800d29c:	1c59      	adds	r1, r3, #1
 800d29e:	9103      	str	r1, [sp, #12]
 800d2a0:	701a      	strb	r2, [r3, #0]
 800d2a2:	e7f8      	b.n	800d296 <__cvt+0x9e>
 800d2a4:	f8cd 900c 	str.w	r9, [sp, #12]
 800d2a8:	9b03      	ldr	r3, [sp, #12]
 800d2aa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800d2ac:	eba3 0308 	sub.w	r3, r3, r8
 800d2b0:	4640      	mov	r0, r8
 800d2b2:	6013      	str	r3, [r2, #0]
 800d2b4:	b004      	add	sp, #16
 800d2b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800d2ba <__exponent>:
 800d2ba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d2bc:	2900      	cmp	r1, #0
 800d2be:	4604      	mov	r4, r0
 800d2c0:	bfba      	itte	lt
 800d2c2:	4249      	neglt	r1, r1
 800d2c4:	232d      	movlt	r3, #45	; 0x2d
 800d2c6:	232b      	movge	r3, #43	; 0x2b
 800d2c8:	2909      	cmp	r1, #9
 800d2ca:	f804 2b02 	strb.w	r2, [r4], #2
 800d2ce:	7043      	strb	r3, [r0, #1]
 800d2d0:	dd20      	ble.n	800d314 <__exponent+0x5a>
 800d2d2:	f10d 0307 	add.w	r3, sp, #7
 800d2d6:	461f      	mov	r7, r3
 800d2d8:	260a      	movs	r6, #10
 800d2da:	fb91 f5f6 	sdiv	r5, r1, r6
 800d2de:	fb06 1115 	mls	r1, r6, r5, r1
 800d2e2:	3130      	adds	r1, #48	; 0x30
 800d2e4:	2d09      	cmp	r5, #9
 800d2e6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d2ea:	f103 32ff 	add.w	r2, r3, #4294967295
 800d2ee:	4629      	mov	r1, r5
 800d2f0:	dc09      	bgt.n	800d306 <__exponent+0x4c>
 800d2f2:	3130      	adds	r1, #48	; 0x30
 800d2f4:	3b02      	subs	r3, #2
 800d2f6:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d2fa:	42bb      	cmp	r3, r7
 800d2fc:	4622      	mov	r2, r4
 800d2fe:	d304      	bcc.n	800d30a <__exponent+0x50>
 800d300:	1a10      	subs	r0, r2, r0
 800d302:	b003      	add	sp, #12
 800d304:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d306:	4613      	mov	r3, r2
 800d308:	e7e7      	b.n	800d2da <__exponent+0x20>
 800d30a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d30e:	f804 2b01 	strb.w	r2, [r4], #1
 800d312:	e7f2      	b.n	800d2fa <__exponent+0x40>
 800d314:	2330      	movs	r3, #48	; 0x30
 800d316:	4419      	add	r1, r3
 800d318:	7083      	strb	r3, [r0, #2]
 800d31a:	1d02      	adds	r2, r0, #4
 800d31c:	70c1      	strb	r1, [r0, #3]
 800d31e:	e7ef      	b.n	800d300 <__exponent+0x46>

0800d320 <_printf_float>:
 800d320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d324:	b08d      	sub	sp, #52	; 0x34
 800d326:	460c      	mov	r4, r1
 800d328:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800d32c:	4616      	mov	r6, r2
 800d32e:	461f      	mov	r7, r3
 800d330:	4605      	mov	r5, r0
 800d332:	f002 fc81 	bl	800fc38 <_localeconv_r>
 800d336:	6803      	ldr	r3, [r0, #0]
 800d338:	9304      	str	r3, [sp, #16]
 800d33a:	4618      	mov	r0, r3
 800d33c:	f7f2 ff52 	bl	80001e4 <strlen>
 800d340:	2300      	movs	r3, #0
 800d342:	930a      	str	r3, [sp, #40]	; 0x28
 800d344:	f8d8 3000 	ldr.w	r3, [r8]
 800d348:	9005      	str	r0, [sp, #20]
 800d34a:	3307      	adds	r3, #7
 800d34c:	f023 0307 	bic.w	r3, r3, #7
 800d350:	f103 0208 	add.w	r2, r3, #8
 800d354:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d358:	f8d4 b000 	ldr.w	fp, [r4]
 800d35c:	f8c8 2000 	str.w	r2, [r8]
 800d360:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d364:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d368:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d36c:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d370:	9307      	str	r3, [sp, #28]
 800d372:	f8cd 8018 	str.w	r8, [sp, #24]
 800d376:	f04f 32ff 	mov.w	r2, #4294967295
 800d37a:	4ba7      	ldr	r3, [pc, #668]	; (800d618 <_printf_float+0x2f8>)
 800d37c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d380:	f7f3 fbe4 	bl	8000b4c <__aeabi_dcmpun>
 800d384:	bb70      	cbnz	r0, 800d3e4 <_printf_float+0xc4>
 800d386:	f04f 32ff 	mov.w	r2, #4294967295
 800d38a:	4ba3      	ldr	r3, [pc, #652]	; (800d618 <_printf_float+0x2f8>)
 800d38c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d390:	f7f3 fbbe 	bl	8000b10 <__aeabi_dcmple>
 800d394:	bb30      	cbnz	r0, 800d3e4 <_printf_float+0xc4>
 800d396:	2200      	movs	r2, #0
 800d398:	2300      	movs	r3, #0
 800d39a:	4640      	mov	r0, r8
 800d39c:	4649      	mov	r1, r9
 800d39e:	f7f3 fbad 	bl	8000afc <__aeabi_dcmplt>
 800d3a2:	b110      	cbz	r0, 800d3aa <_printf_float+0x8a>
 800d3a4:	232d      	movs	r3, #45	; 0x2d
 800d3a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d3aa:	4a9c      	ldr	r2, [pc, #624]	; (800d61c <_printf_float+0x2fc>)
 800d3ac:	4b9c      	ldr	r3, [pc, #624]	; (800d620 <_printf_float+0x300>)
 800d3ae:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d3b2:	bf8c      	ite	hi
 800d3b4:	4690      	movhi	r8, r2
 800d3b6:	4698      	movls	r8, r3
 800d3b8:	2303      	movs	r3, #3
 800d3ba:	f02b 0204 	bic.w	r2, fp, #4
 800d3be:	6123      	str	r3, [r4, #16]
 800d3c0:	6022      	str	r2, [r4, #0]
 800d3c2:	f04f 0900 	mov.w	r9, #0
 800d3c6:	9700      	str	r7, [sp, #0]
 800d3c8:	4633      	mov	r3, r6
 800d3ca:	aa0b      	add	r2, sp, #44	; 0x2c
 800d3cc:	4621      	mov	r1, r4
 800d3ce:	4628      	mov	r0, r5
 800d3d0:	f000 f9e6 	bl	800d7a0 <_printf_common>
 800d3d4:	3001      	adds	r0, #1
 800d3d6:	f040 808d 	bne.w	800d4f4 <_printf_float+0x1d4>
 800d3da:	f04f 30ff 	mov.w	r0, #4294967295
 800d3de:	b00d      	add	sp, #52	; 0x34
 800d3e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3e4:	4642      	mov	r2, r8
 800d3e6:	464b      	mov	r3, r9
 800d3e8:	4640      	mov	r0, r8
 800d3ea:	4649      	mov	r1, r9
 800d3ec:	f7f3 fbae 	bl	8000b4c <__aeabi_dcmpun>
 800d3f0:	b110      	cbz	r0, 800d3f8 <_printf_float+0xd8>
 800d3f2:	4a8c      	ldr	r2, [pc, #560]	; (800d624 <_printf_float+0x304>)
 800d3f4:	4b8c      	ldr	r3, [pc, #560]	; (800d628 <_printf_float+0x308>)
 800d3f6:	e7da      	b.n	800d3ae <_printf_float+0x8e>
 800d3f8:	6861      	ldr	r1, [r4, #4]
 800d3fa:	1c4b      	adds	r3, r1, #1
 800d3fc:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800d400:	a80a      	add	r0, sp, #40	; 0x28
 800d402:	d13e      	bne.n	800d482 <_printf_float+0x162>
 800d404:	2306      	movs	r3, #6
 800d406:	6063      	str	r3, [r4, #4]
 800d408:	2300      	movs	r3, #0
 800d40a:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d40e:	ab09      	add	r3, sp, #36	; 0x24
 800d410:	9300      	str	r3, [sp, #0]
 800d412:	ec49 8b10 	vmov	d0, r8, r9
 800d416:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d41a:	6022      	str	r2, [r4, #0]
 800d41c:	f8cd a004 	str.w	sl, [sp, #4]
 800d420:	6861      	ldr	r1, [r4, #4]
 800d422:	4628      	mov	r0, r5
 800d424:	f7ff fee8 	bl	800d1f8 <__cvt>
 800d428:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800d42c:	2b47      	cmp	r3, #71	; 0x47
 800d42e:	4680      	mov	r8, r0
 800d430:	d109      	bne.n	800d446 <_printf_float+0x126>
 800d432:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d434:	1cd8      	adds	r0, r3, #3
 800d436:	db02      	blt.n	800d43e <_printf_float+0x11e>
 800d438:	6862      	ldr	r2, [r4, #4]
 800d43a:	4293      	cmp	r3, r2
 800d43c:	dd47      	ble.n	800d4ce <_printf_float+0x1ae>
 800d43e:	f1aa 0a02 	sub.w	sl, sl, #2
 800d442:	fa5f fa8a 	uxtb.w	sl, sl
 800d446:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d44a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d44c:	d824      	bhi.n	800d498 <_printf_float+0x178>
 800d44e:	3901      	subs	r1, #1
 800d450:	4652      	mov	r2, sl
 800d452:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d456:	9109      	str	r1, [sp, #36]	; 0x24
 800d458:	f7ff ff2f 	bl	800d2ba <__exponent>
 800d45c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d45e:	1813      	adds	r3, r2, r0
 800d460:	2a01      	cmp	r2, #1
 800d462:	4681      	mov	r9, r0
 800d464:	6123      	str	r3, [r4, #16]
 800d466:	dc02      	bgt.n	800d46e <_printf_float+0x14e>
 800d468:	6822      	ldr	r2, [r4, #0]
 800d46a:	07d1      	lsls	r1, r2, #31
 800d46c:	d501      	bpl.n	800d472 <_printf_float+0x152>
 800d46e:	3301      	adds	r3, #1
 800d470:	6123      	str	r3, [r4, #16]
 800d472:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d476:	2b00      	cmp	r3, #0
 800d478:	d0a5      	beq.n	800d3c6 <_printf_float+0xa6>
 800d47a:	232d      	movs	r3, #45	; 0x2d
 800d47c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d480:	e7a1      	b.n	800d3c6 <_printf_float+0xa6>
 800d482:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800d486:	f000 8177 	beq.w	800d778 <_printf_float+0x458>
 800d48a:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d48e:	d1bb      	bne.n	800d408 <_printf_float+0xe8>
 800d490:	2900      	cmp	r1, #0
 800d492:	d1b9      	bne.n	800d408 <_printf_float+0xe8>
 800d494:	2301      	movs	r3, #1
 800d496:	e7b6      	b.n	800d406 <_printf_float+0xe6>
 800d498:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800d49c:	d119      	bne.n	800d4d2 <_printf_float+0x1b2>
 800d49e:	2900      	cmp	r1, #0
 800d4a0:	6863      	ldr	r3, [r4, #4]
 800d4a2:	dd0c      	ble.n	800d4be <_printf_float+0x19e>
 800d4a4:	6121      	str	r1, [r4, #16]
 800d4a6:	b913      	cbnz	r3, 800d4ae <_printf_float+0x18e>
 800d4a8:	6822      	ldr	r2, [r4, #0]
 800d4aa:	07d2      	lsls	r2, r2, #31
 800d4ac:	d502      	bpl.n	800d4b4 <_printf_float+0x194>
 800d4ae:	3301      	adds	r3, #1
 800d4b0:	440b      	add	r3, r1
 800d4b2:	6123      	str	r3, [r4, #16]
 800d4b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d4b6:	65a3      	str	r3, [r4, #88]	; 0x58
 800d4b8:	f04f 0900 	mov.w	r9, #0
 800d4bc:	e7d9      	b.n	800d472 <_printf_float+0x152>
 800d4be:	b913      	cbnz	r3, 800d4c6 <_printf_float+0x1a6>
 800d4c0:	6822      	ldr	r2, [r4, #0]
 800d4c2:	07d0      	lsls	r0, r2, #31
 800d4c4:	d501      	bpl.n	800d4ca <_printf_float+0x1aa>
 800d4c6:	3302      	adds	r3, #2
 800d4c8:	e7f3      	b.n	800d4b2 <_printf_float+0x192>
 800d4ca:	2301      	movs	r3, #1
 800d4cc:	e7f1      	b.n	800d4b2 <_printf_float+0x192>
 800d4ce:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800d4d2:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800d4d6:	4293      	cmp	r3, r2
 800d4d8:	db05      	blt.n	800d4e6 <_printf_float+0x1c6>
 800d4da:	6822      	ldr	r2, [r4, #0]
 800d4dc:	6123      	str	r3, [r4, #16]
 800d4de:	07d1      	lsls	r1, r2, #31
 800d4e0:	d5e8      	bpl.n	800d4b4 <_printf_float+0x194>
 800d4e2:	3301      	adds	r3, #1
 800d4e4:	e7e5      	b.n	800d4b2 <_printf_float+0x192>
 800d4e6:	2b00      	cmp	r3, #0
 800d4e8:	bfd4      	ite	le
 800d4ea:	f1c3 0302 	rsble	r3, r3, #2
 800d4ee:	2301      	movgt	r3, #1
 800d4f0:	4413      	add	r3, r2
 800d4f2:	e7de      	b.n	800d4b2 <_printf_float+0x192>
 800d4f4:	6823      	ldr	r3, [r4, #0]
 800d4f6:	055a      	lsls	r2, r3, #21
 800d4f8:	d407      	bmi.n	800d50a <_printf_float+0x1ea>
 800d4fa:	6923      	ldr	r3, [r4, #16]
 800d4fc:	4642      	mov	r2, r8
 800d4fe:	4631      	mov	r1, r6
 800d500:	4628      	mov	r0, r5
 800d502:	47b8      	blx	r7
 800d504:	3001      	adds	r0, #1
 800d506:	d12b      	bne.n	800d560 <_printf_float+0x240>
 800d508:	e767      	b.n	800d3da <_printf_float+0xba>
 800d50a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d50e:	f240 80dc 	bls.w	800d6ca <_printf_float+0x3aa>
 800d512:	2200      	movs	r2, #0
 800d514:	2300      	movs	r3, #0
 800d516:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d51a:	f7f3 fae5 	bl	8000ae8 <__aeabi_dcmpeq>
 800d51e:	2800      	cmp	r0, #0
 800d520:	d033      	beq.n	800d58a <_printf_float+0x26a>
 800d522:	2301      	movs	r3, #1
 800d524:	4a41      	ldr	r2, [pc, #260]	; (800d62c <_printf_float+0x30c>)
 800d526:	4631      	mov	r1, r6
 800d528:	4628      	mov	r0, r5
 800d52a:	47b8      	blx	r7
 800d52c:	3001      	adds	r0, #1
 800d52e:	f43f af54 	beq.w	800d3da <_printf_float+0xba>
 800d532:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d536:	429a      	cmp	r2, r3
 800d538:	db02      	blt.n	800d540 <_printf_float+0x220>
 800d53a:	6823      	ldr	r3, [r4, #0]
 800d53c:	07d8      	lsls	r0, r3, #31
 800d53e:	d50f      	bpl.n	800d560 <_printf_float+0x240>
 800d540:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d544:	4631      	mov	r1, r6
 800d546:	4628      	mov	r0, r5
 800d548:	47b8      	blx	r7
 800d54a:	3001      	adds	r0, #1
 800d54c:	f43f af45 	beq.w	800d3da <_printf_float+0xba>
 800d550:	f04f 0800 	mov.w	r8, #0
 800d554:	f104 091a 	add.w	r9, r4, #26
 800d558:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d55a:	3b01      	subs	r3, #1
 800d55c:	4543      	cmp	r3, r8
 800d55e:	dc09      	bgt.n	800d574 <_printf_float+0x254>
 800d560:	6823      	ldr	r3, [r4, #0]
 800d562:	079b      	lsls	r3, r3, #30
 800d564:	f100 8103 	bmi.w	800d76e <_printf_float+0x44e>
 800d568:	68e0      	ldr	r0, [r4, #12]
 800d56a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d56c:	4298      	cmp	r0, r3
 800d56e:	bfb8      	it	lt
 800d570:	4618      	movlt	r0, r3
 800d572:	e734      	b.n	800d3de <_printf_float+0xbe>
 800d574:	2301      	movs	r3, #1
 800d576:	464a      	mov	r2, r9
 800d578:	4631      	mov	r1, r6
 800d57a:	4628      	mov	r0, r5
 800d57c:	47b8      	blx	r7
 800d57e:	3001      	adds	r0, #1
 800d580:	f43f af2b 	beq.w	800d3da <_printf_float+0xba>
 800d584:	f108 0801 	add.w	r8, r8, #1
 800d588:	e7e6      	b.n	800d558 <_printf_float+0x238>
 800d58a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d58c:	2b00      	cmp	r3, #0
 800d58e:	dc2b      	bgt.n	800d5e8 <_printf_float+0x2c8>
 800d590:	2301      	movs	r3, #1
 800d592:	4a26      	ldr	r2, [pc, #152]	; (800d62c <_printf_float+0x30c>)
 800d594:	4631      	mov	r1, r6
 800d596:	4628      	mov	r0, r5
 800d598:	47b8      	blx	r7
 800d59a:	3001      	adds	r0, #1
 800d59c:	f43f af1d 	beq.w	800d3da <_printf_float+0xba>
 800d5a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5a2:	b923      	cbnz	r3, 800d5ae <_printf_float+0x28e>
 800d5a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5a6:	b913      	cbnz	r3, 800d5ae <_printf_float+0x28e>
 800d5a8:	6823      	ldr	r3, [r4, #0]
 800d5aa:	07d9      	lsls	r1, r3, #31
 800d5ac:	d5d8      	bpl.n	800d560 <_printf_float+0x240>
 800d5ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d5b2:	4631      	mov	r1, r6
 800d5b4:	4628      	mov	r0, r5
 800d5b6:	47b8      	blx	r7
 800d5b8:	3001      	adds	r0, #1
 800d5ba:	f43f af0e 	beq.w	800d3da <_printf_float+0xba>
 800d5be:	f04f 0900 	mov.w	r9, #0
 800d5c2:	f104 0a1a 	add.w	sl, r4, #26
 800d5c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d5c8:	425b      	negs	r3, r3
 800d5ca:	454b      	cmp	r3, r9
 800d5cc:	dc01      	bgt.n	800d5d2 <_printf_float+0x2b2>
 800d5ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5d0:	e794      	b.n	800d4fc <_printf_float+0x1dc>
 800d5d2:	2301      	movs	r3, #1
 800d5d4:	4652      	mov	r2, sl
 800d5d6:	4631      	mov	r1, r6
 800d5d8:	4628      	mov	r0, r5
 800d5da:	47b8      	blx	r7
 800d5dc:	3001      	adds	r0, #1
 800d5de:	f43f aefc 	beq.w	800d3da <_printf_float+0xba>
 800d5e2:	f109 0901 	add.w	r9, r9, #1
 800d5e6:	e7ee      	b.n	800d5c6 <_printf_float+0x2a6>
 800d5e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d5ea:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d5ec:	429a      	cmp	r2, r3
 800d5ee:	bfa8      	it	ge
 800d5f0:	461a      	movge	r2, r3
 800d5f2:	2a00      	cmp	r2, #0
 800d5f4:	4691      	mov	r9, r2
 800d5f6:	dd07      	ble.n	800d608 <_printf_float+0x2e8>
 800d5f8:	4613      	mov	r3, r2
 800d5fa:	4631      	mov	r1, r6
 800d5fc:	4642      	mov	r2, r8
 800d5fe:	4628      	mov	r0, r5
 800d600:	47b8      	blx	r7
 800d602:	3001      	adds	r0, #1
 800d604:	f43f aee9 	beq.w	800d3da <_printf_float+0xba>
 800d608:	f104 031a 	add.w	r3, r4, #26
 800d60c:	f04f 0b00 	mov.w	fp, #0
 800d610:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d614:	9306      	str	r3, [sp, #24]
 800d616:	e015      	b.n	800d644 <_printf_float+0x324>
 800d618:	7fefffff 	.word	0x7fefffff
 800d61c:	08013f30 	.word	0x08013f30
 800d620:	08013f2c 	.word	0x08013f2c
 800d624:	08013f38 	.word	0x08013f38
 800d628:	08013f34 	.word	0x08013f34
 800d62c:	08013f3c 	.word	0x08013f3c
 800d630:	2301      	movs	r3, #1
 800d632:	9a06      	ldr	r2, [sp, #24]
 800d634:	4631      	mov	r1, r6
 800d636:	4628      	mov	r0, r5
 800d638:	47b8      	blx	r7
 800d63a:	3001      	adds	r0, #1
 800d63c:	f43f aecd 	beq.w	800d3da <_printf_float+0xba>
 800d640:	f10b 0b01 	add.w	fp, fp, #1
 800d644:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800d648:	ebaa 0309 	sub.w	r3, sl, r9
 800d64c:	455b      	cmp	r3, fp
 800d64e:	dcef      	bgt.n	800d630 <_printf_float+0x310>
 800d650:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d654:	429a      	cmp	r2, r3
 800d656:	44d0      	add	r8, sl
 800d658:	db15      	blt.n	800d686 <_printf_float+0x366>
 800d65a:	6823      	ldr	r3, [r4, #0]
 800d65c:	07da      	lsls	r2, r3, #31
 800d65e:	d412      	bmi.n	800d686 <_printf_float+0x366>
 800d660:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d662:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d664:	eba3 020a 	sub.w	r2, r3, sl
 800d668:	eba3 0a01 	sub.w	sl, r3, r1
 800d66c:	4592      	cmp	sl, r2
 800d66e:	bfa8      	it	ge
 800d670:	4692      	movge	sl, r2
 800d672:	f1ba 0f00 	cmp.w	sl, #0
 800d676:	dc0e      	bgt.n	800d696 <_printf_float+0x376>
 800d678:	f04f 0800 	mov.w	r8, #0
 800d67c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d680:	f104 091a 	add.w	r9, r4, #26
 800d684:	e019      	b.n	800d6ba <_printf_float+0x39a>
 800d686:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d68a:	4631      	mov	r1, r6
 800d68c:	4628      	mov	r0, r5
 800d68e:	47b8      	blx	r7
 800d690:	3001      	adds	r0, #1
 800d692:	d1e5      	bne.n	800d660 <_printf_float+0x340>
 800d694:	e6a1      	b.n	800d3da <_printf_float+0xba>
 800d696:	4653      	mov	r3, sl
 800d698:	4642      	mov	r2, r8
 800d69a:	4631      	mov	r1, r6
 800d69c:	4628      	mov	r0, r5
 800d69e:	47b8      	blx	r7
 800d6a0:	3001      	adds	r0, #1
 800d6a2:	d1e9      	bne.n	800d678 <_printf_float+0x358>
 800d6a4:	e699      	b.n	800d3da <_printf_float+0xba>
 800d6a6:	2301      	movs	r3, #1
 800d6a8:	464a      	mov	r2, r9
 800d6aa:	4631      	mov	r1, r6
 800d6ac:	4628      	mov	r0, r5
 800d6ae:	47b8      	blx	r7
 800d6b0:	3001      	adds	r0, #1
 800d6b2:	f43f ae92 	beq.w	800d3da <_printf_float+0xba>
 800d6b6:	f108 0801 	add.w	r8, r8, #1
 800d6ba:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d6be:	1a9b      	subs	r3, r3, r2
 800d6c0:	eba3 030a 	sub.w	r3, r3, sl
 800d6c4:	4543      	cmp	r3, r8
 800d6c6:	dcee      	bgt.n	800d6a6 <_printf_float+0x386>
 800d6c8:	e74a      	b.n	800d560 <_printf_float+0x240>
 800d6ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d6cc:	2a01      	cmp	r2, #1
 800d6ce:	dc01      	bgt.n	800d6d4 <_printf_float+0x3b4>
 800d6d0:	07db      	lsls	r3, r3, #31
 800d6d2:	d53a      	bpl.n	800d74a <_printf_float+0x42a>
 800d6d4:	2301      	movs	r3, #1
 800d6d6:	4642      	mov	r2, r8
 800d6d8:	4631      	mov	r1, r6
 800d6da:	4628      	mov	r0, r5
 800d6dc:	47b8      	blx	r7
 800d6de:	3001      	adds	r0, #1
 800d6e0:	f43f ae7b 	beq.w	800d3da <_printf_float+0xba>
 800d6e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d6e8:	4631      	mov	r1, r6
 800d6ea:	4628      	mov	r0, r5
 800d6ec:	47b8      	blx	r7
 800d6ee:	3001      	adds	r0, #1
 800d6f0:	f108 0801 	add.w	r8, r8, #1
 800d6f4:	f43f ae71 	beq.w	800d3da <_printf_float+0xba>
 800d6f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d6fa:	2200      	movs	r2, #0
 800d6fc:	f103 3aff 	add.w	sl, r3, #4294967295
 800d700:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d704:	2300      	movs	r3, #0
 800d706:	f7f3 f9ef 	bl	8000ae8 <__aeabi_dcmpeq>
 800d70a:	b9c8      	cbnz	r0, 800d740 <_printf_float+0x420>
 800d70c:	4653      	mov	r3, sl
 800d70e:	4642      	mov	r2, r8
 800d710:	4631      	mov	r1, r6
 800d712:	4628      	mov	r0, r5
 800d714:	47b8      	blx	r7
 800d716:	3001      	adds	r0, #1
 800d718:	d10e      	bne.n	800d738 <_printf_float+0x418>
 800d71a:	e65e      	b.n	800d3da <_printf_float+0xba>
 800d71c:	2301      	movs	r3, #1
 800d71e:	4652      	mov	r2, sl
 800d720:	4631      	mov	r1, r6
 800d722:	4628      	mov	r0, r5
 800d724:	47b8      	blx	r7
 800d726:	3001      	adds	r0, #1
 800d728:	f43f ae57 	beq.w	800d3da <_printf_float+0xba>
 800d72c:	f108 0801 	add.w	r8, r8, #1
 800d730:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d732:	3b01      	subs	r3, #1
 800d734:	4543      	cmp	r3, r8
 800d736:	dcf1      	bgt.n	800d71c <_printf_float+0x3fc>
 800d738:	464b      	mov	r3, r9
 800d73a:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d73e:	e6de      	b.n	800d4fe <_printf_float+0x1de>
 800d740:	f04f 0800 	mov.w	r8, #0
 800d744:	f104 0a1a 	add.w	sl, r4, #26
 800d748:	e7f2      	b.n	800d730 <_printf_float+0x410>
 800d74a:	2301      	movs	r3, #1
 800d74c:	e7df      	b.n	800d70e <_printf_float+0x3ee>
 800d74e:	2301      	movs	r3, #1
 800d750:	464a      	mov	r2, r9
 800d752:	4631      	mov	r1, r6
 800d754:	4628      	mov	r0, r5
 800d756:	47b8      	blx	r7
 800d758:	3001      	adds	r0, #1
 800d75a:	f43f ae3e 	beq.w	800d3da <_printf_float+0xba>
 800d75e:	f108 0801 	add.w	r8, r8, #1
 800d762:	68e3      	ldr	r3, [r4, #12]
 800d764:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d766:	1a9b      	subs	r3, r3, r2
 800d768:	4543      	cmp	r3, r8
 800d76a:	dcf0      	bgt.n	800d74e <_printf_float+0x42e>
 800d76c:	e6fc      	b.n	800d568 <_printf_float+0x248>
 800d76e:	f04f 0800 	mov.w	r8, #0
 800d772:	f104 0919 	add.w	r9, r4, #25
 800d776:	e7f4      	b.n	800d762 <_printf_float+0x442>
 800d778:	2900      	cmp	r1, #0
 800d77a:	f43f ae8b 	beq.w	800d494 <_printf_float+0x174>
 800d77e:	2300      	movs	r3, #0
 800d780:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d784:	ab09      	add	r3, sp, #36	; 0x24
 800d786:	9300      	str	r3, [sp, #0]
 800d788:	ec49 8b10 	vmov	d0, r8, r9
 800d78c:	6022      	str	r2, [r4, #0]
 800d78e:	f8cd a004 	str.w	sl, [sp, #4]
 800d792:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d796:	4628      	mov	r0, r5
 800d798:	f7ff fd2e 	bl	800d1f8 <__cvt>
 800d79c:	4680      	mov	r8, r0
 800d79e:	e648      	b.n	800d432 <_printf_float+0x112>

0800d7a0 <_printf_common>:
 800d7a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d7a4:	4691      	mov	r9, r2
 800d7a6:	461f      	mov	r7, r3
 800d7a8:	688a      	ldr	r2, [r1, #8]
 800d7aa:	690b      	ldr	r3, [r1, #16]
 800d7ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d7b0:	4293      	cmp	r3, r2
 800d7b2:	bfb8      	it	lt
 800d7b4:	4613      	movlt	r3, r2
 800d7b6:	f8c9 3000 	str.w	r3, [r9]
 800d7ba:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d7be:	4606      	mov	r6, r0
 800d7c0:	460c      	mov	r4, r1
 800d7c2:	b112      	cbz	r2, 800d7ca <_printf_common+0x2a>
 800d7c4:	3301      	adds	r3, #1
 800d7c6:	f8c9 3000 	str.w	r3, [r9]
 800d7ca:	6823      	ldr	r3, [r4, #0]
 800d7cc:	0699      	lsls	r1, r3, #26
 800d7ce:	bf42      	ittt	mi
 800d7d0:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d7d4:	3302      	addmi	r3, #2
 800d7d6:	f8c9 3000 	strmi.w	r3, [r9]
 800d7da:	6825      	ldr	r5, [r4, #0]
 800d7dc:	f015 0506 	ands.w	r5, r5, #6
 800d7e0:	d107      	bne.n	800d7f2 <_printf_common+0x52>
 800d7e2:	f104 0a19 	add.w	sl, r4, #25
 800d7e6:	68e3      	ldr	r3, [r4, #12]
 800d7e8:	f8d9 2000 	ldr.w	r2, [r9]
 800d7ec:	1a9b      	subs	r3, r3, r2
 800d7ee:	42ab      	cmp	r3, r5
 800d7f0:	dc28      	bgt.n	800d844 <_printf_common+0xa4>
 800d7f2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d7f6:	6822      	ldr	r2, [r4, #0]
 800d7f8:	3300      	adds	r3, #0
 800d7fa:	bf18      	it	ne
 800d7fc:	2301      	movne	r3, #1
 800d7fe:	0692      	lsls	r2, r2, #26
 800d800:	d42d      	bmi.n	800d85e <_printf_common+0xbe>
 800d802:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d806:	4639      	mov	r1, r7
 800d808:	4630      	mov	r0, r6
 800d80a:	47c0      	blx	r8
 800d80c:	3001      	adds	r0, #1
 800d80e:	d020      	beq.n	800d852 <_printf_common+0xb2>
 800d810:	6823      	ldr	r3, [r4, #0]
 800d812:	68e5      	ldr	r5, [r4, #12]
 800d814:	f8d9 2000 	ldr.w	r2, [r9]
 800d818:	f003 0306 	and.w	r3, r3, #6
 800d81c:	2b04      	cmp	r3, #4
 800d81e:	bf08      	it	eq
 800d820:	1aad      	subeq	r5, r5, r2
 800d822:	68a3      	ldr	r3, [r4, #8]
 800d824:	6922      	ldr	r2, [r4, #16]
 800d826:	bf0c      	ite	eq
 800d828:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d82c:	2500      	movne	r5, #0
 800d82e:	4293      	cmp	r3, r2
 800d830:	bfc4      	itt	gt
 800d832:	1a9b      	subgt	r3, r3, r2
 800d834:	18ed      	addgt	r5, r5, r3
 800d836:	f04f 0900 	mov.w	r9, #0
 800d83a:	341a      	adds	r4, #26
 800d83c:	454d      	cmp	r5, r9
 800d83e:	d11a      	bne.n	800d876 <_printf_common+0xd6>
 800d840:	2000      	movs	r0, #0
 800d842:	e008      	b.n	800d856 <_printf_common+0xb6>
 800d844:	2301      	movs	r3, #1
 800d846:	4652      	mov	r2, sl
 800d848:	4639      	mov	r1, r7
 800d84a:	4630      	mov	r0, r6
 800d84c:	47c0      	blx	r8
 800d84e:	3001      	adds	r0, #1
 800d850:	d103      	bne.n	800d85a <_printf_common+0xba>
 800d852:	f04f 30ff 	mov.w	r0, #4294967295
 800d856:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d85a:	3501      	adds	r5, #1
 800d85c:	e7c3      	b.n	800d7e6 <_printf_common+0x46>
 800d85e:	18e1      	adds	r1, r4, r3
 800d860:	1c5a      	adds	r2, r3, #1
 800d862:	2030      	movs	r0, #48	; 0x30
 800d864:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d868:	4422      	add	r2, r4
 800d86a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d86e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d872:	3302      	adds	r3, #2
 800d874:	e7c5      	b.n	800d802 <_printf_common+0x62>
 800d876:	2301      	movs	r3, #1
 800d878:	4622      	mov	r2, r4
 800d87a:	4639      	mov	r1, r7
 800d87c:	4630      	mov	r0, r6
 800d87e:	47c0      	blx	r8
 800d880:	3001      	adds	r0, #1
 800d882:	d0e6      	beq.n	800d852 <_printf_common+0xb2>
 800d884:	f109 0901 	add.w	r9, r9, #1
 800d888:	e7d8      	b.n	800d83c <_printf_common+0x9c>
	...

0800d88c <_printf_i>:
 800d88c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d890:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800d894:	460c      	mov	r4, r1
 800d896:	7e09      	ldrb	r1, [r1, #24]
 800d898:	b085      	sub	sp, #20
 800d89a:	296e      	cmp	r1, #110	; 0x6e
 800d89c:	4617      	mov	r7, r2
 800d89e:	4606      	mov	r6, r0
 800d8a0:	4698      	mov	r8, r3
 800d8a2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d8a4:	f000 80b3 	beq.w	800da0e <_printf_i+0x182>
 800d8a8:	d822      	bhi.n	800d8f0 <_printf_i+0x64>
 800d8aa:	2963      	cmp	r1, #99	; 0x63
 800d8ac:	d036      	beq.n	800d91c <_printf_i+0x90>
 800d8ae:	d80a      	bhi.n	800d8c6 <_printf_i+0x3a>
 800d8b0:	2900      	cmp	r1, #0
 800d8b2:	f000 80b9 	beq.w	800da28 <_printf_i+0x19c>
 800d8b6:	2958      	cmp	r1, #88	; 0x58
 800d8b8:	f000 8083 	beq.w	800d9c2 <_printf_i+0x136>
 800d8bc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d8c0:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d8c4:	e032      	b.n	800d92c <_printf_i+0xa0>
 800d8c6:	2964      	cmp	r1, #100	; 0x64
 800d8c8:	d001      	beq.n	800d8ce <_printf_i+0x42>
 800d8ca:	2969      	cmp	r1, #105	; 0x69
 800d8cc:	d1f6      	bne.n	800d8bc <_printf_i+0x30>
 800d8ce:	6820      	ldr	r0, [r4, #0]
 800d8d0:	6813      	ldr	r3, [r2, #0]
 800d8d2:	0605      	lsls	r5, r0, #24
 800d8d4:	f103 0104 	add.w	r1, r3, #4
 800d8d8:	d52a      	bpl.n	800d930 <_printf_i+0xa4>
 800d8da:	681b      	ldr	r3, [r3, #0]
 800d8dc:	6011      	str	r1, [r2, #0]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	da03      	bge.n	800d8ea <_printf_i+0x5e>
 800d8e2:	222d      	movs	r2, #45	; 0x2d
 800d8e4:	425b      	negs	r3, r3
 800d8e6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d8ea:	486f      	ldr	r0, [pc, #444]	; (800daa8 <_printf_i+0x21c>)
 800d8ec:	220a      	movs	r2, #10
 800d8ee:	e039      	b.n	800d964 <_printf_i+0xd8>
 800d8f0:	2973      	cmp	r1, #115	; 0x73
 800d8f2:	f000 809d 	beq.w	800da30 <_printf_i+0x1a4>
 800d8f6:	d808      	bhi.n	800d90a <_printf_i+0x7e>
 800d8f8:	296f      	cmp	r1, #111	; 0x6f
 800d8fa:	d020      	beq.n	800d93e <_printf_i+0xb2>
 800d8fc:	2970      	cmp	r1, #112	; 0x70
 800d8fe:	d1dd      	bne.n	800d8bc <_printf_i+0x30>
 800d900:	6823      	ldr	r3, [r4, #0]
 800d902:	f043 0320 	orr.w	r3, r3, #32
 800d906:	6023      	str	r3, [r4, #0]
 800d908:	e003      	b.n	800d912 <_printf_i+0x86>
 800d90a:	2975      	cmp	r1, #117	; 0x75
 800d90c:	d017      	beq.n	800d93e <_printf_i+0xb2>
 800d90e:	2978      	cmp	r1, #120	; 0x78
 800d910:	d1d4      	bne.n	800d8bc <_printf_i+0x30>
 800d912:	2378      	movs	r3, #120	; 0x78
 800d914:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d918:	4864      	ldr	r0, [pc, #400]	; (800daac <_printf_i+0x220>)
 800d91a:	e055      	b.n	800d9c8 <_printf_i+0x13c>
 800d91c:	6813      	ldr	r3, [r2, #0]
 800d91e:	1d19      	adds	r1, r3, #4
 800d920:	681b      	ldr	r3, [r3, #0]
 800d922:	6011      	str	r1, [r2, #0]
 800d924:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d928:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d92c:	2301      	movs	r3, #1
 800d92e:	e08c      	b.n	800da4a <_printf_i+0x1be>
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	6011      	str	r1, [r2, #0]
 800d934:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d938:	bf18      	it	ne
 800d93a:	b21b      	sxthne	r3, r3
 800d93c:	e7cf      	b.n	800d8de <_printf_i+0x52>
 800d93e:	6813      	ldr	r3, [r2, #0]
 800d940:	6825      	ldr	r5, [r4, #0]
 800d942:	1d18      	adds	r0, r3, #4
 800d944:	6010      	str	r0, [r2, #0]
 800d946:	0628      	lsls	r0, r5, #24
 800d948:	d501      	bpl.n	800d94e <_printf_i+0xc2>
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	e002      	b.n	800d954 <_printf_i+0xc8>
 800d94e:	0668      	lsls	r0, r5, #25
 800d950:	d5fb      	bpl.n	800d94a <_printf_i+0xbe>
 800d952:	881b      	ldrh	r3, [r3, #0]
 800d954:	4854      	ldr	r0, [pc, #336]	; (800daa8 <_printf_i+0x21c>)
 800d956:	296f      	cmp	r1, #111	; 0x6f
 800d958:	bf14      	ite	ne
 800d95a:	220a      	movne	r2, #10
 800d95c:	2208      	moveq	r2, #8
 800d95e:	2100      	movs	r1, #0
 800d960:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d964:	6865      	ldr	r5, [r4, #4]
 800d966:	60a5      	str	r5, [r4, #8]
 800d968:	2d00      	cmp	r5, #0
 800d96a:	f2c0 8095 	blt.w	800da98 <_printf_i+0x20c>
 800d96e:	6821      	ldr	r1, [r4, #0]
 800d970:	f021 0104 	bic.w	r1, r1, #4
 800d974:	6021      	str	r1, [r4, #0]
 800d976:	2b00      	cmp	r3, #0
 800d978:	d13d      	bne.n	800d9f6 <_printf_i+0x16a>
 800d97a:	2d00      	cmp	r5, #0
 800d97c:	f040 808e 	bne.w	800da9c <_printf_i+0x210>
 800d980:	4665      	mov	r5, ip
 800d982:	2a08      	cmp	r2, #8
 800d984:	d10b      	bne.n	800d99e <_printf_i+0x112>
 800d986:	6823      	ldr	r3, [r4, #0]
 800d988:	07db      	lsls	r3, r3, #31
 800d98a:	d508      	bpl.n	800d99e <_printf_i+0x112>
 800d98c:	6923      	ldr	r3, [r4, #16]
 800d98e:	6862      	ldr	r2, [r4, #4]
 800d990:	429a      	cmp	r2, r3
 800d992:	bfde      	ittt	le
 800d994:	2330      	movle	r3, #48	; 0x30
 800d996:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d99a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d99e:	ebac 0305 	sub.w	r3, ip, r5
 800d9a2:	6123      	str	r3, [r4, #16]
 800d9a4:	f8cd 8000 	str.w	r8, [sp]
 800d9a8:	463b      	mov	r3, r7
 800d9aa:	aa03      	add	r2, sp, #12
 800d9ac:	4621      	mov	r1, r4
 800d9ae:	4630      	mov	r0, r6
 800d9b0:	f7ff fef6 	bl	800d7a0 <_printf_common>
 800d9b4:	3001      	adds	r0, #1
 800d9b6:	d14d      	bne.n	800da54 <_printf_i+0x1c8>
 800d9b8:	f04f 30ff 	mov.w	r0, #4294967295
 800d9bc:	b005      	add	sp, #20
 800d9be:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d9c2:	4839      	ldr	r0, [pc, #228]	; (800daa8 <_printf_i+0x21c>)
 800d9c4:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800d9c8:	6813      	ldr	r3, [r2, #0]
 800d9ca:	6821      	ldr	r1, [r4, #0]
 800d9cc:	1d1d      	adds	r5, r3, #4
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	6015      	str	r5, [r2, #0]
 800d9d2:	060a      	lsls	r2, r1, #24
 800d9d4:	d50b      	bpl.n	800d9ee <_printf_i+0x162>
 800d9d6:	07ca      	lsls	r2, r1, #31
 800d9d8:	bf44      	itt	mi
 800d9da:	f041 0120 	orrmi.w	r1, r1, #32
 800d9de:	6021      	strmi	r1, [r4, #0]
 800d9e0:	b91b      	cbnz	r3, 800d9ea <_printf_i+0x15e>
 800d9e2:	6822      	ldr	r2, [r4, #0]
 800d9e4:	f022 0220 	bic.w	r2, r2, #32
 800d9e8:	6022      	str	r2, [r4, #0]
 800d9ea:	2210      	movs	r2, #16
 800d9ec:	e7b7      	b.n	800d95e <_printf_i+0xd2>
 800d9ee:	064d      	lsls	r5, r1, #25
 800d9f0:	bf48      	it	mi
 800d9f2:	b29b      	uxthmi	r3, r3
 800d9f4:	e7ef      	b.n	800d9d6 <_printf_i+0x14a>
 800d9f6:	4665      	mov	r5, ip
 800d9f8:	fbb3 f1f2 	udiv	r1, r3, r2
 800d9fc:	fb02 3311 	mls	r3, r2, r1, r3
 800da00:	5cc3      	ldrb	r3, [r0, r3]
 800da02:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800da06:	460b      	mov	r3, r1
 800da08:	2900      	cmp	r1, #0
 800da0a:	d1f5      	bne.n	800d9f8 <_printf_i+0x16c>
 800da0c:	e7b9      	b.n	800d982 <_printf_i+0xf6>
 800da0e:	6813      	ldr	r3, [r2, #0]
 800da10:	6825      	ldr	r5, [r4, #0]
 800da12:	6961      	ldr	r1, [r4, #20]
 800da14:	1d18      	adds	r0, r3, #4
 800da16:	6010      	str	r0, [r2, #0]
 800da18:	0628      	lsls	r0, r5, #24
 800da1a:	681b      	ldr	r3, [r3, #0]
 800da1c:	d501      	bpl.n	800da22 <_printf_i+0x196>
 800da1e:	6019      	str	r1, [r3, #0]
 800da20:	e002      	b.n	800da28 <_printf_i+0x19c>
 800da22:	066a      	lsls	r2, r5, #25
 800da24:	d5fb      	bpl.n	800da1e <_printf_i+0x192>
 800da26:	8019      	strh	r1, [r3, #0]
 800da28:	2300      	movs	r3, #0
 800da2a:	6123      	str	r3, [r4, #16]
 800da2c:	4665      	mov	r5, ip
 800da2e:	e7b9      	b.n	800d9a4 <_printf_i+0x118>
 800da30:	6813      	ldr	r3, [r2, #0]
 800da32:	1d19      	adds	r1, r3, #4
 800da34:	6011      	str	r1, [r2, #0]
 800da36:	681d      	ldr	r5, [r3, #0]
 800da38:	6862      	ldr	r2, [r4, #4]
 800da3a:	2100      	movs	r1, #0
 800da3c:	4628      	mov	r0, r5
 800da3e:	f7f2 fbdf 	bl	8000200 <memchr>
 800da42:	b108      	cbz	r0, 800da48 <_printf_i+0x1bc>
 800da44:	1b40      	subs	r0, r0, r5
 800da46:	6060      	str	r0, [r4, #4]
 800da48:	6863      	ldr	r3, [r4, #4]
 800da4a:	6123      	str	r3, [r4, #16]
 800da4c:	2300      	movs	r3, #0
 800da4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800da52:	e7a7      	b.n	800d9a4 <_printf_i+0x118>
 800da54:	6923      	ldr	r3, [r4, #16]
 800da56:	462a      	mov	r2, r5
 800da58:	4639      	mov	r1, r7
 800da5a:	4630      	mov	r0, r6
 800da5c:	47c0      	blx	r8
 800da5e:	3001      	adds	r0, #1
 800da60:	d0aa      	beq.n	800d9b8 <_printf_i+0x12c>
 800da62:	6823      	ldr	r3, [r4, #0]
 800da64:	079b      	lsls	r3, r3, #30
 800da66:	d413      	bmi.n	800da90 <_printf_i+0x204>
 800da68:	68e0      	ldr	r0, [r4, #12]
 800da6a:	9b03      	ldr	r3, [sp, #12]
 800da6c:	4298      	cmp	r0, r3
 800da6e:	bfb8      	it	lt
 800da70:	4618      	movlt	r0, r3
 800da72:	e7a3      	b.n	800d9bc <_printf_i+0x130>
 800da74:	2301      	movs	r3, #1
 800da76:	464a      	mov	r2, r9
 800da78:	4639      	mov	r1, r7
 800da7a:	4630      	mov	r0, r6
 800da7c:	47c0      	blx	r8
 800da7e:	3001      	adds	r0, #1
 800da80:	d09a      	beq.n	800d9b8 <_printf_i+0x12c>
 800da82:	3501      	adds	r5, #1
 800da84:	68e3      	ldr	r3, [r4, #12]
 800da86:	9a03      	ldr	r2, [sp, #12]
 800da88:	1a9b      	subs	r3, r3, r2
 800da8a:	42ab      	cmp	r3, r5
 800da8c:	dcf2      	bgt.n	800da74 <_printf_i+0x1e8>
 800da8e:	e7eb      	b.n	800da68 <_printf_i+0x1dc>
 800da90:	2500      	movs	r5, #0
 800da92:	f104 0919 	add.w	r9, r4, #25
 800da96:	e7f5      	b.n	800da84 <_printf_i+0x1f8>
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d1ac      	bne.n	800d9f6 <_printf_i+0x16a>
 800da9c:	7803      	ldrb	r3, [r0, #0]
 800da9e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800daa2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800daa6:	e76c      	b.n	800d982 <_printf_i+0xf6>
 800daa8:	08013f3e 	.word	0x08013f3e
 800daac:	08013f4f 	.word	0x08013f4f

0800dab0 <_sbrk_r>:
 800dab0:	b538      	push	{r3, r4, r5, lr}
 800dab2:	4c06      	ldr	r4, [pc, #24]	; (800dacc <_sbrk_r+0x1c>)
 800dab4:	2300      	movs	r3, #0
 800dab6:	4605      	mov	r5, r0
 800dab8:	4608      	mov	r0, r1
 800daba:	6023      	str	r3, [r4, #0]
 800dabc:	f7fa fa50 	bl	8007f60 <_sbrk>
 800dac0:	1c43      	adds	r3, r0, #1
 800dac2:	d102      	bne.n	800daca <_sbrk_r+0x1a>
 800dac4:	6823      	ldr	r3, [r4, #0]
 800dac6:	b103      	cbz	r3, 800daca <_sbrk_r+0x1a>
 800dac8:	602b      	str	r3, [r5, #0]
 800daca:	bd38      	pop	{r3, r4, r5, pc}
 800dacc:	2000106c 	.word	0x2000106c

0800dad0 <siprintf>:
 800dad0:	b40e      	push	{r1, r2, r3}
 800dad2:	b500      	push	{lr}
 800dad4:	b09c      	sub	sp, #112	; 0x70
 800dad6:	ab1d      	add	r3, sp, #116	; 0x74
 800dad8:	9002      	str	r0, [sp, #8]
 800dada:	9006      	str	r0, [sp, #24]
 800dadc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800dae0:	4809      	ldr	r0, [pc, #36]	; (800db08 <siprintf+0x38>)
 800dae2:	9107      	str	r1, [sp, #28]
 800dae4:	9104      	str	r1, [sp, #16]
 800dae6:	4909      	ldr	r1, [pc, #36]	; (800db0c <siprintf+0x3c>)
 800dae8:	f853 2b04 	ldr.w	r2, [r3], #4
 800daec:	9105      	str	r1, [sp, #20]
 800daee:	6800      	ldr	r0, [r0, #0]
 800daf0:	9301      	str	r3, [sp, #4]
 800daf2:	a902      	add	r1, sp, #8
 800daf4:	f002 fd2a 	bl	801054c <_svfiprintf_r>
 800daf8:	9b02      	ldr	r3, [sp, #8]
 800dafa:	2200      	movs	r2, #0
 800dafc:	701a      	strb	r2, [r3, #0]
 800dafe:	b01c      	add	sp, #112	; 0x70
 800db00:	f85d eb04 	ldr.w	lr, [sp], #4
 800db04:	b003      	add	sp, #12
 800db06:	4770      	bx	lr
 800db08:	20000028 	.word	0x20000028
 800db0c:	ffff0208 	.word	0xffff0208

0800db10 <strcat>:
 800db10:	b510      	push	{r4, lr}
 800db12:	4603      	mov	r3, r0
 800db14:	781a      	ldrb	r2, [r3, #0]
 800db16:	1c5c      	adds	r4, r3, #1
 800db18:	b93a      	cbnz	r2, 800db2a <strcat+0x1a>
 800db1a:	3b01      	subs	r3, #1
 800db1c:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db20:	f803 2f01 	strb.w	r2, [r3, #1]!
 800db24:	2a00      	cmp	r2, #0
 800db26:	d1f9      	bne.n	800db1c <strcat+0xc>
 800db28:	bd10      	pop	{r4, pc}
 800db2a:	4623      	mov	r3, r4
 800db2c:	e7f2      	b.n	800db14 <strcat+0x4>

0800db2e <strcpy>:
 800db2e:	4603      	mov	r3, r0
 800db30:	f811 2b01 	ldrb.w	r2, [r1], #1
 800db34:	f803 2b01 	strb.w	r2, [r3], #1
 800db38:	2a00      	cmp	r2, #0
 800db3a:	d1f9      	bne.n	800db30 <strcpy+0x2>
 800db3c:	4770      	bx	lr

0800db3e <sulp>:
 800db3e:	b570      	push	{r4, r5, r6, lr}
 800db40:	4604      	mov	r4, r0
 800db42:	460d      	mov	r5, r1
 800db44:	ec45 4b10 	vmov	d0, r4, r5
 800db48:	4616      	mov	r6, r2
 800db4a:	f002 fb63 	bl	8010214 <__ulp>
 800db4e:	ec51 0b10 	vmov	r0, r1, d0
 800db52:	b17e      	cbz	r6, 800db74 <sulp+0x36>
 800db54:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800db58:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	dd09      	ble.n	800db74 <sulp+0x36>
 800db60:	051b      	lsls	r3, r3, #20
 800db62:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800db66:	2400      	movs	r4, #0
 800db68:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800db6c:	4622      	mov	r2, r4
 800db6e:	462b      	mov	r3, r5
 800db70:	f7f2 fd52 	bl	8000618 <__aeabi_dmul>
 800db74:	bd70      	pop	{r4, r5, r6, pc}
	...

0800db78 <_strtod_l>:
 800db78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db7c:	461f      	mov	r7, r3
 800db7e:	b0a1      	sub	sp, #132	; 0x84
 800db80:	2300      	movs	r3, #0
 800db82:	4681      	mov	r9, r0
 800db84:	4638      	mov	r0, r7
 800db86:	460e      	mov	r6, r1
 800db88:	9217      	str	r2, [sp, #92]	; 0x5c
 800db8a:	931c      	str	r3, [sp, #112]	; 0x70
 800db8c:	f002 f851 	bl	800fc32 <__localeconv_l>
 800db90:	4680      	mov	r8, r0
 800db92:	6800      	ldr	r0, [r0, #0]
 800db94:	f7f2 fb26 	bl	80001e4 <strlen>
 800db98:	f04f 0a00 	mov.w	sl, #0
 800db9c:	4604      	mov	r4, r0
 800db9e:	f04f 0b00 	mov.w	fp, #0
 800dba2:	961b      	str	r6, [sp, #108]	; 0x6c
 800dba4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dba6:	781a      	ldrb	r2, [r3, #0]
 800dba8:	2a0d      	cmp	r2, #13
 800dbaa:	d832      	bhi.n	800dc12 <_strtod_l+0x9a>
 800dbac:	2a09      	cmp	r2, #9
 800dbae:	d236      	bcs.n	800dc1e <_strtod_l+0xa6>
 800dbb0:	2a00      	cmp	r2, #0
 800dbb2:	d03e      	beq.n	800dc32 <_strtod_l+0xba>
 800dbb4:	2300      	movs	r3, #0
 800dbb6:	930d      	str	r3, [sp, #52]	; 0x34
 800dbb8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800dbba:	782b      	ldrb	r3, [r5, #0]
 800dbbc:	2b30      	cmp	r3, #48	; 0x30
 800dbbe:	f040 80ac 	bne.w	800dd1a <_strtod_l+0x1a2>
 800dbc2:	786b      	ldrb	r3, [r5, #1]
 800dbc4:	2b58      	cmp	r3, #88	; 0x58
 800dbc6:	d001      	beq.n	800dbcc <_strtod_l+0x54>
 800dbc8:	2b78      	cmp	r3, #120	; 0x78
 800dbca:	d167      	bne.n	800dc9c <_strtod_l+0x124>
 800dbcc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dbce:	9301      	str	r3, [sp, #4]
 800dbd0:	ab1c      	add	r3, sp, #112	; 0x70
 800dbd2:	9300      	str	r3, [sp, #0]
 800dbd4:	9702      	str	r7, [sp, #8]
 800dbd6:	ab1d      	add	r3, sp, #116	; 0x74
 800dbd8:	4a88      	ldr	r2, [pc, #544]	; (800ddfc <_strtod_l+0x284>)
 800dbda:	a91b      	add	r1, sp, #108	; 0x6c
 800dbdc:	4648      	mov	r0, r9
 800dbde:	f001 fd4e 	bl	800f67e <__gethex>
 800dbe2:	f010 0407 	ands.w	r4, r0, #7
 800dbe6:	4606      	mov	r6, r0
 800dbe8:	d005      	beq.n	800dbf6 <_strtod_l+0x7e>
 800dbea:	2c06      	cmp	r4, #6
 800dbec:	d12b      	bne.n	800dc46 <_strtod_l+0xce>
 800dbee:	3501      	adds	r5, #1
 800dbf0:	2300      	movs	r3, #0
 800dbf2:	951b      	str	r5, [sp, #108]	; 0x6c
 800dbf4:	930d      	str	r3, [sp, #52]	; 0x34
 800dbf6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dbf8:	2b00      	cmp	r3, #0
 800dbfa:	f040 859a 	bne.w	800e732 <_strtod_l+0xbba>
 800dbfe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800dc00:	b1e3      	cbz	r3, 800dc3c <_strtod_l+0xc4>
 800dc02:	4652      	mov	r2, sl
 800dc04:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800dc08:	ec43 2b10 	vmov	d0, r2, r3
 800dc0c:	b021      	add	sp, #132	; 0x84
 800dc0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc12:	2a2b      	cmp	r2, #43	; 0x2b
 800dc14:	d015      	beq.n	800dc42 <_strtod_l+0xca>
 800dc16:	2a2d      	cmp	r2, #45	; 0x2d
 800dc18:	d004      	beq.n	800dc24 <_strtod_l+0xac>
 800dc1a:	2a20      	cmp	r2, #32
 800dc1c:	d1ca      	bne.n	800dbb4 <_strtod_l+0x3c>
 800dc1e:	3301      	adds	r3, #1
 800dc20:	931b      	str	r3, [sp, #108]	; 0x6c
 800dc22:	e7bf      	b.n	800dba4 <_strtod_l+0x2c>
 800dc24:	2201      	movs	r2, #1
 800dc26:	920d      	str	r2, [sp, #52]	; 0x34
 800dc28:	1c5a      	adds	r2, r3, #1
 800dc2a:	921b      	str	r2, [sp, #108]	; 0x6c
 800dc2c:	785b      	ldrb	r3, [r3, #1]
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d1c2      	bne.n	800dbb8 <_strtod_l+0x40>
 800dc32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800dc34:	961b      	str	r6, [sp, #108]	; 0x6c
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	f040 8579 	bne.w	800e72e <_strtod_l+0xbb6>
 800dc3c:	4652      	mov	r2, sl
 800dc3e:	465b      	mov	r3, fp
 800dc40:	e7e2      	b.n	800dc08 <_strtod_l+0x90>
 800dc42:	2200      	movs	r2, #0
 800dc44:	e7ef      	b.n	800dc26 <_strtod_l+0xae>
 800dc46:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800dc48:	b13a      	cbz	r2, 800dc5a <_strtod_l+0xe2>
 800dc4a:	2135      	movs	r1, #53	; 0x35
 800dc4c:	a81e      	add	r0, sp, #120	; 0x78
 800dc4e:	f002 fbd9 	bl	8010404 <__copybits>
 800dc52:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dc54:	4648      	mov	r0, r9
 800dc56:	f002 f845 	bl	800fce4 <_Bfree>
 800dc5a:	3c01      	subs	r4, #1
 800dc5c:	2c04      	cmp	r4, #4
 800dc5e:	d806      	bhi.n	800dc6e <_strtod_l+0xf6>
 800dc60:	e8df f004 	tbb	[pc, r4]
 800dc64:	1714030a 	.word	0x1714030a
 800dc68:	0a          	.byte	0x0a
 800dc69:	00          	.byte	0x00
 800dc6a:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800dc6e:	0730      	lsls	r0, r6, #28
 800dc70:	d5c1      	bpl.n	800dbf6 <_strtod_l+0x7e>
 800dc72:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800dc76:	e7be      	b.n	800dbf6 <_strtod_l+0x7e>
 800dc78:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800dc7c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800dc7e:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800dc82:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800dc86:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800dc8a:	e7f0      	b.n	800dc6e <_strtod_l+0xf6>
 800dc8c:	f8df b170 	ldr.w	fp, [pc, #368]	; 800de00 <_strtod_l+0x288>
 800dc90:	e7ed      	b.n	800dc6e <_strtod_l+0xf6>
 800dc92:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800dc96:	f04f 3aff 	mov.w	sl, #4294967295
 800dc9a:	e7e8      	b.n	800dc6e <_strtod_l+0xf6>
 800dc9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dc9e:	1c5a      	adds	r2, r3, #1
 800dca0:	921b      	str	r2, [sp, #108]	; 0x6c
 800dca2:	785b      	ldrb	r3, [r3, #1]
 800dca4:	2b30      	cmp	r3, #48	; 0x30
 800dca6:	d0f9      	beq.n	800dc9c <_strtod_l+0x124>
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d0a4      	beq.n	800dbf6 <_strtod_l+0x7e>
 800dcac:	2301      	movs	r3, #1
 800dcae:	2500      	movs	r5, #0
 800dcb0:	9306      	str	r3, [sp, #24]
 800dcb2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dcb4:	9308      	str	r3, [sp, #32]
 800dcb6:	9507      	str	r5, [sp, #28]
 800dcb8:	9505      	str	r5, [sp, #20]
 800dcba:	220a      	movs	r2, #10
 800dcbc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800dcbe:	7807      	ldrb	r7, [r0, #0]
 800dcc0:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800dcc4:	b2d9      	uxtb	r1, r3
 800dcc6:	2909      	cmp	r1, #9
 800dcc8:	d929      	bls.n	800dd1e <_strtod_l+0x1a6>
 800dcca:	4622      	mov	r2, r4
 800dccc:	f8d8 1000 	ldr.w	r1, [r8]
 800dcd0:	f002 fd34 	bl	801073c <strncmp>
 800dcd4:	2800      	cmp	r0, #0
 800dcd6:	d031      	beq.n	800dd3c <_strtod_l+0x1c4>
 800dcd8:	2000      	movs	r0, #0
 800dcda:	9c05      	ldr	r4, [sp, #20]
 800dcdc:	9004      	str	r0, [sp, #16]
 800dcde:	463b      	mov	r3, r7
 800dce0:	4602      	mov	r2, r0
 800dce2:	2b65      	cmp	r3, #101	; 0x65
 800dce4:	d001      	beq.n	800dcea <_strtod_l+0x172>
 800dce6:	2b45      	cmp	r3, #69	; 0x45
 800dce8:	d114      	bne.n	800dd14 <_strtod_l+0x19c>
 800dcea:	b924      	cbnz	r4, 800dcf6 <_strtod_l+0x17e>
 800dcec:	b910      	cbnz	r0, 800dcf4 <_strtod_l+0x17c>
 800dcee:	9b06      	ldr	r3, [sp, #24]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d09e      	beq.n	800dc32 <_strtod_l+0xba>
 800dcf4:	2400      	movs	r4, #0
 800dcf6:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800dcf8:	1c73      	adds	r3, r6, #1
 800dcfa:	931b      	str	r3, [sp, #108]	; 0x6c
 800dcfc:	7873      	ldrb	r3, [r6, #1]
 800dcfe:	2b2b      	cmp	r3, #43	; 0x2b
 800dd00:	d078      	beq.n	800ddf4 <_strtod_l+0x27c>
 800dd02:	2b2d      	cmp	r3, #45	; 0x2d
 800dd04:	d070      	beq.n	800dde8 <_strtod_l+0x270>
 800dd06:	f04f 0c00 	mov.w	ip, #0
 800dd0a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800dd0e:	2f09      	cmp	r7, #9
 800dd10:	d97c      	bls.n	800de0c <_strtod_l+0x294>
 800dd12:	961b      	str	r6, [sp, #108]	; 0x6c
 800dd14:	f04f 0e00 	mov.w	lr, #0
 800dd18:	e09a      	b.n	800de50 <_strtod_l+0x2d8>
 800dd1a:	2300      	movs	r3, #0
 800dd1c:	e7c7      	b.n	800dcae <_strtod_l+0x136>
 800dd1e:	9905      	ldr	r1, [sp, #20]
 800dd20:	2908      	cmp	r1, #8
 800dd22:	bfdd      	ittte	le
 800dd24:	9907      	ldrle	r1, [sp, #28]
 800dd26:	fb02 3301 	mlale	r3, r2, r1, r3
 800dd2a:	9307      	strle	r3, [sp, #28]
 800dd2c:	fb02 3505 	mlagt	r5, r2, r5, r3
 800dd30:	9b05      	ldr	r3, [sp, #20]
 800dd32:	3001      	adds	r0, #1
 800dd34:	3301      	adds	r3, #1
 800dd36:	9305      	str	r3, [sp, #20]
 800dd38:	901b      	str	r0, [sp, #108]	; 0x6c
 800dd3a:	e7bf      	b.n	800dcbc <_strtod_l+0x144>
 800dd3c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dd3e:	191a      	adds	r2, r3, r4
 800dd40:	921b      	str	r2, [sp, #108]	; 0x6c
 800dd42:	9a05      	ldr	r2, [sp, #20]
 800dd44:	5d1b      	ldrb	r3, [r3, r4]
 800dd46:	2a00      	cmp	r2, #0
 800dd48:	d037      	beq.n	800ddba <_strtod_l+0x242>
 800dd4a:	9c05      	ldr	r4, [sp, #20]
 800dd4c:	4602      	mov	r2, r0
 800dd4e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800dd52:	2909      	cmp	r1, #9
 800dd54:	d913      	bls.n	800dd7e <_strtod_l+0x206>
 800dd56:	2101      	movs	r1, #1
 800dd58:	9104      	str	r1, [sp, #16]
 800dd5a:	e7c2      	b.n	800dce2 <_strtod_l+0x16a>
 800dd5c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dd5e:	1c5a      	adds	r2, r3, #1
 800dd60:	921b      	str	r2, [sp, #108]	; 0x6c
 800dd62:	785b      	ldrb	r3, [r3, #1]
 800dd64:	3001      	adds	r0, #1
 800dd66:	2b30      	cmp	r3, #48	; 0x30
 800dd68:	d0f8      	beq.n	800dd5c <_strtod_l+0x1e4>
 800dd6a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800dd6e:	2a08      	cmp	r2, #8
 800dd70:	f200 84e4 	bhi.w	800e73c <_strtod_l+0xbc4>
 800dd74:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800dd76:	9208      	str	r2, [sp, #32]
 800dd78:	4602      	mov	r2, r0
 800dd7a:	2000      	movs	r0, #0
 800dd7c:	4604      	mov	r4, r0
 800dd7e:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800dd82:	f100 0101 	add.w	r1, r0, #1
 800dd86:	d012      	beq.n	800ddae <_strtod_l+0x236>
 800dd88:	440a      	add	r2, r1
 800dd8a:	eb00 0c04 	add.w	ip, r0, r4
 800dd8e:	4621      	mov	r1, r4
 800dd90:	270a      	movs	r7, #10
 800dd92:	458c      	cmp	ip, r1
 800dd94:	d113      	bne.n	800ddbe <_strtod_l+0x246>
 800dd96:	1821      	adds	r1, r4, r0
 800dd98:	2908      	cmp	r1, #8
 800dd9a:	f104 0401 	add.w	r4, r4, #1
 800dd9e:	4404      	add	r4, r0
 800dda0:	dc19      	bgt.n	800ddd6 <_strtod_l+0x25e>
 800dda2:	9b07      	ldr	r3, [sp, #28]
 800dda4:	210a      	movs	r1, #10
 800dda6:	fb01 e303 	mla	r3, r1, r3, lr
 800ddaa:	9307      	str	r3, [sp, #28]
 800ddac:	2100      	movs	r1, #0
 800ddae:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ddb0:	1c58      	adds	r0, r3, #1
 800ddb2:	901b      	str	r0, [sp, #108]	; 0x6c
 800ddb4:	785b      	ldrb	r3, [r3, #1]
 800ddb6:	4608      	mov	r0, r1
 800ddb8:	e7c9      	b.n	800dd4e <_strtod_l+0x1d6>
 800ddba:	9805      	ldr	r0, [sp, #20]
 800ddbc:	e7d3      	b.n	800dd66 <_strtod_l+0x1ee>
 800ddbe:	2908      	cmp	r1, #8
 800ddc0:	f101 0101 	add.w	r1, r1, #1
 800ddc4:	dc03      	bgt.n	800ddce <_strtod_l+0x256>
 800ddc6:	9b07      	ldr	r3, [sp, #28]
 800ddc8:	437b      	muls	r3, r7
 800ddca:	9307      	str	r3, [sp, #28]
 800ddcc:	e7e1      	b.n	800dd92 <_strtod_l+0x21a>
 800ddce:	2910      	cmp	r1, #16
 800ddd0:	bfd8      	it	le
 800ddd2:	437d      	mulle	r5, r7
 800ddd4:	e7dd      	b.n	800dd92 <_strtod_l+0x21a>
 800ddd6:	2c10      	cmp	r4, #16
 800ddd8:	bfdc      	itt	le
 800ddda:	210a      	movle	r1, #10
 800dddc:	fb01 e505 	mlale	r5, r1, r5, lr
 800dde0:	e7e4      	b.n	800ddac <_strtod_l+0x234>
 800dde2:	2301      	movs	r3, #1
 800dde4:	9304      	str	r3, [sp, #16]
 800dde6:	e781      	b.n	800dcec <_strtod_l+0x174>
 800dde8:	f04f 0c01 	mov.w	ip, #1
 800ddec:	1cb3      	adds	r3, r6, #2
 800ddee:	931b      	str	r3, [sp, #108]	; 0x6c
 800ddf0:	78b3      	ldrb	r3, [r6, #2]
 800ddf2:	e78a      	b.n	800dd0a <_strtod_l+0x192>
 800ddf4:	f04f 0c00 	mov.w	ip, #0
 800ddf8:	e7f8      	b.n	800ddec <_strtod_l+0x274>
 800ddfa:	bf00      	nop
 800ddfc:	08013f60 	.word	0x08013f60
 800de00:	7ff00000 	.word	0x7ff00000
 800de04:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de06:	1c5f      	adds	r7, r3, #1
 800de08:	971b      	str	r7, [sp, #108]	; 0x6c
 800de0a:	785b      	ldrb	r3, [r3, #1]
 800de0c:	2b30      	cmp	r3, #48	; 0x30
 800de0e:	d0f9      	beq.n	800de04 <_strtod_l+0x28c>
 800de10:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800de14:	2f08      	cmp	r7, #8
 800de16:	f63f af7d 	bhi.w	800dd14 <_strtod_l+0x19c>
 800de1a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800de1e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de20:	930a      	str	r3, [sp, #40]	; 0x28
 800de22:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de24:	1c5f      	adds	r7, r3, #1
 800de26:	971b      	str	r7, [sp, #108]	; 0x6c
 800de28:	785b      	ldrb	r3, [r3, #1]
 800de2a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800de2e:	f1b8 0f09 	cmp.w	r8, #9
 800de32:	d937      	bls.n	800dea4 <_strtod_l+0x32c>
 800de34:	990a      	ldr	r1, [sp, #40]	; 0x28
 800de36:	1a7f      	subs	r7, r7, r1
 800de38:	2f08      	cmp	r7, #8
 800de3a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800de3e:	dc37      	bgt.n	800deb0 <_strtod_l+0x338>
 800de40:	45be      	cmp	lr, r7
 800de42:	bfa8      	it	ge
 800de44:	46be      	movge	lr, r7
 800de46:	f1bc 0f00 	cmp.w	ip, #0
 800de4a:	d001      	beq.n	800de50 <_strtod_l+0x2d8>
 800de4c:	f1ce 0e00 	rsb	lr, lr, #0
 800de50:	2c00      	cmp	r4, #0
 800de52:	d151      	bne.n	800def8 <_strtod_l+0x380>
 800de54:	2800      	cmp	r0, #0
 800de56:	f47f aece 	bne.w	800dbf6 <_strtod_l+0x7e>
 800de5a:	9a06      	ldr	r2, [sp, #24]
 800de5c:	2a00      	cmp	r2, #0
 800de5e:	f47f aeca 	bne.w	800dbf6 <_strtod_l+0x7e>
 800de62:	9a04      	ldr	r2, [sp, #16]
 800de64:	2a00      	cmp	r2, #0
 800de66:	f47f aee4 	bne.w	800dc32 <_strtod_l+0xba>
 800de6a:	2b4e      	cmp	r3, #78	; 0x4e
 800de6c:	d027      	beq.n	800debe <_strtod_l+0x346>
 800de6e:	dc21      	bgt.n	800deb4 <_strtod_l+0x33c>
 800de70:	2b49      	cmp	r3, #73	; 0x49
 800de72:	f47f aede 	bne.w	800dc32 <_strtod_l+0xba>
 800de76:	49a0      	ldr	r1, [pc, #640]	; (800e0f8 <_strtod_l+0x580>)
 800de78:	a81b      	add	r0, sp, #108	; 0x6c
 800de7a:	f001 fe33 	bl	800fae4 <__match>
 800de7e:	2800      	cmp	r0, #0
 800de80:	f43f aed7 	beq.w	800dc32 <_strtod_l+0xba>
 800de84:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de86:	499d      	ldr	r1, [pc, #628]	; (800e0fc <_strtod_l+0x584>)
 800de88:	3b01      	subs	r3, #1
 800de8a:	a81b      	add	r0, sp, #108	; 0x6c
 800de8c:	931b      	str	r3, [sp, #108]	; 0x6c
 800de8e:	f001 fe29 	bl	800fae4 <__match>
 800de92:	b910      	cbnz	r0, 800de9a <_strtod_l+0x322>
 800de94:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800de96:	3301      	adds	r3, #1
 800de98:	931b      	str	r3, [sp, #108]	; 0x6c
 800de9a:	f8df b274 	ldr.w	fp, [pc, #628]	; 800e110 <_strtod_l+0x598>
 800de9e:	f04f 0a00 	mov.w	sl, #0
 800dea2:	e6a8      	b.n	800dbf6 <_strtod_l+0x7e>
 800dea4:	210a      	movs	r1, #10
 800dea6:	fb01 3e0e 	mla	lr, r1, lr, r3
 800deaa:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800deae:	e7b8      	b.n	800de22 <_strtod_l+0x2aa>
 800deb0:	46be      	mov	lr, r7
 800deb2:	e7c8      	b.n	800de46 <_strtod_l+0x2ce>
 800deb4:	2b69      	cmp	r3, #105	; 0x69
 800deb6:	d0de      	beq.n	800de76 <_strtod_l+0x2fe>
 800deb8:	2b6e      	cmp	r3, #110	; 0x6e
 800deba:	f47f aeba 	bne.w	800dc32 <_strtod_l+0xba>
 800debe:	4990      	ldr	r1, [pc, #576]	; (800e100 <_strtod_l+0x588>)
 800dec0:	a81b      	add	r0, sp, #108	; 0x6c
 800dec2:	f001 fe0f 	bl	800fae4 <__match>
 800dec6:	2800      	cmp	r0, #0
 800dec8:	f43f aeb3 	beq.w	800dc32 <_strtod_l+0xba>
 800decc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800dece:	781b      	ldrb	r3, [r3, #0]
 800ded0:	2b28      	cmp	r3, #40	; 0x28
 800ded2:	d10e      	bne.n	800def2 <_strtod_l+0x37a>
 800ded4:	aa1e      	add	r2, sp, #120	; 0x78
 800ded6:	498b      	ldr	r1, [pc, #556]	; (800e104 <_strtod_l+0x58c>)
 800ded8:	a81b      	add	r0, sp, #108	; 0x6c
 800deda:	f001 fe17 	bl	800fb0c <__hexnan>
 800dede:	2805      	cmp	r0, #5
 800dee0:	d107      	bne.n	800def2 <_strtod_l+0x37a>
 800dee2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800dee4:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800dee8:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800deec:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800def0:	e681      	b.n	800dbf6 <_strtod_l+0x7e>
 800def2:	f8df b224 	ldr.w	fp, [pc, #548]	; 800e118 <_strtod_l+0x5a0>
 800def6:	e7d2      	b.n	800de9e <_strtod_l+0x326>
 800def8:	ebae 0302 	sub.w	r3, lr, r2
 800defc:	9306      	str	r3, [sp, #24]
 800defe:	9b05      	ldr	r3, [sp, #20]
 800df00:	9807      	ldr	r0, [sp, #28]
 800df02:	2b00      	cmp	r3, #0
 800df04:	bf08      	it	eq
 800df06:	4623      	moveq	r3, r4
 800df08:	2c10      	cmp	r4, #16
 800df0a:	9305      	str	r3, [sp, #20]
 800df0c:	46a0      	mov	r8, r4
 800df0e:	bfa8      	it	ge
 800df10:	f04f 0810 	movge.w	r8, #16
 800df14:	f7f2 fb06 	bl	8000524 <__aeabi_ui2d>
 800df18:	2c09      	cmp	r4, #9
 800df1a:	4682      	mov	sl, r0
 800df1c:	468b      	mov	fp, r1
 800df1e:	dc13      	bgt.n	800df48 <_strtod_l+0x3d0>
 800df20:	9b06      	ldr	r3, [sp, #24]
 800df22:	2b00      	cmp	r3, #0
 800df24:	f43f ae67 	beq.w	800dbf6 <_strtod_l+0x7e>
 800df28:	9b06      	ldr	r3, [sp, #24]
 800df2a:	dd7a      	ble.n	800e022 <_strtod_l+0x4aa>
 800df2c:	2b16      	cmp	r3, #22
 800df2e:	dc61      	bgt.n	800dff4 <_strtod_l+0x47c>
 800df30:	4a75      	ldr	r2, [pc, #468]	; (800e108 <_strtod_l+0x590>)
 800df32:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800df36:	e9de 0100 	ldrd	r0, r1, [lr]
 800df3a:	4652      	mov	r2, sl
 800df3c:	465b      	mov	r3, fp
 800df3e:	f7f2 fb6b 	bl	8000618 <__aeabi_dmul>
 800df42:	4682      	mov	sl, r0
 800df44:	468b      	mov	fp, r1
 800df46:	e656      	b.n	800dbf6 <_strtod_l+0x7e>
 800df48:	4b6f      	ldr	r3, [pc, #444]	; (800e108 <_strtod_l+0x590>)
 800df4a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800df4e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800df52:	f7f2 fb61 	bl	8000618 <__aeabi_dmul>
 800df56:	4606      	mov	r6, r0
 800df58:	4628      	mov	r0, r5
 800df5a:	460f      	mov	r7, r1
 800df5c:	f7f2 fae2 	bl	8000524 <__aeabi_ui2d>
 800df60:	4602      	mov	r2, r0
 800df62:	460b      	mov	r3, r1
 800df64:	4630      	mov	r0, r6
 800df66:	4639      	mov	r1, r7
 800df68:	f7f2 f9a0 	bl	80002ac <__adddf3>
 800df6c:	2c0f      	cmp	r4, #15
 800df6e:	4682      	mov	sl, r0
 800df70:	468b      	mov	fp, r1
 800df72:	ddd5      	ble.n	800df20 <_strtod_l+0x3a8>
 800df74:	9b06      	ldr	r3, [sp, #24]
 800df76:	eba4 0808 	sub.w	r8, r4, r8
 800df7a:	4498      	add	r8, r3
 800df7c:	f1b8 0f00 	cmp.w	r8, #0
 800df80:	f340 8096 	ble.w	800e0b0 <_strtod_l+0x538>
 800df84:	f018 030f 	ands.w	r3, r8, #15
 800df88:	d00a      	beq.n	800dfa0 <_strtod_l+0x428>
 800df8a:	495f      	ldr	r1, [pc, #380]	; (800e108 <_strtod_l+0x590>)
 800df8c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800df90:	4652      	mov	r2, sl
 800df92:	465b      	mov	r3, fp
 800df94:	e9d1 0100 	ldrd	r0, r1, [r1]
 800df98:	f7f2 fb3e 	bl	8000618 <__aeabi_dmul>
 800df9c:	4682      	mov	sl, r0
 800df9e:	468b      	mov	fp, r1
 800dfa0:	f038 080f 	bics.w	r8, r8, #15
 800dfa4:	d073      	beq.n	800e08e <_strtod_l+0x516>
 800dfa6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800dfaa:	dd47      	ble.n	800e03c <_strtod_l+0x4c4>
 800dfac:	2400      	movs	r4, #0
 800dfae:	46a0      	mov	r8, r4
 800dfb0:	9407      	str	r4, [sp, #28]
 800dfb2:	9405      	str	r4, [sp, #20]
 800dfb4:	2322      	movs	r3, #34	; 0x22
 800dfb6:	f8df b158 	ldr.w	fp, [pc, #344]	; 800e110 <_strtod_l+0x598>
 800dfba:	f8c9 3000 	str.w	r3, [r9]
 800dfbe:	f04f 0a00 	mov.w	sl, #0
 800dfc2:	9b07      	ldr	r3, [sp, #28]
 800dfc4:	2b00      	cmp	r3, #0
 800dfc6:	f43f ae16 	beq.w	800dbf6 <_strtod_l+0x7e>
 800dfca:	991c      	ldr	r1, [sp, #112]	; 0x70
 800dfcc:	4648      	mov	r0, r9
 800dfce:	f001 fe89 	bl	800fce4 <_Bfree>
 800dfd2:	9905      	ldr	r1, [sp, #20]
 800dfd4:	4648      	mov	r0, r9
 800dfd6:	f001 fe85 	bl	800fce4 <_Bfree>
 800dfda:	4641      	mov	r1, r8
 800dfdc:	4648      	mov	r0, r9
 800dfde:	f001 fe81 	bl	800fce4 <_Bfree>
 800dfe2:	9907      	ldr	r1, [sp, #28]
 800dfe4:	4648      	mov	r0, r9
 800dfe6:	f001 fe7d 	bl	800fce4 <_Bfree>
 800dfea:	4621      	mov	r1, r4
 800dfec:	4648      	mov	r0, r9
 800dfee:	f001 fe79 	bl	800fce4 <_Bfree>
 800dff2:	e600      	b.n	800dbf6 <_strtod_l+0x7e>
 800dff4:	9a06      	ldr	r2, [sp, #24]
 800dff6:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800dffa:	4293      	cmp	r3, r2
 800dffc:	dbba      	blt.n	800df74 <_strtod_l+0x3fc>
 800dffe:	4d42      	ldr	r5, [pc, #264]	; (800e108 <_strtod_l+0x590>)
 800e000:	f1c4 040f 	rsb	r4, r4, #15
 800e004:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800e008:	4652      	mov	r2, sl
 800e00a:	465b      	mov	r3, fp
 800e00c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e010:	f7f2 fb02 	bl	8000618 <__aeabi_dmul>
 800e014:	9b06      	ldr	r3, [sp, #24]
 800e016:	1b1c      	subs	r4, r3, r4
 800e018:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800e01c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e020:	e78d      	b.n	800df3e <_strtod_l+0x3c6>
 800e022:	f113 0f16 	cmn.w	r3, #22
 800e026:	dba5      	blt.n	800df74 <_strtod_l+0x3fc>
 800e028:	4a37      	ldr	r2, [pc, #220]	; (800e108 <_strtod_l+0x590>)
 800e02a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800e02e:	e9d2 2300 	ldrd	r2, r3, [r2]
 800e032:	4650      	mov	r0, sl
 800e034:	4659      	mov	r1, fp
 800e036:	f7f2 fc19 	bl	800086c <__aeabi_ddiv>
 800e03a:	e782      	b.n	800df42 <_strtod_l+0x3ca>
 800e03c:	2300      	movs	r3, #0
 800e03e:	4e33      	ldr	r6, [pc, #204]	; (800e10c <_strtod_l+0x594>)
 800e040:	ea4f 1828 	mov.w	r8, r8, asr #4
 800e044:	4650      	mov	r0, sl
 800e046:	4659      	mov	r1, fp
 800e048:	461d      	mov	r5, r3
 800e04a:	f1b8 0f01 	cmp.w	r8, #1
 800e04e:	dc21      	bgt.n	800e094 <_strtod_l+0x51c>
 800e050:	b10b      	cbz	r3, 800e056 <_strtod_l+0x4de>
 800e052:	4682      	mov	sl, r0
 800e054:	468b      	mov	fp, r1
 800e056:	4b2d      	ldr	r3, [pc, #180]	; (800e10c <_strtod_l+0x594>)
 800e058:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800e05c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800e060:	4652      	mov	r2, sl
 800e062:	465b      	mov	r3, fp
 800e064:	e9d5 0100 	ldrd	r0, r1, [r5]
 800e068:	f7f2 fad6 	bl	8000618 <__aeabi_dmul>
 800e06c:	4b28      	ldr	r3, [pc, #160]	; (800e110 <_strtod_l+0x598>)
 800e06e:	460a      	mov	r2, r1
 800e070:	400b      	ands	r3, r1
 800e072:	4928      	ldr	r1, [pc, #160]	; (800e114 <_strtod_l+0x59c>)
 800e074:	428b      	cmp	r3, r1
 800e076:	4682      	mov	sl, r0
 800e078:	d898      	bhi.n	800dfac <_strtod_l+0x434>
 800e07a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800e07e:	428b      	cmp	r3, r1
 800e080:	bf86      	itte	hi
 800e082:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800e11c <_strtod_l+0x5a4>
 800e086:	f04f 3aff 	movhi.w	sl, #4294967295
 800e08a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800e08e:	2300      	movs	r3, #0
 800e090:	9304      	str	r3, [sp, #16]
 800e092:	e077      	b.n	800e184 <_strtod_l+0x60c>
 800e094:	f018 0f01 	tst.w	r8, #1
 800e098:	d006      	beq.n	800e0a8 <_strtod_l+0x530>
 800e09a:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800e09e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0a2:	f7f2 fab9 	bl	8000618 <__aeabi_dmul>
 800e0a6:	2301      	movs	r3, #1
 800e0a8:	3501      	adds	r5, #1
 800e0aa:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e0ae:	e7cc      	b.n	800e04a <_strtod_l+0x4d2>
 800e0b0:	d0ed      	beq.n	800e08e <_strtod_l+0x516>
 800e0b2:	f1c8 0800 	rsb	r8, r8, #0
 800e0b6:	f018 020f 	ands.w	r2, r8, #15
 800e0ba:	d00a      	beq.n	800e0d2 <_strtod_l+0x55a>
 800e0bc:	4b12      	ldr	r3, [pc, #72]	; (800e108 <_strtod_l+0x590>)
 800e0be:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e0c2:	4650      	mov	r0, sl
 800e0c4:	4659      	mov	r1, fp
 800e0c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0ca:	f7f2 fbcf 	bl	800086c <__aeabi_ddiv>
 800e0ce:	4682      	mov	sl, r0
 800e0d0:	468b      	mov	fp, r1
 800e0d2:	ea5f 1828 	movs.w	r8, r8, asr #4
 800e0d6:	d0da      	beq.n	800e08e <_strtod_l+0x516>
 800e0d8:	f1b8 0f1f 	cmp.w	r8, #31
 800e0dc:	dd20      	ble.n	800e120 <_strtod_l+0x5a8>
 800e0de:	2400      	movs	r4, #0
 800e0e0:	46a0      	mov	r8, r4
 800e0e2:	9407      	str	r4, [sp, #28]
 800e0e4:	9405      	str	r4, [sp, #20]
 800e0e6:	2322      	movs	r3, #34	; 0x22
 800e0e8:	f04f 0a00 	mov.w	sl, #0
 800e0ec:	f04f 0b00 	mov.w	fp, #0
 800e0f0:	f8c9 3000 	str.w	r3, [r9]
 800e0f4:	e765      	b.n	800dfc2 <_strtod_l+0x44a>
 800e0f6:	bf00      	nop
 800e0f8:	08013f31 	.word	0x08013f31
 800e0fc:	08013fb3 	.word	0x08013fb3
 800e100:	08013f39 	.word	0x08013f39
 800e104:	08013f74 	.word	0x08013f74
 800e108:	08013ff0 	.word	0x08013ff0
 800e10c:	08013fc8 	.word	0x08013fc8
 800e110:	7ff00000 	.word	0x7ff00000
 800e114:	7ca00000 	.word	0x7ca00000
 800e118:	fff80000 	.word	0xfff80000
 800e11c:	7fefffff 	.word	0x7fefffff
 800e120:	f018 0310 	ands.w	r3, r8, #16
 800e124:	bf18      	it	ne
 800e126:	236a      	movne	r3, #106	; 0x6a
 800e128:	4da0      	ldr	r5, [pc, #640]	; (800e3ac <_strtod_l+0x834>)
 800e12a:	9304      	str	r3, [sp, #16]
 800e12c:	4650      	mov	r0, sl
 800e12e:	4659      	mov	r1, fp
 800e130:	2300      	movs	r3, #0
 800e132:	f1b8 0f00 	cmp.w	r8, #0
 800e136:	f300 810a 	bgt.w	800e34e <_strtod_l+0x7d6>
 800e13a:	b10b      	cbz	r3, 800e140 <_strtod_l+0x5c8>
 800e13c:	4682      	mov	sl, r0
 800e13e:	468b      	mov	fp, r1
 800e140:	9b04      	ldr	r3, [sp, #16]
 800e142:	b1bb      	cbz	r3, 800e174 <_strtod_l+0x5fc>
 800e144:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800e148:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e14c:	2b00      	cmp	r3, #0
 800e14e:	4659      	mov	r1, fp
 800e150:	dd10      	ble.n	800e174 <_strtod_l+0x5fc>
 800e152:	2b1f      	cmp	r3, #31
 800e154:	f340 8107 	ble.w	800e366 <_strtod_l+0x7ee>
 800e158:	2b34      	cmp	r3, #52	; 0x34
 800e15a:	bfde      	ittt	le
 800e15c:	3b20      	suble	r3, #32
 800e15e:	f04f 32ff 	movle.w	r2, #4294967295
 800e162:	fa02 f303 	lslle.w	r3, r2, r3
 800e166:	f04f 0a00 	mov.w	sl, #0
 800e16a:	bfcc      	ite	gt
 800e16c:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800e170:	ea03 0b01 	andle.w	fp, r3, r1
 800e174:	2200      	movs	r2, #0
 800e176:	2300      	movs	r3, #0
 800e178:	4650      	mov	r0, sl
 800e17a:	4659      	mov	r1, fp
 800e17c:	f7f2 fcb4 	bl	8000ae8 <__aeabi_dcmpeq>
 800e180:	2800      	cmp	r0, #0
 800e182:	d1ac      	bne.n	800e0de <_strtod_l+0x566>
 800e184:	9b07      	ldr	r3, [sp, #28]
 800e186:	9300      	str	r3, [sp, #0]
 800e188:	9a05      	ldr	r2, [sp, #20]
 800e18a:	9908      	ldr	r1, [sp, #32]
 800e18c:	4623      	mov	r3, r4
 800e18e:	4648      	mov	r0, r9
 800e190:	f001 fdfa 	bl	800fd88 <__s2b>
 800e194:	9007      	str	r0, [sp, #28]
 800e196:	2800      	cmp	r0, #0
 800e198:	f43f af08 	beq.w	800dfac <_strtod_l+0x434>
 800e19c:	9a06      	ldr	r2, [sp, #24]
 800e19e:	9b06      	ldr	r3, [sp, #24]
 800e1a0:	2a00      	cmp	r2, #0
 800e1a2:	f1c3 0300 	rsb	r3, r3, #0
 800e1a6:	bfa8      	it	ge
 800e1a8:	2300      	movge	r3, #0
 800e1aa:	930e      	str	r3, [sp, #56]	; 0x38
 800e1ac:	2400      	movs	r4, #0
 800e1ae:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e1b2:	9316      	str	r3, [sp, #88]	; 0x58
 800e1b4:	46a0      	mov	r8, r4
 800e1b6:	9b07      	ldr	r3, [sp, #28]
 800e1b8:	4648      	mov	r0, r9
 800e1ba:	6859      	ldr	r1, [r3, #4]
 800e1bc:	f001 fd5e 	bl	800fc7c <_Balloc>
 800e1c0:	9005      	str	r0, [sp, #20]
 800e1c2:	2800      	cmp	r0, #0
 800e1c4:	f43f aef6 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e1c8:	9b07      	ldr	r3, [sp, #28]
 800e1ca:	691a      	ldr	r2, [r3, #16]
 800e1cc:	3202      	adds	r2, #2
 800e1ce:	f103 010c 	add.w	r1, r3, #12
 800e1d2:	0092      	lsls	r2, r2, #2
 800e1d4:	300c      	adds	r0, #12
 800e1d6:	f7fe ff53 	bl	800d080 <memcpy>
 800e1da:	aa1e      	add	r2, sp, #120	; 0x78
 800e1dc:	a91d      	add	r1, sp, #116	; 0x74
 800e1de:	ec4b ab10 	vmov	d0, sl, fp
 800e1e2:	4648      	mov	r0, r9
 800e1e4:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800e1e8:	f002 f88a 	bl	8010300 <__d2b>
 800e1ec:	901c      	str	r0, [sp, #112]	; 0x70
 800e1ee:	2800      	cmp	r0, #0
 800e1f0:	f43f aee0 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e1f4:	2101      	movs	r1, #1
 800e1f6:	4648      	mov	r0, r9
 800e1f8:	f001 fe52 	bl	800fea0 <__i2b>
 800e1fc:	4680      	mov	r8, r0
 800e1fe:	2800      	cmp	r0, #0
 800e200:	f43f aed8 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e204:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800e206:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800e208:	2e00      	cmp	r6, #0
 800e20a:	bfab      	itete	ge
 800e20c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800e20e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800e210:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800e212:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800e214:	bfac      	ite	ge
 800e216:	18f7      	addge	r7, r6, r3
 800e218:	1b9d      	sublt	r5, r3, r6
 800e21a:	9b04      	ldr	r3, [sp, #16]
 800e21c:	1af6      	subs	r6, r6, r3
 800e21e:	4416      	add	r6, r2
 800e220:	4b63      	ldr	r3, [pc, #396]	; (800e3b0 <_strtod_l+0x838>)
 800e222:	3e01      	subs	r6, #1
 800e224:	429e      	cmp	r6, r3
 800e226:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800e22a:	f280 80af 	bge.w	800e38c <_strtod_l+0x814>
 800e22e:	1b9b      	subs	r3, r3, r6
 800e230:	2b1f      	cmp	r3, #31
 800e232:	eba2 0203 	sub.w	r2, r2, r3
 800e236:	f04f 0101 	mov.w	r1, #1
 800e23a:	f300 809b 	bgt.w	800e374 <_strtod_l+0x7fc>
 800e23e:	fa01 f303 	lsl.w	r3, r1, r3
 800e242:	930f      	str	r3, [sp, #60]	; 0x3c
 800e244:	2300      	movs	r3, #0
 800e246:	930a      	str	r3, [sp, #40]	; 0x28
 800e248:	18be      	adds	r6, r7, r2
 800e24a:	9b04      	ldr	r3, [sp, #16]
 800e24c:	42b7      	cmp	r7, r6
 800e24e:	4415      	add	r5, r2
 800e250:	441d      	add	r5, r3
 800e252:	463b      	mov	r3, r7
 800e254:	bfa8      	it	ge
 800e256:	4633      	movge	r3, r6
 800e258:	42ab      	cmp	r3, r5
 800e25a:	bfa8      	it	ge
 800e25c:	462b      	movge	r3, r5
 800e25e:	2b00      	cmp	r3, #0
 800e260:	bfc2      	ittt	gt
 800e262:	1af6      	subgt	r6, r6, r3
 800e264:	1aed      	subgt	r5, r5, r3
 800e266:	1aff      	subgt	r7, r7, r3
 800e268:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e26a:	b1bb      	cbz	r3, 800e29c <_strtod_l+0x724>
 800e26c:	4641      	mov	r1, r8
 800e26e:	461a      	mov	r2, r3
 800e270:	4648      	mov	r0, r9
 800e272:	f001 feb5 	bl	800ffe0 <__pow5mult>
 800e276:	4680      	mov	r8, r0
 800e278:	2800      	cmp	r0, #0
 800e27a:	f43f ae9b 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e27e:	4601      	mov	r1, r0
 800e280:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800e282:	4648      	mov	r0, r9
 800e284:	f001 fe15 	bl	800feb2 <__multiply>
 800e288:	900c      	str	r0, [sp, #48]	; 0x30
 800e28a:	2800      	cmp	r0, #0
 800e28c:	f43f ae92 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e290:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e292:	4648      	mov	r0, r9
 800e294:	f001 fd26 	bl	800fce4 <_Bfree>
 800e298:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e29a:	931c      	str	r3, [sp, #112]	; 0x70
 800e29c:	2e00      	cmp	r6, #0
 800e29e:	dc7a      	bgt.n	800e396 <_strtod_l+0x81e>
 800e2a0:	9b06      	ldr	r3, [sp, #24]
 800e2a2:	2b00      	cmp	r3, #0
 800e2a4:	dd08      	ble.n	800e2b8 <_strtod_l+0x740>
 800e2a6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800e2a8:	9905      	ldr	r1, [sp, #20]
 800e2aa:	4648      	mov	r0, r9
 800e2ac:	f001 fe98 	bl	800ffe0 <__pow5mult>
 800e2b0:	9005      	str	r0, [sp, #20]
 800e2b2:	2800      	cmp	r0, #0
 800e2b4:	f43f ae7e 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e2b8:	2d00      	cmp	r5, #0
 800e2ba:	dd08      	ble.n	800e2ce <_strtod_l+0x756>
 800e2bc:	462a      	mov	r2, r5
 800e2be:	9905      	ldr	r1, [sp, #20]
 800e2c0:	4648      	mov	r0, r9
 800e2c2:	f001 fedb 	bl	801007c <__lshift>
 800e2c6:	9005      	str	r0, [sp, #20]
 800e2c8:	2800      	cmp	r0, #0
 800e2ca:	f43f ae73 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e2ce:	2f00      	cmp	r7, #0
 800e2d0:	dd08      	ble.n	800e2e4 <_strtod_l+0x76c>
 800e2d2:	4641      	mov	r1, r8
 800e2d4:	463a      	mov	r2, r7
 800e2d6:	4648      	mov	r0, r9
 800e2d8:	f001 fed0 	bl	801007c <__lshift>
 800e2dc:	4680      	mov	r8, r0
 800e2de:	2800      	cmp	r0, #0
 800e2e0:	f43f ae68 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e2e4:	9a05      	ldr	r2, [sp, #20]
 800e2e6:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e2e8:	4648      	mov	r0, r9
 800e2ea:	f001 ff35 	bl	8010158 <__mdiff>
 800e2ee:	4604      	mov	r4, r0
 800e2f0:	2800      	cmp	r0, #0
 800e2f2:	f43f ae5f 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e2f6:	68c3      	ldr	r3, [r0, #12]
 800e2f8:	930c      	str	r3, [sp, #48]	; 0x30
 800e2fa:	2300      	movs	r3, #0
 800e2fc:	60c3      	str	r3, [r0, #12]
 800e2fe:	4641      	mov	r1, r8
 800e300:	f001 ff10 	bl	8010124 <__mcmp>
 800e304:	2800      	cmp	r0, #0
 800e306:	da55      	bge.n	800e3b4 <_strtod_l+0x83c>
 800e308:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e30a:	b9e3      	cbnz	r3, 800e346 <_strtod_l+0x7ce>
 800e30c:	f1ba 0f00 	cmp.w	sl, #0
 800e310:	d119      	bne.n	800e346 <_strtod_l+0x7ce>
 800e312:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e316:	b9b3      	cbnz	r3, 800e346 <_strtod_l+0x7ce>
 800e318:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e31c:	0d1b      	lsrs	r3, r3, #20
 800e31e:	051b      	lsls	r3, r3, #20
 800e320:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800e324:	d90f      	bls.n	800e346 <_strtod_l+0x7ce>
 800e326:	6963      	ldr	r3, [r4, #20]
 800e328:	b913      	cbnz	r3, 800e330 <_strtod_l+0x7b8>
 800e32a:	6923      	ldr	r3, [r4, #16]
 800e32c:	2b01      	cmp	r3, #1
 800e32e:	dd0a      	ble.n	800e346 <_strtod_l+0x7ce>
 800e330:	4621      	mov	r1, r4
 800e332:	2201      	movs	r2, #1
 800e334:	4648      	mov	r0, r9
 800e336:	f001 fea1 	bl	801007c <__lshift>
 800e33a:	4641      	mov	r1, r8
 800e33c:	4604      	mov	r4, r0
 800e33e:	f001 fef1 	bl	8010124 <__mcmp>
 800e342:	2800      	cmp	r0, #0
 800e344:	dc67      	bgt.n	800e416 <_strtod_l+0x89e>
 800e346:	9b04      	ldr	r3, [sp, #16]
 800e348:	2b00      	cmp	r3, #0
 800e34a:	d171      	bne.n	800e430 <_strtod_l+0x8b8>
 800e34c:	e63d      	b.n	800dfca <_strtod_l+0x452>
 800e34e:	f018 0f01 	tst.w	r8, #1
 800e352:	d004      	beq.n	800e35e <_strtod_l+0x7e6>
 800e354:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e358:	f7f2 f95e 	bl	8000618 <__aeabi_dmul>
 800e35c:	2301      	movs	r3, #1
 800e35e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800e362:	3508      	adds	r5, #8
 800e364:	e6e5      	b.n	800e132 <_strtod_l+0x5ba>
 800e366:	f04f 32ff 	mov.w	r2, #4294967295
 800e36a:	fa02 f303 	lsl.w	r3, r2, r3
 800e36e:	ea03 0a0a 	and.w	sl, r3, sl
 800e372:	e6ff      	b.n	800e174 <_strtod_l+0x5fc>
 800e374:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800e378:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800e37c:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800e380:	36e2      	adds	r6, #226	; 0xe2
 800e382:	fa01 f306 	lsl.w	r3, r1, r6
 800e386:	930a      	str	r3, [sp, #40]	; 0x28
 800e388:	910f      	str	r1, [sp, #60]	; 0x3c
 800e38a:	e75d      	b.n	800e248 <_strtod_l+0x6d0>
 800e38c:	2300      	movs	r3, #0
 800e38e:	930a      	str	r3, [sp, #40]	; 0x28
 800e390:	2301      	movs	r3, #1
 800e392:	930f      	str	r3, [sp, #60]	; 0x3c
 800e394:	e758      	b.n	800e248 <_strtod_l+0x6d0>
 800e396:	4632      	mov	r2, r6
 800e398:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e39a:	4648      	mov	r0, r9
 800e39c:	f001 fe6e 	bl	801007c <__lshift>
 800e3a0:	901c      	str	r0, [sp, #112]	; 0x70
 800e3a2:	2800      	cmp	r0, #0
 800e3a4:	f47f af7c 	bne.w	800e2a0 <_strtod_l+0x728>
 800e3a8:	e604      	b.n	800dfb4 <_strtod_l+0x43c>
 800e3aa:	bf00      	nop
 800e3ac:	08013f88 	.word	0x08013f88
 800e3b0:	fffffc02 	.word	0xfffffc02
 800e3b4:	465d      	mov	r5, fp
 800e3b6:	f040 8086 	bne.w	800e4c6 <_strtod_l+0x94e>
 800e3ba:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e3bc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e3c0:	b32a      	cbz	r2, 800e40e <_strtod_l+0x896>
 800e3c2:	4aaf      	ldr	r2, [pc, #700]	; (800e680 <_strtod_l+0xb08>)
 800e3c4:	4293      	cmp	r3, r2
 800e3c6:	d153      	bne.n	800e470 <_strtod_l+0x8f8>
 800e3c8:	9b04      	ldr	r3, [sp, #16]
 800e3ca:	4650      	mov	r0, sl
 800e3cc:	b1d3      	cbz	r3, 800e404 <_strtod_l+0x88c>
 800e3ce:	4aad      	ldr	r2, [pc, #692]	; (800e684 <_strtod_l+0xb0c>)
 800e3d0:	402a      	ands	r2, r5
 800e3d2:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800e3d6:	f04f 31ff 	mov.w	r1, #4294967295
 800e3da:	d816      	bhi.n	800e40a <_strtod_l+0x892>
 800e3dc:	0d12      	lsrs	r2, r2, #20
 800e3de:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800e3e2:	fa01 f303 	lsl.w	r3, r1, r3
 800e3e6:	4298      	cmp	r0, r3
 800e3e8:	d142      	bne.n	800e470 <_strtod_l+0x8f8>
 800e3ea:	4ba7      	ldr	r3, [pc, #668]	; (800e688 <_strtod_l+0xb10>)
 800e3ec:	429d      	cmp	r5, r3
 800e3ee:	d102      	bne.n	800e3f6 <_strtod_l+0x87e>
 800e3f0:	3001      	adds	r0, #1
 800e3f2:	f43f addf 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e3f6:	4ba3      	ldr	r3, [pc, #652]	; (800e684 <_strtod_l+0xb0c>)
 800e3f8:	402b      	ands	r3, r5
 800e3fa:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800e3fe:	f04f 0a00 	mov.w	sl, #0
 800e402:	e7a0      	b.n	800e346 <_strtod_l+0x7ce>
 800e404:	f04f 33ff 	mov.w	r3, #4294967295
 800e408:	e7ed      	b.n	800e3e6 <_strtod_l+0x86e>
 800e40a:	460b      	mov	r3, r1
 800e40c:	e7eb      	b.n	800e3e6 <_strtod_l+0x86e>
 800e40e:	bb7b      	cbnz	r3, 800e470 <_strtod_l+0x8f8>
 800e410:	f1ba 0f00 	cmp.w	sl, #0
 800e414:	d12c      	bne.n	800e470 <_strtod_l+0x8f8>
 800e416:	9904      	ldr	r1, [sp, #16]
 800e418:	4a9a      	ldr	r2, [pc, #616]	; (800e684 <_strtod_l+0xb0c>)
 800e41a:	465b      	mov	r3, fp
 800e41c:	b1f1      	cbz	r1, 800e45c <_strtod_l+0x8e4>
 800e41e:	ea02 010b 	and.w	r1, r2, fp
 800e422:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800e426:	dc19      	bgt.n	800e45c <_strtod_l+0x8e4>
 800e428:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800e42c:	f77f ae5b 	ble.w	800e0e6 <_strtod_l+0x56e>
 800e430:	4a96      	ldr	r2, [pc, #600]	; (800e68c <_strtod_l+0xb14>)
 800e432:	2300      	movs	r3, #0
 800e434:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800e438:	4650      	mov	r0, sl
 800e43a:	4659      	mov	r1, fp
 800e43c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800e440:	f7f2 f8ea 	bl	8000618 <__aeabi_dmul>
 800e444:	4682      	mov	sl, r0
 800e446:	468b      	mov	fp, r1
 800e448:	2900      	cmp	r1, #0
 800e44a:	f47f adbe 	bne.w	800dfca <_strtod_l+0x452>
 800e44e:	2800      	cmp	r0, #0
 800e450:	f47f adbb 	bne.w	800dfca <_strtod_l+0x452>
 800e454:	2322      	movs	r3, #34	; 0x22
 800e456:	f8c9 3000 	str.w	r3, [r9]
 800e45a:	e5b6      	b.n	800dfca <_strtod_l+0x452>
 800e45c:	4013      	ands	r3, r2
 800e45e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800e462:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e466:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e46a:	f04f 3aff 	mov.w	sl, #4294967295
 800e46e:	e76a      	b.n	800e346 <_strtod_l+0x7ce>
 800e470:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e472:	b193      	cbz	r3, 800e49a <_strtod_l+0x922>
 800e474:	422b      	tst	r3, r5
 800e476:	f43f af66 	beq.w	800e346 <_strtod_l+0x7ce>
 800e47a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e47c:	9a04      	ldr	r2, [sp, #16]
 800e47e:	4650      	mov	r0, sl
 800e480:	4659      	mov	r1, fp
 800e482:	b173      	cbz	r3, 800e4a2 <_strtod_l+0x92a>
 800e484:	f7ff fb5b 	bl	800db3e <sulp>
 800e488:	4602      	mov	r2, r0
 800e48a:	460b      	mov	r3, r1
 800e48c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e490:	f7f1 ff0c 	bl	80002ac <__adddf3>
 800e494:	4682      	mov	sl, r0
 800e496:	468b      	mov	fp, r1
 800e498:	e755      	b.n	800e346 <_strtod_l+0x7ce>
 800e49a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e49c:	ea13 0f0a 	tst.w	r3, sl
 800e4a0:	e7e9      	b.n	800e476 <_strtod_l+0x8fe>
 800e4a2:	f7ff fb4c 	bl	800db3e <sulp>
 800e4a6:	4602      	mov	r2, r0
 800e4a8:	460b      	mov	r3, r1
 800e4aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e4ae:	f7f1 fefb 	bl	80002a8 <__aeabi_dsub>
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	4682      	mov	sl, r0
 800e4b8:	468b      	mov	fp, r1
 800e4ba:	f7f2 fb15 	bl	8000ae8 <__aeabi_dcmpeq>
 800e4be:	2800      	cmp	r0, #0
 800e4c0:	f47f ae11 	bne.w	800e0e6 <_strtod_l+0x56e>
 800e4c4:	e73f      	b.n	800e346 <_strtod_l+0x7ce>
 800e4c6:	4641      	mov	r1, r8
 800e4c8:	4620      	mov	r0, r4
 800e4ca:	f001 ff68 	bl	801039e <__ratio>
 800e4ce:	ec57 6b10 	vmov	r6, r7, d0
 800e4d2:	2200      	movs	r2, #0
 800e4d4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800e4d8:	ee10 0a10 	vmov	r0, s0
 800e4dc:	4639      	mov	r1, r7
 800e4de:	f7f2 fb17 	bl	8000b10 <__aeabi_dcmple>
 800e4e2:	2800      	cmp	r0, #0
 800e4e4:	d077      	beq.n	800e5d6 <_strtod_l+0xa5e>
 800e4e6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e4e8:	2b00      	cmp	r3, #0
 800e4ea:	d04a      	beq.n	800e582 <_strtod_l+0xa0a>
 800e4ec:	4b68      	ldr	r3, [pc, #416]	; (800e690 <_strtod_l+0xb18>)
 800e4ee:	2200      	movs	r2, #0
 800e4f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e4f4:	4f66      	ldr	r7, [pc, #408]	; (800e690 <_strtod_l+0xb18>)
 800e4f6:	2600      	movs	r6, #0
 800e4f8:	4b62      	ldr	r3, [pc, #392]	; (800e684 <_strtod_l+0xb0c>)
 800e4fa:	402b      	ands	r3, r5
 800e4fc:	930f      	str	r3, [sp, #60]	; 0x3c
 800e4fe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e500:	4b64      	ldr	r3, [pc, #400]	; (800e694 <_strtod_l+0xb1c>)
 800e502:	429a      	cmp	r2, r3
 800e504:	f040 80ce 	bne.w	800e6a4 <_strtod_l+0xb2c>
 800e508:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e50c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e510:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800e514:	ec4b ab10 	vmov	d0, sl, fp
 800e518:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800e51c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800e520:	f001 fe78 	bl	8010214 <__ulp>
 800e524:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800e528:	ec53 2b10 	vmov	r2, r3, d0
 800e52c:	f7f2 f874 	bl	8000618 <__aeabi_dmul>
 800e530:	4652      	mov	r2, sl
 800e532:	465b      	mov	r3, fp
 800e534:	f7f1 feba 	bl	80002ac <__adddf3>
 800e538:	460b      	mov	r3, r1
 800e53a:	4952      	ldr	r1, [pc, #328]	; (800e684 <_strtod_l+0xb0c>)
 800e53c:	4a56      	ldr	r2, [pc, #344]	; (800e698 <_strtod_l+0xb20>)
 800e53e:	4019      	ands	r1, r3
 800e540:	4291      	cmp	r1, r2
 800e542:	4682      	mov	sl, r0
 800e544:	d95b      	bls.n	800e5fe <_strtod_l+0xa86>
 800e546:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e548:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800e54c:	4293      	cmp	r3, r2
 800e54e:	d103      	bne.n	800e558 <_strtod_l+0x9e0>
 800e550:	9b08      	ldr	r3, [sp, #32]
 800e552:	3301      	adds	r3, #1
 800e554:	f43f ad2e 	beq.w	800dfb4 <_strtod_l+0x43c>
 800e558:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800e688 <_strtod_l+0xb10>
 800e55c:	f04f 3aff 	mov.w	sl, #4294967295
 800e560:	991c      	ldr	r1, [sp, #112]	; 0x70
 800e562:	4648      	mov	r0, r9
 800e564:	f001 fbbe 	bl	800fce4 <_Bfree>
 800e568:	9905      	ldr	r1, [sp, #20]
 800e56a:	4648      	mov	r0, r9
 800e56c:	f001 fbba 	bl	800fce4 <_Bfree>
 800e570:	4641      	mov	r1, r8
 800e572:	4648      	mov	r0, r9
 800e574:	f001 fbb6 	bl	800fce4 <_Bfree>
 800e578:	4621      	mov	r1, r4
 800e57a:	4648      	mov	r0, r9
 800e57c:	f001 fbb2 	bl	800fce4 <_Bfree>
 800e580:	e619      	b.n	800e1b6 <_strtod_l+0x63e>
 800e582:	f1ba 0f00 	cmp.w	sl, #0
 800e586:	d11a      	bne.n	800e5be <_strtod_l+0xa46>
 800e588:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e58c:	b9eb      	cbnz	r3, 800e5ca <_strtod_l+0xa52>
 800e58e:	2200      	movs	r2, #0
 800e590:	4b3f      	ldr	r3, [pc, #252]	; (800e690 <_strtod_l+0xb18>)
 800e592:	4630      	mov	r0, r6
 800e594:	4639      	mov	r1, r7
 800e596:	f7f2 fab1 	bl	8000afc <__aeabi_dcmplt>
 800e59a:	b9c8      	cbnz	r0, 800e5d0 <_strtod_l+0xa58>
 800e59c:	4630      	mov	r0, r6
 800e59e:	4639      	mov	r1, r7
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	4b3e      	ldr	r3, [pc, #248]	; (800e69c <_strtod_l+0xb24>)
 800e5a4:	f7f2 f838 	bl	8000618 <__aeabi_dmul>
 800e5a8:	4606      	mov	r6, r0
 800e5aa:	460f      	mov	r7, r1
 800e5ac:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800e5b0:	9618      	str	r6, [sp, #96]	; 0x60
 800e5b2:	9319      	str	r3, [sp, #100]	; 0x64
 800e5b4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800e5b8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e5bc:	e79c      	b.n	800e4f8 <_strtod_l+0x980>
 800e5be:	f1ba 0f01 	cmp.w	sl, #1
 800e5c2:	d102      	bne.n	800e5ca <_strtod_l+0xa52>
 800e5c4:	2d00      	cmp	r5, #0
 800e5c6:	f43f ad8e 	beq.w	800e0e6 <_strtod_l+0x56e>
 800e5ca:	2200      	movs	r2, #0
 800e5cc:	4b34      	ldr	r3, [pc, #208]	; (800e6a0 <_strtod_l+0xb28>)
 800e5ce:	e78f      	b.n	800e4f0 <_strtod_l+0x978>
 800e5d0:	2600      	movs	r6, #0
 800e5d2:	4f32      	ldr	r7, [pc, #200]	; (800e69c <_strtod_l+0xb24>)
 800e5d4:	e7ea      	b.n	800e5ac <_strtod_l+0xa34>
 800e5d6:	4b31      	ldr	r3, [pc, #196]	; (800e69c <_strtod_l+0xb24>)
 800e5d8:	4630      	mov	r0, r6
 800e5da:	4639      	mov	r1, r7
 800e5dc:	2200      	movs	r2, #0
 800e5de:	f7f2 f81b 	bl	8000618 <__aeabi_dmul>
 800e5e2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e5e4:	4606      	mov	r6, r0
 800e5e6:	460f      	mov	r7, r1
 800e5e8:	b933      	cbnz	r3, 800e5f8 <_strtod_l+0xa80>
 800e5ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e5ee:	9010      	str	r0, [sp, #64]	; 0x40
 800e5f0:	9311      	str	r3, [sp, #68]	; 0x44
 800e5f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800e5f6:	e7df      	b.n	800e5b8 <_strtod_l+0xa40>
 800e5f8:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800e5fc:	e7f9      	b.n	800e5f2 <_strtod_l+0xa7a>
 800e5fe:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800e602:	9b04      	ldr	r3, [sp, #16]
 800e604:	2b00      	cmp	r3, #0
 800e606:	d1ab      	bne.n	800e560 <_strtod_l+0x9e8>
 800e608:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800e60c:	0d1b      	lsrs	r3, r3, #20
 800e60e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e610:	051b      	lsls	r3, r3, #20
 800e612:	429a      	cmp	r2, r3
 800e614:	465d      	mov	r5, fp
 800e616:	d1a3      	bne.n	800e560 <_strtod_l+0x9e8>
 800e618:	4639      	mov	r1, r7
 800e61a:	4630      	mov	r0, r6
 800e61c:	f7f2 faac 	bl	8000b78 <__aeabi_d2iz>
 800e620:	f7f1 ff90 	bl	8000544 <__aeabi_i2d>
 800e624:	460b      	mov	r3, r1
 800e626:	4602      	mov	r2, r0
 800e628:	4639      	mov	r1, r7
 800e62a:	4630      	mov	r0, r6
 800e62c:	f7f1 fe3c 	bl	80002a8 <__aeabi_dsub>
 800e630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e632:	4606      	mov	r6, r0
 800e634:	460f      	mov	r7, r1
 800e636:	b933      	cbnz	r3, 800e646 <_strtod_l+0xace>
 800e638:	f1ba 0f00 	cmp.w	sl, #0
 800e63c:	d103      	bne.n	800e646 <_strtod_l+0xace>
 800e63e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800e642:	2d00      	cmp	r5, #0
 800e644:	d06d      	beq.n	800e722 <_strtod_l+0xbaa>
 800e646:	a30a      	add	r3, pc, #40	; (adr r3, 800e670 <_strtod_l+0xaf8>)
 800e648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e64c:	4630      	mov	r0, r6
 800e64e:	4639      	mov	r1, r7
 800e650:	f7f2 fa54 	bl	8000afc <__aeabi_dcmplt>
 800e654:	2800      	cmp	r0, #0
 800e656:	f47f acb8 	bne.w	800dfca <_strtod_l+0x452>
 800e65a:	a307      	add	r3, pc, #28	; (adr r3, 800e678 <_strtod_l+0xb00>)
 800e65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e660:	4630      	mov	r0, r6
 800e662:	4639      	mov	r1, r7
 800e664:	f7f2 fa68 	bl	8000b38 <__aeabi_dcmpgt>
 800e668:	2800      	cmp	r0, #0
 800e66a:	f43f af79 	beq.w	800e560 <_strtod_l+0x9e8>
 800e66e:	e4ac      	b.n	800dfca <_strtod_l+0x452>
 800e670:	94a03595 	.word	0x94a03595
 800e674:	3fdfffff 	.word	0x3fdfffff
 800e678:	35afe535 	.word	0x35afe535
 800e67c:	3fe00000 	.word	0x3fe00000
 800e680:	000fffff 	.word	0x000fffff
 800e684:	7ff00000 	.word	0x7ff00000
 800e688:	7fefffff 	.word	0x7fefffff
 800e68c:	39500000 	.word	0x39500000
 800e690:	3ff00000 	.word	0x3ff00000
 800e694:	7fe00000 	.word	0x7fe00000
 800e698:	7c9fffff 	.word	0x7c9fffff
 800e69c:	3fe00000 	.word	0x3fe00000
 800e6a0:	bff00000 	.word	0xbff00000
 800e6a4:	9b04      	ldr	r3, [sp, #16]
 800e6a6:	b333      	cbz	r3, 800e6f6 <_strtod_l+0xb7e>
 800e6a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e6aa:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800e6ae:	d822      	bhi.n	800e6f6 <_strtod_l+0xb7e>
 800e6b0:	a327      	add	r3, pc, #156	; (adr r3, 800e750 <_strtod_l+0xbd8>)
 800e6b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e6b6:	4630      	mov	r0, r6
 800e6b8:	4639      	mov	r1, r7
 800e6ba:	f7f2 fa29 	bl	8000b10 <__aeabi_dcmple>
 800e6be:	b1a0      	cbz	r0, 800e6ea <_strtod_l+0xb72>
 800e6c0:	4639      	mov	r1, r7
 800e6c2:	4630      	mov	r0, r6
 800e6c4:	f7f2 fa80 	bl	8000bc8 <__aeabi_d2uiz>
 800e6c8:	2800      	cmp	r0, #0
 800e6ca:	bf08      	it	eq
 800e6cc:	2001      	moveq	r0, #1
 800e6ce:	f7f1 ff29 	bl	8000524 <__aeabi_ui2d>
 800e6d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e6d4:	4606      	mov	r6, r0
 800e6d6:	460f      	mov	r7, r1
 800e6d8:	bb03      	cbnz	r3, 800e71c <_strtod_l+0xba4>
 800e6da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e6de:	9012      	str	r0, [sp, #72]	; 0x48
 800e6e0:	9313      	str	r3, [sp, #76]	; 0x4c
 800e6e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800e6e6:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800e6ea:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e6ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800e6ee:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800e6f2:	1a9b      	subs	r3, r3, r2
 800e6f4:	930b      	str	r3, [sp, #44]	; 0x2c
 800e6f6:	ed9d 0b08 	vldr	d0, [sp, #32]
 800e6fa:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800e6fe:	f001 fd89 	bl	8010214 <__ulp>
 800e702:	4650      	mov	r0, sl
 800e704:	ec53 2b10 	vmov	r2, r3, d0
 800e708:	4659      	mov	r1, fp
 800e70a:	f7f1 ff85 	bl	8000618 <__aeabi_dmul>
 800e70e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800e712:	f7f1 fdcb 	bl	80002ac <__adddf3>
 800e716:	4682      	mov	sl, r0
 800e718:	468b      	mov	fp, r1
 800e71a:	e772      	b.n	800e602 <_strtod_l+0xa8a>
 800e71c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800e720:	e7df      	b.n	800e6e2 <_strtod_l+0xb6a>
 800e722:	a30d      	add	r3, pc, #52	; (adr r3, 800e758 <_strtod_l+0xbe0>)
 800e724:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e728:	f7f2 f9e8 	bl	8000afc <__aeabi_dcmplt>
 800e72c:	e79c      	b.n	800e668 <_strtod_l+0xaf0>
 800e72e:	2300      	movs	r3, #0
 800e730:	930d      	str	r3, [sp, #52]	; 0x34
 800e732:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e734:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e736:	6013      	str	r3, [r2, #0]
 800e738:	f7ff ba61 	b.w	800dbfe <_strtod_l+0x86>
 800e73c:	2b65      	cmp	r3, #101	; 0x65
 800e73e:	f04f 0200 	mov.w	r2, #0
 800e742:	f43f ab4e 	beq.w	800dde2 <_strtod_l+0x26a>
 800e746:	2101      	movs	r1, #1
 800e748:	4614      	mov	r4, r2
 800e74a:	9104      	str	r1, [sp, #16]
 800e74c:	f7ff bacb 	b.w	800dce6 <_strtod_l+0x16e>
 800e750:	ffc00000 	.word	0xffc00000
 800e754:	41dfffff 	.word	0x41dfffff
 800e758:	94a03595 	.word	0x94a03595
 800e75c:	3fcfffff 	.word	0x3fcfffff

0800e760 <strtod>:
 800e760:	4b07      	ldr	r3, [pc, #28]	; (800e780 <strtod+0x20>)
 800e762:	4a08      	ldr	r2, [pc, #32]	; (800e784 <strtod+0x24>)
 800e764:	b410      	push	{r4}
 800e766:	681c      	ldr	r4, [r3, #0]
 800e768:	6a23      	ldr	r3, [r4, #32]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	bf08      	it	eq
 800e76e:	4613      	moveq	r3, r2
 800e770:	460a      	mov	r2, r1
 800e772:	4601      	mov	r1, r0
 800e774:	4620      	mov	r0, r4
 800e776:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e77a:	f7ff b9fd 	b.w	800db78 <_strtod_l>
 800e77e:	bf00      	nop
 800e780:	20000028 	.word	0x20000028
 800e784:	2000008c 	.word	0x2000008c

0800e788 <strtok>:
 800e788:	4b13      	ldr	r3, [pc, #76]	; (800e7d8 <strtok+0x50>)
 800e78a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e78e:	681d      	ldr	r5, [r3, #0]
 800e790:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800e792:	4606      	mov	r6, r0
 800e794:	460f      	mov	r7, r1
 800e796:	b9b4      	cbnz	r4, 800e7c6 <strtok+0x3e>
 800e798:	2050      	movs	r0, #80	; 0x50
 800e79a:	f7fe fc69 	bl	800d070 <malloc>
 800e79e:	65a8      	str	r0, [r5, #88]	; 0x58
 800e7a0:	e9c0 4400 	strd	r4, r4, [r0]
 800e7a4:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e7a8:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800e7ac:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800e7b0:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800e7b4:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800e7b8:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800e7bc:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800e7c0:	6184      	str	r4, [r0, #24]
 800e7c2:	7704      	strb	r4, [r0, #28]
 800e7c4:	6244      	str	r4, [r0, #36]	; 0x24
 800e7c6:	6daa      	ldr	r2, [r5, #88]	; 0x58
 800e7c8:	4639      	mov	r1, r7
 800e7ca:	4630      	mov	r0, r6
 800e7cc:	2301      	movs	r3, #1
 800e7ce:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800e7d2:	f000 b803 	b.w	800e7dc <__strtok_r>
 800e7d6:	bf00      	nop
 800e7d8:	20000028 	.word	0x20000028

0800e7dc <__strtok_r>:
 800e7dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e7de:	b918      	cbnz	r0, 800e7e8 <__strtok_r+0xc>
 800e7e0:	6810      	ldr	r0, [r2, #0]
 800e7e2:	b908      	cbnz	r0, 800e7e8 <__strtok_r+0xc>
 800e7e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e7e6:	4620      	mov	r0, r4
 800e7e8:	4604      	mov	r4, r0
 800e7ea:	460f      	mov	r7, r1
 800e7ec:	f814 5b01 	ldrb.w	r5, [r4], #1
 800e7f0:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e7f4:	b91e      	cbnz	r6, 800e7fe <__strtok_r+0x22>
 800e7f6:	b96d      	cbnz	r5, 800e814 <__strtok_r+0x38>
 800e7f8:	6015      	str	r5, [r2, #0]
 800e7fa:	4628      	mov	r0, r5
 800e7fc:	e7f2      	b.n	800e7e4 <__strtok_r+0x8>
 800e7fe:	42b5      	cmp	r5, r6
 800e800:	d1f6      	bne.n	800e7f0 <__strtok_r+0x14>
 800e802:	2b00      	cmp	r3, #0
 800e804:	d1ef      	bne.n	800e7e6 <__strtok_r+0xa>
 800e806:	6014      	str	r4, [r2, #0]
 800e808:	7003      	strb	r3, [r0, #0]
 800e80a:	e7eb      	b.n	800e7e4 <__strtok_r+0x8>
 800e80c:	462b      	mov	r3, r5
 800e80e:	e00d      	b.n	800e82c <__strtok_r+0x50>
 800e810:	b926      	cbnz	r6, 800e81c <__strtok_r+0x40>
 800e812:	461c      	mov	r4, r3
 800e814:	4623      	mov	r3, r4
 800e816:	460f      	mov	r7, r1
 800e818:	f813 5b01 	ldrb.w	r5, [r3], #1
 800e81c:	f817 6b01 	ldrb.w	r6, [r7], #1
 800e820:	42b5      	cmp	r5, r6
 800e822:	d1f5      	bne.n	800e810 <__strtok_r+0x34>
 800e824:	2d00      	cmp	r5, #0
 800e826:	d0f1      	beq.n	800e80c <__strtok_r+0x30>
 800e828:	2100      	movs	r1, #0
 800e82a:	7021      	strb	r1, [r4, #0]
 800e82c:	6013      	str	r3, [r2, #0]
 800e82e:	e7d9      	b.n	800e7e4 <__strtok_r+0x8>

0800e830 <_strtol_l.isra.0>:
 800e830:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e834:	4680      	mov	r8, r0
 800e836:	4689      	mov	r9, r1
 800e838:	4692      	mov	sl, r2
 800e83a:	461e      	mov	r6, r3
 800e83c:	460f      	mov	r7, r1
 800e83e:	463d      	mov	r5, r7
 800e840:	9808      	ldr	r0, [sp, #32]
 800e842:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e846:	f001 f9f1 	bl	800fc2c <__locale_ctype_ptr_l>
 800e84a:	4420      	add	r0, r4
 800e84c:	7843      	ldrb	r3, [r0, #1]
 800e84e:	f013 0308 	ands.w	r3, r3, #8
 800e852:	d132      	bne.n	800e8ba <_strtol_l.isra.0+0x8a>
 800e854:	2c2d      	cmp	r4, #45	; 0x2d
 800e856:	d132      	bne.n	800e8be <_strtol_l.isra.0+0x8e>
 800e858:	787c      	ldrb	r4, [r7, #1]
 800e85a:	1cbd      	adds	r5, r7, #2
 800e85c:	2201      	movs	r2, #1
 800e85e:	2e00      	cmp	r6, #0
 800e860:	d05d      	beq.n	800e91e <_strtol_l.isra.0+0xee>
 800e862:	2e10      	cmp	r6, #16
 800e864:	d109      	bne.n	800e87a <_strtol_l.isra.0+0x4a>
 800e866:	2c30      	cmp	r4, #48	; 0x30
 800e868:	d107      	bne.n	800e87a <_strtol_l.isra.0+0x4a>
 800e86a:	782b      	ldrb	r3, [r5, #0]
 800e86c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e870:	2b58      	cmp	r3, #88	; 0x58
 800e872:	d14f      	bne.n	800e914 <_strtol_l.isra.0+0xe4>
 800e874:	786c      	ldrb	r4, [r5, #1]
 800e876:	2610      	movs	r6, #16
 800e878:	3502      	adds	r5, #2
 800e87a:	2a00      	cmp	r2, #0
 800e87c:	bf14      	ite	ne
 800e87e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800e882:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800e886:	2700      	movs	r7, #0
 800e888:	fbb1 fcf6 	udiv	ip, r1, r6
 800e88c:	4638      	mov	r0, r7
 800e88e:	fb06 1e1c 	mls	lr, r6, ip, r1
 800e892:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800e896:	2b09      	cmp	r3, #9
 800e898:	d817      	bhi.n	800e8ca <_strtol_l.isra.0+0x9a>
 800e89a:	461c      	mov	r4, r3
 800e89c:	42a6      	cmp	r6, r4
 800e89e:	dd23      	ble.n	800e8e8 <_strtol_l.isra.0+0xb8>
 800e8a0:	1c7b      	adds	r3, r7, #1
 800e8a2:	d007      	beq.n	800e8b4 <_strtol_l.isra.0+0x84>
 800e8a4:	4584      	cmp	ip, r0
 800e8a6:	d31c      	bcc.n	800e8e2 <_strtol_l.isra.0+0xb2>
 800e8a8:	d101      	bne.n	800e8ae <_strtol_l.isra.0+0x7e>
 800e8aa:	45a6      	cmp	lr, r4
 800e8ac:	db19      	blt.n	800e8e2 <_strtol_l.isra.0+0xb2>
 800e8ae:	fb00 4006 	mla	r0, r0, r6, r4
 800e8b2:	2701      	movs	r7, #1
 800e8b4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e8b8:	e7eb      	b.n	800e892 <_strtol_l.isra.0+0x62>
 800e8ba:	462f      	mov	r7, r5
 800e8bc:	e7bf      	b.n	800e83e <_strtol_l.isra.0+0xe>
 800e8be:	2c2b      	cmp	r4, #43	; 0x2b
 800e8c0:	bf04      	itt	eq
 800e8c2:	1cbd      	addeq	r5, r7, #2
 800e8c4:	787c      	ldrbeq	r4, [r7, #1]
 800e8c6:	461a      	mov	r2, r3
 800e8c8:	e7c9      	b.n	800e85e <_strtol_l.isra.0+0x2e>
 800e8ca:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800e8ce:	2b19      	cmp	r3, #25
 800e8d0:	d801      	bhi.n	800e8d6 <_strtol_l.isra.0+0xa6>
 800e8d2:	3c37      	subs	r4, #55	; 0x37
 800e8d4:	e7e2      	b.n	800e89c <_strtol_l.isra.0+0x6c>
 800e8d6:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800e8da:	2b19      	cmp	r3, #25
 800e8dc:	d804      	bhi.n	800e8e8 <_strtol_l.isra.0+0xb8>
 800e8de:	3c57      	subs	r4, #87	; 0x57
 800e8e0:	e7dc      	b.n	800e89c <_strtol_l.isra.0+0x6c>
 800e8e2:	f04f 37ff 	mov.w	r7, #4294967295
 800e8e6:	e7e5      	b.n	800e8b4 <_strtol_l.isra.0+0x84>
 800e8e8:	1c7b      	adds	r3, r7, #1
 800e8ea:	d108      	bne.n	800e8fe <_strtol_l.isra.0+0xce>
 800e8ec:	2322      	movs	r3, #34	; 0x22
 800e8ee:	f8c8 3000 	str.w	r3, [r8]
 800e8f2:	4608      	mov	r0, r1
 800e8f4:	f1ba 0f00 	cmp.w	sl, #0
 800e8f8:	d107      	bne.n	800e90a <_strtol_l.isra.0+0xda>
 800e8fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e8fe:	b102      	cbz	r2, 800e902 <_strtol_l.isra.0+0xd2>
 800e900:	4240      	negs	r0, r0
 800e902:	f1ba 0f00 	cmp.w	sl, #0
 800e906:	d0f8      	beq.n	800e8fa <_strtol_l.isra.0+0xca>
 800e908:	b10f      	cbz	r7, 800e90e <_strtol_l.isra.0+0xde>
 800e90a:	f105 39ff 	add.w	r9, r5, #4294967295
 800e90e:	f8ca 9000 	str.w	r9, [sl]
 800e912:	e7f2      	b.n	800e8fa <_strtol_l.isra.0+0xca>
 800e914:	2430      	movs	r4, #48	; 0x30
 800e916:	2e00      	cmp	r6, #0
 800e918:	d1af      	bne.n	800e87a <_strtol_l.isra.0+0x4a>
 800e91a:	2608      	movs	r6, #8
 800e91c:	e7ad      	b.n	800e87a <_strtol_l.isra.0+0x4a>
 800e91e:	2c30      	cmp	r4, #48	; 0x30
 800e920:	d0a3      	beq.n	800e86a <_strtol_l.isra.0+0x3a>
 800e922:	260a      	movs	r6, #10
 800e924:	e7a9      	b.n	800e87a <_strtol_l.isra.0+0x4a>
	...

0800e928 <strtol>:
 800e928:	4b08      	ldr	r3, [pc, #32]	; (800e94c <strtol+0x24>)
 800e92a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800e92c:	681c      	ldr	r4, [r3, #0]
 800e92e:	4d08      	ldr	r5, [pc, #32]	; (800e950 <strtol+0x28>)
 800e930:	6a23      	ldr	r3, [r4, #32]
 800e932:	2b00      	cmp	r3, #0
 800e934:	bf08      	it	eq
 800e936:	462b      	moveq	r3, r5
 800e938:	9300      	str	r3, [sp, #0]
 800e93a:	4613      	mov	r3, r2
 800e93c:	460a      	mov	r2, r1
 800e93e:	4601      	mov	r1, r0
 800e940:	4620      	mov	r0, r4
 800e942:	f7ff ff75 	bl	800e830 <_strtol_l.isra.0>
 800e946:	b003      	add	sp, #12
 800e948:	bd30      	pop	{r4, r5, pc}
 800e94a:	bf00      	nop
 800e94c:	20000028 	.word	0x20000028
 800e950:	2000008c 	.word	0x2000008c

0800e954 <quorem>:
 800e954:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e958:	6903      	ldr	r3, [r0, #16]
 800e95a:	690c      	ldr	r4, [r1, #16]
 800e95c:	42a3      	cmp	r3, r4
 800e95e:	4680      	mov	r8, r0
 800e960:	f2c0 8082 	blt.w	800ea68 <quorem+0x114>
 800e964:	3c01      	subs	r4, #1
 800e966:	f101 0714 	add.w	r7, r1, #20
 800e96a:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800e96e:	f100 0614 	add.w	r6, r0, #20
 800e972:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800e976:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800e97a:	eb06 030c 	add.w	r3, r6, ip
 800e97e:	3501      	adds	r5, #1
 800e980:	eb07 090c 	add.w	r9, r7, ip
 800e984:	9301      	str	r3, [sp, #4]
 800e986:	fbb0 f5f5 	udiv	r5, r0, r5
 800e98a:	b395      	cbz	r5, 800e9f2 <quorem+0x9e>
 800e98c:	f04f 0a00 	mov.w	sl, #0
 800e990:	4638      	mov	r0, r7
 800e992:	46b6      	mov	lr, r6
 800e994:	46d3      	mov	fp, sl
 800e996:	f850 2b04 	ldr.w	r2, [r0], #4
 800e99a:	b293      	uxth	r3, r2
 800e99c:	fb05 a303 	mla	r3, r5, r3, sl
 800e9a0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e9a4:	b29b      	uxth	r3, r3
 800e9a6:	ebab 0303 	sub.w	r3, fp, r3
 800e9aa:	0c12      	lsrs	r2, r2, #16
 800e9ac:	f8de b000 	ldr.w	fp, [lr]
 800e9b0:	fb05 a202 	mla	r2, r5, r2, sl
 800e9b4:	fa13 f38b 	uxtah	r3, r3, fp
 800e9b8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800e9bc:	fa1f fb82 	uxth.w	fp, r2
 800e9c0:	f8de 2000 	ldr.w	r2, [lr]
 800e9c4:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800e9c8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800e9cc:	b29b      	uxth	r3, r3
 800e9ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e9d2:	4581      	cmp	r9, r0
 800e9d4:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800e9d8:	f84e 3b04 	str.w	r3, [lr], #4
 800e9dc:	d2db      	bcs.n	800e996 <quorem+0x42>
 800e9de:	f856 300c 	ldr.w	r3, [r6, ip]
 800e9e2:	b933      	cbnz	r3, 800e9f2 <quorem+0x9e>
 800e9e4:	9b01      	ldr	r3, [sp, #4]
 800e9e6:	3b04      	subs	r3, #4
 800e9e8:	429e      	cmp	r6, r3
 800e9ea:	461a      	mov	r2, r3
 800e9ec:	d330      	bcc.n	800ea50 <quorem+0xfc>
 800e9ee:	f8c8 4010 	str.w	r4, [r8, #16]
 800e9f2:	4640      	mov	r0, r8
 800e9f4:	f001 fb96 	bl	8010124 <__mcmp>
 800e9f8:	2800      	cmp	r0, #0
 800e9fa:	db25      	blt.n	800ea48 <quorem+0xf4>
 800e9fc:	3501      	adds	r5, #1
 800e9fe:	4630      	mov	r0, r6
 800ea00:	f04f 0c00 	mov.w	ip, #0
 800ea04:	f857 2b04 	ldr.w	r2, [r7], #4
 800ea08:	f8d0 e000 	ldr.w	lr, [r0]
 800ea0c:	b293      	uxth	r3, r2
 800ea0e:	ebac 0303 	sub.w	r3, ip, r3
 800ea12:	0c12      	lsrs	r2, r2, #16
 800ea14:	fa13 f38e 	uxtah	r3, r3, lr
 800ea18:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800ea1c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800ea20:	b29b      	uxth	r3, r3
 800ea22:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ea26:	45b9      	cmp	r9, r7
 800ea28:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800ea2c:	f840 3b04 	str.w	r3, [r0], #4
 800ea30:	d2e8      	bcs.n	800ea04 <quorem+0xb0>
 800ea32:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800ea36:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800ea3a:	b92a      	cbnz	r2, 800ea48 <quorem+0xf4>
 800ea3c:	3b04      	subs	r3, #4
 800ea3e:	429e      	cmp	r6, r3
 800ea40:	461a      	mov	r2, r3
 800ea42:	d30b      	bcc.n	800ea5c <quorem+0x108>
 800ea44:	f8c8 4010 	str.w	r4, [r8, #16]
 800ea48:	4628      	mov	r0, r5
 800ea4a:	b003      	add	sp, #12
 800ea4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea50:	6812      	ldr	r2, [r2, #0]
 800ea52:	3b04      	subs	r3, #4
 800ea54:	2a00      	cmp	r2, #0
 800ea56:	d1ca      	bne.n	800e9ee <quorem+0x9a>
 800ea58:	3c01      	subs	r4, #1
 800ea5a:	e7c5      	b.n	800e9e8 <quorem+0x94>
 800ea5c:	6812      	ldr	r2, [r2, #0]
 800ea5e:	3b04      	subs	r3, #4
 800ea60:	2a00      	cmp	r2, #0
 800ea62:	d1ef      	bne.n	800ea44 <quorem+0xf0>
 800ea64:	3c01      	subs	r4, #1
 800ea66:	e7ea      	b.n	800ea3e <quorem+0xea>
 800ea68:	2000      	movs	r0, #0
 800ea6a:	e7ee      	b.n	800ea4a <quorem+0xf6>
 800ea6c:	0000      	movs	r0, r0
	...

0800ea70 <_dtoa_r>:
 800ea70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ea74:	ec57 6b10 	vmov	r6, r7, d0
 800ea78:	b097      	sub	sp, #92	; 0x5c
 800ea7a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800ea7c:	9106      	str	r1, [sp, #24]
 800ea7e:	4604      	mov	r4, r0
 800ea80:	920b      	str	r2, [sp, #44]	; 0x2c
 800ea82:	9312      	str	r3, [sp, #72]	; 0x48
 800ea84:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800ea88:	e9cd 6700 	strd	r6, r7, [sp]
 800ea8c:	b93d      	cbnz	r5, 800ea9e <_dtoa_r+0x2e>
 800ea8e:	2010      	movs	r0, #16
 800ea90:	f7fe faee 	bl	800d070 <malloc>
 800ea94:	6260      	str	r0, [r4, #36]	; 0x24
 800ea96:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800ea9a:	6005      	str	r5, [r0, #0]
 800ea9c:	60c5      	str	r5, [r0, #12]
 800ea9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eaa0:	6819      	ldr	r1, [r3, #0]
 800eaa2:	b151      	cbz	r1, 800eaba <_dtoa_r+0x4a>
 800eaa4:	685a      	ldr	r2, [r3, #4]
 800eaa6:	604a      	str	r2, [r1, #4]
 800eaa8:	2301      	movs	r3, #1
 800eaaa:	4093      	lsls	r3, r2
 800eaac:	608b      	str	r3, [r1, #8]
 800eaae:	4620      	mov	r0, r4
 800eab0:	f001 f918 	bl	800fce4 <_Bfree>
 800eab4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800eab6:	2200      	movs	r2, #0
 800eab8:	601a      	str	r2, [r3, #0]
 800eaba:	1e3b      	subs	r3, r7, #0
 800eabc:	bfbb      	ittet	lt
 800eabe:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800eac2:	9301      	strlt	r3, [sp, #4]
 800eac4:	2300      	movge	r3, #0
 800eac6:	2201      	movlt	r2, #1
 800eac8:	bfac      	ite	ge
 800eaca:	f8c8 3000 	strge.w	r3, [r8]
 800eace:	f8c8 2000 	strlt.w	r2, [r8]
 800ead2:	4baf      	ldr	r3, [pc, #700]	; (800ed90 <_dtoa_r+0x320>)
 800ead4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800ead8:	ea33 0308 	bics.w	r3, r3, r8
 800eadc:	d114      	bne.n	800eb08 <_dtoa_r+0x98>
 800eade:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eae0:	f242 730f 	movw	r3, #9999	; 0x270f
 800eae4:	6013      	str	r3, [r2, #0]
 800eae6:	9b00      	ldr	r3, [sp, #0]
 800eae8:	b923      	cbnz	r3, 800eaf4 <_dtoa_r+0x84>
 800eaea:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800eaee:	2800      	cmp	r0, #0
 800eaf0:	f000 8542 	beq.w	800f578 <_dtoa_r+0xb08>
 800eaf4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eaf6:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800eda4 <_dtoa_r+0x334>
 800eafa:	2b00      	cmp	r3, #0
 800eafc:	f000 8544 	beq.w	800f588 <_dtoa_r+0xb18>
 800eb00:	f10b 0303 	add.w	r3, fp, #3
 800eb04:	f000 bd3e 	b.w	800f584 <_dtoa_r+0xb14>
 800eb08:	e9dd 6700 	ldrd	r6, r7, [sp]
 800eb0c:	2200      	movs	r2, #0
 800eb0e:	2300      	movs	r3, #0
 800eb10:	4630      	mov	r0, r6
 800eb12:	4639      	mov	r1, r7
 800eb14:	f7f1 ffe8 	bl	8000ae8 <__aeabi_dcmpeq>
 800eb18:	4681      	mov	r9, r0
 800eb1a:	b168      	cbz	r0, 800eb38 <_dtoa_r+0xc8>
 800eb1c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800eb1e:	2301      	movs	r3, #1
 800eb20:	6013      	str	r3, [r2, #0]
 800eb22:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800eb24:	2b00      	cmp	r3, #0
 800eb26:	f000 8524 	beq.w	800f572 <_dtoa_r+0xb02>
 800eb2a:	4b9a      	ldr	r3, [pc, #616]	; (800ed94 <_dtoa_r+0x324>)
 800eb2c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800eb2e:	f103 3bff 	add.w	fp, r3, #4294967295
 800eb32:	6013      	str	r3, [r2, #0]
 800eb34:	f000 bd28 	b.w	800f588 <_dtoa_r+0xb18>
 800eb38:	aa14      	add	r2, sp, #80	; 0x50
 800eb3a:	a915      	add	r1, sp, #84	; 0x54
 800eb3c:	ec47 6b10 	vmov	d0, r6, r7
 800eb40:	4620      	mov	r0, r4
 800eb42:	f001 fbdd 	bl	8010300 <__d2b>
 800eb46:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800eb4a:	9004      	str	r0, [sp, #16]
 800eb4c:	2d00      	cmp	r5, #0
 800eb4e:	d07c      	beq.n	800ec4a <_dtoa_r+0x1da>
 800eb50:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800eb54:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800eb58:	46b2      	mov	sl, r6
 800eb5a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800eb5e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800eb62:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800eb66:	2200      	movs	r2, #0
 800eb68:	4b8b      	ldr	r3, [pc, #556]	; (800ed98 <_dtoa_r+0x328>)
 800eb6a:	4650      	mov	r0, sl
 800eb6c:	4659      	mov	r1, fp
 800eb6e:	f7f1 fb9b 	bl	80002a8 <__aeabi_dsub>
 800eb72:	a381      	add	r3, pc, #516	; (adr r3, 800ed78 <_dtoa_r+0x308>)
 800eb74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb78:	f7f1 fd4e 	bl	8000618 <__aeabi_dmul>
 800eb7c:	a380      	add	r3, pc, #512	; (adr r3, 800ed80 <_dtoa_r+0x310>)
 800eb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb82:	f7f1 fb93 	bl	80002ac <__adddf3>
 800eb86:	4606      	mov	r6, r0
 800eb88:	4628      	mov	r0, r5
 800eb8a:	460f      	mov	r7, r1
 800eb8c:	f7f1 fcda 	bl	8000544 <__aeabi_i2d>
 800eb90:	a37d      	add	r3, pc, #500	; (adr r3, 800ed88 <_dtoa_r+0x318>)
 800eb92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eb96:	f7f1 fd3f 	bl	8000618 <__aeabi_dmul>
 800eb9a:	4602      	mov	r2, r0
 800eb9c:	460b      	mov	r3, r1
 800eb9e:	4630      	mov	r0, r6
 800eba0:	4639      	mov	r1, r7
 800eba2:	f7f1 fb83 	bl	80002ac <__adddf3>
 800eba6:	4606      	mov	r6, r0
 800eba8:	460f      	mov	r7, r1
 800ebaa:	f7f1 ffe5 	bl	8000b78 <__aeabi_d2iz>
 800ebae:	2200      	movs	r2, #0
 800ebb0:	4682      	mov	sl, r0
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	4630      	mov	r0, r6
 800ebb6:	4639      	mov	r1, r7
 800ebb8:	f7f1 ffa0 	bl	8000afc <__aeabi_dcmplt>
 800ebbc:	b148      	cbz	r0, 800ebd2 <_dtoa_r+0x162>
 800ebbe:	4650      	mov	r0, sl
 800ebc0:	f7f1 fcc0 	bl	8000544 <__aeabi_i2d>
 800ebc4:	4632      	mov	r2, r6
 800ebc6:	463b      	mov	r3, r7
 800ebc8:	f7f1 ff8e 	bl	8000ae8 <__aeabi_dcmpeq>
 800ebcc:	b908      	cbnz	r0, 800ebd2 <_dtoa_r+0x162>
 800ebce:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ebd2:	f1ba 0f16 	cmp.w	sl, #22
 800ebd6:	d859      	bhi.n	800ec8c <_dtoa_r+0x21c>
 800ebd8:	4970      	ldr	r1, [pc, #448]	; (800ed9c <_dtoa_r+0x32c>)
 800ebda:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800ebde:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ebe2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ebe6:	f7f1 ffa7 	bl	8000b38 <__aeabi_dcmpgt>
 800ebea:	2800      	cmp	r0, #0
 800ebec:	d050      	beq.n	800ec90 <_dtoa_r+0x220>
 800ebee:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ebf2:	2300      	movs	r3, #0
 800ebf4:	930f      	str	r3, [sp, #60]	; 0x3c
 800ebf6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ebf8:	1b5d      	subs	r5, r3, r5
 800ebfa:	f1b5 0801 	subs.w	r8, r5, #1
 800ebfe:	bf49      	itett	mi
 800ec00:	f1c5 0301 	rsbmi	r3, r5, #1
 800ec04:	2300      	movpl	r3, #0
 800ec06:	9305      	strmi	r3, [sp, #20]
 800ec08:	f04f 0800 	movmi.w	r8, #0
 800ec0c:	bf58      	it	pl
 800ec0e:	9305      	strpl	r3, [sp, #20]
 800ec10:	f1ba 0f00 	cmp.w	sl, #0
 800ec14:	db3e      	blt.n	800ec94 <_dtoa_r+0x224>
 800ec16:	2300      	movs	r3, #0
 800ec18:	44d0      	add	r8, sl
 800ec1a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800ec1e:	9307      	str	r3, [sp, #28]
 800ec20:	9b06      	ldr	r3, [sp, #24]
 800ec22:	2b09      	cmp	r3, #9
 800ec24:	f200 8090 	bhi.w	800ed48 <_dtoa_r+0x2d8>
 800ec28:	2b05      	cmp	r3, #5
 800ec2a:	bfc4      	itt	gt
 800ec2c:	3b04      	subgt	r3, #4
 800ec2e:	9306      	strgt	r3, [sp, #24]
 800ec30:	9b06      	ldr	r3, [sp, #24]
 800ec32:	f1a3 0302 	sub.w	r3, r3, #2
 800ec36:	bfcc      	ite	gt
 800ec38:	2500      	movgt	r5, #0
 800ec3a:	2501      	movle	r5, #1
 800ec3c:	2b03      	cmp	r3, #3
 800ec3e:	f200 808f 	bhi.w	800ed60 <_dtoa_r+0x2f0>
 800ec42:	e8df f003 	tbb	[pc, r3]
 800ec46:	7f7d      	.short	0x7f7d
 800ec48:	7131      	.short	0x7131
 800ec4a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ec4e:	441d      	add	r5, r3
 800ec50:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ec54:	2820      	cmp	r0, #32
 800ec56:	dd13      	ble.n	800ec80 <_dtoa_r+0x210>
 800ec58:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ec5c:	9b00      	ldr	r3, [sp, #0]
 800ec5e:	fa08 f800 	lsl.w	r8, r8, r0
 800ec62:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ec66:	fa23 f000 	lsr.w	r0, r3, r0
 800ec6a:	ea48 0000 	orr.w	r0, r8, r0
 800ec6e:	f7f1 fc59 	bl	8000524 <__aeabi_ui2d>
 800ec72:	2301      	movs	r3, #1
 800ec74:	4682      	mov	sl, r0
 800ec76:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800ec7a:	3d01      	subs	r5, #1
 800ec7c:	9313      	str	r3, [sp, #76]	; 0x4c
 800ec7e:	e772      	b.n	800eb66 <_dtoa_r+0xf6>
 800ec80:	9b00      	ldr	r3, [sp, #0]
 800ec82:	f1c0 0020 	rsb	r0, r0, #32
 800ec86:	fa03 f000 	lsl.w	r0, r3, r0
 800ec8a:	e7f0      	b.n	800ec6e <_dtoa_r+0x1fe>
 800ec8c:	2301      	movs	r3, #1
 800ec8e:	e7b1      	b.n	800ebf4 <_dtoa_r+0x184>
 800ec90:	900f      	str	r0, [sp, #60]	; 0x3c
 800ec92:	e7b0      	b.n	800ebf6 <_dtoa_r+0x186>
 800ec94:	9b05      	ldr	r3, [sp, #20]
 800ec96:	eba3 030a 	sub.w	r3, r3, sl
 800ec9a:	9305      	str	r3, [sp, #20]
 800ec9c:	f1ca 0300 	rsb	r3, sl, #0
 800eca0:	9307      	str	r3, [sp, #28]
 800eca2:	2300      	movs	r3, #0
 800eca4:	930e      	str	r3, [sp, #56]	; 0x38
 800eca6:	e7bb      	b.n	800ec20 <_dtoa_r+0x1b0>
 800eca8:	2301      	movs	r3, #1
 800ecaa:	930a      	str	r3, [sp, #40]	; 0x28
 800ecac:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ecae:	2b00      	cmp	r3, #0
 800ecb0:	dd59      	ble.n	800ed66 <_dtoa_r+0x2f6>
 800ecb2:	9302      	str	r3, [sp, #8]
 800ecb4:	4699      	mov	r9, r3
 800ecb6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ecb8:	2200      	movs	r2, #0
 800ecba:	6072      	str	r2, [r6, #4]
 800ecbc:	2204      	movs	r2, #4
 800ecbe:	f102 0014 	add.w	r0, r2, #20
 800ecc2:	4298      	cmp	r0, r3
 800ecc4:	6871      	ldr	r1, [r6, #4]
 800ecc6:	d953      	bls.n	800ed70 <_dtoa_r+0x300>
 800ecc8:	4620      	mov	r0, r4
 800ecca:	f000 ffd7 	bl	800fc7c <_Balloc>
 800ecce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ecd0:	6030      	str	r0, [r6, #0]
 800ecd2:	f1b9 0f0e 	cmp.w	r9, #14
 800ecd6:	f8d3 b000 	ldr.w	fp, [r3]
 800ecda:	f200 80e6 	bhi.w	800eeaa <_dtoa_r+0x43a>
 800ecde:	2d00      	cmp	r5, #0
 800ece0:	f000 80e3 	beq.w	800eeaa <_dtoa_r+0x43a>
 800ece4:	ed9d 7b00 	vldr	d7, [sp]
 800ece8:	f1ba 0f00 	cmp.w	sl, #0
 800ecec:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800ecf0:	dd74      	ble.n	800eddc <_dtoa_r+0x36c>
 800ecf2:	4a2a      	ldr	r2, [pc, #168]	; (800ed9c <_dtoa_r+0x32c>)
 800ecf4:	f00a 030f 	and.w	r3, sl, #15
 800ecf8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ecfc:	ed93 7b00 	vldr	d7, [r3]
 800ed00:	ea4f 162a 	mov.w	r6, sl, asr #4
 800ed04:	06f0      	lsls	r0, r6, #27
 800ed06:	ed8d 7b08 	vstr	d7, [sp, #32]
 800ed0a:	d565      	bpl.n	800edd8 <_dtoa_r+0x368>
 800ed0c:	4b24      	ldr	r3, [pc, #144]	; (800eda0 <_dtoa_r+0x330>)
 800ed0e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ed12:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ed16:	f7f1 fda9 	bl	800086c <__aeabi_ddiv>
 800ed1a:	e9cd 0100 	strd	r0, r1, [sp]
 800ed1e:	f006 060f 	and.w	r6, r6, #15
 800ed22:	2503      	movs	r5, #3
 800ed24:	4f1e      	ldr	r7, [pc, #120]	; (800eda0 <_dtoa_r+0x330>)
 800ed26:	e04c      	b.n	800edc2 <_dtoa_r+0x352>
 800ed28:	2301      	movs	r3, #1
 800ed2a:	930a      	str	r3, [sp, #40]	; 0x28
 800ed2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed2e:	4453      	add	r3, sl
 800ed30:	f103 0901 	add.w	r9, r3, #1
 800ed34:	9302      	str	r3, [sp, #8]
 800ed36:	464b      	mov	r3, r9
 800ed38:	2b01      	cmp	r3, #1
 800ed3a:	bfb8      	it	lt
 800ed3c:	2301      	movlt	r3, #1
 800ed3e:	e7ba      	b.n	800ecb6 <_dtoa_r+0x246>
 800ed40:	2300      	movs	r3, #0
 800ed42:	e7b2      	b.n	800ecaa <_dtoa_r+0x23a>
 800ed44:	2300      	movs	r3, #0
 800ed46:	e7f0      	b.n	800ed2a <_dtoa_r+0x2ba>
 800ed48:	2501      	movs	r5, #1
 800ed4a:	2300      	movs	r3, #0
 800ed4c:	9306      	str	r3, [sp, #24]
 800ed4e:	950a      	str	r5, [sp, #40]	; 0x28
 800ed50:	f04f 33ff 	mov.w	r3, #4294967295
 800ed54:	9302      	str	r3, [sp, #8]
 800ed56:	4699      	mov	r9, r3
 800ed58:	2200      	movs	r2, #0
 800ed5a:	2312      	movs	r3, #18
 800ed5c:	920b      	str	r2, [sp, #44]	; 0x2c
 800ed5e:	e7aa      	b.n	800ecb6 <_dtoa_r+0x246>
 800ed60:	2301      	movs	r3, #1
 800ed62:	930a      	str	r3, [sp, #40]	; 0x28
 800ed64:	e7f4      	b.n	800ed50 <_dtoa_r+0x2e0>
 800ed66:	2301      	movs	r3, #1
 800ed68:	9302      	str	r3, [sp, #8]
 800ed6a:	4699      	mov	r9, r3
 800ed6c:	461a      	mov	r2, r3
 800ed6e:	e7f5      	b.n	800ed5c <_dtoa_r+0x2ec>
 800ed70:	3101      	adds	r1, #1
 800ed72:	6071      	str	r1, [r6, #4]
 800ed74:	0052      	lsls	r2, r2, #1
 800ed76:	e7a2      	b.n	800ecbe <_dtoa_r+0x24e>
 800ed78:	636f4361 	.word	0x636f4361
 800ed7c:	3fd287a7 	.word	0x3fd287a7
 800ed80:	8b60c8b3 	.word	0x8b60c8b3
 800ed84:	3fc68a28 	.word	0x3fc68a28
 800ed88:	509f79fb 	.word	0x509f79fb
 800ed8c:	3fd34413 	.word	0x3fd34413
 800ed90:	7ff00000 	.word	0x7ff00000
 800ed94:	08013f3d 	.word	0x08013f3d
 800ed98:	3ff80000 	.word	0x3ff80000
 800ed9c:	08013ff0 	.word	0x08013ff0
 800eda0:	08013fc8 	.word	0x08013fc8
 800eda4:	08013fb9 	.word	0x08013fb9
 800eda8:	07f1      	lsls	r1, r6, #31
 800edaa:	d508      	bpl.n	800edbe <_dtoa_r+0x34e>
 800edac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800edb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800edb4:	f7f1 fc30 	bl	8000618 <__aeabi_dmul>
 800edb8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800edbc:	3501      	adds	r5, #1
 800edbe:	1076      	asrs	r6, r6, #1
 800edc0:	3708      	adds	r7, #8
 800edc2:	2e00      	cmp	r6, #0
 800edc4:	d1f0      	bne.n	800eda8 <_dtoa_r+0x338>
 800edc6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800edca:	e9dd 0100 	ldrd	r0, r1, [sp]
 800edce:	f7f1 fd4d 	bl	800086c <__aeabi_ddiv>
 800edd2:	e9cd 0100 	strd	r0, r1, [sp]
 800edd6:	e01a      	b.n	800ee0e <_dtoa_r+0x39e>
 800edd8:	2502      	movs	r5, #2
 800edda:	e7a3      	b.n	800ed24 <_dtoa_r+0x2b4>
 800eddc:	f000 80a0 	beq.w	800ef20 <_dtoa_r+0x4b0>
 800ede0:	f1ca 0600 	rsb	r6, sl, #0
 800ede4:	4b9f      	ldr	r3, [pc, #636]	; (800f064 <_dtoa_r+0x5f4>)
 800ede6:	4fa0      	ldr	r7, [pc, #640]	; (800f068 <_dtoa_r+0x5f8>)
 800ede8:	f006 020f 	and.w	r2, r6, #15
 800edec:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800edf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800edf4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800edf8:	f7f1 fc0e 	bl	8000618 <__aeabi_dmul>
 800edfc:	e9cd 0100 	strd	r0, r1, [sp]
 800ee00:	1136      	asrs	r6, r6, #4
 800ee02:	2300      	movs	r3, #0
 800ee04:	2502      	movs	r5, #2
 800ee06:	2e00      	cmp	r6, #0
 800ee08:	d17f      	bne.n	800ef0a <_dtoa_r+0x49a>
 800ee0a:	2b00      	cmp	r3, #0
 800ee0c:	d1e1      	bne.n	800edd2 <_dtoa_r+0x362>
 800ee0e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	f000 8087 	beq.w	800ef24 <_dtoa_r+0x4b4>
 800ee16:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	4b93      	ldr	r3, [pc, #588]	; (800f06c <_dtoa_r+0x5fc>)
 800ee1e:	4630      	mov	r0, r6
 800ee20:	4639      	mov	r1, r7
 800ee22:	f7f1 fe6b 	bl	8000afc <__aeabi_dcmplt>
 800ee26:	2800      	cmp	r0, #0
 800ee28:	d07c      	beq.n	800ef24 <_dtoa_r+0x4b4>
 800ee2a:	f1b9 0f00 	cmp.w	r9, #0
 800ee2e:	d079      	beq.n	800ef24 <_dtoa_r+0x4b4>
 800ee30:	9b02      	ldr	r3, [sp, #8]
 800ee32:	2b00      	cmp	r3, #0
 800ee34:	dd35      	ble.n	800eea2 <_dtoa_r+0x432>
 800ee36:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ee3a:	9308      	str	r3, [sp, #32]
 800ee3c:	4639      	mov	r1, r7
 800ee3e:	2200      	movs	r2, #0
 800ee40:	4b8b      	ldr	r3, [pc, #556]	; (800f070 <_dtoa_r+0x600>)
 800ee42:	4630      	mov	r0, r6
 800ee44:	f7f1 fbe8 	bl	8000618 <__aeabi_dmul>
 800ee48:	e9cd 0100 	strd	r0, r1, [sp]
 800ee4c:	9f02      	ldr	r7, [sp, #8]
 800ee4e:	3501      	adds	r5, #1
 800ee50:	4628      	mov	r0, r5
 800ee52:	f7f1 fb77 	bl	8000544 <__aeabi_i2d>
 800ee56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ee5a:	f7f1 fbdd 	bl	8000618 <__aeabi_dmul>
 800ee5e:	2200      	movs	r2, #0
 800ee60:	4b84      	ldr	r3, [pc, #528]	; (800f074 <_dtoa_r+0x604>)
 800ee62:	f7f1 fa23 	bl	80002ac <__adddf3>
 800ee66:	4605      	mov	r5, r0
 800ee68:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ee6c:	2f00      	cmp	r7, #0
 800ee6e:	d15d      	bne.n	800ef2c <_dtoa_r+0x4bc>
 800ee70:	2200      	movs	r2, #0
 800ee72:	4b81      	ldr	r3, [pc, #516]	; (800f078 <_dtoa_r+0x608>)
 800ee74:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee78:	f7f1 fa16 	bl	80002a8 <__aeabi_dsub>
 800ee7c:	462a      	mov	r2, r5
 800ee7e:	4633      	mov	r3, r6
 800ee80:	e9cd 0100 	strd	r0, r1, [sp]
 800ee84:	f7f1 fe58 	bl	8000b38 <__aeabi_dcmpgt>
 800ee88:	2800      	cmp	r0, #0
 800ee8a:	f040 8288 	bne.w	800f39e <_dtoa_r+0x92e>
 800ee8e:	462a      	mov	r2, r5
 800ee90:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ee94:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ee98:	f7f1 fe30 	bl	8000afc <__aeabi_dcmplt>
 800ee9c:	2800      	cmp	r0, #0
 800ee9e:	f040 827c 	bne.w	800f39a <_dtoa_r+0x92a>
 800eea2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800eea6:	e9cd 2300 	strd	r2, r3, [sp]
 800eeaa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eeac:	2b00      	cmp	r3, #0
 800eeae:	f2c0 8150 	blt.w	800f152 <_dtoa_r+0x6e2>
 800eeb2:	f1ba 0f0e 	cmp.w	sl, #14
 800eeb6:	f300 814c 	bgt.w	800f152 <_dtoa_r+0x6e2>
 800eeba:	4b6a      	ldr	r3, [pc, #424]	; (800f064 <_dtoa_r+0x5f4>)
 800eebc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800eec0:	ed93 7b00 	vldr	d7, [r3]
 800eec4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800eecc:	f280 80d8 	bge.w	800f080 <_dtoa_r+0x610>
 800eed0:	f1b9 0f00 	cmp.w	r9, #0
 800eed4:	f300 80d4 	bgt.w	800f080 <_dtoa_r+0x610>
 800eed8:	f040 825e 	bne.w	800f398 <_dtoa_r+0x928>
 800eedc:	2200      	movs	r2, #0
 800eede:	4b66      	ldr	r3, [pc, #408]	; (800f078 <_dtoa_r+0x608>)
 800eee0:	ec51 0b17 	vmov	r0, r1, d7
 800eee4:	f7f1 fb98 	bl	8000618 <__aeabi_dmul>
 800eee8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800eeec:	f7f1 fe1a 	bl	8000b24 <__aeabi_dcmpge>
 800eef0:	464f      	mov	r7, r9
 800eef2:	464e      	mov	r6, r9
 800eef4:	2800      	cmp	r0, #0
 800eef6:	f040 8234 	bne.w	800f362 <_dtoa_r+0x8f2>
 800eefa:	2331      	movs	r3, #49	; 0x31
 800eefc:	f10b 0501 	add.w	r5, fp, #1
 800ef00:	f88b 3000 	strb.w	r3, [fp]
 800ef04:	f10a 0a01 	add.w	sl, sl, #1
 800ef08:	e22f      	b.n	800f36a <_dtoa_r+0x8fa>
 800ef0a:	07f2      	lsls	r2, r6, #31
 800ef0c:	d505      	bpl.n	800ef1a <_dtoa_r+0x4aa>
 800ef0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ef12:	f7f1 fb81 	bl	8000618 <__aeabi_dmul>
 800ef16:	3501      	adds	r5, #1
 800ef18:	2301      	movs	r3, #1
 800ef1a:	1076      	asrs	r6, r6, #1
 800ef1c:	3708      	adds	r7, #8
 800ef1e:	e772      	b.n	800ee06 <_dtoa_r+0x396>
 800ef20:	2502      	movs	r5, #2
 800ef22:	e774      	b.n	800ee0e <_dtoa_r+0x39e>
 800ef24:	f8cd a020 	str.w	sl, [sp, #32]
 800ef28:	464f      	mov	r7, r9
 800ef2a:	e791      	b.n	800ee50 <_dtoa_r+0x3e0>
 800ef2c:	4b4d      	ldr	r3, [pc, #308]	; (800f064 <_dtoa_r+0x5f4>)
 800ef2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ef32:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800ef36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ef38:	2b00      	cmp	r3, #0
 800ef3a:	d047      	beq.n	800efcc <_dtoa_r+0x55c>
 800ef3c:	4602      	mov	r2, r0
 800ef3e:	460b      	mov	r3, r1
 800ef40:	2000      	movs	r0, #0
 800ef42:	494e      	ldr	r1, [pc, #312]	; (800f07c <_dtoa_r+0x60c>)
 800ef44:	f7f1 fc92 	bl	800086c <__aeabi_ddiv>
 800ef48:	462a      	mov	r2, r5
 800ef4a:	4633      	mov	r3, r6
 800ef4c:	f7f1 f9ac 	bl	80002a8 <__aeabi_dsub>
 800ef50:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ef54:	465d      	mov	r5, fp
 800ef56:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ef5a:	f7f1 fe0d 	bl	8000b78 <__aeabi_d2iz>
 800ef5e:	4606      	mov	r6, r0
 800ef60:	f7f1 faf0 	bl	8000544 <__aeabi_i2d>
 800ef64:	4602      	mov	r2, r0
 800ef66:	460b      	mov	r3, r1
 800ef68:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ef6c:	f7f1 f99c 	bl	80002a8 <__aeabi_dsub>
 800ef70:	3630      	adds	r6, #48	; 0x30
 800ef72:	f805 6b01 	strb.w	r6, [r5], #1
 800ef76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ef7a:	e9cd 0100 	strd	r0, r1, [sp]
 800ef7e:	f7f1 fdbd 	bl	8000afc <__aeabi_dcmplt>
 800ef82:	2800      	cmp	r0, #0
 800ef84:	d163      	bne.n	800f04e <_dtoa_r+0x5de>
 800ef86:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ef8a:	2000      	movs	r0, #0
 800ef8c:	4937      	ldr	r1, [pc, #220]	; (800f06c <_dtoa_r+0x5fc>)
 800ef8e:	f7f1 f98b 	bl	80002a8 <__aeabi_dsub>
 800ef92:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ef96:	f7f1 fdb1 	bl	8000afc <__aeabi_dcmplt>
 800ef9a:	2800      	cmp	r0, #0
 800ef9c:	f040 80b7 	bne.w	800f10e <_dtoa_r+0x69e>
 800efa0:	eba5 030b 	sub.w	r3, r5, fp
 800efa4:	429f      	cmp	r7, r3
 800efa6:	f77f af7c 	ble.w	800eea2 <_dtoa_r+0x432>
 800efaa:	2200      	movs	r2, #0
 800efac:	4b30      	ldr	r3, [pc, #192]	; (800f070 <_dtoa_r+0x600>)
 800efae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800efb2:	f7f1 fb31 	bl	8000618 <__aeabi_dmul>
 800efb6:	2200      	movs	r2, #0
 800efb8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800efbc:	4b2c      	ldr	r3, [pc, #176]	; (800f070 <_dtoa_r+0x600>)
 800efbe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800efc2:	f7f1 fb29 	bl	8000618 <__aeabi_dmul>
 800efc6:	e9cd 0100 	strd	r0, r1, [sp]
 800efca:	e7c4      	b.n	800ef56 <_dtoa_r+0x4e6>
 800efcc:	462a      	mov	r2, r5
 800efce:	4633      	mov	r3, r6
 800efd0:	f7f1 fb22 	bl	8000618 <__aeabi_dmul>
 800efd4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800efd8:	eb0b 0507 	add.w	r5, fp, r7
 800efdc:	465e      	mov	r6, fp
 800efde:	e9dd 0100 	ldrd	r0, r1, [sp]
 800efe2:	f7f1 fdc9 	bl	8000b78 <__aeabi_d2iz>
 800efe6:	4607      	mov	r7, r0
 800efe8:	f7f1 faac 	bl	8000544 <__aeabi_i2d>
 800efec:	3730      	adds	r7, #48	; 0x30
 800efee:	4602      	mov	r2, r0
 800eff0:	460b      	mov	r3, r1
 800eff2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800eff6:	f7f1 f957 	bl	80002a8 <__aeabi_dsub>
 800effa:	f806 7b01 	strb.w	r7, [r6], #1
 800effe:	42ae      	cmp	r6, r5
 800f000:	e9cd 0100 	strd	r0, r1, [sp]
 800f004:	f04f 0200 	mov.w	r2, #0
 800f008:	d126      	bne.n	800f058 <_dtoa_r+0x5e8>
 800f00a:	4b1c      	ldr	r3, [pc, #112]	; (800f07c <_dtoa_r+0x60c>)
 800f00c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800f010:	f7f1 f94c 	bl	80002ac <__adddf3>
 800f014:	4602      	mov	r2, r0
 800f016:	460b      	mov	r3, r1
 800f018:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f01c:	f7f1 fd8c 	bl	8000b38 <__aeabi_dcmpgt>
 800f020:	2800      	cmp	r0, #0
 800f022:	d174      	bne.n	800f10e <_dtoa_r+0x69e>
 800f024:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800f028:	2000      	movs	r0, #0
 800f02a:	4914      	ldr	r1, [pc, #80]	; (800f07c <_dtoa_r+0x60c>)
 800f02c:	f7f1 f93c 	bl	80002a8 <__aeabi_dsub>
 800f030:	4602      	mov	r2, r0
 800f032:	460b      	mov	r3, r1
 800f034:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f038:	f7f1 fd60 	bl	8000afc <__aeabi_dcmplt>
 800f03c:	2800      	cmp	r0, #0
 800f03e:	f43f af30 	beq.w	800eea2 <_dtoa_r+0x432>
 800f042:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f046:	2b30      	cmp	r3, #48	; 0x30
 800f048:	f105 32ff 	add.w	r2, r5, #4294967295
 800f04c:	d002      	beq.n	800f054 <_dtoa_r+0x5e4>
 800f04e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800f052:	e04a      	b.n	800f0ea <_dtoa_r+0x67a>
 800f054:	4615      	mov	r5, r2
 800f056:	e7f4      	b.n	800f042 <_dtoa_r+0x5d2>
 800f058:	4b05      	ldr	r3, [pc, #20]	; (800f070 <_dtoa_r+0x600>)
 800f05a:	f7f1 fadd 	bl	8000618 <__aeabi_dmul>
 800f05e:	e9cd 0100 	strd	r0, r1, [sp]
 800f062:	e7bc      	b.n	800efde <_dtoa_r+0x56e>
 800f064:	08013ff0 	.word	0x08013ff0
 800f068:	08013fc8 	.word	0x08013fc8
 800f06c:	3ff00000 	.word	0x3ff00000
 800f070:	40240000 	.word	0x40240000
 800f074:	401c0000 	.word	0x401c0000
 800f078:	40140000 	.word	0x40140000
 800f07c:	3fe00000 	.word	0x3fe00000
 800f080:	e9dd 6700 	ldrd	r6, r7, [sp]
 800f084:	465d      	mov	r5, fp
 800f086:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f08a:	4630      	mov	r0, r6
 800f08c:	4639      	mov	r1, r7
 800f08e:	f7f1 fbed 	bl	800086c <__aeabi_ddiv>
 800f092:	f7f1 fd71 	bl	8000b78 <__aeabi_d2iz>
 800f096:	4680      	mov	r8, r0
 800f098:	f7f1 fa54 	bl	8000544 <__aeabi_i2d>
 800f09c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f0a0:	f7f1 faba 	bl	8000618 <__aeabi_dmul>
 800f0a4:	4602      	mov	r2, r0
 800f0a6:	460b      	mov	r3, r1
 800f0a8:	4630      	mov	r0, r6
 800f0aa:	4639      	mov	r1, r7
 800f0ac:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800f0b0:	f7f1 f8fa 	bl	80002a8 <__aeabi_dsub>
 800f0b4:	f805 6b01 	strb.w	r6, [r5], #1
 800f0b8:	eba5 060b 	sub.w	r6, r5, fp
 800f0bc:	45b1      	cmp	r9, r6
 800f0be:	4602      	mov	r2, r0
 800f0c0:	460b      	mov	r3, r1
 800f0c2:	d139      	bne.n	800f138 <_dtoa_r+0x6c8>
 800f0c4:	f7f1 f8f2 	bl	80002ac <__adddf3>
 800f0c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f0cc:	4606      	mov	r6, r0
 800f0ce:	460f      	mov	r7, r1
 800f0d0:	f7f1 fd32 	bl	8000b38 <__aeabi_dcmpgt>
 800f0d4:	b9c8      	cbnz	r0, 800f10a <_dtoa_r+0x69a>
 800f0d6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800f0da:	4630      	mov	r0, r6
 800f0dc:	4639      	mov	r1, r7
 800f0de:	f7f1 fd03 	bl	8000ae8 <__aeabi_dcmpeq>
 800f0e2:	b110      	cbz	r0, 800f0ea <_dtoa_r+0x67a>
 800f0e4:	f018 0f01 	tst.w	r8, #1
 800f0e8:	d10f      	bne.n	800f10a <_dtoa_r+0x69a>
 800f0ea:	9904      	ldr	r1, [sp, #16]
 800f0ec:	4620      	mov	r0, r4
 800f0ee:	f000 fdf9 	bl	800fce4 <_Bfree>
 800f0f2:	2300      	movs	r3, #0
 800f0f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800f0f6:	702b      	strb	r3, [r5, #0]
 800f0f8:	f10a 0301 	add.w	r3, sl, #1
 800f0fc:	6013      	str	r3, [r2, #0]
 800f0fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f100:	2b00      	cmp	r3, #0
 800f102:	f000 8241 	beq.w	800f588 <_dtoa_r+0xb18>
 800f106:	601d      	str	r5, [r3, #0]
 800f108:	e23e      	b.n	800f588 <_dtoa_r+0xb18>
 800f10a:	f8cd a020 	str.w	sl, [sp, #32]
 800f10e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800f112:	2a39      	cmp	r2, #57	; 0x39
 800f114:	f105 33ff 	add.w	r3, r5, #4294967295
 800f118:	d108      	bne.n	800f12c <_dtoa_r+0x6bc>
 800f11a:	459b      	cmp	fp, r3
 800f11c:	d10a      	bne.n	800f134 <_dtoa_r+0x6c4>
 800f11e:	9b08      	ldr	r3, [sp, #32]
 800f120:	3301      	adds	r3, #1
 800f122:	9308      	str	r3, [sp, #32]
 800f124:	2330      	movs	r3, #48	; 0x30
 800f126:	f88b 3000 	strb.w	r3, [fp]
 800f12a:	465b      	mov	r3, fp
 800f12c:	781a      	ldrb	r2, [r3, #0]
 800f12e:	3201      	adds	r2, #1
 800f130:	701a      	strb	r2, [r3, #0]
 800f132:	e78c      	b.n	800f04e <_dtoa_r+0x5de>
 800f134:	461d      	mov	r5, r3
 800f136:	e7ea      	b.n	800f10e <_dtoa_r+0x69e>
 800f138:	2200      	movs	r2, #0
 800f13a:	4b9b      	ldr	r3, [pc, #620]	; (800f3a8 <_dtoa_r+0x938>)
 800f13c:	f7f1 fa6c 	bl	8000618 <__aeabi_dmul>
 800f140:	2200      	movs	r2, #0
 800f142:	2300      	movs	r3, #0
 800f144:	4606      	mov	r6, r0
 800f146:	460f      	mov	r7, r1
 800f148:	f7f1 fcce 	bl	8000ae8 <__aeabi_dcmpeq>
 800f14c:	2800      	cmp	r0, #0
 800f14e:	d09a      	beq.n	800f086 <_dtoa_r+0x616>
 800f150:	e7cb      	b.n	800f0ea <_dtoa_r+0x67a>
 800f152:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800f154:	2a00      	cmp	r2, #0
 800f156:	f000 808b 	beq.w	800f270 <_dtoa_r+0x800>
 800f15a:	9a06      	ldr	r2, [sp, #24]
 800f15c:	2a01      	cmp	r2, #1
 800f15e:	dc6e      	bgt.n	800f23e <_dtoa_r+0x7ce>
 800f160:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f162:	2a00      	cmp	r2, #0
 800f164:	d067      	beq.n	800f236 <_dtoa_r+0x7c6>
 800f166:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800f16a:	9f07      	ldr	r7, [sp, #28]
 800f16c:	9d05      	ldr	r5, [sp, #20]
 800f16e:	9a05      	ldr	r2, [sp, #20]
 800f170:	2101      	movs	r1, #1
 800f172:	441a      	add	r2, r3
 800f174:	4620      	mov	r0, r4
 800f176:	9205      	str	r2, [sp, #20]
 800f178:	4498      	add	r8, r3
 800f17a:	f000 fe91 	bl	800fea0 <__i2b>
 800f17e:	4606      	mov	r6, r0
 800f180:	2d00      	cmp	r5, #0
 800f182:	dd0c      	ble.n	800f19e <_dtoa_r+0x72e>
 800f184:	f1b8 0f00 	cmp.w	r8, #0
 800f188:	dd09      	ble.n	800f19e <_dtoa_r+0x72e>
 800f18a:	4545      	cmp	r5, r8
 800f18c:	9a05      	ldr	r2, [sp, #20]
 800f18e:	462b      	mov	r3, r5
 800f190:	bfa8      	it	ge
 800f192:	4643      	movge	r3, r8
 800f194:	1ad2      	subs	r2, r2, r3
 800f196:	9205      	str	r2, [sp, #20]
 800f198:	1aed      	subs	r5, r5, r3
 800f19a:	eba8 0803 	sub.w	r8, r8, r3
 800f19e:	9b07      	ldr	r3, [sp, #28]
 800f1a0:	b1eb      	cbz	r3, 800f1de <_dtoa_r+0x76e>
 800f1a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d067      	beq.n	800f278 <_dtoa_r+0x808>
 800f1a8:	b18f      	cbz	r7, 800f1ce <_dtoa_r+0x75e>
 800f1aa:	4631      	mov	r1, r6
 800f1ac:	463a      	mov	r2, r7
 800f1ae:	4620      	mov	r0, r4
 800f1b0:	f000 ff16 	bl	800ffe0 <__pow5mult>
 800f1b4:	9a04      	ldr	r2, [sp, #16]
 800f1b6:	4601      	mov	r1, r0
 800f1b8:	4606      	mov	r6, r0
 800f1ba:	4620      	mov	r0, r4
 800f1bc:	f000 fe79 	bl	800feb2 <__multiply>
 800f1c0:	9904      	ldr	r1, [sp, #16]
 800f1c2:	9008      	str	r0, [sp, #32]
 800f1c4:	4620      	mov	r0, r4
 800f1c6:	f000 fd8d 	bl	800fce4 <_Bfree>
 800f1ca:	9b08      	ldr	r3, [sp, #32]
 800f1cc:	9304      	str	r3, [sp, #16]
 800f1ce:	9b07      	ldr	r3, [sp, #28]
 800f1d0:	1bda      	subs	r2, r3, r7
 800f1d2:	d004      	beq.n	800f1de <_dtoa_r+0x76e>
 800f1d4:	9904      	ldr	r1, [sp, #16]
 800f1d6:	4620      	mov	r0, r4
 800f1d8:	f000 ff02 	bl	800ffe0 <__pow5mult>
 800f1dc:	9004      	str	r0, [sp, #16]
 800f1de:	2101      	movs	r1, #1
 800f1e0:	4620      	mov	r0, r4
 800f1e2:	f000 fe5d 	bl	800fea0 <__i2b>
 800f1e6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f1e8:	4607      	mov	r7, r0
 800f1ea:	2b00      	cmp	r3, #0
 800f1ec:	f000 81d0 	beq.w	800f590 <_dtoa_r+0xb20>
 800f1f0:	461a      	mov	r2, r3
 800f1f2:	4601      	mov	r1, r0
 800f1f4:	4620      	mov	r0, r4
 800f1f6:	f000 fef3 	bl	800ffe0 <__pow5mult>
 800f1fa:	9b06      	ldr	r3, [sp, #24]
 800f1fc:	2b01      	cmp	r3, #1
 800f1fe:	4607      	mov	r7, r0
 800f200:	dc40      	bgt.n	800f284 <_dtoa_r+0x814>
 800f202:	9b00      	ldr	r3, [sp, #0]
 800f204:	2b00      	cmp	r3, #0
 800f206:	d139      	bne.n	800f27c <_dtoa_r+0x80c>
 800f208:	9b01      	ldr	r3, [sp, #4]
 800f20a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d136      	bne.n	800f280 <_dtoa_r+0x810>
 800f212:	9b01      	ldr	r3, [sp, #4]
 800f214:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f218:	0d1b      	lsrs	r3, r3, #20
 800f21a:	051b      	lsls	r3, r3, #20
 800f21c:	b12b      	cbz	r3, 800f22a <_dtoa_r+0x7ba>
 800f21e:	9b05      	ldr	r3, [sp, #20]
 800f220:	3301      	adds	r3, #1
 800f222:	9305      	str	r3, [sp, #20]
 800f224:	f108 0801 	add.w	r8, r8, #1
 800f228:	2301      	movs	r3, #1
 800f22a:	9307      	str	r3, [sp, #28]
 800f22c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d12a      	bne.n	800f288 <_dtoa_r+0x818>
 800f232:	2001      	movs	r0, #1
 800f234:	e030      	b.n	800f298 <_dtoa_r+0x828>
 800f236:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f238:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800f23c:	e795      	b.n	800f16a <_dtoa_r+0x6fa>
 800f23e:	9b07      	ldr	r3, [sp, #28]
 800f240:	f109 37ff 	add.w	r7, r9, #4294967295
 800f244:	42bb      	cmp	r3, r7
 800f246:	bfbf      	itttt	lt
 800f248:	9b07      	ldrlt	r3, [sp, #28]
 800f24a:	9707      	strlt	r7, [sp, #28]
 800f24c:	1afa      	sublt	r2, r7, r3
 800f24e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800f250:	bfbb      	ittet	lt
 800f252:	189b      	addlt	r3, r3, r2
 800f254:	930e      	strlt	r3, [sp, #56]	; 0x38
 800f256:	1bdf      	subge	r7, r3, r7
 800f258:	2700      	movlt	r7, #0
 800f25a:	f1b9 0f00 	cmp.w	r9, #0
 800f25e:	bfb5      	itete	lt
 800f260:	9b05      	ldrlt	r3, [sp, #20]
 800f262:	9d05      	ldrge	r5, [sp, #20]
 800f264:	eba3 0509 	sublt.w	r5, r3, r9
 800f268:	464b      	movge	r3, r9
 800f26a:	bfb8      	it	lt
 800f26c:	2300      	movlt	r3, #0
 800f26e:	e77e      	b.n	800f16e <_dtoa_r+0x6fe>
 800f270:	9f07      	ldr	r7, [sp, #28]
 800f272:	9d05      	ldr	r5, [sp, #20]
 800f274:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800f276:	e783      	b.n	800f180 <_dtoa_r+0x710>
 800f278:	9a07      	ldr	r2, [sp, #28]
 800f27a:	e7ab      	b.n	800f1d4 <_dtoa_r+0x764>
 800f27c:	2300      	movs	r3, #0
 800f27e:	e7d4      	b.n	800f22a <_dtoa_r+0x7ba>
 800f280:	9b00      	ldr	r3, [sp, #0]
 800f282:	e7d2      	b.n	800f22a <_dtoa_r+0x7ba>
 800f284:	2300      	movs	r3, #0
 800f286:	9307      	str	r3, [sp, #28]
 800f288:	693b      	ldr	r3, [r7, #16]
 800f28a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800f28e:	6918      	ldr	r0, [r3, #16]
 800f290:	f000 fdb8 	bl	800fe04 <__hi0bits>
 800f294:	f1c0 0020 	rsb	r0, r0, #32
 800f298:	4440      	add	r0, r8
 800f29a:	f010 001f 	ands.w	r0, r0, #31
 800f29e:	d047      	beq.n	800f330 <_dtoa_r+0x8c0>
 800f2a0:	f1c0 0320 	rsb	r3, r0, #32
 800f2a4:	2b04      	cmp	r3, #4
 800f2a6:	dd3b      	ble.n	800f320 <_dtoa_r+0x8b0>
 800f2a8:	9b05      	ldr	r3, [sp, #20]
 800f2aa:	f1c0 001c 	rsb	r0, r0, #28
 800f2ae:	4403      	add	r3, r0
 800f2b0:	9305      	str	r3, [sp, #20]
 800f2b2:	4405      	add	r5, r0
 800f2b4:	4480      	add	r8, r0
 800f2b6:	9b05      	ldr	r3, [sp, #20]
 800f2b8:	2b00      	cmp	r3, #0
 800f2ba:	dd05      	ble.n	800f2c8 <_dtoa_r+0x858>
 800f2bc:	461a      	mov	r2, r3
 800f2be:	9904      	ldr	r1, [sp, #16]
 800f2c0:	4620      	mov	r0, r4
 800f2c2:	f000 fedb 	bl	801007c <__lshift>
 800f2c6:	9004      	str	r0, [sp, #16]
 800f2c8:	f1b8 0f00 	cmp.w	r8, #0
 800f2cc:	dd05      	ble.n	800f2da <_dtoa_r+0x86a>
 800f2ce:	4639      	mov	r1, r7
 800f2d0:	4642      	mov	r2, r8
 800f2d2:	4620      	mov	r0, r4
 800f2d4:	f000 fed2 	bl	801007c <__lshift>
 800f2d8:	4607      	mov	r7, r0
 800f2da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800f2dc:	b353      	cbz	r3, 800f334 <_dtoa_r+0x8c4>
 800f2de:	4639      	mov	r1, r7
 800f2e0:	9804      	ldr	r0, [sp, #16]
 800f2e2:	f000 ff1f 	bl	8010124 <__mcmp>
 800f2e6:	2800      	cmp	r0, #0
 800f2e8:	da24      	bge.n	800f334 <_dtoa_r+0x8c4>
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	220a      	movs	r2, #10
 800f2ee:	9904      	ldr	r1, [sp, #16]
 800f2f0:	4620      	mov	r0, r4
 800f2f2:	f000 fd0e 	bl	800fd12 <__multadd>
 800f2f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f2f8:	9004      	str	r0, [sp, #16]
 800f2fa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	f000 814d 	beq.w	800f59e <_dtoa_r+0xb2e>
 800f304:	2300      	movs	r3, #0
 800f306:	4631      	mov	r1, r6
 800f308:	220a      	movs	r2, #10
 800f30a:	4620      	mov	r0, r4
 800f30c:	f000 fd01 	bl	800fd12 <__multadd>
 800f310:	9b02      	ldr	r3, [sp, #8]
 800f312:	2b00      	cmp	r3, #0
 800f314:	4606      	mov	r6, r0
 800f316:	dc4f      	bgt.n	800f3b8 <_dtoa_r+0x948>
 800f318:	9b06      	ldr	r3, [sp, #24]
 800f31a:	2b02      	cmp	r3, #2
 800f31c:	dd4c      	ble.n	800f3b8 <_dtoa_r+0x948>
 800f31e:	e011      	b.n	800f344 <_dtoa_r+0x8d4>
 800f320:	d0c9      	beq.n	800f2b6 <_dtoa_r+0x846>
 800f322:	9a05      	ldr	r2, [sp, #20]
 800f324:	331c      	adds	r3, #28
 800f326:	441a      	add	r2, r3
 800f328:	9205      	str	r2, [sp, #20]
 800f32a:	441d      	add	r5, r3
 800f32c:	4498      	add	r8, r3
 800f32e:	e7c2      	b.n	800f2b6 <_dtoa_r+0x846>
 800f330:	4603      	mov	r3, r0
 800f332:	e7f6      	b.n	800f322 <_dtoa_r+0x8b2>
 800f334:	f1b9 0f00 	cmp.w	r9, #0
 800f338:	dc38      	bgt.n	800f3ac <_dtoa_r+0x93c>
 800f33a:	9b06      	ldr	r3, [sp, #24]
 800f33c:	2b02      	cmp	r3, #2
 800f33e:	dd35      	ble.n	800f3ac <_dtoa_r+0x93c>
 800f340:	f8cd 9008 	str.w	r9, [sp, #8]
 800f344:	9b02      	ldr	r3, [sp, #8]
 800f346:	b963      	cbnz	r3, 800f362 <_dtoa_r+0x8f2>
 800f348:	4639      	mov	r1, r7
 800f34a:	2205      	movs	r2, #5
 800f34c:	4620      	mov	r0, r4
 800f34e:	f000 fce0 	bl	800fd12 <__multadd>
 800f352:	4601      	mov	r1, r0
 800f354:	4607      	mov	r7, r0
 800f356:	9804      	ldr	r0, [sp, #16]
 800f358:	f000 fee4 	bl	8010124 <__mcmp>
 800f35c:	2800      	cmp	r0, #0
 800f35e:	f73f adcc 	bgt.w	800eefa <_dtoa_r+0x48a>
 800f362:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f364:	465d      	mov	r5, fp
 800f366:	ea6f 0a03 	mvn.w	sl, r3
 800f36a:	f04f 0900 	mov.w	r9, #0
 800f36e:	4639      	mov	r1, r7
 800f370:	4620      	mov	r0, r4
 800f372:	f000 fcb7 	bl	800fce4 <_Bfree>
 800f376:	2e00      	cmp	r6, #0
 800f378:	f43f aeb7 	beq.w	800f0ea <_dtoa_r+0x67a>
 800f37c:	f1b9 0f00 	cmp.w	r9, #0
 800f380:	d005      	beq.n	800f38e <_dtoa_r+0x91e>
 800f382:	45b1      	cmp	r9, r6
 800f384:	d003      	beq.n	800f38e <_dtoa_r+0x91e>
 800f386:	4649      	mov	r1, r9
 800f388:	4620      	mov	r0, r4
 800f38a:	f000 fcab 	bl	800fce4 <_Bfree>
 800f38e:	4631      	mov	r1, r6
 800f390:	4620      	mov	r0, r4
 800f392:	f000 fca7 	bl	800fce4 <_Bfree>
 800f396:	e6a8      	b.n	800f0ea <_dtoa_r+0x67a>
 800f398:	2700      	movs	r7, #0
 800f39a:	463e      	mov	r6, r7
 800f39c:	e7e1      	b.n	800f362 <_dtoa_r+0x8f2>
 800f39e:	f8dd a020 	ldr.w	sl, [sp, #32]
 800f3a2:	463e      	mov	r6, r7
 800f3a4:	e5a9      	b.n	800eefa <_dtoa_r+0x48a>
 800f3a6:	bf00      	nop
 800f3a8:	40240000 	.word	0x40240000
 800f3ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f3ae:	f8cd 9008 	str.w	r9, [sp, #8]
 800f3b2:	2b00      	cmp	r3, #0
 800f3b4:	f000 80fa 	beq.w	800f5ac <_dtoa_r+0xb3c>
 800f3b8:	2d00      	cmp	r5, #0
 800f3ba:	dd05      	ble.n	800f3c8 <_dtoa_r+0x958>
 800f3bc:	4631      	mov	r1, r6
 800f3be:	462a      	mov	r2, r5
 800f3c0:	4620      	mov	r0, r4
 800f3c2:	f000 fe5b 	bl	801007c <__lshift>
 800f3c6:	4606      	mov	r6, r0
 800f3c8:	9b07      	ldr	r3, [sp, #28]
 800f3ca:	2b00      	cmp	r3, #0
 800f3cc:	d04c      	beq.n	800f468 <_dtoa_r+0x9f8>
 800f3ce:	6871      	ldr	r1, [r6, #4]
 800f3d0:	4620      	mov	r0, r4
 800f3d2:	f000 fc53 	bl	800fc7c <_Balloc>
 800f3d6:	6932      	ldr	r2, [r6, #16]
 800f3d8:	3202      	adds	r2, #2
 800f3da:	4605      	mov	r5, r0
 800f3dc:	0092      	lsls	r2, r2, #2
 800f3de:	f106 010c 	add.w	r1, r6, #12
 800f3e2:	300c      	adds	r0, #12
 800f3e4:	f7fd fe4c 	bl	800d080 <memcpy>
 800f3e8:	2201      	movs	r2, #1
 800f3ea:	4629      	mov	r1, r5
 800f3ec:	4620      	mov	r0, r4
 800f3ee:	f000 fe45 	bl	801007c <__lshift>
 800f3f2:	9b00      	ldr	r3, [sp, #0]
 800f3f4:	f8cd b014 	str.w	fp, [sp, #20]
 800f3f8:	f003 0301 	and.w	r3, r3, #1
 800f3fc:	46b1      	mov	r9, r6
 800f3fe:	9307      	str	r3, [sp, #28]
 800f400:	4606      	mov	r6, r0
 800f402:	4639      	mov	r1, r7
 800f404:	9804      	ldr	r0, [sp, #16]
 800f406:	f7ff faa5 	bl	800e954 <quorem>
 800f40a:	4649      	mov	r1, r9
 800f40c:	4605      	mov	r5, r0
 800f40e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f412:	9804      	ldr	r0, [sp, #16]
 800f414:	f000 fe86 	bl	8010124 <__mcmp>
 800f418:	4632      	mov	r2, r6
 800f41a:	9000      	str	r0, [sp, #0]
 800f41c:	4639      	mov	r1, r7
 800f41e:	4620      	mov	r0, r4
 800f420:	f000 fe9a 	bl	8010158 <__mdiff>
 800f424:	68c3      	ldr	r3, [r0, #12]
 800f426:	4602      	mov	r2, r0
 800f428:	bb03      	cbnz	r3, 800f46c <_dtoa_r+0x9fc>
 800f42a:	4601      	mov	r1, r0
 800f42c:	9008      	str	r0, [sp, #32]
 800f42e:	9804      	ldr	r0, [sp, #16]
 800f430:	f000 fe78 	bl	8010124 <__mcmp>
 800f434:	9a08      	ldr	r2, [sp, #32]
 800f436:	4603      	mov	r3, r0
 800f438:	4611      	mov	r1, r2
 800f43a:	4620      	mov	r0, r4
 800f43c:	9308      	str	r3, [sp, #32]
 800f43e:	f000 fc51 	bl	800fce4 <_Bfree>
 800f442:	9b08      	ldr	r3, [sp, #32]
 800f444:	b9a3      	cbnz	r3, 800f470 <_dtoa_r+0xa00>
 800f446:	9a06      	ldr	r2, [sp, #24]
 800f448:	b992      	cbnz	r2, 800f470 <_dtoa_r+0xa00>
 800f44a:	9a07      	ldr	r2, [sp, #28]
 800f44c:	b982      	cbnz	r2, 800f470 <_dtoa_r+0xa00>
 800f44e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f452:	d029      	beq.n	800f4a8 <_dtoa_r+0xa38>
 800f454:	9b00      	ldr	r3, [sp, #0]
 800f456:	2b00      	cmp	r3, #0
 800f458:	dd01      	ble.n	800f45e <_dtoa_r+0x9ee>
 800f45a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800f45e:	9b05      	ldr	r3, [sp, #20]
 800f460:	1c5d      	adds	r5, r3, #1
 800f462:	f883 8000 	strb.w	r8, [r3]
 800f466:	e782      	b.n	800f36e <_dtoa_r+0x8fe>
 800f468:	4630      	mov	r0, r6
 800f46a:	e7c2      	b.n	800f3f2 <_dtoa_r+0x982>
 800f46c:	2301      	movs	r3, #1
 800f46e:	e7e3      	b.n	800f438 <_dtoa_r+0x9c8>
 800f470:	9a00      	ldr	r2, [sp, #0]
 800f472:	2a00      	cmp	r2, #0
 800f474:	db04      	blt.n	800f480 <_dtoa_r+0xa10>
 800f476:	d125      	bne.n	800f4c4 <_dtoa_r+0xa54>
 800f478:	9a06      	ldr	r2, [sp, #24]
 800f47a:	bb1a      	cbnz	r2, 800f4c4 <_dtoa_r+0xa54>
 800f47c:	9a07      	ldr	r2, [sp, #28]
 800f47e:	bb0a      	cbnz	r2, 800f4c4 <_dtoa_r+0xa54>
 800f480:	2b00      	cmp	r3, #0
 800f482:	ddec      	ble.n	800f45e <_dtoa_r+0x9ee>
 800f484:	2201      	movs	r2, #1
 800f486:	9904      	ldr	r1, [sp, #16]
 800f488:	4620      	mov	r0, r4
 800f48a:	f000 fdf7 	bl	801007c <__lshift>
 800f48e:	4639      	mov	r1, r7
 800f490:	9004      	str	r0, [sp, #16]
 800f492:	f000 fe47 	bl	8010124 <__mcmp>
 800f496:	2800      	cmp	r0, #0
 800f498:	dc03      	bgt.n	800f4a2 <_dtoa_r+0xa32>
 800f49a:	d1e0      	bne.n	800f45e <_dtoa_r+0x9ee>
 800f49c:	f018 0f01 	tst.w	r8, #1
 800f4a0:	d0dd      	beq.n	800f45e <_dtoa_r+0x9ee>
 800f4a2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f4a6:	d1d8      	bne.n	800f45a <_dtoa_r+0x9ea>
 800f4a8:	9b05      	ldr	r3, [sp, #20]
 800f4aa:	9a05      	ldr	r2, [sp, #20]
 800f4ac:	1c5d      	adds	r5, r3, #1
 800f4ae:	2339      	movs	r3, #57	; 0x39
 800f4b0:	7013      	strb	r3, [r2, #0]
 800f4b2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f4b6:	2b39      	cmp	r3, #57	; 0x39
 800f4b8:	f105 32ff 	add.w	r2, r5, #4294967295
 800f4bc:	d04f      	beq.n	800f55e <_dtoa_r+0xaee>
 800f4be:	3301      	adds	r3, #1
 800f4c0:	7013      	strb	r3, [r2, #0]
 800f4c2:	e754      	b.n	800f36e <_dtoa_r+0x8fe>
 800f4c4:	9a05      	ldr	r2, [sp, #20]
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	f102 0501 	add.w	r5, r2, #1
 800f4cc:	dd06      	ble.n	800f4dc <_dtoa_r+0xa6c>
 800f4ce:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800f4d2:	d0e9      	beq.n	800f4a8 <_dtoa_r+0xa38>
 800f4d4:	f108 0801 	add.w	r8, r8, #1
 800f4d8:	9b05      	ldr	r3, [sp, #20]
 800f4da:	e7c2      	b.n	800f462 <_dtoa_r+0x9f2>
 800f4dc:	9a02      	ldr	r2, [sp, #8]
 800f4de:	f805 8c01 	strb.w	r8, [r5, #-1]
 800f4e2:	eba5 030b 	sub.w	r3, r5, fp
 800f4e6:	4293      	cmp	r3, r2
 800f4e8:	d021      	beq.n	800f52e <_dtoa_r+0xabe>
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	220a      	movs	r2, #10
 800f4ee:	9904      	ldr	r1, [sp, #16]
 800f4f0:	4620      	mov	r0, r4
 800f4f2:	f000 fc0e 	bl	800fd12 <__multadd>
 800f4f6:	45b1      	cmp	r9, r6
 800f4f8:	9004      	str	r0, [sp, #16]
 800f4fa:	f04f 0300 	mov.w	r3, #0
 800f4fe:	f04f 020a 	mov.w	r2, #10
 800f502:	4649      	mov	r1, r9
 800f504:	4620      	mov	r0, r4
 800f506:	d105      	bne.n	800f514 <_dtoa_r+0xaa4>
 800f508:	f000 fc03 	bl	800fd12 <__multadd>
 800f50c:	4681      	mov	r9, r0
 800f50e:	4606      	mov	r6, r0
 800f510:	9505      	str	r5, [sp, #20]
 800f512:	e776      	b.n	800f402 <_dtoa_r+0x992>
 800f514:	f000 fbfd 	bl	800fd12 <__multadd>
 800f518:	4631      	mov	r1, r6
 800f51a:	4681      	mov	r9, r0
 800f51c:	2300      	movs	r3, #0
 800f51e:	220a      	movs	r2, #10
 800f520:	4620      	mov	r0, r4
 800f522:	f000 fbf6 	bl	800fd12 <__multadd>
 800f526:	4606      	mov	r6, r0
 800f528:	e7f2      	b.n	800f510 <_dtoa_r+0xaa0>
 800f52a:	f04f 0900 	mov.w	r9, #0
 800f52e:	2201      	movs	r2, #1
 800f530:	9904      	ldr	r1, [sp, #16]
 800f532:	4620      	mov	r0, r4
 800f534:	f000 fda2 	bl	801007c <__lshift>
 800f538:	4639      	mov	r1, r7
 800f53a:	9004      	str	r0, [sp, #16]
 800f53c:	f000 fdf2 	bl	8010124 <__mcmp>
 800f540:	2800      	cmp	r0, #0
 800f542:	dcb6      	bgt.n	800f4b2 <_dtoa_r+0xa42>
 800f544:	d102      	bne.n	800f54c <_dtoa_r+0xadc>
 800f546:	f018 0f01 	tst.w	r8, #1
 800f54a:	d1b2      	bne.n	800f4b2 <_dtoa_r+0xa42>
 800f54c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f550:	2b30      	cmp	r3, #48	; 0x30
 800f552:	f105 32ff 	add.w	r2, r5, #4294967295
 800f556:	f47f af0a 	bne.w	800f36e <_dtoa_r+0x8fe>
 800f55a:	4615      	mov	r5, r2
 800f55c:	e7f6      	b.n	800f54c <_dtoa_r+0xadc>
 800f55e:	4593      	cmp	fp, r2
 800f560:	d105      	bne.n	800f56e <_dtoa_r+0xafe>
 800f562:	2331      	movs	r3, #49	; 0x31
 800f564:	f10a 0a01 	add.w	sl, sl, #1
 800f568:	f88b 3000 	strb.w	r3, [fp]
 800f56c:	e6ff      	b.n	800f36e <_dtoa_r+0x8fe>
 800f56e:	4615      	mov	r5, r2
 800f570:	e79f      	b.n	800f4b2 <_dtoa_r+0xa42>
 800f572:	f8df b064 	ldr.w	fp, [pc, #100]	; 800f5d8 <_dtoa_r+0xb68>
 800f576:	e007      	b.n	800f588 <_dtoa_r+0xb18>
 800f578:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f57a:	f8df b060 	ldr.w	fp, [pc, #96]	; 800f5dc <_dtoa_r+0xb6c>
 800f57e:	b11b      	cbz	r3, 800f588 <_dtoa_r+0xb18>
 800f580:	f10b 0308 	add.w	r3, fp, #8
 800f584:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f586:	6013      	str	r3, [r2, #0]
 800f588:	4658      	mov	r0, fp
 800f58a:	b017      	add	sp, #92	; 0x5c
 800f58c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f590:	9b06      	ldr	r3, [sp, #24]
 800f592:	2b01      	cmp	r3, #1
 800f594:	f77f ae35 	ble.w	800f202 <_dtoa_r+0x792>
 800f598:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f59a:	9307      	str	r3, [sp, #28]
 800f59c:	e649      	b.n	800f232 <_dtoa_r+0x7c2>
 800f59e:	9b02      	ldr	r3, [sp, #8]
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	dc03      	bgt.n	800f5ac <_dtoa_r+0xb3c>
 800f5a4:	9b06      	ldr	r3, [sp, #24]
 800f5a6:	2b02      	cmp	r3, #2
 800f5a8:	f73f aecc 	bgt.w	800f344 <_dtoa_r+0x8d4>
 800f5ac:	465d      	mov	r5, fp
 800f5ae:	4639      	mov	r1, r7
 800f5b0:	9804      	ldr	r0, [sp, #16]
 800f5b2:	f7ff f9cf 	bl	800e954 <quorem>
 800f5b6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800f5ba:	f805 8b01 	strb.w	r8, [r5], #1
 800f5be:	9a02      	ldr	r2, [sp, #8]
 800f5c0:	eba5 030b 	sub.w	r3, r5, fp
 800f5c4:	429a      	cmp	r2, r3
 800f5c6:	ddb0      	ble.n	800f52a <_dtoa_r+0xaba>
 800f5c8:	2300      	movs	r3, #0
 800f5ca:	220a      	movs	r2, #10
 800f5cc:	9904      	ldr	r1, [sp, #16]
 800f5ce:	4620      	mov	r0, r4
 800f5d0:	f000 fb9f 	bl	800fd12 <__multadd>
 800f5d4:	9004      	str	r0, [sp, #16]
 800f5d6:	e7ea      	b.n	800f5ae <_dtoa_r+0xb3e>
 800f5d8:	08013f3c 	.word	0x08013f3c
 800f5dc:	08013fb0 	.word	0x08013fb0

0800f5e0 <rshift>:
 800f5e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f5e2:	6906      	ldr	r6, [r0, #16]
 800f5e4:	114b      	asrs	r3, r1, #5
 800f5e6:	429e      	cmp	r6, r3
 800f5e8:	f100 0414 	add.w	r4, r0, #20
 800f5ec:	dd30      	ble.n	800f650 <rshift+0x70>
 800f5ee:	f011 011f 	ands.w	r1, r1, #31
 800f5f2:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800f5f6:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800f5fa:	d108      	bne.n	800f60e <rshift+0x2e>
 800f5fc:	4621      	mov	r1, r4
 800f5fe:	42b2      	cmp	r2, r6
 800f600:	460b      	mov	r3, r1
 800f602:	d211      	bcs.n	800f628 <rshift+0x48>
 800f604:	f852 3b04 	ldr.w	r3, [r2], #4
 800f608:	f841 3b04 	str.w	r3, [r1], #4
 800f60c:	e7f7      	b.n	800f5fe <rshift+0x1e>
 800f60e:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800f612:	f1c1 0c20 	rsb	ip, r1, #32
 800f616:	40cd      	lsrs	r5, r1
 800f618:	3204      	adds	r2, #4
 800f61a:	4623      	mov	r3, r4
 800f61c:	42b2      	cmp	r2, r6
 800f61e:	4617      	mov	r7, r2
 800f620:	d30c      	bcc.n	800f63c <rshift+0x5c>
 800f622:	601d      	str	r5, [r3, #0]
 800f624:	b105      	cbz	r5, 800f628 <rshift+0x48>
 800f626:	3304      	adds	r3, #4
 800f628:	1b1a      	subs	r2, r3, r4
 800f62a:	42a3      	cmp	r3, r4
 800f62c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800f630:	bf08      	it	eq
 800f632:	2300      	moveq	r3, #0
 800f634:	6102      	str	r2, [r0, #16]
 800f636:	bf08      	it	eq
 800f638:	6143      	streq	r3, [r0, #20]
 800f63a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f63c:	683f      	ldr	r7, [r7, #0]
 800f63e:	fa07 f70c 	lsl.w	r7, r7, ip
 800f642:	433d      	orrs	r5, r7
 800f644:	f843 5b04 	str.w	r5, [r3], #4
 800f648:	f852 5b04 	ldr.w	r5, [r2], #4
 800f64c:	40cd      	lsrs	r5, r1
 800f64e:	e7e5      	b.n	800f61c <rshift+0x3c>
 800f650:	4623      	mov	r3, r4
 800f652:	e7e9      	b.n	800f628 <rshift+0x48>

0800f654 <__hexdig_fun>:
 800f654:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800f658:	2b09      	cmp	r3, #9
 800f65a:	d802      	bhi.n	800f662 <__hexdig_fun+0xe>
 800f65c:	3820      	subs	r0, #32
 800f65e:	b2c0      	uxtb	r0, r0
 800f660:	4770      	bx	lr
 800f662:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800f666:	2b05      	cmp	r3, #5
 800f668:	d801      	bhi.n	800f66e <__hexdig_fun+0x1a>
 800f66a:	3847      	subs	r0, #71	; 0x47
 800f66c:	e7f7      	b.n	800f65e <__hexdig_fun+0xa>
 800f66e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800f672:	2b05      	cmp	r3, #5
 800f674:	d801      	bhi.n	800f67a <__hexdig_fun+0x26>
 800f676:	3827      	subs	r0, #39	; 0x27
 800f678:	e7f1      	b.n	800f65e <__hexdig_fun+0xa>
 800f67a:	2000      	movs	r0, #0
 800f67c:	4770      	bx	lr

0800f67e <__gethex>:
 800f67e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f682:	b08b      	sub	sp, #44	; 0x2c
 800f684:	468a      	mov	sl, r1
 800f686:	9002      	str	r0, [sp, #8]
 800f688:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f68a:	9306      	str	r3, [sp, #24]
 800f68c:	4690      	mov	r8, r2
 800f68e:	f000 fad0 	bl	800fc32 <__localeconv_l>
 800f692:	6803      	ldr	r3, [r0, #0]
 800f694:	9303      	str	r3, [sp, #12]
 800f696:	4618      	mov	r0, r3
 800f698:	f7f0 fda4 	bl	80001e4 <strlen>
 800f69c:	9b03      	ldr	r3, [sp, #12]
 800f69e:	9001      	str	r0, [sp, #4]
 800f6a0:	4403      	add	r3, r0
 800f6a2:	f04f 0b00 	mov.w	fp, #0
 800f6a6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800f6aa:	9307      	str	r3, [sp, #28]
 800f6ac:	f8da 3000 	ldr.w	r3, [sl]
 800f6b0:	3302      	adds	r3, #2
 800f6b2:	461f      	mov	r7, r3
 800f6b4:	f813 0b01 	ldrb.w	r0, [r3], #1
 800f6b8:	2830      	cmp	r0, #48	; 0x30
 800f6ba:	d06c      	beq.n	800f796 <__gethex+0x118>
 800f6bc:	f7ff ffca 	bl	800f654 <__hexdig_fun>
 800f6c0:	4604      	mov	r4, r0
 800f6c2:	2800      	cmp	r0, #0
 800f6c4:	d16a      	bne.n	800f79c <__gethex+0x11e>
 800f6c6:	9a01      	ldr	r2, [sp, #4]
 800f6c8:	9903      	ldr	r1, [sp, #12]
 800f6ca:	4638      	mov	r0, r7
 800f6cc:	f001 f836 	bl	801073c <strncmp>
 800f6d0:	2800      	cmp	r0, #0
 800f6d2:	d166      	bne.n	800f7a2 <__gethex+0x124>
 800f6d4:	9b01      	ldr	r3, [sp, #4]
 800f6d6:	5cf8      	ldrb	r0, [r7, r3]
 800f6d8:	18fe      	adds	r6, r7, r3
 800f6da:	f7ff ffbb 	bl	800f654 <__hexdig_fun>
 800f6de:	2800      	cmp	r0, #0
 800f6e0:	d062      	beq.n	800f7a8 <__gethex+0x12a>
 800f6e2:	4633      	mov	r3, r6
 800f6e4:	7818      	ldrb	r0, [r3, #0]
 800f6e6:	2830      	cmp	r0, #48	; 0x30
 800f6e8:	461f      	mov	r7, r3
 800f6ea:	f103 0301 	add.w	r3, r3, #1
 800f6ee:	d0f9      	beq.n	800f6e4 <__gethex+0x66>
 800f6f0:	f7ff ffb0 	bl	800f654 <__hexdig_fun>
 800f6f4:	fab0 f580 	clz	r5, r0
 800f6f8:	096d      	lsrs	r5, r5, #5
 800f6fa:	4634      	mov	r4, r6
 800f6fc:	f04f 0b01 	mov.w	fp, #1
 800f700:	463a      	mov	r2, r7
 800f702:	4616      	mov	r6, r2
 800f704:	3201      	adds	r2, #1
 800f706:	7830      	ldrb	r0, [r6, #0]
 800f708:	f7ff ffa4 	bl	800f654 <__hexdig_fun>
 800f70c:	2800      	cmp	r0, #0
 800f70e:	d1f8      	bne.n	800f702 <__gethex+0x84>
 800f710:	9a01      	ldr	r2, [sp, #4]
 800f712:	9903      	ldr	r1, [sp, #12]
 800f714:	4630      	mov	r0, r6
 800f716:	f001 f811 	bl	801073c <strncmp>
 800f71a:	b950      	cbnz	r0, 800f732 <__gethex+0xb4>
 800f71c:	b954      	cbnz	r4, 800f734 <__gethex+0xb6>
 800f71e:	9b01      	ldr	r3, [sp, #4]
 800f720:	18f4      	adds	r4, r6, r3
 800f722:	4622      	mov	r2, r4
 800f724:	4616      	mov	r6, r2
 800f726:	3201      	adds	r2, #1
 800f728:	7830      	ldrb	r0, [r6, #0]
 800f72a:	f7ff ff93 	bl	800f654 <__hexdig_fun>
 800f72e:	2800      	cmp	r0, #0
 800f730:	d1f8      	bne.n	800f724 <__gethex+0xa6>
 800f732:	b10c      	cbz	r4, 800f738 <__gethex+0xba>
 800f734:	1ba4      	subs	r4, r4, r6
 800f736:	00a4      	lsls	r4, r4, #2
 800f738:	7833      	ldrb	r3, [r6, #0]
 800f73a:	2b50      	cmp	r3, #80	; 0x50
 800f73c:	d001      	beq.n	800f742 <__gethex+0xc4>
 800f73e:	2b70      	cmp	r3, #112	; 0x70
 800f740:	d140      	bne.n	800f7c4 <__gethex+0x146>
 800f742:	7873      	ldrb	r3, [r6, #1]
 800f744:	2b2b      	cmp	r3, #43	; 0x2b
 800f746:	d031      	beq.n	800f7ac <__gethex+0x12e>
 800f748:	2b2d      	cmp	r3, #45	; 0x2d
 800f74a:	d033      	beq.n	800f7b4 <__gethex+0x136>
 800f74c:	1c71      	adds	r1, r6, #1
 800f74e:	f04f 0900 	mov.w	r9, #0
 800f752:	7808      	ldrb	r0, [r1, #0]
 800f754:	f7ff ff7e 	bl	800f654 <__hexdig_fun>
 800f758:	1e43      	subs	r3, r0, #1
 800f75a:	b2db      	uxtb	r3, r3
 800f75c:	2b18      	cmp	r3, #24
 800f75e:	d831      	bhi.n	800f7c4 <__gethex+0x146>
 800f760:	f1a0 0210 	sub.w	r2, r0, #16
 800f764:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800f768:	f7ff ff74 	bl	800f654 <__hexdig_fun>
 800f76c:	1e43      	subs	r3, r0, #1
 800f76e:	b2db      	uxtb	r3, r3
 800f770:	2b18      	cmp	r3, #24
 800f772:	d922      	bls.n	800f7ba <__gethex+0x13c>
 800f774:	f1b9 0f00 	cmp.w	r9, #0
 800f778:	d000      	beq.n	800f77c <__gethex+0xfe>
 800f77a:	4252      	negs	r2, r2
 800f77c:	4414      	add	r4, r2
 800f77e:	f8ca 1000 	str.w	r1, [sl]
 800f782:	b30d      	cbz	r5, 800f7c8 <__gethex+0x14a>
 800f784:	f1bb 0f00 	cmp.w	fp, #0
 800f788:	bf0c      	ite	eq
 800f78a:	2706      	moveq	r7, #6
 800f78c:	2700      	movne	r7, #0
 800f78e:	4638      	mov	r0, r7
 800f790:	b00b      	add	sp, #44	; 0x2c
 800f792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f796:	f10b 0b01 	add.w	fp, fp, #1
 800f79a:	e78a      	b.n	800f6b2 <__gethex+0x34>
 800f79c:	2500      	movs	r5, #0
 800f79e:	462c      	mov	r4, r5
 800f7a0:	e7ae      	b.n	800f700 <__gethex+0x82>
 800f7a2:	463e      	mov	r6, r7
 800f7a4:	2501      	movs	r5, #1
 800f7a6:	e7c7      	b.n	800f738 <__gethex+0xba>
 800f7a8:	4604      	mov	r4, r0
 800f7aa:	e7fb      	b.n	800f7a4 <__gethex+0x126>
 800f7ac:	f04f 0900 	mov.w	r9, #0
 800f7b0:	1cb1      	adds	r1, r6, #2
 800f7b2:	e7ce      	b.n	800f752 <__gethex+0xd4>
 800f7b4:	f04f 0901 	mov.w	r9, #1
 800f7b8:	e7fa      	b.n	800f7b0 <__gethex+0x132>
 800f7ba:	230a      	movs	r3, #10
 800f7bc:	fb03 0202 	mla	r2, r3, r2, r0
 800f7c0:	3a10      	subs	r2, #16
 800f7c2:	e7cf      	b.n	800f764 <__gethex+0xe6>
 800f7c4:	4631      	mov	r1, r6
 800f7c6:	e7da      	b.n	800f77e <__gethex+0x100>
 800f7c8:	1bf3      	subs	r3, r6, r7
 800f7ca:	3b01      	subs	r3, #1
 800f7cc:	4629      	mov	r1, r5
 800f7ce:	2b07      	cmp	r3, #7
 800f7d0:	dc49      	bgt.n	800f866 <__gethex+0x1e8>
 800f7d2:	9802      	ldr	r0, [sp, #8]
 800f7d4:	f000 fa52 	bl	800fc7c <_Balloc>
 800f7d8:	9b01      	ldr	r3, [sp, #4]
 800f7da:	f100 0914 	add.w	r9, r0, #20
 800f7de:	f04f 0b00 	mov.w	fp, #0
 800f7e2:	f1c3 0301 	rsb	r3, r3, #1
 800f7e6:	4605      	mov	r5, r0
 800f7e8:	f8cd 9010 	str.w	r9, [sp, #16]
 800f7ec:	46da      	mov	sl, fp
 800f7ee:	9308      	str	r3, [sp, #32]
 800f7f0:	42b7      	cmp	r7, r6
 800f7f2:	d33b      	bcc.n	800f86c <__gethex+0x1ee>
 800f7f4:	9804      	ldr	r0, [sp, #16]
 800f7f6:	f840 ab04 	str.w	sl, [r0], #4
 800f7fa:	eba0 0009 	sub.w	r0, r0, r9
 800f7fe:	1080      	asrs	r0, r0, #2
 800f800:	6128      	str	r0, [r5, #16]
 800f802:	0147      	lsls	r7, r0, #5
 800f804:	4650      	mov	r0, sl
 800f806:	f000 fafd 	bl	800fe04 <__hi0bits>
 800f80a:	f8d8 6000 	ldr.w	r6, [r8]
 800f80e:	1a3f      	subs	r7, r7, r0
 800f810:	42b7      	cmp	r7, r6
 800f812:	dd64      	ble.n	800f8de <__gethex+0x260>
 800f814:	1bbf      	subs	r7, r7, r6
 800f816:	4639      	mov	r1, r7
 800f818:	4628      	mov	r0, r5
 800f81a:	f000 fe0d 	bl	8010438 <__any_on>
 800f81e:	4682      	mov	sl, r0
 800f820:	b178      	cbz	r0, 800f842 <__gethex+0x1c4>
 800f822:	1e7b      	subs	r3, r7, #1
 800f824:	1159      	asrs	r1, r3, #5
 800f826:	f003 021f 	and.w	r2, r3, #31
 800f82a:	f04f 0a01 	mov.w	sl, #1
 800f82e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800f832:	fa0a f202 	lsl.w	r2, sl, r2
 800f836:	420a      	tst	r2, r1
 800f838:	d003      	beq.n	800f842 <__gethex+0x1c4>
 800f83a:	4553      	cmp	r3, sl
 800f83c:	dc46      	bgt.n	800f8cc <__gethex+0x24e>
 800f83e:	f04f 0a02 	mov.w	sl, #2
 800f842:	4639      	mov	r1, r7
 800f844:	4628      	mov	r0, r5
 800f846:	f7ff fecb 	bl	800f5e0 <rshift>
 800f84a:	443c      	add	r4, r7
 800f84c:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f850:	42a3      	cmp	r3, r4
 800f852:	da52      	bge.n	800f8fa <__gethex+0x27c>
 800f854:	4629      	mov	r1, r5
 800f856:	9802      	ldr	r0, [sp, #8]
 800f858:	f000 fa44 	bl	800fce4 <_Bfree>
 800f85c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f85e:	2300      	movs	r3, #0
 800f860:	6013      	str	r3, [r2, #0]
 800f862:	27a3      	movs	r7, #163	; 0xa3
 800f864:	e793      	b.n	800f78e <__gethex+0x110>
 800f866:	3101      	adds	r1, #1
 800f868:	105b      	asrs	r3, r3, #1
 800f86a:	e7b0      	b.n	800f7ce <__gethex+0x150>
 800f86c:	1e73      	subs	r3, r6, #1
 800f86e:	9305      	str	r3, [sp, #20]
 800f870:	9a07      	ldr	r2, [sp, #28]
 800f872:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f876:	4293      	cmp	r3, r2
 800f878:	d018      	beq.n	800f8ac <__gethex+0x22e>
 800f87a:	f1bb 0f20 	cmp.w	fp, #32
 800f87e:	d107      	bne.n	800f890 <__gethex+0x212>
 800f880:	9b04      	ldr	r3, [sp, #16]
 800f882:	f8c3 a000 	str.w	sl, [r3]
 800f886:	3304      	adds	r3, #4
 800f888:	f04f 0a00 	mov.w	sl, #0
 800f88c:	9304      	str	r3, [sp, #16]
 800f88e:	46d3      	mov	fp, sl
 800f890:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800f894:	f7ff fede 	bl	800f654 <__hexdig_fun>
 800f898:	f000 000f 	and.w	r0, r0, #15
 800f89c:	fa00 f00b 	lsl.w	r0, r0, fp
 800f8a0:	ea4a 0a00 	orr.w	sl, sl, r0
 800f8a4:	f10b 0b04 	add.w	fp, fp, #4
 800f8a8:	9b05      	ldr	r3, [sp, #20]
 800f8aa:	e00d      	b.n	800f8c8 <__gethex+0x24a>
 800f8ac:	9b05      	ldr	r3, [sp, #20]
 800f8ae:	9a08      	ldr	r2, [sp, #32]
 800f8b0:	4413      	add	r3, r2
 800f8b2:	42bb      	cmp	r3, r7
 800f8b4:	d3e1      	bcc.n	800f87a <__gethex+0x1fc>
 800f8b6:	4618      	mov	r0, r3
 800f8b8:	9a01      	ldr	r2, [sp, #4]
 800f8ba:	9903      	ldr	r1, [sp, #12]
 800f8bc:	9309      	str	r3, [sp, #36]	; 0x24
 800f8be:	f000 ff3d 	bl	801073c <strncmp>
 800f8c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f8c4:	2800      	cmp	r0, #0
 800f8c6:	d1d8      	bne.n	800f87a <__gethex+0x1fc>
 800f8c8:	461e      	mov	r6, r3
 800f8ca:	e791      	b.n	800f7f0 <__gethex+0x172>
 800f8cc:	1eb9      	subs	r1, r7, #2
 800f8ce:	4628      	mov	r0, r5
 800f8d0:	f000 fdb2 	bl	8010438 <__any_on>
 800f8d4:	2800      	cmp	r0, #0
 800f8d6:	d0b2      	beq.n	800f83e <__gethex+0x1c0>
 800f8d8:	f04f 0a03 	mov.w	sl, #3
 800f8dc:	e7b1      	b.n	800f842 <__gethex+0x1c4>
 800f8de:	da09      	bge.n	800f8f4 <__gethex+0x276>
 800f8e0:	1bf7      	subs	r7, r6, r7
 800f8e2:	4629      	mov	r1, r5
 800f8e4:	463a      	mov	r2, r7
 800f8e6:	9802      	ldr	r0, [sp, #8]
 800f8e8:	f000 fbc8 	bl	801007c <__lshift>
 800f8ec:	1be4      	subs	r4, r4, r7
 800f8ee:	4605      	mov	r5, r0
 800f8f0:	f100 0914 	add.w	r9, r0, #20
 800f8f4:	f04f 0a00 	mov.w	sl, #0
 800f8f8:	e7a8      	b.n	800f84c <__gethex+0x1ce>
 800f8fa:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800f8fe:	42a0      	cmp	r0, r4
 800f900:	dd6a      	ble.n	800f9d8 <__gethex+0x35a>
 800f902:	1b04      	subs	r4, r0, r4
 800f904:	42a6      	cmp	r6, r4
 800f906:	dc2e      	bgt.n	800f966 <__gethex+0x2e8>
 800f908:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f90c:	2b02      	cmp	r3, #2
 800f90e:	d022      	beq.n	800f956 <__gethex+0x2d8>
 800f910:	2b03      	cmp	r3, #3
 800f912:	d024      	beq.n	800f95e <__gethex+0x2e0>
 800f914:	2b01      	cmp	r3, #1
 800f916:	d115      	bne.n	800f944 <__gethex+0x2c6>
 800f918:	42a6      	cmp	r6, r4
 800f91a:	d113      	bne.n	800f944 <__gethex+0x2c6>
 800f91c:	2e01      	cmp	r6, #1
 800f91e:	dc0b      	bgt.n	800f938 <__gethex+0x2ba>
 800f920:	9a06      	ldr	r2, [sp, #24]
 800f922:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f926:	6013      	str	r3, [r2, #0]
 800f928:	2301      	movs	r3, #1
 800f92a:	612b      	str	r3, [r5, #16]
 800f92c:	f8c9 3000 	str.w	r3, [r9]
 800f930:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800f932:	2762      	movs	r7, #98	; 0x62
 800f934:	601d      	str	r5, [r3, #0]
 800f936:	e72a      	b.n	800f78e <__gethex+0x110>
 800f938:	1e71      	subs	r1, r6, #1
 800f93a:	4628      	mov	r0, r5
 800f93c:	f000 fd7c 	bl	8010438 <__any_on>
 800f940:	2800      	cmp	r0, #0
 800f942:	d1ed      	bne.n	800f920 <__gethex+0x2a2>
 800f944:	4629      	mov	r1, r5
 800f946:	9802      	ldr	r0, [sp, #8]
 800f948:	f000 f9cc 	bl	800fce4 <_Bfree>
 800f94c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800f94e:	2300      	movs	r3, #0
 800f950:	6013      	str	r3, [r2, #0]
 800f952:	2750      	movs	r7, #80	; 0x50
 800f954:	e71b      	b.n	800f78e <__gethex+0x110>
 800f956:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f958:	2b00      	cmp	r3, #0
 800f95a:	d0e1      	beq.n	800f920 <__gethex+0x2a2>
 800f95c:	e7f2      	b.n	800f944 <__gethex+0x2c6>
 800f95e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f960:	2b00      	cmp	r3, #0
 800f962:	d1dd      	bne.n	800f920 <__gethex+0x2a2>
 800f964:	e7ee      	b.n	800f944 <__gethex+0x2c6>
 800f966:	1e67      	subs	r7, r4, #1
 800f968:	f1ba 0f00 	cmp.w	sl, #0
 800f96c:	d131      	bne.n	800f9d2 <__gethex+0x354>
 800f96e:	b127      	cbz	r7, 800f97a <__gethex+0x2fc>
 800f970:	4639      	mov	r1, r7
 800f972:	4628      	mov	r0, r5
 800f974:	f000 fd60 	bl	8010438 <__any_on>
 800f978:	4682      	mov	sl, r0
 800f97a:	117a      	asrs	r2, r7, #5
 800f97c:	2301      	movs	r3, #1
 800f97e:	f007 071f 	and.w	r7, r7, #31
 800f982:	fa03 f707 	lsl.w	r7, r3, r7
 800f986:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800f98a:	4621      	mov	r1, r4
 800f98c:	421f      	tst	r7, r3
 800f98e:	4628      	mov	r0, r5
 800f990:	bf18      	it	ne
 800f992:	f04a 0a02 	orrne.w	sl, sl, #2
 800f996:	1b36      	subs	r6, r6, r4
 800f998:	f7ff fe22 	bl	800f5e0 <rshift>
 800f99c:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800f9a0:	2702      	movs	r7, #2
 800f9a2:	f1ba 0f00 	cmp.w	sl, #0
 800f9a6:	d048      	beq.n	800fa3a <__gethex+0x3bc>
 800f9a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f9ac:	2b02      	cmp	r3, #2
 800f9ae:	d015      	beq.n	800f9dc <__gethex+0x35e>
 800f9b0:	2b03      	cmp	r3, #3
 800f9b2:	d017      	beq.n	800f9e4 <__gethex+0x366>
 800f9b4:	2b01      	cmp	r3, #1
 800f9b6:	d109      	bne.n	800f9cc <__gethex+0x34e>
 800f9b8:	f01a 0f02 	tst.w	sl, #2
 800f9bc:	d006      	beq.n	800f9cc <__gethex+0x34e>
 800f9be:	f8d9 3000 	ldr.w	r3, [r9]
 800f9c2:	ea4a 0a03 	orr.w	sl, sl, r3
 800f9c6:	f01a 0f01 	tst.w	sl, #1
 800f9ca:	d10e      	bne.n	800f9ea <__gethex+0x36c>
 800f9cc:	f047 0710 	orr.w	r7, r7, #16
 800f9d0:	e033      	b.n	800fa3a <__gethex+0x3bc>
 800f9d2:	f04f 0a01 	mov.w	sl, #1
 800f9d6:	e7d0      	b.n	800f97a <__gethex+0x2fc>
 800f9d8:	2701      	movs	r7, #1
 800f9da:	e7e2      	b.n	800f9a2 <__gethex+0x324>
 800f9dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f9de:	f1c3 0301 	rsb	r3, r3, #1
 800f9e2:	9315      	str	r3, [sp, #84]	; 0x54
 800f9e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d0f0      	beq.n	800f9cc <__gethex+0x34e>
 800f9ea:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800f9ee:	f105 0314 	add.w	r3, r5, #20
 800f9f2:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800f9f6:	eb03 010a 	add.w	r1, r3, sl
 800f9fa:	f04f 0c00 	mov.w	ip, #0
 800f9fe:	4618      	mov	r0, r3
 800fa00:	f853 2b04 	ldr.w	r2, [r3], #4
 800fa04:	f1b2 3fff 	cmp.w	r2, #4294967295
 800fa08:	d01c      	beq.n	800fa44 <__gethex+0x3c6>
 800fa0a:	3201      	adds	r2, #1
 800fa0c:	6002      	str	r2, [r0, #0]
 800fa0e:	2f02      	cmp	r7, #2
 800fa10:	f105 0314 	add.w	r3, r5, #20
 800fa14:	d138      	bne.n	800fa88 <__gethex+0x40a>
 800fa16:	f8d8 2000 	ldr.w	r2, [r8]
 800fa1a:	3a01      	subs	r2, #1
 800fa1c:	42b2      	cmp	r2, r6
 800fa1e:	d10a      	bne.n	800fa36 <__gethex+0x3b8>
 800fa20:	1171      	asrs	r1, r6, #5
 800fa22:	2201      	movs	r2, #1
 800fa24:	f006 061f 	and.w	r6, r6, #31
 800fa28:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fa2c:	fa02 f606 	lsl.w	r6, r2, r6
 800fa30:	421e      	tst	r6, r3
 800fa32:	bf18      	it	ne
 800fa34:	4617      	movne	r7, r2
 800fa36:	f047 0720 	orr.w	r7, r7, #32
 800fa3a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800fa3c:	601d      	str	r5, [r3, #0]
 800fa3e:	9b06      	ldr	r3, [sp, #24]
 800fa40:	601c      	str	r4, [r3, #0]
 800fa42:	e6a4      	b.n	800f78e <__gethex+0x110>
 800fa44:	4299      	cmp	r1, r3
 800fa46:	f843 cc04 	str.w	ip, [r3, #-4]
 800fa4a:	d8d8      	bhi.n	800f9fe <__gethex+0x380>
 800fa4c:	68ab      	ldr	r3, [r5, #8]
 800fa4e:	4599      	cmp	r9, r3
 800fa50:	db12      	blt.n	800fa78 <__gethex+0x3fa>
 800fa52:	6869      	ldr	r1, [r5, #4]
 800fa54:	9802      	ldr	r0, [sp, #8]
 800fa56:	3101      	adds	r1, #1
 800fa58:	f000 f910 	bl	800fc7c <_Balloc>
 800fa5c:	692a      	ldr	r2, [r5, #16]
 800fa5e:	3202      	adds	r2, #2
 800fa60:	f105 010c 	add.w	r1, r5, #12
 800fa64:	4683      	mov	fp, r0
 800fa66:	0092      	lsls	r2, r2, #2
 800fa68:	300c      	adds	r0, #12
 800fa6a:	f7fd fb09 	bl	800d080 <memcpy>
 800fa6e:	4629      	mov	r1, r5
 800fa70:	9802      	ldr	r0, [sp, #8]
 800fa72:	f000 f937 	bl	800fce4 <_Bfree>
 800fa76:	465d      	mov	r5, fp
 800fa78:	692b      	ldr	r3, [r5, #16]
 800fa7a:	1c5a      	adds	r2, r3, #1
 800fa7c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800fa80:	612a      	str	r2, [r5, #16]
 800fa82:	2201      	movs	r2, #1
 800fa84:	615a      	str	r2, [r3, #20]
 800fa86:	e7c2      	b.n	800fa0e <__gethex+0x390>
 800fa88:	692a      	ldr	r2, [r5, #16]
 800fa8a:	454a      	cmp	r2, r9
 800fa8c:	dd0b      	ble.n	800faa6 <__gethex+0x428>
 800fa8e:	2101      	movs	r1, #1
 800fa90:	4628      	mov	r0, r5
 800fa92:	f7ff fda5 	bl	800f5e0 <rshift>
 800fa96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fa9a:	3401      	adds	r4, #1
 800fa9c:	42a3      	cmp	r3, r4
 800fa9e:	f6ff aed9 	blt.w	800f854 <__gethex+0x1d6>
 800faa2:	2701      	movs	r7, #1
 800faa4:	e7c7      	b.n	800fa36 <__gethex+0x3b8>
 800faa6:	f016 061f 	ands.w	r6, r6, #31
 800faaa:	d0fa      	beq.n	800faa2 <__gethex+0x424>
 800faac:	449a      	add	sl, r3
 800faae:	f1c6 0620 	rsb	r6, r6, #32
 800fab2:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800fab6:	f000 f9a5 	bl	800fe04 <__hi0bits>
 800faba:	42b0      	cmp	r0, r6
 800fabc:	dbe7      	blt.n	800fa8e <__gethex+0x410>
 800fabe:	e7f0      	b.n	800faa2 <__gethex+0x424>

0800fac0 <L_shift>:
 800fac0:	f1c2 0208 	rsb	r2, r2, #8
 800fac4:	0092      	lsls	r2, r2, #2
 800fac6:	b570      	push	{r4, r5, r6, lr}
 800fac8:	f1c2 0620 	rsb	r6, r2, #32
 800facc:	6843      	ldr	r3, [r0, #4]
 800face:	6804      	ldr	r4, [r0, #0]
 800fad0:	fa03 f506 	lsl.w	r5, r3, r6
 800fad4:	432c      	orrs	r4, r5
 800fad6:	40d3      	lsrs	r3, r2
 800fad8:	6004      	str	r4, [r0, #0]
 800fada:	f840 3f04 	str.w	r3, [r0, #4]!
 800fade:	4288      	cmp	r0, r1
 800fae0:	d3f4      	bcc.n	800facc <L_shift+0xc>
 800fae2:	bd70      	pop	{r4, r5, r6, pc}

0800fae4 <__match>:
 800fae4:	b530      	push	{r4, r5, lr}
 800fae6:	6803      	ldr	r3, [r0, #0]
 800fae8:	3301      	adds	r3, #1
 800faea:	f811 4b01 	ldrb.w	r4, [r1], #1
 800faee:	b914      	cbnz	r4, 800faf6 <__match+0x12>
 800faf0:	6003      	str	r3, [r0, #0]
 800faf2:	2001      	movs	r0, #1
 800faf4:	bd30      	pop	{r4, r5, pc}
 800faf6:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fafa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800fafe:	2d19      	cmp	r5, #25
 800fb00:	bf98      	it	ls
 800fb02:	3220      	addls	r2, #32
 800fb04:	42a2      	cmp	r2, r4
 800fb06:	d0f0      	beq.n	800faea <__match+0x6>
 800fb08:	2000      	movs	r0, #0
 800fb0a:	e7f3      	b.n	800faf4 <__match+0x10>

0800fb0c <__hexnan>:
 800fb0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb10:	680b      	ldr	r3, [r1, #0]
 800fb12:	6801      	ldr	r1, [r0, #0]
 800fb14:	115f      	asrs	r7, r3, #5
 800fb16:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800fb1a:	f013 031f 	ands.w	r3, r3, #31
 800fb1e:	b087      	sub	sp, #28
 800fb20:	bf18      	it	ne
 800fb22:	3704      	addne	r7, #4
 800fb24:	2500      	movs	r5, #0
 800fb26:	1f3e      	subs	r6, r7, #4
 800fb28:	4682      	mov	sl, r0
 800fb2a:	4690      	mov	r8, r2
 800fb2c:	9301      	str	r3, [sp, #4]
 800fb2e:	f847 5c04 	str.w	r5, [r7, #-4]
 800fb32:	46b1      	mov	r9, r6
 800fb34:	4634      	mov	r4, r6
 800fb36:	9502      	str	r5, [sp, #8]
 800fb38:	46ab      	mov	fp, r5
 800fb3a:	784a      	ldrb	r2, [r1, #1]
 800fb3c:	1c4b      	adds	r3, r1, #1
 800fb3e:	9303      	str	r3, [sp, #12]
 800fb40:	b342      	cbz	r2, 800fb94 <__hexnan+0x88>
 800fb42:	4610      	mov	r0, r2
 800fb44:	9105      	str	r1, [sp, #20]
 800fb46:	9204      	str	r2, [sp, #16]
 800fb48:	f7ff fd84 	bl	800f654 <__hexdig_fun>
 800fb4c:	2800      	cmp	r0, #0
 800fb4e:	d143      	bne.n	800fbd8 <__hexnan+0xcc>
 800fb50:	9a04      	ldr	r2, [sp, #16]
 800fb52:	9905      	ldr	r1, [sp, #20]
 800fb54:	2a20      	cmp	r2, #32
 800fb56:	d818      	bhi.n	800fb8a <__hexnan+0x7e>
 800fb58:	9b02      	ldr	r3, [sp, #8]
 800fb5a:	459b      	cmp	fp, r3
 800fb5c:	dd13      	ble.n	800fb86 <__hexnan+0x7a>
 800fb5e:	454c      	cmp	r4, r9
 800fb60:	d206      	bcs.n	800fb70 <__hexnan+0x64>
 800fb62:	2d07      	cmp	r5, #7
 800fb64:	dc04      	bgt.n	800fb70 <__hexnan+0x64>
 800fb66:	462a      	mov	r2, r5
 800fb68:	4649      	mov	r1, r9
 800fb6a:	4620      	mov	r0, r4
 800fb6c:	f7ff ffa8 	bl	800fac0 <L_shift>
 800fb70:	4544      	cmp	r4, r8
 800fb72:	d944      	bls.n	800fbfe <__hexnan+0xf2>
 800fb74:	2300      	movs	r3, #0
 800fb76:	f1a4 0904 	sub.w	r9, r4, #4
 800fb7a:	f844 3c04 	str.w	r3, [r4, #-4]
 800fb7e:	f8cd b008 	str.w	fp, [sp, #8]
 800fb82:	464c      	mov	r4, r9
 800fb84:	461d      	mov	r5, r3
 800fb86:	9903      	ldr	r1, [sp, #12]
 800fb88:	e7d7      	b.n	800fb3a <__hexnan+0x2e>
 800fb8a:	2a29      	cmp	r2, #41	; 0x29
 800fb8c:	d14a      	bne.n	800fc24 <__hexnan+0x118>
 800fb8e:	3102      	adds	r1, #2
 800fb90:	f8ca 1000 	str.w	r1, [sl]
 800fb94:	f1bb 0f00 	cmp.w	fp, #0
 800fb98:	d044      	beq.n	800fc24 <__hexnan+0x118>
 800fb9a:	454c      	cmp	r4, r9
 800fb9c:	d206      	bcs.n	800fbac <__hexnan+0xa0>
 800fb9e:	2d07      	cmp	r5, #7
 800fba0:	dc04      	bgt.n	800fbac <__hexnan+0xa0>
 800fba2:	462a      	mov	r2, r5
 800fba4:	4649      	mov	r1, r9
 800fba6:	4620      	mov	r0, r4
 800fba8:	f7ff ff8a 	bl	800fac0 <L_shift>
 800fbac:	4544      	cmp	r4, r8
 800fbae:	d928      	bls.n	800fc02 <__hexnan+0xf6>
 800fbb0:	4643      	mov	r3, r8
 800fbb2:	f854 2b04 	ldr.w	r2, [r4], #4
 800fbb6:	f843 2b04 	str.w	r2, [r3], #4
 800fbba:	42a6      	cmp	r6, r4
 800fbbc:	d2f9      	bcs.n	800fbb2 <__hexnan+0xa6>
 800fbbe:	2200      	movs	r2, #0
 800fbc0:	f843 2b04 	str.w	r2, [r3], #4
 800fbc4:	429e      	cmp	r6, r3
 800fbc6:	d2fb      	bcs.n	800fbc0 <__hexnan+0xb4>
 800fbc8:	6833      	ldr	r3, [r6, #0]
 800fbca:	b91b      	cbnz	r3, 800fbd4 <__hexnan+0xc8>
 800fbcc:	4546      	cmp	r6, r8
 800fbce:	d127      	bne.n	800fc20 <__hexnan+0x114>
 800fbd0:	2301      	movs	r3, #1
 800fbd2:	6033      	str	r3, [r6, #0]
 800fbd4:	2005      	movs	r0, #5
 800fbd6:	e026      	b.n	800fc26 <__hexnan+0x11a>
 800fbd8:	3501      	adds	r5, #1
 800fbda:	2d08      	cmp	r5, #8
 800fbdc:	f10b 0b01 	add.w	fp, fp, #1
 800fbe0:	dd06      	ble.n	800fbf0 <__hexnan+0xe4>
 800fbe2:	4544      	cmp	r4, r8
 800fbe4:	d9cf      	bls.n	800fb86 <__hexnan+0x7a>
 800fbe6:	2300      	movs	r3, #0
 800fbe8:	f844 3c04 	str.w	r3, [r4, #-4]
 800fbec:	2501      	movs	r5, #1
 800fbee:	3c04      	subs	r4, #4
 800fbf0:	6822      	ldr	r2, [r4, #0]
 800fbf2:	f000 000f 	and.w	r0, r0, #15
 800fbf6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800fbfa:	6020      	str	r0, [r4, #0]
 800fbfc:	e7c3      	b.n	800fb86 <__hexnan+0x7a>
 800fbfe:	2508      	movs	r5, #8
 800fc00:	e7c1      	b.n	800fb86 <__hexnan+0x7a>
 800fc02:	9b01      	ldr	r3, [sp, #4]
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d0df      	beq.n	800fbc8 <__hexnan+0xbc>
 800fc08:	f04f 32ff 	mov.w	r2, #4294967295
 800fc0c:	f1c3 0320 	rsb	r3, r3, #32
 800fc10:	fa22 f303 	lsr.w	r3, r2, r3
 800fc14:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800fc18:	401a      	ands	r2, r3
 800fc1a:	f847 2c04 	str.w	r2, [r7, #-4]
 800fc1e:	e7d3      	b.n	800fbc8 <__hexnan+0xbc>
 800fc20:	3e04      	subs	r6, #4
 800fc22:	e7d1      	b.n	800fbc8 <__hexnan+0xbc>
 800fc24:	2004      	movs	r0, #4
 800fc26:	b007      	add	sp, #28
 800fc28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fc2c <__locale_ctype_ptr_l>:
 800fc2c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800fc30:	4770      	bx	lr

0800fc32 <__localeconv_l>:
 800fc32:	30f0      	adds	r0, #240	; 0xf0
 800fc34:	4770      	bx	lr
	...

0800fc38 <_localeconv_r>:
 800fc38:	4b04      	ldr	r3, [pc, #16]	; (800fc4c <_localeconv_r+0x14>)
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	6a18      	ldr	r0, [r3, #32]
 800fc3e:	4b04      	ldr	r3, [pc, #16]	; (800fc50 <_localeconv_r+0x18>)
 800fc40:	2800      	cmp	r0, #0
 800fc42:	bf08      	it	eq
 800fc44:	4618      	moveq	r0, r3
 800fc46:	30f0      	adds	r0, #240	; 0xf0
 800fc48:	4770      	bx	lr
 800fc4a:	bf00      	nop
 800fc4c:	20000028 	.word	0x20000028
 800fc50:	2000008c 	.word	0x2000008c

0800fc54 <__ascii_mbtowc>:
 800fc54:	b082      	sub	sp, #8
 800fc56:	b901      	cbnz	r1, 800fc5a <__ascii_mbtowc+0x6>
 800fc58:	a901      	add	r1, sp, #4
 800fc5a:	b142      	cbz	r2, 800fc6e <__ascii_mbtowc+0x1a>
 800fc5c:	b14b      	cbz	r3, 800fc72 <__ascii_mbtowc+0x1e>
 800fc5e:	7813      	ldrb	r3, [r2, #0]
 800fc60:	600b      	str	r3, [r1, #0]
 800fc62:	7812      	ldrb	r2, [r2, #0]
 800fc64:	1c10      	adds	r0, r2, #0
 800fc66:	bf18      	it	ne
 800fc68:	2001      	movne	r0, #1
 800fc6a:	b002      	add	sp, #8
 800fc6c:	4770      	bx	lr
 800fc6e:	4610      	mov	r0, r2
 800fc70:	e7fb      	b.n	800fc6a <__ascii_mbtowc+0x16>
 800fc72:	f06f 0001 	mvn.w	r0, #1
 800fc76:	e7f8      	b.n	800fc6a <__ascii_mbtowc+0x16>

0800fc78 <__malloc_lock>:
 800fc78:	4770      	bx	lr

0800fc7a <__malloc_unlock>:
 800fc7a:	4770      	bx	lr

0800fc7c <_Balloc>:
 800fc7c:	b570      	push	{r4, r5, r6, lr}
 800fc7e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800fc80:	4604      	mov	r4, r0
 800fc82:	460e      	mov	r6, r1
 800fc84:	b93d      	cbnz	r5, 800fc96 <_Balloc+0x1a>
 800fc86:	2010      	movs	r0, #16
 800fc88:	f7fd f9f2 	bl	800d070 <malloc>
 800fc8c:	6260      	str	r0, [r4, #36]	; 0x24
 800fc8e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800fc92:	6005      	str	r5, [r0, #0]
 800fc94:	60c5      	str	r5, [r0, #12]
 800fc96:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800fc98:	68eb      	ldr	r3, [r5, #12]
 800fc9a:	b183      	cbz	r3, 800fcbe <_Balloc+0x42>
 800fc9c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fc9e:	68db      	ldr	r3, [r3, #12]
 800fca0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800fca4:	b9b8      	cbnz	r0, 800fcd6 <_Balloc+0x5a>
 800fca6:	2101      	movs	r1, #1
 800fca8:	fa01 f506 	lsl.w	r5, r1, r6
 800fcac:	1d6a      	adds	r2, r5, #5
 800fcae:	0092      	lsls	r2, r2, #2
 800fcb0:	4620      	mov	r0, r4
 800fcb2:	f000 fbe2 	bl	801047a <_calloc_r>
 800fcb6:	b160      	cbz	r0, 800fcd2 <_Balloc+0x56>
 800fcb8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800fcbc:	e00e      	b.n	800fcdc <_Balloc+0x60>
 800fcbe:	2221      	movs	r2, #33	; 0x21
 800fcc0:	2104      	movs	r1, #4
 800fcc2:	4620      	mov	r0, r4
 800fcc4:	f000 fbd9 	bl	801047a <_calloc_r>
 800fcc8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800fcca:	60e8      	str	r0, [r5, #12]
 800fccc:	68db      	ldr	r3, [r3, #12]
 800fcce:	2b00      	cmp	r3, #0
 800fcd0:	d1e4      	bne.n	800fc9c <_Balloc+0x20>
 800fcd2:	2000      	movs	r0, #0
 800fcd4:	bd70      	pop	{r4, r5, r6, pc}
 800fcd6:	6802      	ldr	r2, [r0, #0]
 800fcd8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800fcdc:	2300      	movs	r3, #0
 800fcde:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800fce2:	e7f7      	b.n	800fcd4 <_Balloc+0x58>

0800fce4 <_Bfree>:
 800fce4:	b570      	push	{r4, r5, r6, lr}
 800fce6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800fce8:	4606      	mov	r6, r0
 800fcea:	460d      	mov	r5, r1
 800fcec:	b93c      	cbnz	r4, 800fcfe <_Bfree+0x1a>
 800fcee:	2010      	movs	r0, #16
 800fcf0:	f7fd f9be 	bl	800d070 <malloc>
 800fcf4:	6270      	str	r0, [r6, #36]	; 0x24
 800fcf6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800fcfa:	6004      	str	r4, [r0, #0]
 800fcfc:	60c4      	str	r4, [r0, #12]
 800fcfe:	b13d      	cbz	r5, 800fd10 <_Bfree+0x2c>
 800fd00:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800fd02:	686a      	ldr	r2, [r5, #4]
 800fd04:	68db      	ldr	r3, [r3, #12]
 800fd06:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800fd0a:	6029      	str	r1, [r5, #0]
 800fd0c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800fd10:	bd70      	pop	{r4, r5, r6, pc}

0800fd12 <__multadd>:
 800fd12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fd16:	690d      	ldr	r5, [r1, #16]
 800fd18:	461f      	mov	r7, r3
 800fd1a:	4606      	mov	r6, r0
 800fd1c:	460c      	mov	r4, r1
 800fd1e:	f101 0c14 	add.w	ip, r1, #20
 800fd22:	2300      	movs	r3, #0
 800fd24:	f8dc 0000 	ldr.w	r0, [ip]
 800fd28:	b281      	uxth	r1, r0
 800fd2a:	fb02 7101 	mla	r1, r2, r1, r7
 800fd2e:	0c0f      	lsrs	r7, r1, #16
 800fd30:	0c00      	lsrs	r0, r0, #16
 800fd32:	fb02 7000 	mla	r0, r2, r0, r7
 800fd36:	b289      	uxth	r1, r1
 800fd38:	3301      	adds	r3, #1
 800fd3a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800fd3e:	429d      	cmp	r5, r3
 800fd40:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800fd44:	f84c 1b04 	str.w	r1, [ip], #4
 800fd48:	dcec      	bgt.n	800fd24 <__multadd+0x12>
 800fd4a:	b1d7      	cbz	r7, 800fd82 <__multadd+0x70>
 800fd4c:	68a3      	ldr	r3, [r4, #8]
 800fd4e:	42ab      	cmp	r3, r5
 800fd50:	dc12      	bgt.n	800fd78 <__multadd+0x66>
 800fd52:	6861      	ldr	r1, [r4, #4]
 800fd54:	4630      	mov	r0, r6
 800fd56:	3101      	adds	r1, #1
 800fd58:	f7ff ff90 	bl	800fc7c <_Balloc>
 800fd5c:	6922      	ldr	r2, [r4, #16]
 800fd5e:	3202      	adds	r2, #2
 800fd60:	f104 010c 	add.w	r1, r4, #12
 800fd64:	4680      	mov	r8, r0
 800fd66:	0092      	lsls	r2, r2, #2
 800fd68:	300c      	adds	r0, #12
 800fd6a:	f7fd f989 	bl	800d080 <memcpy>
 800fd6e:	4621      	mov	r1, r4
 800fd70:	4630      	mov	r0, r6
 800fd72:	f7ff ffb7 	bl	800fce4 <_Bfree>
 800fd76:	4644      	mov	r4, r8
 800fd78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800fd7c:	3501      	adds	r5, #1
 800fd7e:	615f      	str	r7, [r3, #20]
 800fd80:	6125      	str	r5, [r4, #16]
 800fd82:	4620      	mov	r0, r4
 800fd84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800fd88 <__s2b>:
 800fd88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fd8c:	460c      	mov	r4, r1
 800fd8e:	4615      	mov	r5, r2
 800fd90:	461f      	mov	r7, r3
 800fd92:	2209      	movs	r2, #9
 800fd94:	3308      	adds	r3, #8
 800fd96:	4606      	mov	r6, r0
 800fd98:	fb93 f3f2 	sdiv	r3, r3, r2
 800fd9c:	2100      	movs	r1, #0
 800fd9e:	2201      	movs	r2, #1
 800fda0:	429a      	cmp	r2, r3
 800fda2:	db20      	blt.n	800fde6 <__s2b+0x5e>
 800fda4:	4630      	mov	r0, r6
 800fda6:	f7ff ff69 	bl	800fc7c <_Balloc>
 800fdaa:	9b08      	ldr	r3, [sp, #32]
 800fdac:	6143      	str	r3, [r0, #20]
 800fdae:	2d09      	cmp	r5, #9
 800fdb0:	f04f 0301 	mov.w	r3, #1
 800fdb4:	6103      	str	r3, [r0, #16]
 800fdb6:	dd19      	ble.n	800fdec <__s2b+0x64>
 800fdb8:	f104 0809 	add.w	r8, r4, #9
 800fdbc:	46c1      	mov	r9, r8
 800fdbe:	442c      	add	r4, r5
 800fdc0:	f819 3b01 	ldrb.w	r3, [r9], #1
 800fdc4:	4601      	mov	r1, r0
 800fdc6:	3b30      	subs	r3, #48	; 0x30
 800fdc8:	220a      	movs	r2, #10
 800fdca:	4630      	mov	r0, r6
 800fdcc:	f7ff ffa1 	bl	800fd12 <__multadd>
 800fdd0:	45a1      	cmp	r9, r4
 800fdd2:	d1f5      	bne.n	800fdc0 <__s2b+0x38>
 800fdd4:	eb08 0405 	add.w	r4, r8, r5
 800fdd8:	3c08      	subs	r4, #8
 800fdda:	1b2d      	subs	r5, r5, r4
 800fddc:	1963      	adds	r3, r4, r5
 800fdde:	42bb      	cmp	r3, r7
 800fde0:	db07      	blt.n	800fdf2 <__s2b+0x6a>
 800fde2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fde6:	0052      	lsls	r2, r2, #1
 800fde8:	3101      	adds	r1, #1
 800fdea:	e7d9      	b.n	800fda0 <__s2b+0x18>
 800fdec:	340a      	adds	r4, #10
 800fdee:	2509      	movs	r5, #9
 800fdf0:	e7f3      	b.n	800fdda <__s2b+0x52>
 800fdf2:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fdf6:	4601      	mov	r1, r0
 800fdf8:	3b30      	subs	r3, #48	; 0x30
 800fdfa:	220a      	movs	r2, #10
 800fdfc:	4630      	mov	r0, r6
 800fdfe:	f7ff ff88 	bl	800fd12 <__multadd>
 800fe02:	e7eb      	b.n	800fddc <__s2b+0x54>

0800fe04 <__hi0bits>:
 800fe04:	0c02      	lsrs	r2, r0, #16
 800fe06:	0412      	lsls	r2, r2, #16
 800fe08:	4603      	mov	r3, r0
 800fe0a:	b9b2      	cbnz	r2, 800fe3a <__hi0bits+0x36>
 800fe0c:	0403      	lsls	r3, r0, #16
 800fe0e:	2010      	movs	r0, #16
 800fe10:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800fe14:	bf04      	itt	eq
 800fe16:	021b      	lsleq	r3, r3, #8
 800fe18:	3008      	addeq	r0, #8
 800fe1a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800fe1e:	bf04      	itt	eq
 800fe20:	011b      	lsleq	r3, r3, #4
 800fe22:	3004      	addeq	r0, #4
 800fe24:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800fe28:	bf04      	itt	eq
 800fe2a:	009b      	lsleq	r3, r3, #2
 800fe2c:	3002      	addeq	r0, #2
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	db06      	blt.n	800fe40 <__hi0bits+0x3c>
 800fe32:	005b      	lsls	r3, r3, #1
 800fe34:	d503      	bpl.n	800fe3e <__hi0bits+0x3a>
 800fe36:	3001      	adds	r0, #1
 800fe38:	4770      	bx	lr
 800fe3a:	2000      	movs	r0, #0
 800fe3c:	e7e8      	b.n	800fe10 <__hi0bits+0xc>
 800fe3e:	2020      	movs	r0, #32
 800fe40:	4770      	bx	lr

0800fe42 <__lo0bits>:
 800fe42:	6803      	ldr	r3, [r0, #0]
 800fe44:	f013 0207 	ands.w	r2, r3, #7
 800fe48:	4601      	mov	r1, r0
 800fe4a:	d00b      	beq.n	800fe64 <__lo0bits+0x22>
 800fe4c:	07da      	lsls	r2, r3, #31
 800fe4e:	d423      	bmi.n	800fe98 <__lo0bits+0x56>
 800fe50:	0798      	lsls	r0, r3, #30
 800fe52:	bf49      	itett	mi
 800fe54:	085b      	lsrmi	r3, r3, #1
 800fe56:	089b      	lsrpl	r3, r3, #2
 800fe58:	2001      	movmi	r0, #1
 800fe5a:	600b      	strmi	r3, [r1, #0]
 800fe5c:	bf5c      	itt	pl
 800fe5e:	600b      	strpl	r3, [r1, #0]
 800fe60:	2002      	movpl	r0, #2
 800fe62:	4770      	bx	lr
 800fe64:	b298      	uxth	r0, r3
 800fe66:	b9a8      	cbnz	r0, 800fe94 <__lo0bits+0x52>
 800fe68:	0c1b      	lsrs	r3, r3, #16
 800fe6a:	2010      	movs	r0, #16
 800fe6c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800fe70:	bf04      	itt	eq
 800fe72:	0a1b      	lsreq	r3, r3, #8
 800fe74:	3008      	addeq	r0, #8
 800fe76:	071a      	lsls	r2, r3, #28
 800fe78:	bf04      	itt	eq
 800fe7a:	091b      	lsreq	r3, r3, #4
 800fe7c:	3004      	addeq	r0, #4
 800fe7e:	079a      	lsls	r2, r3, #30
 800fe80:	bf04      	itt	eq
 800fe82:	089b      	lsreq	r3, r3, #2
 800fe84:	3002      	addeq	r0, #2
 800fe86:	07da      	lsls	r2, r3, #31
 800fe88:	d402      	bmi.n	800fe90 <__lo0bits+0x4e>
 800fe8a:	085b      	lsrs	r3, r3, #1
 800fe8c:	d006      	beq.n	800fe9c <__lo0bits+0x5a>
 800fe8e:	3001      	adds	r0, #1
 800fe90:	600b      	str	r3, [r1, #0]
 800fe92:	4770      	bx	lr
 800fe94:	4610      	mov	r0, r2
 800fe96:	e7e9      	b.n	800fe6c <__lo0bits+0x2a>
 800fe98:	2000      	movs	r0, #0
 800fe9a:	4770      	bx	lr
 800fe9c:	2020      	movs	r0, #32
 800fe9e:	4770      	bx	lr

0800fea0 <__i2b>:
 800fea0:	b510      	push	{r4, lr}
 800fea2:	460c      	mov	r4, r1
 800fea4:	2101      	movs	r1, #1
 800fea6:	f7ff fee9 	bl	800fc7c <_Balloc>
 800feaa:	2201      	movs	r2, #1
 800feac:	6144      	str	r4, [r0, #20]
 800feae:	6102      	str	r2, [r0, #16]
 800feb0:	bd10      	pop	{r4, pc}

0800feb2 <__multiply>:
 800feb2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800feb6:	4614      	mov	r4, r2
 800feb8:	690a      	ldr	r2, [r1, #16]
 800feba:	6923      	ldr	r3, [r4, #16]
 800febc:	429a      	cmp	r2, r3
 800febe:	bfb8      	it	lt
 800fec0:	460b      	movlt	r3, r1
 800fec2:	4688      	mov	r8, r1
 800fec4:	bfbc      	itt	lt
 800fec6:	46a0      	movlt	r8, r4
 800fec8:	461c      	movlt	r4, r3
 800feca:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800fece:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800fed2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fed6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800feda:	eb07 0609 	add.w	r6, r7, r9
 800fede:	42b3      	cmp	r3, r6
 800fee0:	bfb8      	it	lt
 800fee2:	3101      	addlt	r1, #1
 800fee4:	f7ff feca 	bl	800fc7c <_Balloc>
 800fee8:	f100 0514 	add.w	r5, r0, #20
 800feec:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800fef0:	462b      	mov	r3, r5
 800fef2:	2200      	movs	r2, #0
 800fef4:	4573      	cmp	r3, lr
 800fef6:	d316      	bcc.n	800ff26 <__multiply+0x74>
 800fef8:	f104 0214 	add.w	r2, r4, #20
 800fefc:	f108 0114 	add.w	r1, r8, #20
 800ff00:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ff04:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ff08:	9300      	str	r3, [sp, #0]
 800ff0a:	9b00      	ldr	r3, [sp, #0]
 800ff0c:	9201      	str	r2, [sp, #4]
 800ff0e:	4293      	cmp	r3, r2
 800ff10:	d80c      	bhi.n	800ff2c <__multiply+0x7a>
 800ff12:	2e00      	cmp	r6, #0
 800ff14:	dd03      	ble.n	800ff1e <__multiply+0x6c>
 800ff16:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d05d      	beq.n	800ffda <__multiply+0x128>
 800ff1e:	6106      	str	r6, [r0, #16]
 800ff20:	b003      	add	sp, #12
 800ff22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ff26:	f843 2b04 	str.w	r2, [r3], #4
 800ff2a:	e7e3      	b.n	800fef4 <__multiply+0x42>
 800ff2c:	f8b2 b000 	ldrh.w	fp, [r2]
 800ff30:	f1bb 0f00 	cmp.w	fp, #0
 800ff34:	d023      	beq.n	800ff7e <__multiply+0xcc>
 800ff36:	4689      	mov	r9, r1
 800ff38:	46ac      	mov	ip, r5
 800ff3a:	f04f 0800 	mov.w	r8, #0
 800ff3e:	f859 4b04 	ldr.w	r4, [r9], #4
 800ff42:	f8dc a000 	ldr.w	sl, [ip]
 800ff46:	b2a3      	uxth	r3, r4
 800ff48:	fa1f fa8a 	uxth.w	sl, sl
 800ff4c:	fb0b a303 	mla	r3, fp, r3, sl
 800ff50:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ff54:	f8dc 4000 	ldr.w	r4, [ip]
 800ff58:	4443      	add	r3, r8
 800ff5a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ff5e:	fb0b 840a 	mla	r4, fp, sl, r8
 800ff62:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ff66:	46e2      	mov	sl, ip
 800ff68:	b29b      	uxth	r3, r3
 800ff6a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ff6e:	454f      	cmp	r7, r9
 800ff70:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ff74:	f84a 3b04 	str.w	r3, [sl], #4
 800ff78:	d82b      	bhi.n	800ffd2 <__multiply+0x120>
 800ff7a:	f8cc 8004 	str.w	r8, [ip, #4]
 800ff7e:	9b01      	ldr	r3, [sp, #4]
 800ff80:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800ff84:	3204      	adds	r2, #4
 800ff86:	f1ba 0f00 	cmp.w	sl, #0
 800ff8a:	d020      	beq.n	800ffce <__multiply+0x11c>
 800ff8c:	682b      	ldr	r3, [r5, #0]
 800ff8e:	4689      	mov	r9, r1
 800ff90:	46a8      	mov	r8, r5
 800ff92:	f04f 0b00 	mov.w	fp, #0
 800ff96:	f8b9 c000 	ldrh.w	ip, [r9]
 800ff9a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800ff9e:	fb0a 440c 	mla	r4, sl, ip, r4
 800ffa2:	445c      	add	r4, fp
 800ffa4:	46c4      	mov	ip, r8
 800ffa6:	b29b      	uxth	r3, r3
 800ffa8:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ffac:	f84c 3b04 	str.w	r3, [ip], #4
 800ffb0:	f859 3b04 	ldr.w	r3, [r9], #4
 800ffb4:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800ffb8:	0c1b      	lsrs	r3, r3, #16
 800ffba:	fb0a b303 	mla	r3, sl, r3, fp
 800ffbe:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800ffc2:	454f      	cmp	r7, r9
 800ffc4:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800ffc8:	d805      	bhi.n	800ffd6 <__multiply+0x124>
 800ffca:	f8c8 3004 	str.w	r3, [r8, #4]
 800ffce:	3504      	adds	r5, #4
 800ffd0:	e79b      	b.n	800ff0a <__multiply+0x58>
 800ffd2:	46d4      	mov	ip, sl
 800ffd4:	e7b3      	b.n	800ff3e <__multiply+0x8c>
 800ffd6:	46e0      	mov	r8, ip
 800ffd8:	e7dd      	b.n	800ff96 <__multiply+0xe4>
 800ffda:	3e01      	subs	r6, #1
 800ffdc:	e799      	b.n	800ff12 <__multiply+0x60>
	...

0800ffe0 <__pow5mult>:
 800ffe0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ffe4:	4615      	mov	r5, r2
 800ffe6:	f012 0203 	ands.w	r2, r2, #3
 800ffea:	4606      	mov	r6, r0
 800ffec:	460f      	mov	r7, r1
 800ffee:	d007      	beq.n	8010000 <__pow5mult+0x20>
 800fff0:	3a01      	subs	r2, #1
 800fff2:	4c21      	ldr	r4, [pc, #132]	; (8010078 <__pow5mult+0x98>)
 800fff4:	2300      	movs	r3, #0
 800fff6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800fffa:	f7ff fe8a 	bl	800fd12 <__multadd>
 800fffe:	4607      	mov	r7, r0
 8010000:	10ad      	asrs	r5, r5, #2
 8010002:	d035      	beq.n	8010070 <__pow5mult+0x90>
 8010004:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010006:	b93c      	cbnz	r4, 8010018 <__pow5mult+0x38>
 8010008:	2010      	movs	r0, #16
 801000a:	f7fd f831 	bl	800d070 <malloc>
 801000e:	6270      	str	r0, [r6, #36]	; 0x24
 8010010:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010014:	6004      	str	r4, [r0, #0]
 8010016:	60c4      	str	r4, [r0, #12]
 8010018:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801001c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010020:	b94c      	cbnz	r4, 8010036 <__pow5mult+0x56>
 8010022:	f240 2171 	movw	r1, #625	; 0x271
 8010026:	4630      	mov	r0, r6
 8010028:	f7ff ff3a 	bl	800fea0 <__i2b>
 801002c:	2300      	movs	r3, #0
 801002e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010032:	4604      	mov	r4, r0
 8010034:	6003      	str	r3, [r0, #0]
 8010036:	f04f 0800 	mov.w	r8, #0
 801003a:	07eb      	lsls	r3, r5, #31
 801003c:	d50a      	bpl.n	8010054 <__pow5mult+0x74>
 801003e:	4639      	mov	r1, r7
 8010040:	4622      	mov	r2, r4
 8010042:	4630      	mov	r0, r6
 8010044:	f7ff ff35 	bl	800feb2 <__multiply>
 8010048:	4639      	mov	r1, r7
 801004a:	4681      	mov	r9, r0
 801004c:	4630      	mov	r0, r6
 801004e:	f7ff fe49 	bl	800fce4 <_Bfree>
 8010052:	464f      	mov	r7, r9
 8010054:	106d      	asrs	r5, r5, #1
 8010056:	d00b      	beq.n	8010070 <__pow5mult+0x90>
 8010058:	6820      	ldr	r0, [r4, #0]
 801005a:	b938      	cbnz	r0, 801006c <__pow5mult+0x8c>
 801005c:	4622      	mov	r2, r4
 801005e:	4621      	mov	r1, r4
 8010060:	4630      	mov	r0, r6
 8010062:	f7ff ff26 	bl	800feb2 <__multiply>
 8010066:	6020      	str	r0, [r4, #0]
 8010068:	f8c0 8000 	str.w	r8, [r0]
 801006c:	4604      	mov	r4, r0
 801006e:	e7e4      	b.n	801003a <__pow5mult+0x5a>
 8010070:	4638      	mov	r0, r7
 8010072:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010076:	bf00      	nop
 8010078:	080140b8 	.word	0x080140b8

0801007c <__lshift>:
 801007c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010080:	460c      	mov	r4, r1
 8010082:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010086:	6923      	ldr	r3, [r4, #16]
 8010088:	6849      	ldr	r1, [r1, #4]
 801008a:	eb0a 0903 	add.w	r9, sl, r3
 801008e:	68a3      	ldr	r3, [r4, #8]
 8010090:	4607      	mov	r7, r0
 8010092:	4616      	mov	r6, r2
 8010094:	f109 0501 	add.w	r5, r9, #1
 8010098:	42ab      	cmp	r3, r5
 801009a:	db32      	blt.n	8010102 <__lshift+0x86>
 801009c:	4638      	mov	r0, r7
 801009e:	f7ff fded 	bl	800fc7c <_Balloc>
 80100a2:	2300      	movs	r3, #0
 80100a4:	4680      	mov	r8, r0
 80100a6:	f100 0114 	add.w	r1, r0, #20
 80100aa:	461a      	mov	r2, r3
 80100ac:	4553      	cmp	r3, sl
 80100ae:	db2b      	blt.n	8010108 <__lshift+0x8c>
 80100b0:	6920      	ldr	r0, [r4, #16]
 80100b2:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80100b6:	f104 0314 	add.w	r3, r4, #20
 80100ba:	f016 021f 	ands.w	r2, r6, #31
 80100be:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80100c2:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80100c6:	d025      	beq.n	8010114 <__lshift+0x98>
 80100c8:	f1c2 0e20 	rsb	lr, r2, #32
 80100cc:	2000      	movs	r0, #0
 80100ce:	681e      	ldr	r6, [r3, #0]
 80100d0:	468a      	mov	sl, r1
 80100d2:	4096      	lsls	r6, r2
 80100d4:	4330      	orrs	r0, r6
 80100d6:	f84a 0b04 	str.w	r0, [sl], #4
 80100da:	f853 0b04 	ldr.w	r0, [r3], #4
 80100de:	459c      	cmp	ip, r3
 80100e0:	fa20 f00e 	lsr.w	r0, r0, lr
 80100e4:	d814      	bhi.n	8010110 <__lshift+0x94>
 80100e6:	6048      	str	r0, [r1, #4]
 80100e8:	b108      	cbz	r0, 80100ee <__lshift+0x72>
 80100ea:	f109 0502 	add.w	r5, r9, #2
 80100ee:	3d01      	subs	r5, #1
 80100f0:	4638      	mov	r0, r7
 80100f2:	f8c8 5010 	str.w	r5, [r8, #16]
 80100f6:	4621      	mov	r1, r4
 80100f8:	f7ff fdf4 	bl	800fce4 <_Bfree>
 80100fc:	4640      	mov	r0, r8
 80100fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010102:	3101      	adds	r1, #1
 8010104:	005b      	lsls	r3, r3, #1
 8010106:	e7c7      	b.n	8010098 <__lshift+0x1c>
 8010108:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 801010c:	3301      	adds	r3, #1
 801010e:	e7cd      	b.n	80100ac <__lshift+0x30>
 8010110:	4651      	mov	r1, sl
 8010112:	e7dc      	b.n	80100ce <__lshift+0x52>
 8010114:	3904      	subs	r1, #4
 8010116:	f853 2b04 	ldr.w	r2, [r3], #4
 801011a:	f841 2f04 	str.w	r2, [r1, #4]!
 801011e:	459c      	cmp	ip, r3
 8010120:	d8f9      	bhi.n	8010116 <__lshift+0x9a>
 8010122:	e7e4      	b.n	80100ee <__lshift+0x72>

08010124 <__mcmp>:
 8010124:	6903      	ldr	r3, [r0, #16]
 8010126:	690a      	ldr	r2, [r1, #16]
 8010128:	1a9b      	subs	r3, r3, r2
 801012a:	b530      	push	{r4, r5, lr}
 801012c:	d10c      	bne.n	8010148 <__mcmp+0x24>
 801012e:	0092      	lsls	r2, r2, #2
 8010130:	3014      	adds	r0, #20
 8010132:	3114      	adds	r1, #20
 8010134:	1884      	adds	r4, r0, r2
 8010136:	4411      	add	r1, r2
 8010138:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801013c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010140:	4295      	cmp	r5, r2
 8010142:	d003      	beq.n	801014c <__mcmp+0x28>
 8010144:	d305      	bcc.n	8010152 <__mcmp+0x2e>
 8010146:	2301      	movs	r3, #1
 8010148:	4618      	mov	r0, r3
 801014a:	bd30      	pop	{r4, r5, pc}
 801014c:	42a0      	cmp	r0, r4
 801014e:	d3f3      	bcc.n	8010138 <__mcmp+0x14>
 8010150:	e7fa      	b.n	8010148 <__mcmp+0x24>
 8010152:	f04f 33ff 	mov.w	r3, #4294967295
 8010156:	e7f7      	b.n	8010148 <__mcmp+0x24>

08010158 <__mdiff>:
 8010158:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801015c:	460d      	mov	r5, r1
 801015e:	4607      	mov	r7, r0
 8010160:	4611      	mov	r1, r2
 8010162:	4628      	mov	r0, r5
 8010164:	4614      	mov	r4, r2
 8010166:	f7ff ffdd 	bl	8010124 <__mcmp>
 801016a:	1e06      	subs	r6, r0, #0
 801016c:	d108      	bne.n	8010180 <__mdiff+0x28>
 801016e:	4631      	mov	r1, r6
 8010170:	4638      	mov	r0, r7
 8010172:	f7ff fd83 	bl	800fc7c <_Balloc>
 8010176:	2301      	movs	r3, #1
 8010178:	e9c0 3604 	strd	r3, r6, [r0, #16]
 801017c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010180:	bfa4      	itt	ge
 8010182:	4623      	movge	r3, r4
 8010184:	462c      	movge	r4, r5
 8010186:	4638      	mov	r0, r7
 8010188:	6861      	ldr	r1, [r4, #4]
 801018a:	bfa6      	itte	ge
 801018c:	461d      	movge	r5, r3
 801018e:	2600      	movge	r6, #0
 8010190:	2601      	movlt	r6, #1
 8010192:	f7ff fd73 	bl	800fc7c <_Balloc>
 8010196:	692b      	ldr	r3, [r5, #16]
 8010198:	60c6      	str	r6, [r0, #12]
 801019a:	6926      	ldr	r6, [r4, #16]
 801019c:	f105 0914 	add.w	r9, r5, #20
 80101a0:	f104 0214 	add.w	r2, r4, #20
 80101a4:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 80101a8:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80101ac:	f100 0514 	add.w	r5, r0, #20
 80101b0:	f04f 0e00 	mov.w	lr, #0
 80101b4:	f852 ab04 	ldr.w	sl, [r2], #4
 80101b8:	f859 4b04 	ldr.w	r4, [r9], #4
 80101bc:	fa1e f18a 	uxtah	r1, lr, sl
 80101c0:	b2a3      	uxth	r3, r4
 80101c2:	1ac9      	subs	r1, r1, r3
 80101c4:	0c23      	lsrs	r3, r4, #16
 80101c6:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80101ca:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80101ce:	b289      	uxth	r1, r1
 80101d0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80101d4:	45c8      	cmp	r8, r9
 80101d6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80101da:	4694      	mov	ip, r2
 80101dc:	f845 3b04 	str.w	r3, [r5], #4
 80101e0:	d8e8      	bhi.n	80101b4 <__mdiff+0x5c>
 80101e2:	45bc      	cmp	ip, r7
 80101e4:	d304      	bcc.n	80101f0 <__mdiff+0x98>
 80101e6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80101ea:	b183      	cbz	r3, 801020e <__mdiff+0xb6>
 80101ec:	6106      	str	r6, [r0, #16]
 80101ee:	e7c5      	b.n	801017c <__mdiff+0x24>
 80101f0:	f85c 1b04 	ldr.w	r1, [ip], #4
 80101f4:	fa1e f381 	uxtah	r3, lr, r1
 80101f8:	141a      	asrs	r2, r3, #16
 80101fa:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80101fe:	b29b      	uxth	r3, r3
 8010200:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010204:	ea4f 4e22 	mov.w	lr, r2, asr #16
 8010208:	f845 3b04 	str.w	r3, [r5], #4
 801020c:	e7e9      	b.n	80101e2 <__mdiff+0x8a>
 801020e:	3e01      	subs	r6, #1
 8010210:	e7e9      	b.n	80101e6 <__mdiff+0x8e>
	...

08010214 <__ulp>:
 8010214:	4b12      	ldr	r3, [pc, #72]	; (8010260 <__ulp+0x4c>)
 8010216:	ee10 2a90 	vmov	r2, s1
 801021a:	401a      	ands	r2, r3
 801021c:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 8010220:	2b00      	cmp	r3, #0
 8010222:	dd04      	ble.n	801022e <__ulp+0x1a>
 8010224:	2000      	movs	r0, #0
 8010226:	4619      	mov	r1, r3
 8010228:	ec41 0b10 	vmov	d0, r0, r1
 801022c:	4770      	bx	lr
 801022e:	425b      	negs	r3, r3
 8010230:	151b      	asrs	r3, r3, #20
 8010232:	2b13      	cmp	r3, #19
 8010234:	f04f 0000 	mov.w	r0, #0
 8010238:	f04f 0100 	mov.w	r1, #0
 801023c:	dc04      	bgt.n	8010248 <__ulp+0x34>
 801023e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8010242:	fa42 f103 	asr.w	r1, r2, r3
 8010246:	e7ef      	b.n	8010228 <__ulp+0x14>
 8010248:	3b14      	subs	r3, #20
 801024a:	2b1e      	cmp	r3, #30
 801024c:	f04f 0201 	mov.w	r2, #1
 8010250:	bfda      	itte	le
 8010252:	f1c3 031f 	rsble	r3, r3, #31
 8010256:	fa02 f303 	lslle.w	r3, r2, r3
 801025a:	4613      	movgt	r3, r2
 801025c:	4618      	mov	r0, r3
 801025e:	e7e3      	b.n	8010228 <__ulp+0x14>
 8010260:	7ff00000 	.word	0x7ff00000

08010264 <__b2d>:
 8010264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010266:	6905      	ldr	r5, [r0, #16]
 8010268:	f100 0714 	add.w	r7, r0, #20
 801026c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8010270:	1f2e      	subs	r6, r5, #4
 8010272:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8010276:	4620      	mov	r0, r4
 8010278:	f7ff fdc4 	bl	800fe04 <__hi0bits>
 801027c:	f1c0 0320 	rsb	r3, r0, #32
 8010280:	280a      	cmp	r0, #10
 8010282:	600b      	str	r3, [r1, #0]
 8010284:	f8df c074 	ldr.w	ip, [pc, #116]	; 80102fc <__b2d+0x98>
 8010288:	dc14      	bgt.n	80102b4 <__b2d+0x50>
 801028a:	f1c0 0e0b 	rsb	lr, r0, #11
 801028e:	fa24 f10e 	lsr.w	r1, r4, lr
 8010292:	42b7      	cmp	r7, r6
 8010294:	ea41 030c 	orr.w	r3, r1, ip
 8010298:	bf34      	ite	cc
 801029a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 801029e:	2100      	movcs	r1, #0
 80102a0:	3015      	adds	r0, #21
 80102a2:	fa04 f000 	lsl.w	r0, r4, r0
 80102a6:	fa21 f10e 	lsr.w	r1, r1, lr
 80102aa:	ea40 0201 	orr.w	r2, r0, r1
 80102ae:	ec43 2b10 	vmov	d0, r2, r3
 80102b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80102b4:	42b7      	cmp	r7, r6
 80102b6:	bf3a      	itte	cc
 80102b8:	f1a5 0608 	subcc.w	r6, r5, #8
 80102bc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80102c0:	2100      	movcs	r1, #0
 80102c2:	380b      	subs	r0, #11
 80102c4:	d015      	beq.n	80102f2 <__b2d+0x8e>
 80102c6:	4084      	lsls	r4, r0
 80102c8:	f1c0 0520 	rsb	r5, r0, #32
 80102cc:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 80102d0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 80102d4:	42be      	cmp	r6, r7
 80102d6:	fa21 fc05 	lsr.w	ip, r1, r5
 80102da:	ea44 030c 	orr.w	r3, r4, ip
 80102de:	bf8c      	ite	hi
 80102e0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 80102e4:	2400      	movls	r4, #0
 80102e6:	fa01 f000 	lsl.w	r0, r1, r0
 80102ea:	40ec      	lsrs	r4, r5
 80102ec:	ea40 0204 	orr.w	r2, r0, r4
 80102f0:	e7dd      	b.n	80102ae <__b2d+0x4a>
 80102f2:	ea44 030c 	orr.w	r3, r4, ip
 80102f6:	460a      	mov	r2, r1
 80102f8:	e7d9      	b.n	80102ae <__b2d+0x4a>
 80102fa:	bf00      	nop
 80102fc:	3ff00000 	.word	0x3ff00000

08010300 <__d2b>:
 8010300:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010304:	460e      	mov	r6, r1
 8010306:	2101      	movs	r1, #1
 8010308:	ec59 8b10 	vmov	r8, r9, d0
 801030c:	4615      	mov	r5, r2
 801030e:	f7ff fcb5 	bl	800fc7c <_Balloc>
 8010312:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8010316:	4607      	mov	r7, r0
 8010318:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801031c:	bb34      	cbnz	r4, 801036c <__d2b+0x6c>
 801031e:	9301      	str	r3, [sp, #4]
 8010320:	f1b8 0300 	subs.w	r3, r8, #0
 8010324:	d027      	beq.n	8010376 <__d2b+0x76>
 8010326:	a802      	add	r0, sp, #8
 8010328:	f840 3d08 	str.w	r3, [r0, #-8]!
 801032c:	f7ff fd89 	bl	800fe42 <__lo0bits>
 8010330:	9900      	ldr	r1, [sp, #0]
 8010332:	b1f0      	cbz	r0, 8010372 <__d2b+0x72>
 8010334:	9a01      	ldr	r2, [sp, #4]
 8010336:	f1c0 0320 	rsb	r3, r0, #32
 801033a:	fa02 f303 	lsl.w	r3, r2, r3
 801033e:	430b      	orrs	r3, r1
 8010340:	40c2      	lsrs	r2, r0
 8010342:	617b      	str	r3, [r7, #20]
 8010344:	9201      	str	r2, [sp, #4]
 8010346:	9b01      	ldr	r3, [sp, #4]
 8010348:	61bb      	str	r3, [r7, #24]
 801034a:	2b00      	cmp	r3, #0
 801034c:	bf14      	ite	ne
 801034e:	2102      	movne	r1, #2
 8010350:	2101      	moveq	r1, #1
 8010352:	6139      	str	r1, [r7, #16]
 8010354:	b1c4      	cbz	r4, 8010388 <__d2b+0x88>
 8010356:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 801035a:	4404      	add	r4, r0
 801035c:	6034      	str	r4, [r6, #0]
 801035e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010362:	6028      	str	r0, [r5, #0]
 8010364:	4638      	mov	r0, r7
 8010366:	b003      	add	sp, #12
 8010368:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801036c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010370:	e7d5      	b.n	801031e <__d2b+0x1e>
 8010372:	6179      	str	r1, [r7, #20]
 8010374:	e7e7      	b.n	8010346 <__d2b+0x46>
 8010376:	a801      	add	r0, sp, #4
 8010378:	f7ff fd63 	bl	800fe42 <__lo0bits>
 801037c:	9b01      	ldr	r3, [sp, #4]
 801037e:	617b      	str	r3, [r7, #20]
 8010380:	2101      	movs	r1, #1
 8010382:	6139      	str	r1, [r7, #16]
 8010384:	3020      	adds	r0, #32
 8010386:	e7e5      	b.n	8010354 <__d2b+0x54>
 8010388:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 801038c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010390:	6030      	str	r0, [r6, #0]
 8010392:	6918      	ldr	r0, [r3, #16]
 8010394:	f7ff fd36 	bl	800fe04 <__hi0bits>
 8010398:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 801039c:	e7e1      	b.n	8010362 <__d2b+0x62>

0801039e <__ratio>:
 801039e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80103a2:	4688      	mov	r8, r1
 80103a4:	4669      	mov	r1, sp
 80103a6:	4681      	mov	r9, r0
 80103a8:	f7ff ff5c 	bl	8010264 <__b2d>
 80103ac:	a901      	add	r1, sp, #4
 80103ae:	4640      	mov	r0, r8
 80103b0:	ec57 6b10 	vmov	r6, r7, d0
 80103b4:	f7ff ff56 	bl	8010264 <__b2d>
 80103b8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80103bc:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80103c0:	eba3 0c02 	sub.w	ip, r3, r2
 80103c4:	e9dd 3200 	ldrd	r3, r2, [sp]
 80103c8:	1a9b      	subs	r3, r3, r2
 80103ca:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80103ce:	ec5b ab10 	vmov	sl, fp, d0
 80103d2:	2b00      	cmp	r3, #0
 80103d4:	bfce      	itee	gt
 80103d6:	463a      	movgt	r2, r7
 80103d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80103dc:	465a      	movle	r2, fp
 80103de:	4659      	mov	r1, fp
 80103e0:	463d      	mov	r5, r7
 80103e2:	bfd4      	ite	le
 80103e4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 80103e8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 80103ec:	4630      	mov	r0, r6
 80103ee:	ee10 2a10 	vmov	r2, s0
 80103f2:	460b      	mov	r3, r1
 80103f4:	4629      	mov	r1, r5
 80103f6:	f7f0 fa39 	bl	800086c <__aeabi_ddiv>
 80103fa:	ec41 0b10 	vmov	d0, r0, r1
 80103fe:	b003      	add	sp, #12
 8010400:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010404 <__copybits>:
 8010404:	3901      	subs	r1, #1
 8010406:	b510      	push	{r4, lr}
 8010408:	1149      	asrs	r1, r1, #5
 801040a:	6914      	ldr	r4, [r2, #16]
 801040c:	3101      	adds	r1, #1
 801040e:	f102 0314 	add.w	r3, r2, #20
 8010412:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010416:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801041a:	42a3      	cmp	r3, r4
 801041c:	4602      	mov	r2, r0
 801041e:	d303      	bcc.n	8010428 <__copybits+0x24>
 8010420:	2300      	movs	r3, #0
 8010422:	428a      	cmp	r2, r1
 8010424:	d305      	bcc.n	8010432 <__copybits+0x2e>
 8010426:	bd10      	pop	{r4, pc}
 8010428:	f853 2b04 	ldr.w	r2, [r3], #4
 801042c:	f840 2b04 	str.w	r2, [r0], #4
 8010430:	e7f3      	b.n	801041a <__copybits+0x16>
 8010432:	f842 3b04 	str.w	r3, [r2], #4
 8010436:	e7f4      	b.n	8010422 <__copybits+0x1e>

08010438 <__any_on>:
 8010438:	f100 0214 	add.w	r2, r0, #20
 801043c:	6900      	ldr	r0, [r0, #16]
 801043e:	114b      	asrs	r3, r1, #5
 8010440:	4298      	cmp	r0, r3
 8010442:	b510      	push	{r4, lr}
 8010444:	db11      	blt.n	801046a <__any_on+0x32>
 8010446:	dd0a      	ble.n	801045e <__any_on+0x26>
 8010448:	f011 011f 	ands.w	r1, r1, #31
 801044c:	d007      	beq.n	801045e <__any_on+0x26>
 801044e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8010452:	fa24 f001 	lsr.w	r0, r4, r1
 8010456:	fa00 f101 	lsl.w	r1, r0, r1
 801045a:	428c      	cmp	r4, r1
 801045c:	d10b      	bne.n	8010476 <__any_on+0x3e>
 801045e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010462:	4293      	cmp	r3, r2
 8010464:	d803      	bhi.n	801046e <__any_on+0x36>
 8010466:	2000      	movs	r0, #0
 8010468:	bd10      	pop	{r4, pc}
 801046a:	4603      	mov	r3, r0
 801046c:	e7f7      	b.n	801045e <__any_on+0x26>
 801046e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010472:	2900      	cmp	r1, #0
 8010474:	d0f5      	beq.n	8010462 <__any_on+0x2a>
 8010476:	2001      	movs	r0, #1
 8010478:	e7f6      	b.n	8010468 <__any_on+0x30>

0801047a <_calloc_r>:
 801047a:	b538      	push	{r3, r4, r5, lr}
 801047c:	fb02 f401 	mul.w	r4, r2, r1
 8010480:	4621      	mov	r1, r4
 8010482:	f7fc fe5f 	bl	800d144 <_malloc_r>
 8010486:	4605      	mov	r5, r0
 8010488:	b118      	cbz	r0, 8010492 <_calloc_r+0x18>
 801048a:	4622      	mov	r2, r4
 801048c:	2100      	movs	r1, #0
 801048e:	f7fc fe02 	bl	800d096 <memset>
 8010492:	4628      	mov	r0, r5
 8010494:	bd38      	pop	{r3, r4, r5, pc}

08010496 <__ssputs_r>:
 8010496:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801049a:	688e      	ldr	r6, [r1, #8]
 801049c:	429e      	cmp	r6, r3
 801049e:	4682      	mov	sl, r0
 80104a0:	460c      	mov	r4, r1
 80104a2:	4690      	mov	r8, r2
 80104a4:	4699      	mov	r9, r3
 80104a6:	d837      	bhi.n	8010518 <__ssputs_r+0x82>
 80104a8:	898a      	ldrh	r2, [r1, #12]
 80104aa:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80104ae:	d031      	beq.n	8010514 <__ssputs_r+0x7e>
 80104b0:	6825      	ldr	r5, [r4, #0]
 80104b2:	6909      	ldr	r1, [r1, #16]
 80104b4:	1a6f      	subs	r7, r5, r1
 80104b6:	6965      	ldr	r5, [r4, #20]
 80104b8:	2302      	movs	r3, #2
 80104ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80104be:	fb95 f5f3 	sdiv	r5, r5, r3
 80104c2:	f109 0301 	add.w	r3, r9, #1
 80104c6:	443b      	add	r3, r7
 80104c8:	429d      	cmp	r5, r3
 80104ca:	bf38      	it	cc
 80104cc:	461d      	movcc	r5, r3
 80104ce:	0553      	lsls	r3, r2, #21
 80104d0:	d530      	bpl.n	8010534 <__ssputs_r+0x9e>
 80104d2:	4629      	mov	r1, r5
 80104d4:	f7fc fe36 	bl	800d144 <_malloc_r>
 80104d8:	4606      	mov	r6, r0
 80104da:	b950      	cbnz	r0, 80104f2 <__ssputs_r+0x5c>
 80104dc:	230c      	movs	r3, #12
 80104de:	f8ca 3000 	str.w	r3, [sl]
 80104e2:	89a3      	ldrh	r3, [r4, #12]
 80104e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80104e8:	81a3      	strh	r3, [r4, #12]
 80104ea:	f04f 30ff 	mov.w	r0, #4294967295
 80104ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80104f2:	463a      	mov	r2, r7
 80104f4:	6921      	ldr	r1, [r4, #16]
 80104f6:	f7fc fdc3 	bl	800d080 <memcpy>
 80104fa:	89a3      	ldrh	r3, [r4, #12]
 80104fc:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8010500:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8010504:	81a3      	strh	r3, [r4, #12]
 8010506:	6126      	str	r6, [r4, #16]
 8010508:	6165      	str	r5, [r4, #20]
 801050a:	443e      	add	r6, r7
 801050c:	1bed      	subs	r5, r5, r7
 801050e:	6026      	str	r6, [r4, #0]
 8010510:	60a5      	str	r5, [r4, #8]
 8010512:	464e      	mov	r6, r9
 8010514:	454e      	cmp	r6, r9
 8010516:	d900      	bls.n	801051a <__ssputs_r+0x84>
 8010518:	464e      	mov	r6, r9
 801051a:	4632      	mov	r2, r6
 801051c:	4641      	mov	r1, r8
 801051e:	6820      	ldr	r0, [r4, #0]
 8010520:	f000 f92b 	bl	801077a <memmove>
 8010524:	68a3      	ldr	r3, [r4, #8]
 8010526:	1b9b      	subs	r3, r3, r6
 8010528:	60a3      	str	r3, [r4, #8]
 801052a:	6823      	ldr	r3, [r4, #0]
 801052c:	441e      	add	r6, r3
 801052e:	6026      	str	r6, [r4, #0]
 8010530:	2000      	movs	r0, #0
 8010532:	e7dc      	b.n	80104ee <__ssputs_r+0x58>
 8010534:	462a      	mov	r2, r5
 8010536:	f000 f939 	bl	80107ac <_realloc_r>
 801053a:	4606      	mov	r6, r0
 801053c:	2800      	cmp	r0, #0
 801053e:	d1e2      	bne.n	8010506 <__ssputs_r+0x70>
 8010540:	6921      	ldr	r1, [r4, #16]
 8010542:	4650      	mov	r0, sl
 8010544:	f7fc fdb0 	bl	800d0a8 <_free_r>
 8010548:	e7c8      	b.n	80104dc <__ssputs_r+0x46>
	...

0801054c <_svfiprintf_r>:
 801054c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010550:	461d      	mov	r5, r3
 8010552:	898b      	ldrh	r3, [r1, #12]
 8010554:	061f      	lsls	r7, r3, #24
 8010556:	b09d      	sub	sp, #116	; 0x74
 8010558:	4680      	mov	r8, r0
 801055a:	460c      	mov	r4, r1
 801055c:	4616      	mov	r6, r2
 801055e:	d50f      	bpl.n	8010580 <_svfiprintf_r+0x34>
 8010560:	690b      	ldr	r3, [r1, #16]
 8010562:	b96b      	cbnz	r3, 8010580 <_svfiprintf_r+0x34>
 8010564:	2140      	movs	r1, #64	; 0x40
 8010566:	f7fc fded 	bl	800d144 <_malloc_r>
 801056a:	6020      	str	r0, [r4, #0]
 801056c:	6120      	str	r0, [r4, #16]
 801056e:	b928      	cbnz	r0, 801057c <_svfiprintf_r+0x30>
 8010570:	230c      	movs	r3, #12
 8010572:	f8c8 3000 	str.w	r3, [r8]
 8010576:	f04f 30ff 	mov.w	r0, #4294967295
 801057a:	e0c8      	b.n	801070e <_svfiprintf_r+0x1c2>
 801057c:	2340      	movs	r3, #64	; 0x40
 801057e:	6163      	str	r3, [r4, #20]
 8010580:	2300      	movs	r3, #0
 8010582:	9309      	str	r3, [sp, #36]	; 0x24
 8010584:	2320      	movs	r3, #32
 8010586:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801058a:	2330      	movs	r3, #48	; 0x30
 801058c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8010590:	9503      	str	r5, [sp, #12]
 8010592:	f04f 0b01 	mov.w	fp, #1
 8010596:	4637      	mov	r7, r6
 8010598:	463d      	mov	r5, r7
 801059a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801059e:	b10b      	cbz	r3, 80105a4 <_svfiprintf_r+0x58>
 80105a0:	2b25      	cmp	r3, #37	; 0x25
 80105a2:	d13e      	bne.n	8010622 <_svfiprintf_r+0xd6>
 80105a4:	ebb7 0a06 	subs.w	sl, r7, r6
 80105a8:	d00b      	beq.n	80105c2 <_svfiprintf_r+0x76>
 80105aa:	4653      	mov	r3, sl
 80105ac:	4632      	mov	r2, r6
 80105ae:	4621      	mov	r1, r4
 80105b0:	4640      	mov	r0, r8
 80105b2:	f7ff ff70 	bl	8010496 <__ssputs_r>
 80105b6:	3001      	adds	r0, #1
 80105b8:	f000 80a4 	beq.w	8010704 <_svfiprintf_r+0x1b8>
 80105bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105be:	4453      	add	r3, sl
 80105c0:	9309      	str	r3, [sp, #36]	; 0x24
 80105c2:	783b      	ldrb	r3, [r7, #0]
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	f000 809d 	beq.w	8010704 <_svfiprintf_r+0x1b8>
 80105ca:	2300      	movs	r3, #0
 80105cc:	f04f 32ff 	mov.w	r2, #4294967295
 80105d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80105d4:	9304      	str	r3, [sp, #16]
 80105d6:	9307      	str	r3, [sp, #28]
 80105d8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80105dc:	931a      	str	r3, [sp, #104]	; 0x68
 80105de:	462f      	mov	r7, r5
 80105e0:	2205      	movs	r2, #5
 80105e2:	f817 1b01 	ldrb.w	r1, [r7], #1
 80105e6:	4850      	ldr	r0, [pc, #320]	; (8010728 <_svfiprintf_r+0x1dc>)
 80105e8:	f7ef fe0a 	bl	8000200 <memchr>
 80105ec:	9b04      	ldr	r3, [sp, #16]
 80105ee:	b9d0      	cbnz	r0, 8010626 <_svfiprintf_r+0xda>
 80105f0:	06d9      	lsls	r1, r3, #27
 80105f2:	bf44      	itt	mi
 80105f4:	2220      	movmi	r2, #32
 80105f6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80105fa:	071a      	lsls	r2, r3, #28
 80105fc:	bf44      	itt	mi
 80105fe:	222b      	movmi	r2, #43	; 0x2b
 8010600:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8010604:	782a      	ldrb	r2, [r5, #0]
 8010606:	2a2a      	cmp	r2, #42	; 0x2a
 8010608:	d015      	beq.n	8010636 <_svfiprintf_r+0xea>
 801060a:	9a07      	ldr	r2, [sp, #28]
 801060c:	462f      	mov	r7, r5
 801060e:	2000      	movs	r0, #0
 8010610:	250a      	movs	r5, #10
 8010612:	4639      	mov	r1, r7
 8010614:	f811 3b01 	ldrb.w	r3, [r1], #1
 8010618:	3b30      	subs	r3, #48	; 0x30
 801061a:	2b09      	cmp	r3, #9
 801061c:	d94d      	bls.n	80106ba <_svfiprintf_r+0x16e>
 801061e:	b1b8      	cbz	r0, 8010650 <_svfiprintf_r+0x104>
 8010620:	e00f      	b.n	8010642 <_svfiprintf_r+0xf6>
 8010622:	462f      	mov	r7, r5
 8010624:	e7b8      	b.n	8010598 <_svfiprintf_r+0x4c>
 8010626:	4a40      	ldr	r2, [pc, #256]	; (8010728 <_svfiprintf_r+0x1dc>)
 8010628:	1a80      	subs	r0, r0, r2
 801062a:	fa0b f000 	lsl.w	r0, fp, r0
 801062e:	4318      	orrs	r0, r3
 8010630:	9004      	str	r0, [sp, #16]
 8010632:	463d      	mov	r5, r7
 8010634:	e7d3      	b.n	80105de <_svfiprintf_r+0x92>
 8010636:	9a03      	ldr	r2, [sp, #12]
 8010638:	1d11      	adds	r1, r2, #4
 801063a:	6812      	ldr	r2, [r2, #0]
 801063c:	9103      	str	r1, [sp, #12]
 801063e:	2a00      	cmp	r2, #0
 8010640:	db01      	blt.n	8010646 <_svfiprintf_r+0xfa>
 8010642:	9207      	str	r2, [sp, #28]
 8010644:	e004      	b.n	8010650 <_svfiprintf_r+0x104>
 8010646:	4252      	negs	r2, r2
 8010648:	f043 0302 	orr.w	r3, r3, #2
 801064c:	9207      	str	r2, [sp, #28]
 801064e:	9304      	str	r3, [sp, #16]
 8010650:	783b      	ldrb	r3, [r7, #0]
 8010652:	2b2e      	cmp	r3, #46	; 0x2e
 8010654:	d10c      	bne.n	8010670 <_svfiprintf_r+0x124>
 8010656:	787b      	ldrb	r3, [r7, #1]
 8010658:	2b2a      	cmp	r3, #42	; 0x2a
 801065a:	d133      	bne.n	80106c4 <_svfiprintf_r+0x178>
 801065c:	9b03      	ldr	r3, [sp, #12]
 801065e:	1d1a      	adds	r2, r3, #4
 8010660:	681b      	ldr	r3, [r3, #0]
 8010662:	9203      	str	r2, [sp, #12]
 8010664:	2b00      	cmp	r3, #0
 8010666:	bfb8      	it	lt
 8010668:	f04f 33ff 	movlt.w	r3, #4294967295
 801066c:	3702      	adds	r7, #2
 801066e:	9305      	str	r3, [sp, #20]
 8010670:	4d2e      	ldr	r5, [pc, #184]	; (801072c <_svfiprintf_r+0x1e0>)
 8010672:	7839      	ldrb	r1, [r7, #0]
 8010674:	2203      	movs	r2, #3
 8010676:	4628      	mov	r0, r5
 8010678:	f7ef fdc2 	bl	8000200 <memchr>
 801067c:	b138      	cbz	r0, 801068e <_svfiprintf_r+0x142>
 801067e:	2340      	movs	r3, #64	; 0x40
 8010680:	1b40      	subs	r0, r0, r5
 8010682:	fa03 f000 	lsl.w	r0, r3, r0
 8010686:	9b04      	ldr	r3, [sp, #16]
 8010688:	4303      	orrs	r3, r0
 801068a:	3701      	adds	r7, #1
 801068c:	9304      	str	r3, [sp, #16]
 801068e:	7839      	ldrb	r1, [r7, #0]
 8010690:	4827      	ldr	r0, [pc, #156]	; (8010730 <_svfiprintf_r+0x1e4>)
 8010692:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8010696:	2206      	movs	r2, #6
 8010698:	1c7e      	adds	r6, r7, #1
 801069a:	f7ef fdb1 	bl	8000200 <memchr>
 801069e:	2800      	cmp	r0, #0
 80106a0:	d038      	beq.n	8010714 <_svfiprintf_r+0x1c8>
 80106a2:	4b24      	ldr	r3, [pc, #144]	; (8010734 <_svfiprintf_r+0x1e8>)
 80106a4:	bb13      	cbnz	r3, 80106ec <_svfiprintf_r+0x1a0>
 80106a6:	9b03      	ldr	r3, [sp, #12]
 80106a8:	3307      	adds	r3, #7
 80106aa:	f023 0307 	bic.w	r3, r3, #7
 80106ae:	3308      	adds	r3, #8
 80106b0:	9303      	str	r3, [sp, #12]
 80106b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80106b4:	444b      	add	r3, r9
 80106b6:	9309      	str	r3, [sp, #36]	; 0x24
 80106b8:	e76d      	b.n	8010596 <_svfiprintf_r+0x4a>
 80106ba:	fb05 3202 	mla	r2, r5, r2, r3
 80106be:	2001      	movs	r0, #1
 80106c0:	460f      	mov	r7, r1
 80106c2:	e7a6      	b.n	8010612 <_svfiprintf_r+0xc6>
 80106c4:	2300      	movs	r3, #0
 80106c6:	3701      	adds	r7, #1
 80106c8:	9305      	str	r3, [sp, #20]
 80106ca:	4619      	mov	r1, r3
 80106cc:	250a      	movs	r5, #10
 80106ce:	4638      	mov	r0, r7
 80106d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80106d4:	3a30      	subs	r2, #48	; 0x30
 80106d6:	2a09      	cmp	r2, #9
 80106d8:	d903      	bls.n	80106e2 <_svfiprintf_r+0x196>
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d0c8      	beq.n	8010670 <_svfiprintf_r+0x124>
 80106de:	9105      	str	r1, [sp, #20]
 80106e0:	e7c6      	b.n	8010670 <_svfiprintf_r+0x124>
 80106e2:	fb05 2101 	mla	r1, r5, r1, r2
 80106e6:	2301      	movs	r3, #1
 80106e8:	4607      	mov	r7, r0
 80106ea:	e7f0      	b.n	80106ce <_svfiprintf_r+0x182>
 80106ec:	ab03      	add	r3, sp, #12
 80106ee:	9300      	str	r3, [sp, #0]
 80106f0:	4622      	mov	r2, r4
 80106f2:	4b11      	ldr	r3, [pc, #68]	; (8010738 <_svfiprintf_r+0x1ec>)
 80106f4:	a904      	add	r1, sp, #16
 80106f6:	4640      	mov	r0, r8
 80106f8:	f7fc fe12 	bl	800d320 <_printf_float>
 80106fc:	f1b0 3fff 	cmp.w	r0, #4294967295
 8010700:	4681      	mov	r9, r0
 8010702:	d1d6      	bne.n	80106b2 <_svfiprintf_r+0x166>
 8010704:	89a3      	ldrh	r3, [r4, #12]
 8010706:	065b      	lsls	r3, r3, #25
 8010708:	f53f af35 	bmi.w	8010576 <_svfiprintf_r+0x2a>
 801070c:	9809      	ldr	r0, [sp, #36]	; 0x24
 801070e:	b01d      	add	sp, #116	; 0x74
 8010710:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010714:	ab03      	add	r3, sp, #12
 8010716:	9300      	str	r3, [sp, #0]
 8010718:	4622      	mov	r2, r4
 801071a:	4b07      	ldr	r3, [pc, #28]	; (8010738 <_svfiprintf_r+0x1ec>)
 801071c:	a904      	add	r1, sp, #16
 801071e:	4640      	mov	r0, r8
 8010720:	f7fd f8b4 	bl	800d88c <_printf_i>
 8010724:	e7ea      	b.n	80106fc <_svfiprintf_r+0x1b0>
 8010726:	bf00      	nop
 8010728:	080140c4 	.word	0x080140c4
 801072c:	080140ca 	.word	0x080140ca
 8010730:	080140ce 	.word	0x080140ce
 8010734:	0800d321 	.word	0x0800d321
 8010738:	08010497 	.word	0x08010497

0801073c <strncmp>:
 801073c:	b510      	push	{r4, lr}
 801073e:	b16a      	cbz	r2, 801075c <strncmp+0x20>
 8010740:	3901      	subs	r1, #1
 8010742:	1884      	adds	r4, r0, r2
 8010744:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010748:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801074c:	4293      	cmp	r3, r2
 801074e:	d103      	bne.n	8010758 <strncmp+0x1c>
 8010750:	42a0      	cmp	r0, r4
 8010752:	d001      	beq.n	8010758 <strncmp+0x1c>
 8010754:	2b00      	cmp	r3, #0
 8010756:	d1f5      	bne.n	8010744 <strncmp+0x8>
 8010758:	1a98      	subs	r0, r3, r2
 801075a:	bd10      	pop	{r4, pc}
 801075c:	4610      	mov	r0, r2
 801075e:	e7fc      	b.n	801075a <strncmp+0x1e>

08010760 <__ascii_wctomb>:
 8010760:	b149      	cbz	r1, 8010776 <__ascii_wctomb+0x16>
 8010762:	2aff      	cmp	r2, #255	; 0xff
 8010764:	bf85      	ittet	hi
 8010766:	238a      	movhi	r3, #138	; 0x8a
 8010768:	6003      	strhi	r3, [r0, #0]
 801076a:	700a      	strbls	r2, [r1, #0]
 801076c:	f04f 30ff 	movhi.w	r0, #4294967295
 8010770:	bf98      	it	ls
 8010772:	2001      	movls	r0, #1
 8010774:	4770      	bx	lr
 8010776:	4608      	mov	r0, r1
 8010778:	4770      	bx	lr

0801077a <memmove>:
 801077a:	4288      	cmp	r0, r1
 801077c:	b510      	push	{r4, lr}
 801077e:	eb01 0302 	add.w	r3, r1, r2
 8010782:	d807      	bhi.n	8010794 <memmove+0x1a>
 8010784:	1e42      	subs	r2, r0, #1
 8010786:	4299      	cmp	r1, r3
 8010788:	d00a      	beq.n	80107a0 <memmove+0x26>
 801078a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801078e:	f802 4f01 	strb.w	r4, [r2, #1]!
 8010792:	e7f8      	b.n	8010786 <memmove+0xc>
 8010794:	4283      	cmp	r3, r0
 8010796:	d9f5      	bls.n	8010784 <memmove+0xa>
 8010798:	1881      	adds	r1, r0, r2
 801079a:	1ad2      	subs	r2, r2, r3
 801079c:	42d3      	cmn	r3, r2
 801079e:	d100      	bne.n	80107a2 <memmove+0x28>
 80107a0:	bd10      	pop	{r4, pc}
 80107a2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80107a6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80107aa:	e7f7      	b.n	801079c <memmove+0x22>

080107ac <_realloc_r>:
 80107ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80107ae:	4607      	mov	r7, r0
 80107b0:	4614      	mov	r4, r2
 80107b2:	460e      	mov	r6, r1
 80107b4:	b921      	cbnz	r1, 80107c0 <_realloc_r+0x14>
 80107b6:	4611      	mov	r1, r2
 80107b8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80107bc:	f7fc bcc2 	b.w	800d144 <_malloc_r>
 80107c0:	b922      	cbnz	r2, 80107cc <_realloc_r+0x20>
 80107c2:	f7fc fc71 	bl	800d0a8 <_free_r>
 80107c6:	4625      	mov	r5, r4
 80107c8:	4628      	mov	r0, r5
 80107ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80107cc:	f000 f814 	bl	80107f8 <_malloc_usable_size_r>
 80107d0:	42a0      	cmp	r0, r4
 80107d2:	d20f      	bcs.n	80107f4 <_realloc_r+0x48>
 80107d4:	4621      	mov	r1, r4
 80107d6:	4638      	mov	r0, r7
 80107d8:	f7fc fcb4 	bl	800d144 <_malloc_r>
 80107dc:	4605      	mov	r5, r0
 80107de:	2800      	cmp	r0, #0
 80107e0:	d0f2      	beq.n	80107c8 <_realloc_r+0x1c>
 80107e2:	4631      	mov	r1, r6
 80107e4:	4622      	mov	r2, r4
 80107e6:	f7fc fc4b 	bl	800d080 <memcpy>
 80107ea:	4631      	mov	r1, r6
 80107ec:	4638      	mov	r0, r7
 80107ee:	f7fc fc5b 	bl	800d0a8 <_free_r>
 80107f2:	e7e9      	b.n	80107c8 <_realloc_r+0x1c>
 80107f4:	4635      	mov	r5, r6
 80107f6:	e7e7      	b.n	80107c8 <_realloc_r+0x1c>

080107f8 <_malloc_usable_size_r>:
 80107f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80107fc:	1f18      	subs	r0, r3, #4
 80107fe:	2b00      	cmp	r3, #0
 8010800:	bfbc      	itt	lt
 8010802:	580b      	ldrlt	r3, [r1, r0]
 8010804:	18c0      	addlt	r0, r0, r3
 8010806:	4770      	bx	lr

08010808 <tan>:
 8010808:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801080a:	ec51 0b10 	vmov	r0, r1, d0
 801080e:	4a14      	ldr	r2, [pc, #80]	; (8010860 <tan+0x58>)
 8010810:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010814:	4293      	cmp	r3, r2
 8010816:	dc05      	bgt.n	8010824 <tan+0x1c>
 8010818:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 8010858 <tan+0x50>
 801081c:	2001      	movs	r0, #1
 801081e:	f001 fce3 	bl	80121e8 <__kernel_tan>
 8010822:	e009      	b.n	8010838 <tan+0x30>
 8010824:	4a0f      	ldr	r2, [pc, #60]	; (8010864 <tan+0x5c>)
 8010826:	4293      	cmp	r3, r2
 8010828:	dd09      	ble.n	801083e <tan+0x36>
 801082a:	ee10 2a10 	vmov	r2, s0
 801082e:	460b      	mov	r3, r1
 8010830:	f7ef fd3a 	bl	80002a8 <__aeabi_dsub>
 8010834:	ec41 0b10 	vmov	d0, r0, r1
 8010838:	b005      	add	sp, #20
 801083a:	f85d fb04 	ldr.w	pc, [sp], #4
 801083e:	4668      	mov	r0, sp
 8010840:	f000 feee 	bl	8011620 <__ieee754_rem_pio2>
 8010844:	0040      	lsls	r0, r0, #1
 8010846:	f000 0002 	and.w	r0, r0, #2
 801084a:	f1c0 0001 	rsb	r0, r0, #1
 801084e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8010852:	ed9d 0b00 	vldr	d0, [sp]
 8010856:	e7e2      	b.n	801081e <tan+0x16>
	...
 8010860:	3fe921fb 	.word	0x3fe921fb
 8010864:	7fefffff 	.word	0x7fefffff

08010868 <pow>:
 8010868:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801086c:	ed2d 8b04 	vpush	{d8-d9}
 8010870:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 8010b44 <pow+0x2dc>
 8010874:	b08d      	sub	sp, #52	; 0x34
 8010876:	ec57 6b10 	vmov	r6, r7, d0
 801087a:	ec55 4b11 	vmov	r4, r5, d1
 801087e:	f000 f9bf 	bl	8010c00 <__ieee754_pow>
 8010882:	f999 3000 	ldrsb.w	r3, [r9]
 8010886:	9300      	str	r3, [sp, #0]
 8010888:	3301      	adds	r3, #1
 801088a:	eeb0 8a40 	vmov.f32	s16, s0
 801088e:	eef0 8a60 	vmov.f32	s17, s1
 8010892:	46c8      	mov	r8, r9
 8010894:	d05f      	beq.n	8010956 <pow+0xee>
 8010896:	4622      	mov	r2, r4
 8010898:	462b      	mov	r3, r5
 801089a:	4620      	mov	r0, r4
 801089c:	4629      	mov	r1, r5
 801089e:	f7f0 f955 	bl	8000b4c <__aeabi_dcmpun>
 80108a2:	4683      	mov	fp, r0
 80108a4:	2800      	cmp	r0, #0
 80108a6:	d156      	bne.n	8010956 <pow+0xee>
 80108a8:	4632      	mov	r2, r6
 80108aa:	463b      	mov	r3, r7
 80108ac:	4630      	mov	r0, r6
 80108ae:	4639      	mov	r1, r7
 80108b0:	f7f0 f94c 	bl	8000b4c <__aeabi_dcmpun>
 80108b4:	9001      	str	r0, [sp, #4]
 80108b6:	b1e8      	cbz	r0, 80108f4 <pow+0x8c>
 80108b8:	2200      	movs	r2, #0
 80108ba:	2300      	movs	r3, #0
 80108bc:	4620      	mov	r0, r4
 80108be:	4629      	mov	r1, r5
 80108c0:	f7f0 f912 	bl	8000ae8 <__aeabi_dcmpeq>
 80108c4:	2800      	cmp	r0, #0
 80108c6:	d046      	beq.n	8010956 <pow+0xee>
 80108c8:	2301      	movs	r3, #1
 80108ca:	9302      	str	r3, [sp, #8]
 80108cc:	4b96      	ldr	r3, [pc, #600]	; (8010b28 <pow+0x2c0>)
 80108ce:	9303      	str	r3, [sp, #12]
 80108d0:	4b96      	ldr	r3, [pc, #600]	; (8010b2c <pow+0x2c4>)
 80108d2:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80108d6:	2200      	movs	r2, #0
 80108d8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80108dc:	9b00      	ldr	r3, [sp, #0]
 80108de:	2b02      	cmp	r3, #2
 80108e0:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80108e4:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80108e8:	d033      	beq.n	8010952 <pow+0xea>
 80108ea:	a802      	add	r0, sp, #8
 80108ec:	f001 fee0 	bl	80126b0 <matherr>
 80108f0:	bb48      	cbnz	r0, 8010946 <pow+0xde>
 80108f2:	e05d      	b.n	80109b0 <pow+0x148>
 80108f4:	f04f 0a00 	mov.w	sl, #0
 80108f8:	f04f 0b00 	mov.w	fp, #0
 80108fc:	4652      	mov	r2, sl
 80108fe:	465b      	mov	r3, fp
 8010900:	4630      	mov	r0, r6
 8010902:	4639      	mov	r1, r7
 8010904:	f7f0 f8f0 	bl	8000ae8 <__aeabi_dcmpeq>
 8010908:	ec4b ab19 	vmov	d9, sl, fp
 801090c:	2800      	cmp	r0, #0
 801090e:	d054      	beq.n	80109ba <pow+0x152>
 8010910:	4652      	mov	r2, sl
 8010912:	465b      	mov	r3, fp
 8010914:	4620      	mov	r0, r4
 8010916:	4629      	mov	r1, r5
 8010918:	f7f0 f8e6 	bl	8000ae8 <__aeabi_dcmpeq>
 801091c:	4680      	mov	r8, r0
 801091e:	b318      	cbz	r0, 8010968 <pow+0x100>
 8010920:	2301      	movs	r3, #1
 8010922:	9302      	str	r3, [sp, #8]
 8010924:	4b80      	ldr	r3, [pc, #512]	; (8010b28 <pow+0x2c0>)
 8010926:	9303      	str	r3, [sp, #12]
 8010928:	9b01      	ldr	r3, [sp, #4]
 801092a:	930a      	str	r3, [sp, #40]	; 0x28
 801092c:	9b00      	ldr	r3, [sp, #0]
 801092e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010932:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010936:	e9cd ab08 	strd	sl, fp, [sp, #32]
 801093a:	2b00      	cmp	r3, #0
 801093c:	d0d5      	beq.n	80108ea <pow+0x82>
 801093e:	4b7b      	ldr	r3, [pc, #492]	; (8010b2c <pow+0x2c4>)
 8010940:	2200      	movs	r2, #0
 8010942:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010946:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010948:	b11b      	cbz	r3, 8010952 <pow+0xea>
 801094a:	f7fc fb67 	bl	800d01c <__errno>
 801094e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8010950:	6003      	str	r3, [r0, #0]
 8010952:	ed9d 8b08 	vldr	d8, [sp, #32]
 8010956:	eeb0 0a48 	vmov.f32	s0, s16
 801095a:	eef0 0a68 	vmov.f32	s1, s17
 801095e:	b00d      	add	sp, #52	; 0x34
 8010960:	ecbd 8b04 	vpop	{d8-d9}
 8010964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010968:	ec45 4b10 	vmov	d0, r4, r5
 801096c:	f001 fe11 	bl	8012592 <finite>
 8010970:	2800      	cmp	r0, #0
 8010972:	d0f0      	beq.n	8010956 <pow+0xee>
 8010974:	4652      	mov	r2, sl
 8010976:	465b      	mov	r3, fp
 8010978:	4620      	mov	r0, r4
 801097a:	4629      	mov	r1, r5
 801097c:	f7f0 f8be 	bl	8000afc <__aeabi_dcmplt>
 8010980:	2800      	cmp	r0, #0
 8010982:	d0e8      	beq.n	8010956 <pow+0xee>
 8010984:	2301      	movs	r3, #1
 8010986:	9302      	str	r3, [sp, #8]
 8010988:	4b67      	ldr	r3, [pc, #412]	; (8010b28 <pow+0x2c0>)
 801098a:	9303      	str	r3, [sp, #12]
 801098c:	f999 3000 	ldrsb.w	r3, [r9]
 8010990:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8010994:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010998:	e9cd 4506 	strd	r4, r5, [sp, #24]
 801099c:	b913      	cbnz	r3, 80109a4 <pow+0x13c>
 801099e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80109a2:	e7a2      	b.n	80108ea <pow+0x82>
 80109a4:	4962      	ldr	r1, [pc, #392]	; (8010b30 <pow+0x2c8>)
 80109a6:	2000      	movs	r0, #0
 80109a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80109ac:	2b02      	cmp	r3, #2
 80109ae:	d19c      	bne.n	80108ea <pow+0x82>
 80109b0:	f7fc fb34 	bl	800d01c <__errno>
 80109b4:	2321      	movs	r3, #33	; 0x21
 80109b6:	6003      	str	r3, [r0, #0]
 80109b8:	e7c5      	b.n	8010946 <pow+0xde>
 80109ba:	eeb0 0a48 	vmov.f32	s0, s16
 80109be:	eef0 0a68 	vmov.f32	s1, s17
 80109c2:	f001 fde6 	bl	8012592 <finite>
 80109c6:	9000      	str	r0, [sp, #0]
 80109c8:	2800      	cmp	r0, #0
 80109ca:	f040 8081 	bne.w	8010ad0 <pow+0x268>
 80109ce:	ec47 6b10 	vmov	d0, r6, r7
 80109d2:	f001 fdde 	bl	8012592 <finite>
 80109d6:	2800      	cmp	r0, #0
 80109d8:	d07a      	beq.n	8010ad0 <pow+0x268>
 80109da:	ec45 4b10 	vmov	d0, r4, r5
 80109de:	f001 fdd8 	bl	8012592 <finite>
 80109e2:	2800      	cmp	r0, #0
 80109e4:	d074      	beq.n	8010ad0 <pow+0x268>
 80109e6:	ec53 2b18 	vmov	r2, r3, d8
 80109ea:	ee18 0a10 	vmov	r0, s16
 80109ee:	4619      	mov	r1, r3
 80109f0:	f7f0 f8ac 	bl	8000b4c <__aeabi_dcmpun>
 80109f4:	f999 9000 	ldrsb.w	r9, [r9]
 80109f8:	4b4b      	ldr	r3, [pc, #300]	; (8010b28 <pow+0x2c0>)
 80109fa:	b1b0      	cbz	r0, 8010a2a <pow+0x1c2>
 80109fc:	2201      	movs	r2, #1
 80109fe:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010a02:	9b00      	ldr	r3, [sp, #0]
 8010a04:	930a      	str	r3, [sp, #40]	; 0x28
 8010a06:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010a0a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010a0e:	f1b9 0f00 	cmp.w	r9, #0
 8010a12:	d0c4      	beq.n	801099e <pow+0x136>
 8010a14:	4652      	mov	r2, sl
 8010a16:	465b      	mov	r3, fp
 8010a18:	4650      	mov	r0, sl
 8010a1a:	4659      	mov	r1, fp
 8010a1c:	f7ef ff26 	bl	800086c <__aeabi_ddiv>
 8010a20:	f1b9 0f02 	cmp.w	r9, #2
 8010a24:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8010a28:	e7c1      	b.n	80109ae <pow+0x146>
 8010a2a:	2203      	movs	r2, #3
 8010a2c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8010a30:	900a      	str	r0, [sp, #40]	; 0x28
 8010a32:	4629      	mov	r1, r5
 8010a34:	4620      	mov	r0, r4
 8010a36:	2200      	movs	r2, #0
 8010a38:	4b3e      	ldr	r3, [pc, #248]	; (8010b34 <pow+0x2cc>)
 8010a3a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010a3e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010a42:	f7ef fde9 	bl	8000618 <__aeabi_dmul>
 8010a46:	4604      	mov	r4, r0
 8010a48:	460d      	mov	r5, r1
 8010a4a:	f1b9 0f00 	cmp.w	r9, #0
 8010a4e:	d124      	bne.n	8010a9a <pow+0x232>
 8010a50:	4b39      	ldr	r3, [pc, #228]	; (8010b38 <pow+0x2d0>)
 8010a52:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8010a56:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010a5a:	4630      	mov	r0, r6
 8010a5c:	4652      	mov	r2, sl
 8010a5e:	465b      	mov	r3, fp
 8010a60:	4639      	mov	r1, r7
 8010a62:	f7f0 f84b 	bl	8000afc <__aeabi_dcmplt>
 8010a66:	2800      	cmp	r0, #0
 8010a68:	d056      	beq.n	8010b18 <pow+0x2b0>
 8010a6a:	ec45 4b10 	vmov	d0, r4, r5
 8010a6e:	f001 fe2b 	bl	80126c8 <rint>
 8010a72:	4622      	mov	r2, r4
 8010a74:	462b      	mov	r3, r5
 8010a76:	ec51 0b10 	vmov	r0, r1, d0
 8010a7a:	f7f0 f835 	bl	8000ae8 <__aeabi_dcmpeq>
 8010a7e:	b920      	cbnz	r0, 8010a8a <pow+0x222>
 8010a80:	4b2e      	ldr	r3, [pc, #184]	; (8010b3c <pow+0x2d4>)
 8010a82:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8010a86:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010a8a:	f998 3000 	ldrsb.w	r3, [r8]
 8010a8e:	2b02      	cmp	r3, #2
 8010a90:	d142      	bne.n	8010b18 <pow+0x2b0>
 8010a92:	f7fc fac3 	bl	800d01c <__errno>
 8010a96:	2322      	movs	r3, #34	; 0x22
 8010a98:	e78d      	b.n	80109b6 <pow+0x14e>
 8010a9a:	4b29      	ldr	r3, [pc, #164]	; (8010b40 <pow+0x2d8>)
 8010a9c:	2200      	movs	r2, #0
 8010a9e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010aa2:	4630      	mov	r0, r6
 8010aa4:	4652      	mov	r2, sl
 8010aa6:	465b      	mov	r3, fp
 8010aa8:	4639      	mov	r1, r7
 8010aaa:	f7f0 f827 	bl	8000afc <__aeabi_dcmplt>
 8010aae:	2800      	cmp	r0, #0
 8010ab0:	d0eb      	beq.n	8010a8a <pow+0x222>
 8010ab2:	ec45 4b10 	vmov	d0, r4, r5
 8010ab6:	f001 fe07 	bl	80126c8 <rint>
 8010aba:	4622      	mov	r2, r4
 8010abc:	462b      	mov	r3, r5
 8010abe:	ec51 0b10 	vmov	r0, r1, d0
 8010ac2:	f7f0 f811 	bl	8000ae8 <__aeabi_dcmpeq>
 8010ac6:	2800      	cmp	r0, #0
 8010ac8:	d1df      	bne.n	8010a8a <pow+0x222>
 8010aca:	2200      	movs	r2, #0
 8010acc:	4b18      	ldr	r3, [pc, #96]	; (8010b30 <pow+0x2c8>)
 8010ace:	e7da      	b.n	8010a86 <pow+0x21e>
 8010ad0:	2200      	movs	r2, #0
 8010ad2:	2300      	movs	r3, #0
 8010ad4:	ec51 0b18 	vmov	r0, r1, d8
 8010ad8:	f7f0 f806 	bl	8000ae8 <__aeabi_dcmpeq>
 8010adc:	2800      	cmp	r0, #0
 8010ade:	f43f af3a 	beq.w	8010956 <pow+0xee>
 8010ae2:	ec47 6b10 	vmov	d0, r6, r7
 8010ae6:	f001 fd54 	bl	8012592 <finite>
 8010aea:	2800      	cmp	r0, #0
 8010aec:	f43f af33 	beq.w	8010956 <pow+0xee>
 8010af0:	ec45 4b10 	vmov	d0, r4, r5
 8010af4:	f001 fd4d 	bl	8012592 <finite>
 8010af8:	2800      	cmp	r0, #0
 8010afa:	f43f af2c 	beq.w	8010956 <pow+0xee>
 8010afe:	2304      	movs	r3, #4
 8010b00:	9302      	str	r3, [sp, #8]
 8010b02:	4b09      	ldr	r3, [pc, #36]	; (8010b28 <pow+0x2c0>)
 8010b04:	9303      	str	r3, [sp, #12]
 8010b06:	2300      	movs	r3, #0
 8010b08:	930a      	str	r3, [sp, #40]	; 0x28
 8010b0a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8010b0e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8010b12:	ed8d 9b08 	vstr	d9, [sp, #32]
 8010b16:	e7b8      	b.n	8010a8a <pow+0x222>
 8010b18:	a802      	add	r0, sp, #8
 8010b1a:	f001 fdc9 	bl	80126b0 <matherr>
 8010b1e:	2800      	cmp	r0, #0
 8010b20:	f47f af11 	bne.w	8010946 <pow+0xde>
 8010b24:	e7b5      	b.n	8010a92 <pow+0x22a>
 8010b26:	bf00      	nop
 8010b28:	080141d6 	.word	0x080141d6
 8010b2c:	3ff00000 	.word	0x3ff00000
 8010b30:	fff00000 	.word	0xfff00000
 8010b34:	3fe00000 	.word	0x3fe00000
 8010b38:	47efffff 	.word	0x47efffff
 8010b3c:	c7efffff 	.word	0xc7efffff
 8010b40:	7ff00000 	.word	0x7ff00000
 8010b44:	200001f8 	.word	0x200001f8

08010b48 <sqrt>:
 8010b48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010b4c:	ed2d 8b02 	vpush	{d8}
 8010b50:	b08b      	sub	sp, #44	; 0x2c
 8010b52:	ec55 4b10 	vmov	r4, r5, d0
 8010b56:	f000 ff55 	bl	8011a04 <__ieee754_sqrt>
 8010b5a:	4b26      	ldr	r3, [pc, #152]	; (8010bf4 <sqrt+0xac>)
 8010b5c:	eeb0 8a40 	vmov.f32	s16, s0
 8010b60:	eef0 8a60 	vmov.f32	s17, s1
 8010b64:	f993 6000 	ldrsb.w	r6, [r3]
 8010b68:	1c73      	adds	r3, r6, #1
 8010b6a:	d02a      	beq.n	8010bc2 <sqrt+0x7a>
 8010b6c:	4622      	mov	r2, r4
 8010b6e:	462b      	mov	r3, r5
 8010b70:	4620      	mov	r0, r4
 8010b72:	4629      	mov	r1, r5
 8010b74:	f7ef ffea 	bl	8000b4c <__aeabi_dcmpun>
 8010b78:	4607      	mov	r7, r0
 8010b7a:	bb10      	cbnz	r0, 8010bc2 <sqrt+0x7a>
 8010b7c:	f04f 0800 	mov.w	r8, #0
 8010b80:	f04f 0900 	mov.w	r9, #0
 8010b84:	4642      	mov	r2, r8
 8010b86:	464b      	mov	r3, r9
 8010b88:	4620      	mov	r0, r4
 8010b8a:	4629      	mov	r1, r5
 8010b8c:	f7ef ffb6 	bl	8000afc <__aeabi_dcmplt>
 8010b90:	b1b8      	cbz	r0, 8010bc2 <sqrt+0x7a>
 8010b92:	2301      	movs	r3, #1
 8010b94:	9300      	str	r3, [sp, #0]
 8010b96:	4b18      	ldr	r3, [pc, #96]	; (8010bf8 <sqrt+0xb0>)
 8010b98:	9301      	str	r3, [sp, #4]
 8010b9a:	9708      	str	r7, [sp, #32]
 8010b9c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8010ba0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8010ba4:	b9b6      	cbnz	r6, 8010bd4 <sqrt+0x8c>
 8010ba6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8010baa:	4668      	mov	r0, sp
 8010bac:	f001 fd80 	bl	80126b0 <matherr>
 8010bb0:	b1d0      	cbz	r0, 8010be8 <sqrt+0xa0>
 8010bb2:	9b08      	ldr	r3, [sp, #32]
 8010bb4:	b11b      	cbz	r3, 8010bbe <sqrt+0x76>
 8010bb6:	f7fc fa31 	bl	800d01c <__errno>
 8010bba:	9b08      	ldr	r3, [sp, #32]
 8010bbc:	6003      	str	r3, [r0, #0]
 8010bbe:	ed9d 8b06 	vldr	d8, [sp, #24]
 8010bc2:	eeb0 0a48 	vmov.f32	s0, s16
 8010bc6:	eef0 0a68 	vmov.f32	s1, s17
 8010bca:	b00b      	add	sp, #44	; 0x2c
 8010bcc:	ecbd 8b02 	vpop	{d8}
 8010bd0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010bd4:	4642      	mov	r2, r8
 8010bd6:	464b      	mov	r3, r9
 8010bd8:	4640      	mov	r0, r8
 8010bda:	4649      	mov	r1, r9
 8010bdc:	f7ef fe46 	bl	800086c <__aeabi_ddiv>
 8010be0:	2e02      	cmp	r6, #2
 8010be2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010be6:	d1e0      	bne.n	8010baa <sqrt+0x62>
 8010be8:	f7fc fa18 	bl	800d01c <__errno>
 8010bec:	2321      	movs	r3, #33	; 0x21
 8010bee:	6003      	str	r3, [r0, #0]
 8010bf0:	e7df      	b.n	8010bb2 <sqrt+0x6a>
 8010bf2:	bf00      	nop
 8010bf4:	200001f8 	.word	0x200001f8
 8010bf8:	080141da 	.word	0x080141da
 8010bfc:	00000000 	.word	0x00000000

08010c00 <__ieee754_pow>:
 8010c00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c04:	b091      	sub	sp, #68	; 0x44
 8010c06:	ed8d 1b00 	vstr	d1, [sp]
 8010c0a:	e9dd 2900 	ldrd	r2, r9, [sp]
 8010c0e:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8010c12:	ea58 0302 	orrs.w	r3, r8, r2
 8010c16:	ec57 6b10 	vmov	r6, r7, d0
 8010c1a:	f000 84be 	beq.w	801159a <__ieee754_pow+0x99a>
 8010c1e:	4b7a      	ldr	r3, [pc, #488]	; (8010e08 <__ieee754_pow+0x208>)
 8010c20:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8010c24:	429c      	cmp	r4, r3
 8010c26:	463d      	mov	r5, r7
 8010c28:	ee10 aa10 	vmov	sl, s0
 8010c2c:	dc09      	bgt.n	8010c42 <__ieee754_pow+0x42>
 8010c2e:	d103      	bne.n	8010c38 <__ieee754_pow+0x38>
 8010c30:	b93e      	cbnz	r6, 8010c42 <__ieee754_pow+0x42>
 8010c32:	45a0      	cmp	r8, r4
 8010c34:	dc0d      	bgt.n	8010c52 <__ieee754_pow+0x52>
 8010c36:	e001      	b.n	8010c3c <__ieee754_pow+0x3c>
 8010c38:	4598      	cmp	r8, r3
 8010c3a:	dc02      	bgt.n	8010c42 <__ieee754_pow+0x42>
 8010c3c:	4598      	cmp	r8, r3
 8010c3e:	d10e      	bne.n	8010c5e <__ieee754_pow+0x5e>
 8010c40:	b16a      	cbz	r2, 8010c5e <__ieee754_pow+0x5e>
 8010c42:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010c46:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010c4a:	ea54 030a 	orrs.w	r3, r4, sl
 8010c4e:	f000 84a4 	beq.w	801159a <__ieee754_pow+0x99a>
 8010c52:	486e      	ldr	r0, [pc, #440]	; (8010e0c <__ieee754_pow+0x20c>)
 8010c54:	b011      	add	sp, #68	; 0x44
 8010c56:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c5a:	f001 bd2d 	b.w	80126b8 <nan>
 8010c5e:	2d00      	cmp	r5, #0
 8010c60:	da53      	bge.n	8010d0a <__ieee754_pow+0x10a>
 8010c62:	4b6b      	ldr	r3, [pc, #428]	; (8010e10 <__ieee754_pow+0x210>)
 8010c64:	4598      	cmp	r8, r3
 8010c66:	dc4d      	bgt.n	8010d04 <__ieee754_pow+0x104>
 8010c68:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8010c6c:	4598      	cmp	r8, r3
 8010c6e:	dd4c      	ble.n	8010d0a <__ieee754_pow+0x10a>
 8010c70:	ea4f 5328 	mov.w	r3, r8, asr #20
 8010c74:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010c78:	2b14      	cmp	r3, #20
 8010c7a:	dd26      	ble.n	8010cca <__ieee754_pow+0xca>
 8010c7c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8010c80:	fa22 f103 	lsr.w	r1, r2, r3
 8010c84:	fa01 f303 	lsl.w	r3, r1, r3
 8010c88:	4293      	cmp	r3, r2
 8010c8a:	d13e      	bne.n	8010d0a <__ieee754_pow+0x10a>
 8010c8c:	f001 0101 	and.w	r1, r1, #1
 8010c90:	f1c1 0b02 	rsb	fp, r1, #2
 8010c94:	2a00      	cmp	r2, #0
 8010c96:	d15b      	bne.n	8010d50 <__ieee754_pow+0x150>
 8010c98:	4b5b      	ldr	r3, [pc, #364]	; (8010e08 <__ieee754_pow+0x208>)
 8010c9a:	4598      	cmp	r8, r3
 8010c9c:	d124      	bne.n	8010ce8 <__ieee754_pow+0xe8>
 8010c9e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8010ca2:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8010ca6:	ea53 030a 	orrs.w	r3, r3, sl
 8010caa:	f000 8476 	beq.w	801159a <__ieee754_pow+0x99a>
 8010cae:	4b59      	ldr	r3, [pc, #356]	; (8010e14 <__ieee754_pow+0x214>)
 8010cb0:	429c      	cmp	r4, r3
 8010cb2:	dd2d      	ble.n	8010d10 <__ieee754_pow+0x110>
 8010cb4:	f1b9 0f00 	cmp.w	r9, #0
 8010cb8:	f280 8473 	bge.w	80115a2 <__ieee754_pow+0x9a2>
 8010cbc:	2000      	movs	r0, #0
 8010cbe:	2100      	movs	r1, #0
 8010cc0:	ec41 0b10 	vmov	d0, r0, r1
 8010cc4:	b011      	add	sp, #68	; 0x44
 8010cc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cca:	2a00      	cmp	r2, #0
 8010ccc:	d13e      	bne.n	8010d4c <__ieee754_pow+0x14c>
 8010cce:	f1c3 0314 	rsb	r3, r3, #20
 8010cd2:	fa48 f103 	asr.w	r1, r8, r3
 8010cd6:	fa01 f303 	lsl.w	r3, r1, r3
 8010cda:	4543      	cmp	r3, r8
 8010cdc:	f040 8469 	bne.w	80115b2 <__ieee754_pow+0x9b2>
 8010ce0:	f001 0101 	and.w	r1, r1, #1
 8010ce4:	f1c1 0b02 	rsb	fp, r1, #2
 8010ce8:	4b4b      	ldr	r3, [pc, #300]	; (8010e18 <__ieee754_pow+0x218>)
 8010cea:	4598      	cmp	r8, r3
 8010cec:	d118      	bne.n	8010d20 <__ieee754_pow+0x120>
 8010cee:	f1b9 0f00 	cmp.w	r9, #0
 8010cf2:	f280 845a 	bge.w	80115aa <__ieee754_pow+0x9aa>
 8010cf6:	4948      	ldr	r1, [pc, #288]	; (8010e18 <__ieee754_pow+0x218>)
 8010cf8:	4632      	mov	r2, r6
 8010cfa:	463b      	mov	r3, r7
 8010cfc:	2000      	movs	r0, #0
 8010cfe:	f7ef fdb5 	bl	800086c <__aeabi_ddiv>
 8010d02:	e7dd      	b.n	8010cc0 <__ieee754_pow+0xc0>
 8010d04:	f04f 0b02 	mov.w	fp, #2
 8010d08:	e7c4      	b.n	8010c94 <__ieee754_pow+0x94>
 8010d0a:	f04f 0b00 	mov.w	fp, #0
 8010d0e:	e7c1      	b.n	8010c94 <__ieee754_pow+0x94>
 8010d10:	f1b9 0f00 	cmp.w	r9, #0
 8010d14:	dad2      	bge.n	8010cbc <__ieee754_pow+0xbc>
 8010d16:	e9dd 0300 	ldrd	r0, r3, [sp]
 8010d1a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8010d1e:	e7cf      	b.n	8010cc0 <__ieee754_pow+0xc0>
 8010d20:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8010d24:	d106      	bne.n	8010d34 <__ieee754_pow+0x134>
 8010d26:	4632      	mov	r2, r6
 8010d28:	463b      	mov	r3, r7
 8010d2a:	4610      	mov	r0, r2
 8010d2c:	4619      	mov	r1, r3
 8010d2e:	f7ef fc73 	bl	8000618 <__aeabi_dmul>
 8010d32:	e7c5      	b.n	8010cc0 <__ieee754_pow+0xc0>
 8010d34:	4b39      	ldr	r3, [pc, #228]	; (8010e1c <__ieee754_pow+0x21c>)
 8010d36:	4599      	cmp	r9, r3
 8010d38:	d10a      	bne.n	8010d50 <__ieee754_pow+0x150>
 8010d3a:	2d00      	cmp	r5, #0
 8010d3c:	db08      	blt.n	8010d50 <__ieee754_pow+0x150>
 8010d3e:	ec47 6b10 	vmov	d0, r6, r7
 8010d42:	b011      	add	sp, #68	; 0x44
 8010d44:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010d48:	f000 be5c 	b.w	8011a04 <__ieee754_sqrt>
 8010d4c:	f04f 0b00 	mov.w	fp, #0
 8010d50:	ec47 6b10 	vmov	d0, r6, r7
 8010d54:	f001 fc14 	bl	8012580 <fabs>
 8010d58:	ec51 0b10 	vmov	r0, r1, d0
 8010d5c:	f1ba 0f00 	cmp.w	sl, #0
 8010d60:	d127      	bne.n	8010db2 <__ieee754_pow+0x1b2>
 8010d62:	b124      	cbz	r4, 8010d6e <__ieee754_pow+0x16e>
 8010d64:	4b2c      	ldr	r3, [pc, #176]	; (8010e18 <__ieee754_pow+0x218>)
 8010d66:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8010d6a:	429a      	cmp	r2, r3
 8010d6c:	d121      	bne.n	8010db2 <__ieee754_pow+0x1b2>
 8010d6e:	f1b9 0f00 	cmp.w	r9, #0
 8010d72:	da05      	bge.n	8010d80 <__ieee754_pow+0x180>
 8010d74:	4602      	mov	r2, r0
 8010d76:	460b      	mov	r3, r1
 8010d78:	2000      	movs	r0, #0
 8010d7a:	4927      	ldr	r1, [pc, #156]	; (8010e18 <__ieee754_pow+0x218>)
 8010d7c:	f7ef fd76 	bl	800086c <__aeabi_ddiv>
 8010d80:	2d00      	cmp	r5, #0
 8010d82:	da9d      	bge.n	8010cc0 <__ieee754_pow+0xc0>
 8010d84:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8010d88:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8010d8c:	ea54 030b 	orrs.w	r3, r4, fp
 8010d90:	d108      	bne.n	8010da4 <__ieee754_pow+0x1a4>
 8010d92:	4602      	mov	r2, r0
 8010d94:	460b      	mov	r3, r1
 8010d96:	4610      	mov	r0, r2
 8010d98:	4619      	mov	r1, r3
 8010d9a:	f7ef fa85 	bl	80002a8 <__aeabi_dsub>
 8010d9e:	4602      	mov	r2, r0
 8010da0:	460b      	mov	r3, r1
 8010da2:	e7ac      	b.n	8010cfe <__ieee754_pow+0xfe>
 8010da4:	f1bb 0f01 	cmp.w	fp, #1
 8010da8:	d18a      	bne.n	8010cc0 <__ieee754_pow+0xc0>
 8010daa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8010dae:	4619      	mov	r1, r3
 8010db0:	e786      	b.n	8010cc0 <__ieee754_pow+0xc0>
 8010db2:	0fed      	lsrs	r5, r5, #31
 8010db4:	1e6b      	subs	r3, r5, #1
 8010db6:	930d      	str	r3, [sp, #52]	; 0x34
 8010db8:	ea5b 0303 	orrs.w	r3, fp, r3
 8010dbc:	d102      	bne.n	8010dc4 <__ieee754_pow+0x1c4>
 8010dbe:	4632      	mov	r2, r6
 8010dc0:	463b      	mov	r3, r7
 8010dc2:	e7e8      	b.n	8010d96 <__ieee754_pow+0x196>
 8010dc4:	4b16      	ldr	r3, [pc, #88]	; (8010e20 <__ieee754_pow+0x220>)
 8010dc6:	4598      	cmp	r8, r3
 8010dc8:	f340 80fe 	ble.w	8010fc8 <__ieee754_pow+0x3c8>
 8010dcc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8010dd0:	4598      	cmp	r8, r3
 8010dd2:	dd0a      	ble.n	8010dea <__ieee754_pow+0x1ea>
 8010dd4:	4b0f      	ldr	r3, [pc, #60]	; (8010e14 <__ieee754_pow+0x214>)
 8010dd6:	429c      	cmp	r4, r3
 8010dd8:	dc0d      	bgt.n	8010df6 <__ieee754_pow+0x1f6>
 8010dda:	f1b9 0f00 	cmp.w	r9, #0
 8010dde:	f6bf af6d 	bge.w	8010cbc <__ieee754_pow+0xbc>
 8010de2:	a307      	add	r3, pc, #28	; (adr r3, 8010e00 <__ieee754_pow+0x200>)
 8010de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010de8:	e79f      	b.n	8010d2a <__ieee754_pow+0x12a>
 8010dea:	4b0e      	ldr	r3, [pc, #56]	; (8010e24 <__ieee754_pow+0x224>)
 8010dec:	429c      	cmp	r4, r3
 8010dee:	ddf4      	ble.n	8010dda <__ieee754_pow+0x1da>
 8010df0:	4b09      	ldr	r3, [pc, #36]	; (8010e18 <__ieee754_pow+0x218>)
 8010df2:	429c      	cmp	r4, r3
 8010df4:	dd18      	ble.n	8010e28 <__ieee754_pow+0x228>
 8010df6:	f1b9 0f00 	cmp.w	r9, #0
 8010dfa:	dcf2      	bgt.n	8010de2 <__ieee754_pow+0x1e2>
 8010dfc:	e75e      	b.n	8010cbc <__ieee754_pow+0xbc>
 8010dfe:	bf00      	nop
 8010e00:	8800759c 	.word	0x8800759c
 8010e04:	7e37e43c 	.word	0x7e37e43c
 8010e08:	7ff00000 	.word	0x7ff00000
 8010e0c:	080140c9 	.word	0x080140c9
 8010e10:	433fffff 	.word	0x433fffff
 8010e14:	3fefffff 	.word	0x3fefffff
 8010e18:	3ff00000 	.word	0x3ff00000
 8010e1c:	3fe00000 	.word	0x3fe00000
 8010e20:	41e00000 	.word	0x41e00000
 8010e24:	3feffffe 	.word	0x3feffffe
 8010e28:	2200      	movs	r2, #0
 8010e2a:	4b63      	ldr	r3, [pc, #396]	; (8010fb8 <__ieee754_pow+0x3b8>)
 8010e2c:	f7ef fa3c 	bl	80002a8 <__aeabi_dsub>
 8010e30:	a355      	add	r3, pc, #340	; (adr r3, 8010f88 <__ieee754_pow+0x388>)
 8010e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e36:	4604      	mov	r4, r0
 8010e38:	460d      	mov	r5, r1
 8010e3a:	f7ef fbed 	bl	8000618 <__aeabi_dmul>
 8010e3e:	a354      	add	r3, pc, #336	; (adr r3, 8010f90 <__ieee754_pow+0x390>)
 8010e40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010e44:	4606      	mov	r6, r0
 8010e46:	460f      	mov	r7, r1
 8010e48:	4620      	mov	r0, r4
 8010e4a:	4629      	mov	r1, r5
 8010e4c:	f7ef fbe4 	bl	8000618 <__aeabi_dmul>
 8010e50:	2200      	movs	r2, #0
 8010e52:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010e56:	4b59      	ldr	r3, [pc, #356]	; (8010fbc <__ieee754_pow+0x3bc>)
 8010e58:	4620      	mov	r0, r4
 8010e5a:	4629      	mov	r1, r5
 8010e5c:	f7ef fbdc 	bl	8000618 <__aeabi_dmul>
 8010e60:	4602      	mov	r2, r0
 8010e62:	460b      	mov	r3, r1
 8010e64:	a14c      	add	r1, pc, #304	; (adr r1, 8010f98 <__ieee754_pow+0x398>)
 8010e66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010e6a:	f7ef fa1d 	bl	80002a8 <__aeabi_dsub>
 8010e6e:	4622      	mov	r2, r4
 8010e70:	462b      	mov	r3, r5
 8010e72:	f7ef fbd1 	bl	8000618 <__aeabi_dmul>
 8010e76:	4602      	mov	r2, r0
 8010e78:	460b      	mov	r3, r1
 8010e7a:	2000      	movs	r0, #0
 8010e7c:	4950      	ldr	r1, [pc, #320]	; (8010fc0 <__ieee754_pow+0x3c0>)
 8010e7e:	f7ef fa13 	bl	80002a8 <__aeabi_dsub>
 8010e82:	4622      	mov	r2, r4
 8010e84:	462b      	mov	r3, r5
 8010e86:	4680      	mov	r8, r0
 8010e88:	4689      	mov	r9, r1
 8010e8a:	4620      	mov	r0, r4
 8010e8c:	4629      	mov	r1, r5
 8010e8e:	f7ef fbc3 	bl	8000618 <__aeabi_dmul>
 8010e92:	4602      	mov	r2, r0
 8010e94:	460b      	mov	r3, r1
 8010e96:	4640      	mov	r0, r8
 8010e98:	4649      	mov	r1, r9
 8010e9a:	f7ef fbbd 	bl	8000618 <__aeabi_dmul>
 8010e9e:	a340      	add	r3, pc, #256	; (adr r3, 8010fa0 <__ieee754_pow+0x3a0>)
 8010ea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ea4:	f7ef fbb8 	bl	8000618 <__aeabi_dmul>
 8010ea8:	4602      	mov	r2, r0
 8010eaa:	460b      	mov	r3, r1
 8010eac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010eb0:	f7ef f9fa 	bl	80002a8 <__aeabi_dsub>
 8010eb4:	4602      	mov	r2, r0
 8010eb6:	460b      	mov	r3, r1
 8010eb8:	4604      	mov	r4, r0
 8010eba:	460d      	mov	r5, r1
 8010ebc:	4630      	mov	r0, r6
 8010ebe:	4639      	mov	r1, r7
 8010ec0:	f7ef f9f4 	bl	80002ac <__adddf3>
 8010ec4:	2000      	movs	r0, #0
 8010ec6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010eca:	4632      	mov	r2, r6
 8010ecc:	463b      	mov	r3, r7
 8010ece:	f7ef f9eb 	bl	80002a8 <__aeabi_dsub>
 8010ed2:	4602      	mov	r2, r0
 8010ed4:	460b      	mov	r3, r1
 8010ed6:	4620      	mov	r0, r4
 8010ed8:	4629      	mov	r1, r5
 8010eda:	f7ef f9e5 	bl	80002a8 <__aeabi_dsub>
 8010ede:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8010ee0:	f10b 33ff 	add.w	r3, fp, #4294967295
 8010ee4:	4313      	orrs	r3, r2
 8010ee6:	4606      	mov	r6, r0
 8010ee8:	460f      	mov	r7, r1
 8010eea:	f040 81eb 	bne.w	80112c4 <__ieee754_pow+0x6c4>
 8010eee:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8010fa8 <__ieee754_pow+0x3a8>
 8010ef2:	e9dd 4500 	ldrd	r4, r5, [sp]
 8010ef6:	2400      	movs	r4, #0
 8010ef8:	4622      	mov	r2, r4
 8010efa:	462b      	mov	r3, r5
 8010efc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010f00:	ed8d 7b02 	vstr	d7, [sp, #8]
 8010f04:	f7ef f9d0 	bl	80002a8 <__aeabi_dsub>
 8010f08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010f0c:	f7ef fb84 	bl	8000618 <__aeabi_dmul>
 8010f10:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f14:	4680      	mov	r8, r0
 8010f16:	4689      	mov	r9, r1
 8010f18:	4630      	mov	r0, r6
 8010f1a:	4639      	mov	r1, r7
 8010f1c:	f7ef fb7c 	bl	8000618 <__aeabi_dmul>
 8010f20:	4602      	mov	r2, r0
 8010f22:	460b      	mov	r3, r1
 8010f24:	4640      	mov	r0, r8
 8010f26:	4649      	mov	r1, r9
 8010f28:	f7ef f9c0 	bl	80002ac <__adddf3>
 8010f2c:	4622      	mov	r2, r4
 8010f2e:	462b      	mov	r3, r5
 8010f30:	4680      	mov	r8, r0
 8010f32:	4689      	mov	r9, r1
 8010f34:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010f38:	f7ef fb6e 	bl	8000618 <__aeabi_dmul>
 8010f3c:	460b      	mov	r3, r1
 8010f3e:	4604      	mov	r4, r0
 8010f40:	460d      	mov	r5, r1
 8010f42:	4602      	mov	r2, r0
 8010f44:	4649      	mov	r1, r9
 8010f46:	4640      	mov	r0, r8
 8010f48:	e9cd 4500 	strd	r4, r5, [sp]
 8010f4c:	f7ef f9ae 	bl	80002ac <__adddf3>
 8010f50:	4b1c      	ldr	r3, [pc, #112]	; (8010fc4 <__ieee754_pow+0x3c4>)
 8010f52:	4299      	cmp	r1, r3
 8010f54:	4606      	mov	r6, r0
 8010f56:	460f      	mov	r7, r1
 8010f58:	468b      	mov	fp, r1
 8010f5a:	f340 82f7 	ble.w	801154c <__ieee754_pow+0x94c>
 8010f5e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8010f62:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8010f66:	4303      	orrs	r3, r0
 8010f68:	f000 81ea 	beq.w	8011340 <__ieee754_pow+0x740>
 8010f6c:	a310      	add	r3, pc, #64	; (adr r3, 8010fb0 <__ieee754_pow+0x3b0>)
 8010f6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010f76:	f7ef fb4f 	bl	8000618 <__aeabi_dmul>
 8010f7a:	a30d      	add	r3, pc, #52	; (adr r3, 8010fb0 <__ieee754_pow+0x3b0>)
 8010f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f80:	e6d5      	b.n	8010d2e <__ieee754_pow+0x12e>
 8010f82:	bf00      	nop
 8010f84:	f3af 8000 	nop.w
 8010f88:	60000000 	.word	0x60000000
 8010f8c:	3ff71547 	.word	0x3ff71547
 8010f90:	f85ddf44 	.word	0xf85ddf44
 8010f94:	3e54ae0b 	.word	0x3e54ae0b
 8010f98:	55555555 	.word	0x55555555
 8010f9c:	3fd55555 	.word	0x3fd55555
 8010fa0:	652b82fe 	.word	0x652b82fe
 8010fa4:	3ff71547 	.word	0x3ff71547
 8010fa8:	00000000 	.word	0x00000000
 8010fac:	bff00000 	.word	0xbff00000
 8010fb0:	8800759c 	.word	0x8800759c
 8010fb4:	7e37e43c 	.word	0x7e37e43c
 8010fb8:	3ff00000 	.word	0x3ff00000
 8010fbc:	3fd00000 	.word	0x3fd00000
 8010fc0:	3fe00000 	.word	0x3fe00000
 8010fc4:	408fffff 	.word	0x408fffff
 8010fc8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8010fcc:	f04f 0200 	mov.w	r2, #0
 8010fd0:	da05      	bge.n	8010fde <__ieee754_pow+0x3de>
 8010fd2:	4bd3      	ldr	r3, [pc, #844]	; (8011320 <__ieee754_pow+0x720>)
 8010fd4:	f7ef fb20 	bl	8000618 <__aeabi_dmul>
 8010fd8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8010fdc:	460c      	mov	r4, r1
 8010fde:	1523      	asrs	r3, r4, #20
 8010fe0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010fe4:	4413      	add	r3, r2
 8010fe6:	9309      	str	r3, [sp, #36]	; 0x24
 8010fe8:	4bce      	ldr	r3, [pc, #824]	; (8011324 <__ieee754_pow+0x724>)
 8010fea:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8010fee:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8010ff2:	429c      	cmp	r4, r3
 8010ff4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8010ff8:	dd08      	ble.n	801100c <__ieee754_pow+0x40c>
 8010ffa:	4bcb      	ldr	r3, [pc, #812]	; (8011328 <__ieee754_pow+0x728>)
 8010ffc:	429c      	cmp	r4, r3
 8010ffe:	f340 815e 	ble.w	80112be <__ieee754_pow+0x6be>
 8011002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011004:	3301      	adds	r3, #1
 8011006:	9309      	str	r3, [sp, #36]	; 0x24
 8011008:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 801100c:	f04f 0a00 	mov.w	sl, #0
 8011010:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8011014:	930c      	str	r3, [sp, #48]	; 0x30
 8011016:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011018:	4bc4      	ldr	r3, [pc, #784]	; (801132c <__ieee754_pow+0x72c>)
 801101a:	4413      	add	r3, r2
 801101c:	ed93 7b00 	vldr	d7, [r3]
 8011020:	4629      	mov	r1, r5
 8011022:	ec53 2b17 	vmov	r2, r3, d7
 8011026:	ed8d 7b06 	vstr	d7, [sp, #24]
 801102a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 801102e:	f7ef f93b 	bl	80002a8 <__aeabi_dsub>
 8011032:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8011036:	4606      	mov	r6, r0
 8011038:	460f      	mov	r7, r1
 801103a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801103e:	f7ef f935 	bl	80002ac <__adddf3>
 8011042:	4602      	mov	r2, r0
 8011044:	460b      	mov	r3, r1
 8011046:	2000      	movs	r0, #0
 8011048:	49b9      	ldr	r1, [pc, #740]	; (8011330 <__ieee754_pow+0x730>)
 801104a:	f7ef fc0f 	bl	800086c <__aeabi_ddiv>
 801104e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8011052:	4602      	mov	r2, r0
 8011054:	460b      	mov	r3, r1
 8011056:	4630      	mov	r0, r6
 8011058:	4639      	mov	r1, r7
 801105a:	f7ef fadd 	bl	8000618 <__aeabi_dmul>
 801105e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011062:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8011066:	e9cd 3402 	strd	r3, r4, [sp, #8]
 801106a:	2300      	movs	r3, #0
 801106c:	9302      	str	r3, [sp, #8]
 801106e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8011072:	106d      	asrs	r5, r5, #1
 8011074:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8011078:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 801107c:	2200      	movs	r2, #0
 801107e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8011082:	4640      	mov	r0, r8
 8011084:	4649      	mov	r1, r9
 8011086:	4614      	mov	r4, r2
 8011088:	461d      	mov	r5, r3
 801108a:	f7ef fac5 	bl	8000618 <__aeabi_dmul>
 801108e:	4602      	mov	r2, r0
 8011090:	460b      	mov	r3, r1
 8011092:	4630      	mov	r0, r6
 8011094:	4639      	mov	r1, r7
 8011096:	f7ef f907 	bl	80002a8 <__aeabi_dsub>
 801109a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801109e:	4606      	mov	r6, r0
 80110a0:	460f      	mov	r7, r1
 80110a2:	4620      	mov	r0, r4
 80110a4:	4629      	mov	r1, r5
 80110a6:	f7ef f8ff 	bl	80002a8 <__aeabi_dsub>
 80110aa:	4602      	mov	r2, r0
 80110ac:	460b      	mov	r3, r1
 80110ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80110b2:	f7ef f8f9 	bl	80002a8 <__aeabi_dsub>
 80110b6:	4642      	mov	r2, r8
 80110b8:	464b      	mov	r3, r9
 80110ba:	f7ef faad 	bl	8000618 <__aeabi_dmul>
 80110be:	4602      	mov	r2, r0
 80110c0:	460b      	mov	r3, r1
 80110c2:	4630      	mov	r0, r6
 80110c4:	4639      	mov	r1, r7
 80110c6:	f7ef f8ef 	bl	80002a8 <__aeabi_dsub>
 80110ca:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80110ce:	f7ef faa3 	bl	8000618 <__aeabi_dmul>
 80110d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80110d6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80110da:	4610      	mov	r0, r2
 80110dc:	4619      	mov	r1, r3
 80110de:	f7ef fa9b 	bl	8000618 <__aeabi_dmul>
 80110e2:	a37b      	add	r3, pc, #492	; (adr r3, 80112d0 <__ieee754_pow+0x6d0>)
 80110e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110e8:	4604      	mov	r4, r0
 80110ea:	460d      	mov	r5, r1
 80110ec:	f7ef fa94 	bl	8000618 <__aeabi_dmul>
 80110f0:	a379      	add	r3, pc, #484	; (adr r3, 80112d8 <__ieee754_pow+0x6d8>)
 80110f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80110f6:	f7ef f8d9 	bl	80002ac <__adddf3>
 80110fa:	4622      	mov	r2, r4
 80110fc:	462b      	mov	r3, r5
 80110fe:	f7ef fa8b 	bl	8000618 <__aeabi_dmul>
 8011102:	a377      	add	r3, pc, #476	; (adr r3, 80112e0 <__ieee754_pow+0x6e0>)
 8011104:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011108:	f7ef f8d0 	bl	80002ac <__adddf3>
 801110c:	4622      	mov	r2, r4
 801110e:	462b      	mov	r3, r5
 8011110:	f7ef fa82 	bl	8000618 <__aeabi_dmul>
 8011114:	a374      	add	r3, pc, #464	; (adr r3, 80112e8 <__ieee754_pow+0x6e8>)
 8011116:	e9d3 2300 	ldrd	r2, r3, [r3]
 801111a:	f7ef f8c7 	bl	80002ac <__adddf3>
 801111e:	4622      	mov	r2, r4
 8011120:	462b      	mov	r3, r5
 8011122:	f7ef fa79 	bl	8000618 <__aeabi_dmul>
 8011126:	a372      	add	r3, pc, #456	; (adr r3, 80112f0 <__ieee754_pow+0x6f0>)
 8011128:	e9d3 2300 	ldrd	r2, r3, [r3]
 801112c:	f7ef f8be 	bl	80002ac <__adddf3>
 8011130:	4622      	mov	r2, r4
 8011132:	462b      	mov	r3, r5
 8011134:	f7ef fa70 	bl	8000618 <__aeabi_dmul>
 8011138:	a36f      	add	r3, pc, #444	; (adr r3, 80112f8 <__ieee754_pow+0x6f8>)
 801113a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801113e:	f7ef f8b5 	bl	80002ac <__adddf3>
 8011142:	4622      	mov	r2, r4
 8011144:	4606      	mov	r6, r0
 8011146:	460f      	mov	r7, r1
 8011148:	462b      	mov	r3, r5
 801114a:	4620      	mov	r0, r4
 801114c:	4629      	mov	r1, r5
 801114e:	f7ef fa63 	bl	8000618 <__aeabi_dmul>
 8011152:	4602      	mov	r2, r0
 8011154:	460b      	mov	r3, r1
 8011156:	4630      	mov	r0, r6
 8011158:	4639      	mov	r1, r7
 801115a:	f7ef fa5d 	bl	8000618 <__aeabi_dmul>
 801115e:	4642      	mov	r2, r8
 8011160:	4604      	mov	r4, r0
 8011162:	460d      	mov	r5, r1
 8011164:	464b      	mov	r3, r9
 8011166:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801116a:	f7ef f89f 	bl	80002ac <__adddf3>
 801116e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011172:	f7ef fa51 	bl	8000618 <__aeabi_dmul>
 8011176:	4622      	mov	r2, r4
 8011178:	462b      	mov	r3, r5
 801117a:	f7ef f897 	bl	80002ac <__adddf3>
 801117e:	4642      	mov	r2, r8
 8011180:	4606      	mov	r6, r0
 8011182:	460f      	mov	r7, r1
 8011184:	464b      	mov	r3, r9
 8011186:	4640      	mov	r0, r8
 8011188:	4649      	mov	r1, r9
 801118a:	f7ef fa45 	bl	8000618 <__aeabi_dmul>
 801118e:	2200      	movs	r2, #0
 8011190:	4b68      	ldr	r3, [pc, #416]	; (8011334 <__ieee754_pow+0x734>)
 8011192:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8011196:	f7ef f889 	bl	80002ac <__adddf3>
 801119a:	4632      	mov	r2, r6
 801119c:	463b      	mov	r3, r7
 801119e:	f7ef f885 	bl	80002ac <__adddf3>
 80111a2:	9802      	ldr	r0, [sp, #8]
 80111a4:	460d      	mov	r5, r1
 80111a6:	4604      	mov	r4, r0
 80111a8:	4602      	mov	r2, r0
 80111aa:	460b      	mov	r3, r1
 80111ac:	4640      	mov	r0, r8
 80111ae:	4649      	mov	r1, r9
 80111b0:	f7ef fa32 	bl	8000618 <__aeabi_dmul>
 80111b4:	2200      	movs	r2, #0
 80111b6:	4680      	mov	r8, r0
 80111b8:	4689      	mov	r9, r1
 80111ba:	4b5e      	ldr	r3, [pc, #376]	; (8011334 <__ieee754_pow+0x734>)
 80111bc:	4620      	mov	r0, r4
 80111be:	4629      	mov	r1, r5
 80111c0:	f7ef f872 	bl	80002a8 <__aeabi_dsub>
 80111c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80111c8:	f7ef f86e 	bl	80002a8 <__aeabi_dsub>
 80111cc:	4602      	mov	r2, r0
 80111ce:	460b      	mov	r3, r1
 80111d0:	4630      	mov	r0, r6
 80111d2:	4639      	mov	r1, r7
 80111d4:	f7ef f868 	bl	80002a8 <__aeabi_dsub>
 80111d8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80111dc:	f7ef fa1c 	bl	8000618 <__aeabi_dmul>
 80111e0:	4622      	mov	r2, r4
 80111e2:	4606      	mov	r6, r0
 80111e4:	460f      	mov	r7, r1
 80111e6:	462b      	mov	r3, r5
 80111e8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80111ec:	f7ef fa14 	bl	8000618 <__aeabi_dmul>
 80111f0:	4602      	mov	r2, r0
 80111f2:	460b      	mov	r3, r1
 80111f4:	4630      	mov	r0, r6
 80111f6:	4639      	mov	r1, r7
 80111f8:	f7ef f858 	bl	80002ac <__adddf3>
 80111fc:	4606      	mov	r6, r0
 80111fe:	460f      	mov	r7, r1
 8011200:	4602      	mov	r2, r0
 8011202:	460b      	mov	r3, r1
 8011204:	4640      	mov	r0, r8
 8011206:	4649      	mov	r1, r9
 8011208:	f7ef f850 	bl	80002ac <__adddf3>
 801120c:	9802      	ldr	r0, [sp, #8]
 801120e:	a33c      	add	r3, pc, #240	; (adr r3, 8011300 <__ieee754_pow+0x700>)
 8011210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011214:	4604      	mov	r4, r0
 8011216:	460d      	mov	r5, r1
 8011218:	f7ef f9fe 	bl	8000618 <__aeabi_dmul>
 801121c:	4642      	mov	r2, r8
 801121e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8011222:	464b      	mov	r3, r9
 8011224:	4620      	mov	r0, r4
 8011226:	4629      	mov	r1, r5
 8011228:	f7ef f83e 	bl	80002a8 <__aeabi_dsub>
 801122c:	4602      	mov	r2, r0
 801122e:	460b      	mov	r3, r1
 8011230:	4630      	mov	r0, r6
 8011232:	4639      	mov	r1, r7
 8011234:	f7ef f838 	bl	80002a8 <__aeabi_dsub>
 8011238:	a333      	add	r3, pc, #204	; (adr r3, 8011308 <__ieee754_pow+0x708>)
 801123a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801123e:	f7ef f9eb 	bl	8000618 <__aeabi_dmul>
 8011242:	a333      	add	r3, pc, #204	; (adr r3, 8011310 <__ieee754_pow+0x710>)
 8011244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011248:	4606      	mov	r6, r0
 801124a:	460f      	mov	r7, r1
 801124c:	4620      	mov	r0, r4
 801124e:	4629      	mov	r1, r5
 8011250:	f7ef f9e2 	bl	8000618 <__aeabi_dmul>
 8011254:	4602      	mov	r2, r0
 8011256:	460b      	mov	r3, r1
 8011258:	4630      	mov	r0, r6
 801125a:	4639      	mov	r1, r7
 801125c:	f7ef f826 	bl	80002ac <__adddf3>
 8011260:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011262:	4b35      	ldr	r3, [pc, #212]	; (8011338 <__ieee754_pow+0x738>)
 8011264:	4413      	add	r3, r2
 8011266:	e9d3 2300 	ldrd	r2, r3, [r3]
 801126a:	f7ef f81f 	bl	80002ac <__adddf3>
 801126e:	4604      	mov	r4, r0
 8011270:	9809      	ldr	r0, [sp, #36]	; 0x24
 8011272:	460d      	mov	r5, r1
 8011274:	f7ef f966 	bl	8000544 <__aeabi_i2d>
 8011278:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801127a:	4b30      	ldr	r3, [pc, #192]	; (801133c <__ieee754_pow+0x73c>)
 801127c:	4413      	add	r3, r2
 801127e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011282:	4606      	mov	r6, r0
 8011284:	460f      	mov	r7, r1
 8011286:	4622      	mov	r2, r4
 8011288:	462b      	mov	r3, r5
 801128a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801128e:	f7ef f80d 	bl	80002ac <__adddf3>
 8011292:	4642      	mov	r2, r8
 8011294:	464b      	mov	r3, r9
 8011296:	f7ef f809 	bl	80002ac <__adddf3>
 801129a:	4632      	mov	r2, r6
 801129c:	463b      	mov	r3, r7
 801129e:	f7ef f805 	bl	80002ac <__adddf3>
 80112a2:	9802      	ldr	r0, [sp, #8]
 80112a4:	4632      	mov	r2, r6
 80112a6:	463b      	mov	r3, r7
 80112a8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80112ac:	f7ee fffc 	bl	80002a8 <__aeabi_dsub>
 80112b0:	4642      	mov	r2, r8
 80112b2:	464b      	mov	r3, r9
 80112b4:	f7ee fff8 	bl	80002a8 <__aeabi_dsub>
 80112b8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80112bc:	e607      	b.n	8010ece <__ieee754_pow+0x2ce>
 80112be:	f04f 0a01 	mov.w	sl, #1
 80112c2:	e6a5      	b.n	8011010 <__ieee754_pow+0x410>
 80112c4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8011318 <__ieee754_pow+0x718>
 80112c8:	e613      	b.n	8010ef2 <__ieee754_pow+0x2f2>
 80112ca:	bf00      	nop
 80112cc:	f3af 8000 	nop.w
 80112d0:	4a454eef 	.word	0x4a454eef
 80112d4:	3fca7e28 	.word	0x3fca7e28
 80112d8:	93c9db65 	.word	0x93c9db65
 80112dc:	3fcd864a 	.word	0x3fcd864a
 80112e0:	a91d4101 	.word	0xa91d4101
 80112e4:	3fd17460 	.word	0x3fd17460
 80112e8:	518f264d 	.word	0x518f264d
 80112ec:	3fd55555 	.word	0x3fd55555
 80112f0:	db6fabff 	.word	0xdb6fabff
 80112f4:	3fdb6db6 	.word	0x3fdb6db6
 80112f8:	33333303 	.word	0x33333303
 80112fc:	3fe33333 	.word	0x3fe33333
 8011300:	e0000000 	.word	0xe0000000
 8011304:	3feec709 	.word	0x3feec709
 8011308:	dc3a03fd 	.word	0xdc3a03fd
 801130c:	3feec709 	.word	0x3feec709
 8011310:	145b01f5 	.word	0x145b01f5
 8011314:	be3e2fe0 	.word	0xbe3e2fe0
 8011318:	00000000 	.word	0x00000000
 801131c:	3ff00000 	.word	0x3ff00000
 8011320:	43400000 	.word	0x43400000
 8011324:	0003988e 	.word	0x0003988e
 8011328:	000bb679 	.word	0x000bb679
 801132c:	080141e0 	.word	0x080141e0
 8011330:	3ff00000 	.word	0x3ff00000
 8011334:	40080000 	.word	0x40080000
 8011338:	08014200 	.word	0x08014200
 801133c:	080141f0 	.word	0x080141f0
 8011340:	a3b4      	add	r3, pc, #720	; (adr r3, 8011614 <__ieee754_pow+0xa14>)
 8011342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011346:	4640      	mov	r0, r8
 8011348:	4649      	mov	r1, r9
 801134a:	f7ee ffaf 	bl	80002ac <__adddf3>
 801134e:	4622      	mov	r2, r4
 8011350:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8011354:	462b      	mov	r3, r5
 8011356:	4630      	mov	r0, r6
 8011358:	4639      	mov	r1, r7
 801135a:	f7ee ffa5 	bl	80002a8 <__aeabi_dsub>
 801135e:	4602      	mov	r2, r0
 8011360:	460b      	mov	r3, r1
 8011362:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8011366:	f7ef fbe7 	bl	8000b38 <__aeabi_dcmpgt>
 801136a:	2800      	cmp	r0, #0
 801136c:	f47f adfe 	bne.w	8010f6c <__ieee754_pow+0x36c>
 8011370:	4aa3      	ldr	r2, [pc, #652]	; (8011600 <__ieee754_pow+0xa00>)
 8011372:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8011376:	4293      	cmp	r3, r2
 8011378:	f340 810a 	ble.w	8011590 <__ieee754_pow+0x990>
 801137c:	151b      	asrs	r3, r3, #20
 801137e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8011382:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8011386:	fa4a f303 	asr.w	r3, sl, r3
 801138a:	445b      	add	r3, fp
 801138c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8011390:	4e9c      	ldr	r6, [pc, #624]	; (8011604 <__ieee754_pow+0xa04>)
 8011392:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8011396:	4116      	asrs	r6, r2
 8011398:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 801139c:	2000      	movs	r0, #0
 801139e:	ea23 0106 	bic.w	r1, r3, r6
 80113a2:	f1c2 0214 	rsb	r2, r2, #20
 80113a6:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 80113aa:	fa4a fa02 	asr.w	sl, sl, r2
 80113ae:	f1bb 0f00 	cmp.w	fp, #0
 80113b2:	4602      	mov	r2, r0
 80113b4:	460b      	mov	r3, r1
 80113b6:	4620      	mov	r0, r4
 80113b8:	4629      	mov	r1, r5
 80113ba:	bfb8      	it	lt
 80113bc:	f1ca 0a00 	rsblt	sl, sl, #0
 80113c0:	f7ee ff72 	bl	80002a8 <__aeabi_dsub>
 80113c4:	e9cd 0100 	strd	r0, r1, [sp]
 80113c8:	4642      	mov	r2, r8
 80113ca:	464b      	mov	r3, r9
 80113cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80113d0:	f7ee ff6c 	bl	80002ac <__adddf3>
 80113d4:	2000      	movs	r0, #0
 80113d6:	a378      	add	r3, pc, #480	; (adr r3, 80115b8 <__ieee754_pow+0x9b8>)
 80113d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80113dc:	4604      	mov	r4, r0
 80113de:	460d      	mov	r5, r1
 80113e0:	f7ef f91a 	bl	8000618 <__aeabi_dmul>
 80113e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80113e8:	4606      	mov	r6, r0
 80113ea:	460f      	mov	r7, r1
 80113ec:	4620      	mov	r0, r4
 80113ee:	4629      	mov	r1, r5
 80113f0:	f7ee ff5a 	bl	80002a8 <__aeabi_dsub>
 80113f4:	4602      	mov	r2, r0
 80113f6:	460b      	mov	r3, r1
 80113f8:	4640      	mov	r0, r8
 80113fa:	4649      	mov	r1, r9
 80113fc:	f7ee ff54 	bl	80002a8 <__aeabi_dsub>
 8011400:	a36f      	add	r3, pc, #444	; (adr r3, 80115c0 <__ieee754_pow+0x9c0>)
 8011402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011406:	f7ef f907 	bl	8000618 <__aeabi_dmul>
 801140a:	a36f      	add	r3, pc, #444	; (adr r3, 80115c8 <__ieee754_pow+0x9c8>)
 801140c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011410:	4680      	mov	r8, r0
 8011412:	4689      	mov	r9, r1
 8011414:	4620      	mov	r0, r4
 8011416:	4629      	mov	r1, r5
 8011418:	f7ef f8fe 	bl	8000618 <__aeabi_dmul>
 801141c:	4602      	mov	r2, r0
 801141e:	460b      	mov	r3, r1
 8011420:	4640      	mov	r0, r8
 8011422:	4649      	mov	r1, r9
 8011424:	f7ee ff42 	bl	80002ac <__adddf3>
 8011428:	4604      	mov	r4, r0
 801142a:	460d      	mov	r5, r1
 801142c:	4602      	mov	r2, r0
 801142e:	460b      	mov	r3, r1
 8011430:	4630      	mov	r0, r6
 8011432:	4639      	mov	r1, r7
 8011434:	f7ee ff3a 	bl	80002ac <__adddf3>
 8011438:	4632      	mov	r2, r6
 801143a:	463b      	mov	r3, r7
 801143c:	4680      	mov	r8, r0
 801143e:	4689      	mov	r9, r1
 8011440:	f7ee ff32 	bl	80002a8 <__aeabi_dsub>
 8011444:	4602      	mov	r2, r0
 8011446:	460b      	mov	r3, r1
 8011448:	4620      	mov	r0, r4
 801144a:	4629      	mov	r1, r5
 801144c:	f7ee ff2c 	bl	80002a8 <__aeabi_dsub>
 8011450:	4642      	mov	r2, r8
 8011452:	4606      	mov	r6, r0
 8011454:	460f      	mov	r7, r1
 8011456:	464b      	mov	r3, r9
 8011458:	4640      	mov	r0, r8
 801145a:	4649      	mov	r1, r9
 801145c:	f7ef f8dc 	bl	8000618 <__aeabi_dmul>
 8011460:	a35b      	add	r3, pc, #364	; (adr r3, 80115d0 <__ieee754_pow+0x9d0>)
 8011462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011466:	4604      	mov	r4, r0
 8011468:	460d      	mov	r5, r1
 801146a:	f7ef f8d5 	bl	8000618 <__aeabi_dmul>
 801146e:	a35a      	add	r3, pc, #360	; (adr r3, 80115d8 <__ieee754_pow+0x9d8>)
 8011470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011474:	f7ee ff18 	bl	80002a8 <__aeabi_dsub>
 8011478:	4622      	mov	r2, r4
 801147a:	462b      	mov	r3, r5
 801147c:	f7ef f8cc 	bl	8000618 <__aeabi_dmul>
 8011480:	a357      	add	r3, pc, #348	; (adr r3, 80115e0 <__ieee754_pow+0x9e0>)
 8011482:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011486:	f7ee ff11 	bl	80002ac <__adddf3>
 801148a:	4622      	mov	r2, r4
 801148c:	462b      	mov	r3, r5
 801148e:	f7ef f8c3 	bl	8000618 <__aeabi_dmul>
 8011492:	a355      	add	r3, pc, #340	; (adr r3, 80115e8 <__ieee754_pow+0x9e8>)
 8011494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011498:	f7ee ff06 	bl	80002a8 <__aeabi_dsub>
 801149c:	4622      	mov	r2, r4
 801149e:	462b      	mov	r3, r5
 80114a0:	f7ef f8ba 	bl	8000618 <__aeabi_dmul>
 80114a4:	a352      	add	r3, pc, #328	; (adr r3, 80115f0 <__ieee754_pow+0x9f0>)
 80114a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80114aa:	f7ee feff 	bl	80002ac <__adddf3>
 80114ae:	4622      	mov	r2, r4
 80114b0:	462b      	mov	r3, r5
 80114b2:	f7ef f8b1 	bl	8000618 <__aeabi_dmul>
 80114b6:	4602      	mov	r2, r0
 80114b8:	460b      	mov	r3, r1
 80114ba:	4640      	mov	r0, r8
 80114bc:	4649      	mov	r1, r9
 80114be:	f7ee fef3 	bl	80002a8 <__aeabi_dsub>
 80114c2:	4604      	mov	r4, r0
 80114c4:	460d      	mov	r5, r1
 80114c6:	4602      	mov	r2, r0
 80114c8:	460b      	mov	r3, r1
 80114ca:	4640      	mov	r0, r8
 80114cc:	4649      	mov	r1, r9
 80114ce:	f7ef f8a3 	bl	8000618 <__aeabi_dmul>
 80114d2:	2200      	movs	r2, #0
 80114d4:	e9cd 0100 	strd	r0, r1, [sp]
 80114d8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80114dc:	4620      	mov	r0, r4
 80114de:	4629      	mov	r1, r5
 80114e0:	f7ee fee2 	bl	80002a8 <__aeabi_dsub>
 80114e4:	4602      	mov	r2, r0
 80114e6:	460b      	mov	r3, r1
 80114e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80114ec:	f7ef f9be 	bl	800086c <__aeabi_ddiv>
 80114f0:	4632      	mov	r2, r6
 80114f2:	4604      	mov	r4, r0
 80114f4:	460d      	mov	r5, r1
 80114f6:	463b      	mov	r3, r7
 80114f8:	4640      	mov	r0, r8
 80114fa:	4649      	mov	r1, r9
 80114fc:	f7ef f88c 	bl	8000618 <__aeabi_dmul>
 8011500:	4632      	mov	r2, r6
 8011502:	463b      	mov	r3, r7
 8011504:	f7ee fed2 	bl	80002ac <__adddf3>
 8011508:	4602      	mov	r2, r0
 801150a:	460b      	mov	r3, r1
 801150c:	4620      	mov	r0, r4
 801150e:	4629      	mov	r1, r5
 8011510:	f7ee feca 	bl	80002a8 <__aeabi_dsub>
 8011514:	4642      	mov	r2, r8
 8011516:	464b      	mov	r3, r9
 8011518:	f7ee fec6 	bl	80002a8 <__aeabi_dsub>
 801151c:	4602      	mov	r2, r0
 801151e:	460b      	mov	r3, r1
 8011520:	2000      	movs	r0, #0
 8011522:	4939      	ldr	r1, [pc, #228]	; (8011608 <__ieee754_pow+0xa08>)
 8011524:	f7ee fec0 	bl	80002a8 <__aeabi_dsub>
 8011528:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 801152c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8011530:	4602      	mov	r2, r0
 8011532:	460b      	mov	r3, r1
 8011534:	da2f      	bge.n	8011596 <__ieee754_pow+0x996>
 8011536:	4650      	mov	r0, sl
 8011538:	ec43 2b10 	vmov	d0, r2, r3
 801153c:	f001 f948 	bl	80127d0 <scalbn>
 8011540:	ec51 0b10 	vmov	r0, r1, d0
 8011544:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8011548:	f7ff bbf1 	b.w	8010d2e <__ieee754_pow+0x12e>
 801154c:	4b2f      	ldr	r3, [pc, #188]	; (801160c <__ieee754_pow+0xa0c>)
 801154e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8011552:	429e      	cmp	r6, r3
 8011554:	f77f af0c 	ble.w	8011370 <__ieee754_pow+0x770>
 8011558:	4b2d      	ldr	r3, [pc, #180]	; (8011610 <__ieee754_pow+0xa10>)
 801155a:	440b      	add	r3, r1
 801155c:	4303      	orrs	r3, r0
 801155e:	d00b      	beq.n	8011578 <__ieee754_pow+0x978>
 8011560:	a325      	add	r3, pc, #148	; (adr r3, 80115f8 <__ieee754_pow+0x9f8>)
 8011562:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011566:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801156a:	f7ef f855 	bl	8000618 <__aeabi_dmul>
 801156e:	a322      	add	r3, pc, #136	; (adr r3, 80115f8 <__ieee754_pow+0x9f8>)
 8011570:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011574:	f7ff bbdb 	b.w	8010d2e <__ieee754_pow+0x12e>
 8011578:	4622      	mov	r2, r4
 801157a:	462b      	mov	r3, r5
 801157c:	f7ee fe94 	bl	80002a8 <__aeabi_dsub>
 8011580:	4642      	mov	r2, r8
 8011582:	464b      	mov	r3, r9
 8011584:	f7ef face 	bl	8000b24 <__aeabi_dcmpge>
 8011588:	2800      	cmp	r0, #0
 801158a:	f43f aef1 	beq.w	8011370 <__ieee754_pow+0x770>
 801158e:	e7e7      	b.n	8011560 <__ieee754_pow+0x960>
 8011590:	f04f 0a00 	mov.w	sl, #0
 8011594:	e718      	b.n	80113c8 <__ieee754_pow+0x7c8>
 8011596:	4621      	mov	r1, r4
 8011598:	e7d4      	b.n	8011544 <__ieee754_pow+0x944>
 801159a:	2000      	movs	r0, #0
 801159c:	491a      	ldr	r1, [pc, #104]	; (8011608 <__ieee754_pow+0xa08>)
 801159e:	f7ff bb8f 	b.w	8010cc0 <__ieee754_pow+0xc0>
 80115a2:	e9dd 0100 	ldrd	r0, r1, [sp]
 80115a6:	f7ff bb8b 	b.w	8010cc0 <__ieee754_pow+0xc0>
 80115aa:	4630      	mov	r0, r6
 80115ac:	4639      	mov	r1, r7
 80115ae:	f7ff bb87 	b.w	8010cc0 <__ieee754_pow+0xc0>
 80115b2:	4693      	mov	fp, r2
 80115b4:	f7ff bb98 	b.w	8010ce8 <__ieee754_pow+0xe8>
 80115b8:	00000000 	.word	0x00000000
 80115bc:	3fe62e43 	.word	0x3fe62e43
 80115c0:	fefa39ef 	.word	0xfefa39ef
 80115c4:	3fe62e42 	.word	0x3fe62e42
 80115c8:	0ca86c39 	.word	0x0ca86c39
 80115cc:	be205c61 	.word	0xbe205c61
 80115d0:	72bea4d0 	.word	0x72bea4d0
 80115d4:	3e663769 	.word	0x3e663769
 80115d8:	c5d26bf1 	.word	0xc5d26bf1
 80115dc:	3ebbbd41 	.word	0x3ebbbd41
 80115e0:	af25de2c 	.word	0xaf25de2c
 80115e4:	3f11566a 	.word	0x3f11566a
 80115e8:	16bebd93 	.word	0x16bebd93
 80115ec:	3f66c16c 	.word	0x3f66c16c
 80115f0:	5555553e 	.word	0x5555553e
 80115f4:	3fc55555 	.word	0x3fc55555
 80115f8:	c2f8f359 	.word	0xc2f8f359
 80115fc:	01a56e1f 	.word	0x01a56e1f
 8011600:	3fe00000 	.word	0x3fe00000
 8011604:	000fffff 	.word	0x000fffff
 8011608:	3ff00000 	.word	0x3ff00000
 801160c:	4090cbff 	.word	0x4090cbff
 8011610:	3f6f3400 	.word	0x3f6f3400
 8011614:	652b82fe 	.word	0x652b82fe
 8011618:	3c971547 	.word	0x3c971547
 801161c:	00000000 	.word	0x00000000

08011620 <__ieee754_rem_pio2>:
 8011620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011624:	ec57 6b10 	vmov	r6, r7, d0
 8011628:	4bc3      	ldr	r3, [pc, #780]	; (8011938 <__ieee754_rem_pio2+0x318>)
 801162a:	b08d      	sub	sp, #52	; 0x34
 801162c:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8011630:	4598      	cmp	r8, r3
 8011632:	4604      	mov	r4, r0
 8011634:	9704      	str	r7, [sp, #16]
 8011636:	dc07      	bgt.n	8011648 <__ieee754_rem_pio2+0x28>
 8011638:	2200      	movs	r2, #0
 801163a:	2300      	movs	r3, #0
 801163c:	ed84 0b00 	vstr	d0, [r4]
 8011640:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8011644:	2500      	movs	r5, #0
 8011646:	e027      	b.n	8011698 <__ieee754_rem_pio2+0x78>
 8011648:	4bbc      	ldr	r3, [pc, #752]	; (801193c <__ieee754_rem_pio2+0x31c>)
 801164a:	4598      	cmp	r8, r3
 801164c:	dc75      	bgt.n	801173a <__ieee754_rem_pio2+0x11a>
 801164e:	9b04      	ldr	r3, [sp, #16]
 8011650:	4dbb      	ldr	r5, [pc, #748]	; (8011940 <__ieee754_rem_pio2+0x320>)
 8011652:	2b00      	cmp	r3, #0
 8011654:	ee10 0a10 	vmov	r0, s0
 8011658:	a3a9      	add	r3, pc, #676	; (adr r3, 8011900 <__ieee754_rem_pio2+0x2e0>)
 801165a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801165e:	4639      	mov	r1, r7
 8011660:	dd36      	ble.n	80116d0 <__ieee754_rem_pio2+0xb0>
 8011662:	f7ee fe21 	bl	80002a8 <__aeabi_dsub>
 8011666:	45a8      	cmp	r8, r5
 8011668:	4606      	mov	r6, r0
 801166a:	460f      	mov	r7, r1
 801166c:	d018      	beq.n	80116a0 <__ieee754_rem_pio2+0x80>
 801166e:	a3a6      	add	r3, pc, #664	; (adr r3, 8011908 <__ieee754_rem_pio2+0x2e8>)
 8011670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011674:	f7ee fe18 	bl	80002a8 <__aeabi_dsub>
 8011678:	4602      	mov	r2, r0
 801167a:	460b      	mov	r3, r1
 801167c:	e9c4 2300 	strd	r2, r3, [r4]
 8011680:	4630      	mov	r0, r6
 8011682:	4639      	mov	r1, r7
 8011684:	f7ee fe10 	bl	80002a8 <__aeabi_dsub>
 8011688:	a39f      	add	r3, pc, #636	; (adr r3, 8011908 <__ieee754_rem_pio2+0x2e8>)
 801168a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801168e:	f7ee fe0b 	bl	80002a8 <__aeabi_dsub>
 8011692:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011696:	2501      	movs	r5, #1
 8011698:	4628      	mov	r0, r5
 801169a:	b00d      	add	sp, #52	; 0x34
 801169c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80116a0:	a39b      	add	r3, pc, #620	; (adr r3, 8011910 <__ieee754_rem_pio2+0x2f0>)
 80116a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116a6:	f7ee fdff 	bl	80002a8 <__aeabi_dsub>
 80116aa:	a39b      	add	r3, pc, #620	; (adr r3, 8011918 <__ieee754_rem_pio2+0x2f8>)
 80116ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116b0:	4606      	mov	r6, r0
 80116b2:	460f      	mov	r7, r1
 80116b4:	f7ee fdf8 	bl	80002a8 <__aeabi_dsub>
 80116b8:	4602      	mov	r2, r0
 80116ba:	460b      	mov	r3, r1
 80116bc:	e9c4 2300 	strd	r2, r3, [r4]
 80116c0:	4630      	mov	r0, r6
 80116c2:	4639      	mov	r1, r7
 80116c4:	f7ee fdf0 	bl	80002a8 <__aeabi_dsub>
 80116c8:	a393      	add	r3, pc, #588	; (adr r3, 8011918 <__ieee754_rem_pio2+0x2f8>)
 80116ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116ce:	e7de      	b.n	801168e <__ieee754_rem_pio2+0x6e>
 80116d0:	f7ee fdec 	bl	80002ac <__adddf3>
 80116d4:	45a8      	cmp	r8, r5
 80116d6:	4606      	mov	r6, r0
 80116d8:	460f      	mov	r7, r1
 80116da:	d016      	beq.n	801170a <__ieee754_rem_pio2+0xea>
 80116dc:	a38a      	add	r3, pc, #552	; (adr r3, 8011908 <__ieee754_rem_pio2+0x2e8>)
 80116de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116e2:	f7ee fde3 	bl	80002ac <__adddf3>
 80116e6:	4602      	mov	r2, r0
 80116e8:	460b      	mov	r3, r1
 80116ea:	e9c4 2300 	strd	r2, r3, [r4]
 80116ee:	4630      	mov	r0, r6
 80116f0:	4639      	mov	r1, r7
 80116f2:	f7ee fdd9 	bl	80002a8 <__aeabi_dsub>
 80116f6:	a384      	add	r3, pc, #528	; (adr r3, 8011908 <__ieee754_rem_pio2+0x2e8>)
 80116f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80116fc:	f7ee fdd6 	bl	80002ac <__adddf3>
 8011700:	f04f 35ff 	mov.w	r5, #4294967295
 8011704:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011708:	e7c6      	b.n	8011698 <__ieee754_rem_pio2+0x78>
 801170a:	a381      	add	r3, pc, #516	; (adr r3, 8011910 <__ieee754_rem_pio2+0x2f0>)
 801170c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011710:	f7ee fdcc 	bl	80002ac <__adddf3>
 8011714:	a380      	add	r3, pc, #512	; (adr r3, 8011918 <__ieee754_rem_pio2+0x2f8>)
 8011716:	e9d3 2300 	ldrd	r2, r3, [r3]
 801171a:	4606      	mov	r6, r0
 801171c:	460f      	mov	r7, r1
 801171e:	f7ee fdc5 	bl	80002ac <__adddf3>
 8011722:	4602      	mov	r2, r0
 8011724:	460b      	mov	r3, r1
 8011726:	e9c4 2300 	strd	r2, r3, [r4]
 801172a:	4630      	mov	r0, r6
 801172c:	4639      	mov	r1, r7
 801172e:	f7ee fdbb 	bl	80002a8 <__aeabi_dsub>
 8011732:	a379      	add	r3, pc, #484	; (adr r3, 8011918 <__ieee754_rem_pio2+0x2f8>)
 8011734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011738:	e7e0      	b.n	80116fc <__ieee754_rem_pio2+0xdc>
 801173a:	4b82      	ldr	r3, [pc, #520]	; (8011944 <__ieee754_rem_pio2+0x324>)
 801173c:	4598      	cmp	r8, r3
 801173e:	f300 80d0 	bgt.w	80118e2 <__ieee754_rem_pio2+0x2c2>
 8011742:	f000 ff1d 	bl	8012580 <fabs>
 8011746:	ec57 6b10 	vmov	r6, r7, d0
 801174a:	ee10 0a10 	vmov	r0, s0
 801174e:	a374      	add	r3, pc, #464	; (adr r3, 8011920 <__ieee754_rem_pio2+0x300>)
 8011750:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011754:	4639      	mov	r1, r7
 8011756:	f7ee ff5f 	bl	8000618 <__aeabi_dmul>
 801175a:	2200      	movs	r2, #0
 801175c:	4b7a      	ldr	r3, [pc, #488]	; (8011948 <__ieee754_rem_pio2+0x328>)
 801175e:	f7ee fda5 	bl	80002ac <__adddf3>
 8011762:	f7ef fa09 	bl	8000b78 <__aeabi_d2iz>
 8011766:	4605      	mov	r5, r0
 8011768:	f7ee feec 	bl	8000544 <__aeabi_i2d>
 801176c:	a364      	add	r3, pc, #400	; (adr r3, 8011900 <__ieee754_rem_pio2+0x2e0>)
 801176e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011772:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011776:	f7ee ff4f 	bl	8000618 <__aeabi_dmul>
 801177a:	4602      	mov	r2, r0
 801177c:	460b      	mov	r3, r1
 801177e:	4630      	mov	r0, r6
 8011780:	4639      	mov	r1, r7
 8011782:	f7ee fd91 	bl	80002a8 <__aeabi_dsub>
 8011786:	a360      	add	r3, pc, #384	; (adr r3, 8011908 <__ieee754_rem_pio2+0x2e8>)
 8011788:	e9d3 2300 	ldrd	r2, r3, [r3]
 801178c:	4682      	mov	sl, r0
 801178e:	468b      	mov	fp, r1
 8011790:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011794:	f7ee ff40 	bl	8000618 <__aeabi_dmul>
 8011798:	2d1f      	cmp	r5, #31
 801179a:	4606      	mov	r6, r0
 801179c:	460f      	mov	r7, r1
 801179e:	dc0c      	bgt.n	80117ba <__ieee754_rem_pio2+0x19a>
 80117a0:	1e6a      	subs	r2, r5, #1
 80117a2:	4b6a      	ldr	r3, [pc, #424]	; (801194c <__ieee754_rem_pio2+0x32c>)
 80117a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80117a8:	4543      	cmp	r3, r8
 80117aa:	d006      	beq.n	80117ba <__ieee754_rem_pio2+0x19a>
 80117ac:	4632      	mov	r2, r6
 80117ae:	463b      	mov	r3, r7
 80117b0:	4650      	mov	r0, sl
 80117b2:	4659      	mov	r1, fp
 80117b4:	f7ee fd78 	bl	80002a8 <__aeabi_dsub>
 80117b8:	e00e      	b.n	80117d8 <__ieee754_rem_pio2+0x1b8>
 80117ba:	4632      	mov	r2, r6
 80117bc:	463b      	mov	r3, r7
 80117be:	4650      	mov	r0, sl
 80117c0:	4659      	mov	r1, fp
 80117c2:	f7ee fd71 	bl	80002a8 <__aeabi_dsub>
 80117c6:	ea4f 5328 	mov.w	r3, r8, asr #20
 80117ca:	9305      	str	r3, [sp, #20]
 80117cc:	9a05      	ldr	r2, [sp, #20]
 80117ce:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80117d2:	1ad3      	subs	r3, r2, r3
 80117d4:	2b10      	cmp	r3, #16
 80117d6:	dc02      	bgt.n	80117de <__ieee754_rem_pio2+0x1be>
 80117d8:	e9c4 0100 	strd	r0, r1, [r4]
 80117dc:	e039      	b.n	8011852 <__ieee754_rem_pio2+0x232>
 80117de:	a34c      	add	r3, pc, #304	; (adr r3, 8011910 <__ieee754_rem_pio2+0x2f0>)
 80117e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80117e4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80117e8:	f7ee ff16 	bl	8000618 <__aeabi_dmul>
 80117ec:	4606      	mov	r6, r0
 80117ee:	460f      	mov	r7, r1
 80117f0:	4602      	mov	r2, r0
 80117f2:	460b      	mov	r3, r1
 80117f4:	4650      	mov	r0, sl
 80117f6:	4659      	mov	r1, fp
 80117f8:	f7ee fd56 	bl	80002a8 <__aeabi_dsub>
 80117fc:	4602      	mov	r2, r0
 80117fe:	460b      	mov	r3, r1
 8011800:	4680      	mov	r8, r0
 8011802:	4689      	mov	r9, r1
 8011804:	4650      	mov	r0, sl
 8011806:	4659      	mov	r1, fp
 8011808:	f7ee fd4e 	bl	80002a8 <__aeabi_dsub>
 801180c:	4632      	mov	r2, r6
 801180e:	463b      	mov	r3, r7
 8011810:	f7ee fd4a 	bl	80002a8 <__aeabi_dsub>
 8011814:	a340      	add	r3, pc, #256	; (adr r3, 8011918 <__ieee754_rem_pio2+0x2f8>)
 8011816:	e9d3 2300 	ldrd	r2, r3, [r3]
 801181a:	4606      	mov	r6, r0
 801181c:	460f      	mov	r7, r1
 801181e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011822:	f7ee fef9 	bl	8000618 <__aeabi_dmul>
 8011826:	4632      	mov	r2, r6
 8011828:	463b      	mov	r3, r7
 801182a:	f7ee fd3d 	bl	80002a8 <__aeabi_dsub>
 801182e:	4602      	mov	r2, r0
 8011830:	460b      	mov	r3, r1
 8011832:	4606      	mov	r6, r0
 8011834:	460f      	mov	r7, r1
 8011836:	4640      	mov	r0, r8
 8011838:	4649      	mov	r1, r9
 801183a:	f7ee fd35 	bl	80002a8 <__aeabi_dsub>
 801183e:	9a05      	ldr	r2, [sp, #20]
 8011840:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8011844:	1ad3      	subs	r3, r2, r3
 8011846:	2b31      	cmp	r3, #49	; 0x31
 8011848:	dc20      	bgt.n	801188c <__ieee754_rem_pio2+0x26c>
 801184a:	e9c4 0100 	strd	r0, r1, [r4]
 801184e:	46c2      	mov	sl, r8
 8011850:	46cb      	mov	fp, r9
 8011852:	e9d4 8900 	ldrd	r8, r9, [r4]
 8011856:	4650      	mov	r0, sl
 8011858:	4642      	mov	r2, r8
 801185a:	464b      	mov	r3, r9
 801185c:	4659      	mov	r1, fp
 801185e:	f7ee fd23 	bl	80002a8 <__aeabi_dsub>
 8011862:	463b      	mov	r3, r7
 8011864:	4632      	mov	r2, r6
 8011866:	f7ee fd1f 	bl	80002a8 <__aeabi_dsub>
 801186a:	9b04      	ldr	r3, [sp, #16]
 801186c:	2b00      	cmp	r3, #0
 801186e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8011872:	f6bf af11 	bge.w	8011698 <__ieee754_rem_pio2+0x78>
 8011876:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801187a:	6063      	str	r3, [r4, #4]
 801187c:	f8c4 8000 	str.w	r8, [r4]
 8011880:	60a0      	str	r0, [r4, #8]
 8011882:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8011886:	60e3      	str	r3, [r4, #12]
 8011888:	426d      	negs	r5, r5
 801188a:	e705      	b.n	8011698 <__ieee754_rem_pio2+0x78>
 801188c:	a326      	add	r3, pc, #152	; (adr r3, 8011928 <__ieee754_rem_pio2+0x308>)
 801188e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011892:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011896:	f7ee febf 	bl	8000618 <__aeabi_dmul>
 801189a:	4606      	mov	r6, r0
 801189c:	460f      	mov	r7, r1
 801189e:	4602      	mov	r2, r0
 80118a0:	460b      	mov	r3, r1
 80118a2:	4640      	mov	r0, r8
 80118a4:	4649      	mov	r1, r9
 80118a6:	f7ee fcff 	bl	80002a8 <__aeabi_dsub>
 80118aa:	4602      	mov	r2, r0
 80118ac:	460b      	mov	r3, r1
 80118ae:	4682      	mov	sl, r0
 80118b0:	468b      	mov	fp, r1
 80118b2:	4640      	mov	r0, r8
 80118b4:	4649      	mov	r1, r9
 80118b6:	f7ee fcf7 	bl	80002a8 <__aeabi_dsub>
 80118ba:	4632      	mov	r2, r6
 80118bc:	463b      	mov	r3, r7
 80118be:	f7ee fcf3 	bl	80002a8 <__aeabi_dsub>
 80118c2:	a31b      	add	r3, pc, #108	; (adr r3, 8011930 <__ieee754_rem_pio2+0x310>)
 80118c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80118c8:	4606      	mov	r6, r0
 80118ca:	460f      	mov	r7, r1
 80118cc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80118d0:	f7ee fea2 	bl	8000618 <__aeabi_dmul>
 80118d4:	4632      	mov	r2, r6
 80118d6:	463b      	mov	r3, r7
 80118d8:	f7ee fce6 	bl	80002a8 <__aeabi_dsub>
 80118dc:	4606      	mov	r6, r0
 80118de:	460f      	mov	r7, r1
 80118e0:	e764      	b.n	80117ac <__ieee754_rem_pio2+0x18c>
 80118e2:	4b1b      	ldr	r3, [pc, #108]	; (8011950 <__ieee754_rem_pio2+0x330>)
 80118e4:	4598      	cmp	r8, r3
 80118e6:	dd35      	ble.n	8011954 <__ieee754_rem_pio2+0x334>
 80118e8:	ee10 2a10 	vmov	r2, s0
 80118ec:	463b      	mov	r3, r7
 80118ee:	4630      	mov	r0, r6
 80118f0:	4639      	mov	r1, r7
 80118f2:	f7ee fcd9 	bl	80002a8 <__aeabi_dsub>
 80118f6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80118fa:	e9c4 0100 	strd	r0, r1, [r4]
 80118fe:	e6a1      	b.n	8011644 <__ieee754_rem_pio2+0x24>
 8011900:	54400000 	.word	0x54400000
 8011904:	3ff921fb 	.word	0x3ff921fb
 8011908:	1a626331 	.word	0x1a626331
 801190c:	3dd0b461 	.word	0x3dd0b461
 8011910:	1a600000 	.word	0x1a600000
 8011914:	3dd0b461 	.word	0x3dd0b461
 8011918:	2e037073 	.word	0x2e037073
 801191c:	3ba3198a 	.word	0x3ba3198a
 8011920:	6dc9c883 	.word	0x6dc9c883
 8011924:	3fe45f30 	.word	0x3fe45f30
 8011928:	2e000000 	.word	0x2e000000
 801192c:	3ba3198a 	.word	0x3ba3198a
 8011930:	252049c1 	.word	0x252049c1
 8011934:	397b839a 	.word	0x397b839a
 8011938:	3fe921fb 	.word	0x3fe921fb
 801193c:	4002d97b 	.word	0x4002d97b
 8011940:	3ff921fb 	.word	0x3ff921fb
 8011944:	413921fb 	.word	0x413921fb
 8011948:	3fe00000 	.word	0x3fe00000
 801194c:	08014210 	.word	0x08014210
 8011950:	7fefffff 	.word	0x7fefffff
 8011954:	ea4f 5528 	mov.w	r5, r8, asr #20
 8011958:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 801195c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8011960:	4630      	mov	r0, r6
 8011962:	460f      	mov	r7, r1
 8011964:	f7ef f908 	bl	8000b78 <__aeabi_d2iz>
 8011968:	f7ee fdec 	bl	8000544 <__aeabi_i2d>
 801196c:	4602      	mov	r2, r0
 801196e:	460b      	mov	r3, r1
 8011970:	4630      	mov	r0, r6
 8011972:	4639      	mov	r1, r7
 8011974:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8011978:	f7ee fc96 	bl	80002a8 <__aeabi_dsub>
 801197c:	2200      	movs	r2, #0
 801197e:	4b1f      	ldr	r3, [pc, #124]	; (80119fc <__ieee754_rem_pio2+0x3dc>)
 8011980:	f7ee fe4a 	bl	8000618 <__aeabi_dmul>
 8011984:	460f      	mov	r7, r1
 8011986:	4606      	mov	r6, r0
 8011988:	f7ef f8f6 	bl	8000b78 <__aeabi_d2iz>
 801198c:	f7ee fdda 	bl	8000544 <__aeabi_i2d>
 8011990:	4602      	mov	r2, r0
 8011992:	460b      	mov	r3, r1
 8011994:	4630      	mov	r0, r6
 8011996:	4639      	mov	r1, r7
 8011998:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801199c:	f7ee fc84 	bl	80002a8 <__aeabi_dsub>
 80119a0:	2200      	movs	r2, #0
 80119a2:	4b16      	ldr	r3, [pc, #88]	; (80119fc <__ieee754_rem_pio2+0x3dc>)
 80119a4:	f7ee fe38 	bl	8000618 <__aeabi_dmul>
 80119a8:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80119ac:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 80119b0:	f04f 0803 	mov.w	r8, #3
 80119b4:	2600      	movs	r6, #0
 80119b6:	2700      	movs	r7, #0
 80119b8:	4632      	mov	r2, r6
 80119ba:	463b      	mov	r3, r7
 80119bc:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 80119c0:	f108 3aff 	add.w	sl, r8, #4294967295
 80119c4:	f7ef f890 	bl	8000ae8 <__aeabi_dcmpeq>
 80119c8:	b9b0      	cbnz	r0, 80119f8 <__ieee754_rem_pio2+0x3d8>
 80119ca:	4b0d      	ldr	r3, [pc, #52]	; (8011a00 <__ieee754_rem_pio2+0x3e0>)
 80119cc:	9301      	str	r3, [sp, #4]
 80119ce:	2302      	movs	r3, #2
 80119d0:	9300      	str	r3, [sp, #0]
 80119d2:	462a      	mov	r2, r5
 80119d4:	4643      	mov	r3, r8
 80119d6:	4621      	mov	r1, r4
 80119d8:	a806      	add	r0, sp, #24
 80119da:	f000 f8c5 	bl	8011b68 <__kernel_rem_pio2>
 80119de:	9b04      	ldr	r3, [sp, #16]
 80119e0:	2b00      	cmp	r3, #0
 80119e2:	4605      	mov	r5, r0
 80119e4:	f6bf ae58 	bge.w	8011698 <__ieee754_rem_pio2+0x78>
 80119e8:	6863      	ldr	r3, [r4, #4]
 80119ea:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80119ee:	6063      	str	r3, [r4, #4]
 80119f0:	68e3      	ldr	r3, [r4, #12]
 80119f2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80119f6:	e746      	b.n	8011886 <__ieee754_rem_pio2+0x266>
 80119f8:	46d0      	mov	r8, sl
 80119fa:	e7dd      	b.n	80119b8 <__ieee754_rem_pio2+0x398>
 80119fc:	41700000 	.word	0x41700000
 8011a00:	08014290 	.word	0x08014290

08011a04 <__ieee754_sqrt>:
 8011a04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011a08:	4955      	ldr	r1, [pc, #340]	; (8011b60 <__ieee754_sqrt+0x15c>)
 8011a0a:	ec55 4b10 	vmov	r4, r5, d0
 8011a0e:	43a9      	bics	r1, r5
 8011a10:	462b      	mov	r3, r5
 8011a12:	462a      	mov	r2, r5
 8011a14:	d112      	bne.n	8011a3c <__ieee754_sqrt+0x38>
 8011a16:	ee10 2a10 	vmov	r2, s0
 8011a1a:	ee10 0a10 	vmov	r0, s0
 8011a1e:	4629      	mov	r1, r5
 8011a20:	f7ee fdfa 	bl	8000618 <__aeabi_dmul>
 8011a24:	4602      	mov	r2, r0
 8011a26:	460b      	mov	r3, r1
 8011a28:	4620      	mov	r0, r4
 8011a2a:	4629      	mov	r1, r5
 8011a2c:	f7ee fc3e 	bl	80002ac <__adddf3>
 8011a30:	4604      	mov	r4, r0
 8011a32:	460d      	mov	r5, r1
 8011a34:	ec45 4b10 	vmov	d0, r4, r5
 8011a38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a3c:	2d00      	cmp	r5, #0
 8011a3e:	ee10 0a10 	vmov	r0, s0
 8011a42:	4621      	mov	r1, r4
 8011a44:	dc0f      	bgt.n	8011a66 <__ieee754_sqrt+0x62>
 8011a46:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8011a4a:	4330      	orrs	r0, r6
 8011a4c:	d0f2      	beq.n	8011a34 <__ieee754_sqrt+0x30>
 8011a4e:	b155      	cbz	r5, 8011a66 <__ieee754_sqrt+0x62>
 8011a50:	ee10 2a10 	vmov	r2, s0
 8011a54:	4620      	mov	r0, r4
 8011a56:	4629      	mov	r1, r5
 8011a58:	f7ee fc26 	bl	80002a8 <__aeabi_dsub>
 8011a5c:	4602      	mov	r2, r0
 8011a5e:	460b      	mov	r3, r1
 8011a60:	f7ee ff04 	bl	800086c <__aeabi_ddiv>
 8011a64:	e7e4      	b.n	8011a30 <__ieee754_sqrt+0x2c>
 8011a66:	151b      	asrs	r3, r3, #20
 8011a68:	d073      	beq.n	8011b52 <__ieee754_sqrt+0x14e>
 8011a6a:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8011a6e:	07dd      	lsls	r5, r3, #31
 8011a70:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8011a74:	bf48      	it	mi
 8011a76:	0fc8      	lsrmi	r0, r1, #31
 8011a78:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8011a7c:	bf44      	itt	mi
 8011a7e:	0049      	lslmi	r1, r1, #1
 8011a80:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8011a84:	2500      	movs	r5, #0
 8011a86:	1058      	asrs	r0, r3, #1
 8011a88:	0fcb      	lsrs	r3, r1, #31
 8011a8a:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8011a8e:	0049      	lsls	r1, r1, #1
 8011a90:	2316      	movs	r3, #22
 8011a92:	462c      	mov	r4, r5
 8011a94:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8011a98:	19a7      	adds	r7, r4, r6
 8011a9a:	4297      	cmp	r7, r2
 8011a9c:	bfde      	ittt	le
 8011a9e:	19bc      	addle	r4, r7, r6
 8011aa0:	1bd2      	suble	r2, r2, r7
 8011aa2:	19ad      	addle	r5, r5, r6
 8011aa4:	0fcf      	lsrs	r7, r1, #31
 8011aa6:	3b01      	subs	r3, #1
 8011aa8:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8011aac:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011ab0:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011ab4:	d1f0      	bne.n	8011a98 <__ieee754_sqrt+0x94>
 8011ab6:	f04f 0c20 	mov.w	ip, #32
 8011aba:	469e      	mov	lr, r3
 8011abc:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8011ac0:	42a2      	cmp	r2, r4
 8011ac2:	eb06 070e 	add.w	r7, r6, lr
 8011ac6:	dc02      	bgt.n	8011ace <__ieee754_sqrt+0xca>
 8011ac8:	d112      	bne.n	8011af0 <__ieee754_sqrt+0xec>
 8011aca:	428f      	cmp	r7, r1
 8011acc:	d810      	bhi.n	8011af0 <__ieee754_sqrt+0xec>
 8011ace:	2f00      	cmp	r7, #0
 8011ad0:	eb07 0e06 	add.w	lr, r7, r6
 8011ad4:	da42      	bge.n	8011b5c <__ieee754_sqrt+0x158>
 8011ad6:	f1be 0f00 	cmp.w	lr, #0
 8011ada:	db3f      	blt.n	8011b5c <__ieee754_sqrt+0x158>
 8011adc:	f104 0801 	add.w	r8, r4, #1
 8011ae0:	1b12      	subs	r2, r2, r4
 8011ae2:	428f      	cmp	r7, r1
 8011ae4:	bf88      	it	hi
 8011ae6:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8011aea:	1bc9      	subs	r1, r1, r7
 8011aec:	4433      	add	r3, r6
 8011aee:	4644      	mov	r4, r8
 8011af0:	0052      	lsls	r2, r2, #1
 8011af2:	f1bc 0c01 	subs.w	ip, ip, #1
 8011af6:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8011afa:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8011afe:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8011b02:	d1dd      	bne.n	8011ac0 <__ieee754_sqrt+0xbc>
 8011b04:	430a      	orrs	r2, r1
 8011b06:	d006      	beq.n	8011b16 <__ieee754_sqrt+0x112>
 8011b08:	1c5c      	adds	r4, r3, #1
 8011b0a:	bf13      	iteet	ne
 8011b0c:	3301      	addne	r3, #1
 8011b0e:	3501      	addeq	r5, #1
 8011b10:	4663      	moveq	r3, ip
 8011b12:	f023 0301 	bicne.w	r3, r3, #1
 8011b16:	106a      	asrs	r2, r5, #1
 8011b18:	085b      	lsrs	r3, r3, #1
 8011b1a:	07e9      	lsls	r1, r5, #31
 8011b1c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8011b20:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8011b24:	bf48      	it	mi
 8011b26:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8011b2a:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8011b2e:	461c      	mov	r4, r3
 8011b30:	e780      	b.n	8011a34 <__ieee754_sqrt+0x30>
 8011b32:	0aca      	lsrs	r2, r1, #11
 8011b34:	3815      	subs	r0, #21
 8011b36:	0549      	lsls	r1, r1, #21
 8011b38:	2a00      	cmp	r2, #0
 8011b3a:	d0fa      	beq.n	8011b32 <__ieee754_sqrt+0x12e>
 8011b3c:	02d6      	lsls	r6, r2, #11
 8011b3e:	d50a      	bpl.n	8011b56 <__ieee754_sqrt+0x152>
 8011b40:	f1c3 0420 	rsb	r4, r3, #32
 8011b44:	fa21 f404 	lsr.w	r4, r1, r4
 8011b48:	1e5d      	subs	r5, r3, #1
 8011b4a:	4099      	lsls	r1, r3
 8011b4c:	4322      	orrs	r2, r4
 8011b4e:	1b43      	subs	r3, r0, r5
 8011b50:	e78b      	b.n	8011a6a <__ieee754_sqrt+0x66>
 8011b52:	4618      	mov	r0, r3
 8011b54:	e7f0      	b.n	8011b38 <__ieee754_sqrt+0x134>
 8011b56:	0052      	lsls	r2, r2, #1
 8011b58:	3301      	adds	r3, #1
 8011b5a:	e7ef      	b.n	8011b3c <__ieee754_sqrt+0x138>
 8011b5c:	46a0      	mov	r8, r4
 8011b5e:	e7bf      	b.n	8011ae0 <__ieee754_sqrt+0xdc>
 8011b60:	7ff00000 	.word	0x7ff00000
 8011b64:	00000000 	.word	0x00000000

08011b68 <__kernel_rem_pio2>:
 8011b68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b6c:	ed2d 8b02 	vpush	{d8}
 8011b70:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8011b74:	1ed4      	subs	r4, r2, #3
 8011b76:	9308      	str	r3, [sp, #32]
 8011b78:	9101      	str	r1, [sp, #4]
 8011b7a:	4bc5      	ldr	r3, [pc, #788]	; (8011e90 <__kernel_rem_pio2+0x328>)
 8011b7c:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8011b7e:	9009      	str	r0, [sp, #36]	; 0x24
 8011b80:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8011b84:	9304      	str	r3, [sp, #16]
 8011b86:	9b08      	ldr	r3, [sp, #32]
 8011b88:	3b01      	subs	r3, #1
 8011b8a:	9307      	str	r3, [sp, #28]
 8011b8c:	2318      	movs	r3, #24
 8011b8e:	fb94 f4f3 	sdiv	r4, r4, r3
 8011b92:	f06f 0317 	mvn.w	r3, #23
 8011b96:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8011b9a:	fb04 3303 	mla	r3, r4, r3, r3
 8011b9e:	eb03 0a02 	add.w	sl, r3, r2
 8011ba2:	9b04      	ldr	r3, [sp, #16]
 8011ba4:	9a07      	ldr	r2, [sp, #28]
 8011ba6:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8011e80 <__kernel_rem_pio2+0x318>
 8011baa:	eb03 0802 	add.w	r8, r3, r2
 8011bae:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011bb0:	1aa7      	subs	r7, r4, r2
 8011bb2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8011bb6:	ae22      	add	r6, sp, #136	; 0x88
 8011bb8:	2500      	movs	r5, #0
 8011bba:	4545      	cmp	r5, r8
 8011bbc:	dd13      	ble.n	8011be6 <__kernel_rem_pio2+0x7e>
 8011bbe:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8011e80 <__kernel_rem_pio2+0x318>
 8011bc2:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 8011bc6:	2600      	movs	r6, #0
 8011bc8:	9b04      	ldr	r3, [sp, #16]
 8011bca:	429e      	cmp	r6, r3
 8011bcc:	dc32      	bgt.n	8011c34 <__kernel_rem_pio2+0xcc>
 8011bce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011bd0:	9302      	str	r3, [sp, #8]
 8011bd2:	9b08      	ldr	r3, [sp, #32]
 8011bd4:	199d      	adds	r5, r3, r6
 8011bd6:	ab22      	add	r3, sp, #136	; 0x88
 8011bd8:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8011bdc:	9306      	str	r3, [sp, #24]
 8011bde:	ec59 8b18 	vmov	r8, r9, d8
 8011be2:	2700      	movs	r7, #0
 8011be4:	e01f      	b.n	8011c26 <__kernel_rem_pio2+0xbe>
 8011be6:	42ef      	cmn	r7, r5
 8011be8:	d407      	bmi.n	8011bfa <__kernel_rem_pio2+0x92>
 8011bea:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8011bee:	f7ee fca9 	bl	8000544 <__aeabi_i2d>
 8011bf2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8011bf6:	3501      	adds	r5, #1
 8011bf8:	e7df      	b.n	8011bba <__kernel_rem_pio2+0x52>
 8011bfa:	ec51 0b18 	vmov	r0, r1, d8
 8011bfe:	e7f8      	b.n	8011bf2 <__kernel_rem_pio2+0x8a>
 8011c00:	9906      	ldr	r1, [sp, #24]
 8011c02:	9d02      	ldr	r5, [sp, #8]
 8011c04:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8011c08:	9106      	str	r1, [sp, #24]
 8011c0a:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8011c0e:	9502      	str	r5, [sp, #8]
 8011c10:	f7ee fd02 	bl	8000618 <__aeabi_dmul>
 8011c14:	4602      	mov	r2, r0
 8011c16:	460b      	mov	r3, r1
 8011c18:	4640      	mov	r0, r8
 8011c1a:	4649      	mov	r1, r9
 8011c1c:	f7ee fb46 	bl	80002ac <__adddf3>
 8011c20:	3701      	adds	r7, #1
 8011c22:	4680      	mov	r8, r0
 8011c24:	4689      	mov	r9, r1
 8011c26:	9b07      	ldr	r3, [sp, #28]
 8011c28:	429f      	cmp	r7, r3
 8011c2a:	dde9      	ble.n	8011c00 <__kernel_rem_pio2+0x98>
 8011c2c:	e8eb 8902 	strd	r8, r9, [fp], #8
 8011c30:	3601      	adds	r6, #1
 8011c32:	e7c9      	b.n	8011bc8 <__kernel_rem_pio2+0x60>
 8011c34:	9b04      	ldr	r3, [sp, #16]
 8011c36:	aa0e      	add	r2, sp, #56	; 0x38
 8011c38:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011c3c:	930c      	str	r3, [sp, #48]	; 0x30
 8011c3e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8011c40:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8011c44:	9c04      	ldr	r4, [sp, #16]
 8011c46:	930b      	str	r3, [sp, #44]	; 0x2c
 8011c48:	ab9a      	add	r3, sp, #616	; 0x268
 8011c4a:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8011c4e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8011c52:	f10b 3bff 	add.w	fp, fp, #4294967295
 8011c56:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8011c5a:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8011c5e:	ab9a      	add	r3, sp, #616	; 0x268
 8011c60:	445b      	add	r3, fp
 8011c62:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 8011c66:	2500      	movs	r5, #0
 8011c68:	1b63      	subs	r3, r4, r5
 8011c6a:	2b00      	cmp	r3, #0
 8011c6c:	dc78      	bgt.n	8011d60 <__kernel_rem_pio2+0x1f8>
 8011c6e:	4650      	mov	r0, sl
 8011c70:	ec49 8b10 	vmov	d0, r8, r9
 8011c74:	f000 fdac 	bl	80127d0 <scalbn>
 8011c78:	ec57 6b10 	vmov	r6, r7, d0
 8011c7c:	2200      	movs	r2, #0
 8011c7e:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8011c82:	ee10 0a10 	vmov	r0, s0
 8011c86:	4639      	mov	r1, r7
 8011c88:	f7ee fcc6 	bl	8000618 <__aeabi_dmul>
 8011c8c:	ec41 0b10 	vmov	d0, r0, r1
 8011c90:	f000 fc8a 	bl	80125a8 <floor>
 8011c94:	2200      	movs	r2, #0
 8011c96:	ec51 0b10 	vmov	r0, r1, d0
 8011c9a:	4b7e      	ldr	r3, [pc, #504]	; (8011e94 <__kernel_rem_pio2+0x32c>)
 8011c9c:	f7ee fcbc 	bl	8000618 <__aeabi_dmul>
 8011ca0:	4602      	mov	r2, r0
 8011ca2:	460b      	mov	r3, r1
 8011ca4:	4630      	mov	r0, r6
 8011ca6:	4639      	mov	r1, r7
 8011ca8:	f7ee fafe 	bl	80002a8 <__aeabi_dsub>
 8011cac:	460f      	mov	r7, r1
 8011cae:	4606      	mov	r6, r0
 8011cb0:	f7ee ff62 	bl	8000b78 <__aeabi_d2iz>
 8011cb4:	9006      	str	r0, [sp, #24]
 8011cb6:	f7ee fc45 	bl	8000544 <__aeabi_i2d>
 8011cba:	4602      	mov	r2, r0
 8011cbc:	460b      	mov	r3, r1
 8011cbe:	4630      	mov	r0, r6
 8011cc0:	4639      	mov	r1, r7
 8011cc2:	f7ee faf1 	bl	80002a8 <__aeabi_dsub>
 8011cc6:	f1ba 0f00 	cmp.w	sl, #0
 8011cca:	4606      	mov	r6, r0
 8011ccc:	460f      	mov	r7, r1
 8011cce:	dd6c      	ble.n	8011daa <__kernel_rem_pio2+0x242>
 8011cd0:	1e62      	subs	r2, r4, #1
 8011cd2:	ab0e      	add	r3, sp, #56	; 0x38
 8011cd4:	f1ca 0118 	rsb	r1, sl, #24
 8011cd8:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8011cdc:	9d06      	ldr	r5, [sp, #24]
 8011cde:	fa40 f301 	asr.w	r3, r0, r1
 8011ce2:	441d      	add	r5, r3
 8011ce4:	408b      	lsls	r3, r1
 8011ce6:	1ac0      	subs	r0, r0, r3
 8011ce8:	ab0e      	add	r3, sp, #56	; 0x38
 8011cea:	9506      	str	r5, [sp, #24]
 8011cec:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8011cf0:	f1ca 0317 	rsb	r3, sl, #23
 8011cf4:	fa40 f303 	asr.w	r3, r0, r3
 8011cf8:	9302      	str	r3, [sp, #8]
 8011cfa:	9b02      	ldr	r3, [sp, #8]
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	dd62      	ble.n	8011dc6 <__kernel_rem_pio2+0x25e>
 8011d00:	9b06      	ldr	r3, [sp, #24]
 8011d02:	2200      	movs	r2, #0
 8011d04:	3301      	adds	r3, #1
 8011d06:	9306      	str	r3, [sp, #24]
 8011d08:	4615      	mov	r5, r2
 8011d0a:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8011d0e:	4294      	cmp	r4, r2
 8011d10:	f300 8095 	bgt.w	8011e3e <__kernel_rem_pio2+0x2d6>
 8011d14:	f1ba 0f00 	cmp.w	sl, #0
 8011d18:	dd07      	ble.n	8011d2a <__kernel_rem_pio2+0x1c2>
 8011d1a:	f1ba 0f01 	cmp.w	sl, #1
 8011d1e:	f000 80a2 	beq.w	8011e66 <__kernel_rem_pio2+0x2fe>
 8011d22:	f1ba 0f02 	cmp.w	sl, #2
 8011d26:	f000 80c1 	beq.w	8011eac <__kernel_rem_pio2+0x344>
 8011d2a:	9b02      	ldr	r3, [sp, #8]
 8011d2c:	2b02      	cmp	r3, #2
 8011d2e:	d14a      	bne.n	8011dc6 <__kernel_rem_pio2+0x25e>
 8011d30:	4632      	mov	r2, r6
 8011d32:	463b      	mov	r3, r7
 8011d34:	2000      	movs	r0, #0
 8011d36:	4958      	ldr	r1, [pc, #352]	; (8011e98 <__kernel_rem_pio2+0x330>)
 8011d38:	f7ee fab6 	bl	80002a8 <__aeabi_dsub>
 8011d3c:	4606      	mov	r6, r0
 8011d3e:	460f      	mov	r7, r1
 8011d40:	2d00      	cmp	r5, #0
 8011d42:	d040      	beq.n	8011dc6 <__kernel_rem_pio2+0x25e>
 8011d44:	4650      	mov	r0, sl
 8011d46:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8011e88 <__kernel_rem_pio2+0x320>
 8011d4a:	f000 fd41 	bl	80127d0 <scalbn>
 8011d4e:	4630      	mov	r0, r6
 8011d50:	4639      	mov	r1, r7
 8011d52:	ec53 2b10 	vmov	r2, r3, d0
 8011d56:	f7ee faa7 	bl	80002a8 <__aeabi_dsub>
 8011d5a:	4606      	mov	r6, r0
 8011d5c:	460f      	mov	r7, r1
 8011d5e:	e032      	b.n	8011dc6 <__kernel_rem_pio2+0x25e>
 8011d60:	2200      	movs	r2, #0
 8011d62:	4b4e      	ldr	r3, [pc, #312]	; (8011e9c <__kernel_rem_pio2+0x334>)
 8011d64:	4640      	mov	r0, r8
 8011d66:	4649      	mov	r1, r9
 8011d68:	f7ee fc56 	bl	8000618 <__aeabi_dmul>
 8011d6c:	f7ee ff04 	bl	8000b78 <__aeabi_d2iz>
 8011d70:	f7ee fbe8 	bl	8000544 <__aeabi_i2d>
 8011d74:	2200      	movs	r2, #0
 8011d76:	4b4a      	ldr	r3, [pc, #296]	; (8011ea0 <__kernel_rem_pio2+0x338>)
 8011d78:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8011d7c:	f7ee fc4c 	bl	8000618 <__aeabi_dmul>
 8011d80:	4602      	mov	r2, r0
 8011d82:	460b      	mov	r3, r1
 8011d84:	4640      	mov	r0, r8
 8011d86:	4649      	mov	r1, r9
 8011d88:	f7ee fa8e 	bl	80002a8 <__aeabi_dsub>
 8011d8c:	f7ee fef4 	bl	8000b78 <__aeabi_d2iz>
 8011d90:	ab0e      	add	r3, sp, #56	; 0x38
 8011d92:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 8011d96:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8011d9a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8011d9e:	f7ee fa85 	bl	80002ac <__adddf3>
 8011da2:	3501      	adds	r5, #1
 8011da4:	4680      	mov	r8, r0
 8011da6:	4689      	mov	r9, r1
 8011da8:	e75e      	b.n	8011c68 <__kernel_rem_pio2+0x100>
 8011daa:	d105      	bne.n	8011db8 <__kernel_rem_pio2+0x250>
 8011dac:	1e63      	subs	r3, r4, #1
 8011dae:	aa0e      	add	r2, sp, #56	; 0x38
 8011db0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8011db4:	15c3      	asrs	r3, r0, #23
 8011db6:	e79f      	b.n	8011cf8 <__kernel_rem_pio2+0x190>
 8011db8:	2200      	movs	r2, #0
 8011dba:	4b3a      	ldr	r3, [pc, #232]	; (8011ea4 <__kernel_rem_pio2+0x33c>)
 8011dbc:	f7ee feb2 	bl	8000b24 <__aeabi_dcmpge>
 8011dc0:	2800      	cmp	r0, #0
 8011dc2:	d139      	bne.n	8011e38 <__kernel_rem_pio2+0x2d0>
 8011dc4:	9002      	str	r0, [sp, #8]
 8011dc6:	2200      	movs	r2, #0
 8011dc8:	2300      	movs	r3, #0
 8011dca:	4630      	mov	r0, r6
 8011dcc:	4639      	mov	r1, r7
 8011dce:	f7ee fe8b 	bl	8000ae8 <__aeabi_dcmpeq>
 8011dd2:	2800      	cmp	r0, #0
 8011dd4:	f000 80c7 	beq.w	8011f66 <__kernel_rem_pio2+0x3fe>
 8011dd8:	1e65      	subs	r5, r4, #1
 8011dda:	462b      	mov	r3, r5
 8011ddc:	2200      	movs	r2, #0
 8011dde:	9904      	ldr	r1, [sp, #16]
 8011de0:	428b      	cmp	r3, r1
 8011de2:	da6a      	bge.n	8011eba <__kernel_rem_pio2+0x352>
 8011de4:	2a00      	cmp	r2, #0
 8011de6:	f000 8088 	beq.w	8011efa <__kernel_rem_pio2+0x392>
 8011dea:	ab0e      	add	r3, sp, #56	; 0x38
 8011dec:	f1aa 0a18 	sub.w	sl, sl, #24
 8011df0:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	f000 80b4 	beq.w	8011f62 <__kernel_rem_pio2+0x3fa>
 8011dfa:	4650      	mov	r0, sl
 8011dfc:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8011e88 <__kernel_rem_pio2+0x320>
 8011e00:	f000 fce6 	bl	80127d0 <scalbn>
 8011e04:	00ec      	lsls	r4, r5, #3
 8011e06:	ab72      	add	r3, sp, #456	; 0x1c8
 8011e08:	191e      	adds	r6, r3, r4
 8011e0a:	ec59 8b10 	vmov	r8, r9, d0
 8011e0e:	f106 0a08 	add.w	sl, r6, #8
 8011e12:	462f      	mov	r7, r5
 8011e14:	2f00      	cmp	r7, #0
 8011e16:	f280 80df 	bge.w	8011fd8 <__kernel_rem_pio2+0x470>
 8011e1a:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8011e80 <__kernel_rem_pio2+0x318>
 8011e1e:	f04f 0a00 	mov.w	sl, #0
 8011e22:	eba5 030a 	sub.w	r3, r5, sl
 8011e26:	2b00      	cmp	r3, #0
 8011e28:	f2c0 810a 	blt.w	8012040 <__kernel_rem_pio2+0x4d8>
 8011e2c:	f8df b078 	ldr.w	fp, [pc, #120]	; 8011ea8 <__kernel_rem_pio2+0x340>
 8011e30:	ec59 8b18 	vmov	r8, r9, d8
 8011e34:	2700      	movs	r7, #0
 8011e36:	e0f5      	b.n	8012024 <__kernel_rem_pio2+0x4bc>
 8011e38:	2302      	movs	r3, #2
 8011e3a:	9302      	str	r3, [sp, #8]
 8011e3c:	e760      	b.n	8011d00 <__kernel_rem_pio2+0x198>
 8011e3e:	ab0e      	add	r3, sp, #56	; 0x38
 8011e40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e44:	b94d      	cbnz	r5, 8011e5a <__kernel_rem_pio2+0x2f2>
 8011e46:	b12b      	cbz	r3, 8011e54 <__kernel_rem_pio2+0x2ec>
 8011e48:	a80e      	add	r0, sp, #56	; 0x38
 8011e4a:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8011e4e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8011e52:	2301      	movs	r3, #1
 8011e54:	3201      	adds	r2, #1
 8011e56:	461d      	mov	r5, r3
 8011e58:	e759      	b.n	8011d0e <__kernel_rem_pio2+0x1a6>
 8011e5a:	a80e      	add	r0, sp, #56	; 0x38
 8011e5c:	1acb      	subs	r3, r1, r3
 8011e5e:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8011e62:	462b      	mov	r3, r5
 8011e64:	e7f6      	b.n	8011e54 <__kernel_rem_pio2+0x2ec>
 8011e66:	1e62      	subs	r2, r4, #1
 8011e68:	ab0e      	add	r3, sp, #56	; 0x38
 8011e6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e6e:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8011e72:	a90e      	add	r1, sp, #56	; 0x38
 8011e74:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8011e78:	e757      	b.n	8011d2a <__kernel_rem_pio2+0x1c2>
 8011e7a:	bf00      	nop
 8011e7c:	f3af 8000 	nop.w
	...
 8011e8c:	3ff00000 	.word	0x3ff00000
 8011e90:	080143d8 	.word	0x080143d8
 8011e94:	40200000 	.word	0x40200000
 8011e98:	3ff00000 	.word	0x3ff00000
 8011e9c:	3e700000 	.word	0x3e700000
 8011ea0:	41700000 	.word	0x41700000
 8011ea4:	3fe00000 	.word	0x3fe00000
 8011ea8:	08014398 	.word	0x08014398
 8011eac:	1e62      	subs	r2, r4, #1
 8011eae:	ab0e      	add	r3, sp, #56	; 0x38
 8011eb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011eb4:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8011eb8:	e7db      	b.n	8011e72 <__kernel_rem_pio2+0x30a>
 8011eba:	a90e      	add	r1, sp, #56	; 0x38
 8011ebc:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8011ec0:	3b01      	subs	r3, #1
 8011ec2:	430a      	orrs	r2, r1
 8011ec4:	e78b      	b.n	8011dde <__kernel_rem_pio2+0x276>
 8011ec6:	3301      	adds	r3, #1
 8011ec8:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8011ecc:	2900      	cmp	r1, #0
 8011ece:	d0fa      	beq.n	8011ec6 <__kernel_rem_pio2+0x35e>
 8011ed0:	9a08      	ldr	r2, [sp, #32]
 8011ed2:	4422      	add	r2, r4
 8011ed4:	00d2      	lsls	r2, r2, #3
 8011ed6:	a922      	add	r1, sp, #136	; 0x88
 8011ed8:	18e3      	adds	r3, r4, r3
 8011eda:	9206      	str	r2, [sp, #24]
 8011edc:	440a      	add	r2, r1
 8011ede:	9302      	str	r3, [sp, #8]
 8011ee0:	f10b 0108 	add.w	r1, fp, #8
 8011ee4:	f102 0308 	add.w	r3, r2, #8
 8011ee8:	1c66      	adds	r6, r4, #1
 8011eea:	910a      	str	r1, [sp, #40]	; 0x28
 8011eec:	2500      	movs	r5, #0
 8011eee:	930d      	str	r3, [sp, #52]	; 0x34
 8011ef0:	9b02      	ldr	r3, [sp, #8]
 8011ef2:	42b3      	cmp	r3, r6
 8011ef4:	da04      	bge.n	8011f00 <__kernel_rem_pio2+0x398>
 8011ef6:	461c      	mov	r4, r3
 8011ef8:	e6a6      	b.n	8011c48 <__kernel_rem_pio2+0xe0>
 8011efa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011efc:	2301      	movs	r3, #1
 8011efe:	e7e3      	b.n	8011ec8 <__kernel_rem_pio2+0x360>
 8011f00:	9b06      	ldr	r3, [sp, #24]
 8011f02:	18ef      	adds	r7, r5, r3
 8011f04:	ab22      	add	r3, sp, #136	; 0x88
 8011f06:	441f      	add	r7, r3
 8011f08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011f0a:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8011f0e:	f7ee fb19 	bl	8000544 <__aeabi_i2d>
 8011f12:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011f14:	461c      	mov	r4, r3
 8011f16:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011f18:	e9c7 0100 	strd	r0, r1, [r7]
 8011f1c:	eb03 0b05 	add.w	fp, r3, r5
 8011f20:	2700      	movs	r7, #0
 8011f22:	f04f 0800 	mov.w	r8, #0
 8011f26:	f04f 0900 	mov.w	r9, #0
 8011f2a:	9b07      	ldr	r3, [sp, #28]
 8011f2c:	429f      	cmp	r7, r3
 8011f2e:	dd08      	ble.n	8011f42 <__kernel_rem_pio2+0x3da>
 8011f30:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f32:	aa72      	add	r2, sp, #456	; 0x1c8
 8011f34:	18eb      	adds	r3, r5, r3
 8011f36:	4413      	add	r3, r2
 8011f38:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8011f3c:	3601      	adds	r6, #1
 8011f3e:	3508      	adds	r5, #8
 8011f40:	e7d6      	b.n	8011ef0 <__kernel_rem_pio2+0x388>
 8011f42:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8011f46:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8011f4a:	f7ee fb65 	bl	8000618 <__aeabi_dmul>
 8011f4e:	4602      	mov	r2, r0
 8011f50:	460b      	mov	r3, r1
 8011f52:	4640      	mov	r0, r8
 8011f54:	4649      	mov	r1, r9
 8011f56:	f7ee f9a9 	bl	80002ac <__adddf3>
 8011f5a:	3701      	adds	r7, #1
 8011f5c:	4680      	mov	r8, r0
 8011f5e:	4689      	mov	r9, r1
 8011f60:	e7e3      	b.n	8011f2a <__kernel_rem_pio2+0x3c2>
 8011f62:	3d01      	subs	r5, #1
 8011f64:	e741      	b.n	8011dea <__kernel_rem_pio2+0x282>
 8011f66:	f1ca 0000 	rsb	r0, sl, #0
 8011f6a:	ec47 6b10 	vmov	d0, r6, r7
 8011f6e:	f000 fc2f 	bl	80127d0 <scalbn>
 8011f72:	ec57 6b10 	vmov	r6, r7, d0
 8011f76:	2200      	movs	r2, #0
 8011f78:	4b99      	ldr	r3, [pc, #612]	; (80121e0 <__kernel_rem_pio2+0x678>)
 8011f7a:	ee10 0a10 	vmov	r0, s0
 8011f7e:	4639      	mov	r1, r7
 8011f80:	f7ee fdd0 	bl	8000b24 <__aeabi_dcmpge>
 8011f84:	b1f8      	cbz	r0, 8011fc6 <__kernel_rem_pio2+0x45e>
 8011f86:	2200      	movs	r2, #0
 8011f88:	4b96      	ldr	r3, [pc, #600]	; (80121e4 <__kernel_rem_pio2+0x67c>)
 8011f8a:	4630      	mov	r0, r6
 8011f8c:	4639      	mov	r1, r7
 8011f8e:	f7ee fb43 	bl	8000618 <__aeabi_dmul>
 8011f92:	f7ee fdf1 	bl	8000b78 <__aeabi_d2iz>
 8011f96:	4680      	mov	r8, r0
 8011f98:	f7ee fad4 	bl	8000544 <__aeabi_i2d>
 8011f9c:	2200      	movs	r2, #0
 8011f9e:	4b90      	ldr	r3, [pc, #576]	; (80121e0 <__kernel_rem_pio2+0x678>)
 8011fa0:	f7ee fb3a 	bl	8000618 <__aeabi_dmul>
 8011fa4:	460b      	mov	r3, r1
 8011fa6:	4602      	mov	r2, r0
 8011fa8:	4639      	mov	r1, r7
 8011faa:	4630      	mov	r0, r6
 8011fac:	f7ee f97c 	bl	80002a8 <__aeabi_dsub>
 8011fb0:	f7ee fde2 	bl	8000b78 <__aeabi_d2iz>
 8011fb4:	1c65      	adds	r5, r4, #1
 8011fb6:	ab0e      	add	r3, sp, #56	; 0x38
 8011fb8:	f10a 0a18 	add.w	sl, sl, #24
 8011fbc:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011fc0:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8011fc4:	e719      	b.n	8011dfa <__kernel_rem_pio2+0x292>
 8011fc6:	4630      	mov	r0, r6
 8011fc8:	4639      	mov	r1, r7
 8011fca:	f7ee fdd5 	bl	8000b78 <__aeabi_d2iz>
 8011fce:	ab0e      	add	r3, sp, #56	; 0x38
 8011fd0:	4625      	mov	r5, r4
 8011fd2:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8011fd6:	e710      	b.n	8011dfa <__kernel_rem_pio2+0x292>
 8011fd8:	ab0e      	add	r3, sp, #56	; 0x38
 8011fda:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8011fde:	f7ee fab1 	bl	8000544 <__aeabi_i2d>
 8011fe2:	4642      	mov	r2, r8
 8011fe4:	464b      	mov	r3, r9
 8011fe6:	f7ee fb17 	bl	8000618 <__aeabi_dmul>
 8011fea:	2200      	movs	r2, #0
 8011fec:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8011ff0:	4b7c      	ldr	r3, [pc, #496]	; (80121e4 <__kernel_rem_pio2+0x67c>)
 8011ff2:	4640      	mov	r0, r8
 8011ff4:	4649      	mov	r1, r9
 8011ff6:	f7ee fb0f 	bl	8000618 <__aeabi_dmul>
 8011ffa:	3f01      	subs	r7, #1
 8011ffc:	4680      	mov	r8, r0
 8011ffe:	4689      	mov	r9, r1
 8012000:	e708      	b.n	8011e14 <__kernel_rem_pio2+0x2ac>
 8012002:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 8012006:	e9d3 2300 	ldrd	r2, r3, [r3]
 801200a:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 801200e:	f7ee fb03 	bl	8000618 <__aeabi_dmul>
 8012012:	4602      	mov	r2, r0
 8012014:	460b      	mov	r3, r1
 8012016:	4640      	mov	r0, r8
 8012018:	4649      	mov	r1, r9
 801201a:	f7ee f947 	bl	80002ac <__adddf3>
 801201e:	3701      	adds	r7, #1
 8012020:	4680      	mov	r8, r0
 8012022:	4689      	mov	r9, r1
 8012024:	9b04      	ldr	r3, [sp, #16]
 8012026:	429f      	cmp	r7, r3
 8012028:	dc01      	bgt.n	801202e <__kernel_rem_pio2+0x4c6>
 801202a:	45ba      	cmp	sl, r7
 801202c:	dae9      	bge.n	8012002 <__kernel_rem_pio2+0x49a>
 801202e:	ab4a      	add	r3, sp, #296	; 0x128
 8012030:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8012034:	e9c3 8900 	strd	r8, r9, [r3]
 8012038:	f10a 0a01 	add.w	sl, sl, #1
 801203c:	3e08      	subs	r6, #8
 801203e:	e6f0      	b.n	8011e22 <__kernel_rem_pio2+0x2ba>
 8012040:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8012042:	2b03      	cmp	r3, #3
 8012044:	d85b      	bhi.n	80120fe <__kernel_rem_pio2+0x596>
 8012046:	e8df f003 	tbb	[pc, r3]
 801204a:	264a      	.short	0x264a
 801204c:	0226      	.short	0x0226
 801204e:	ab9a      	add	r3, sp, #616	; 0x268
 8012050:	441c      	add	r4, r3
 8012052:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8012056:	46a2      	mov	sl, r4
 8012058:	46ab      	mov	fp, r5
 801205a:	f1bb 0f00 	cmp.w	fp, #0
 801205e:	dc6c      	bgt.n	801213a <__kernel_rem_pio2+0x5d2>
 8012060:	46a2      	mov	sl, r4
 8012062:	46ab      	mov	fp, r5
 8012064:	f1bb 0f01 	cmp.w	fp, #1
 8012068:	f300 8086 	bgt.w	8012178 <__kernel_rem_pio2+0x610>
 801206c:	2000      	movs	r0, #0
 801206e:	2100      	movs	r1, #0
 8012070:	2d01      	cmp	r5, #1
 8012072:	f300 80a0 	bgt.w	80121b6 <__kernel_rem_pio2+0x64e>
 8012076:	9b02      	ldr	r3, [sp, #8]
 8012078:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 801207c:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8012080:	2b00      	cmp	r3, #0
 8012082:	f040 809e 	bne.w	80121c2 <__kernel_rem_pio2+0x65a>
 8012086:	9b01      	ldr	r3, [sp, #4]
 8012088:	e9c3 7800 	strd	r7, r8, [r3]
 801208c:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8012090:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8012094:	e033      	b.n	80120fe <__kernel_rem_pio2+0x596>
 8012096:	3408      	adds	r4, #8
 8012098:	ab4a      	add	r3, sp, #296	; 0x128
 801209a:	441c      	add	r4, r3
 801209c:	462e      	mov	r6, r5
 801209e:	2000      	movs	r0, #0
 80120a0:	2100      	movs	r1, #0
 80120a2:	2e00      	cmp	r6, #0
 80120a4:	da3a      	bge.n	801211c <__kernel_rem_pio2+0x5b4>
 80120a6:	9b02      	ldr	r3, [sp, #8]
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d03d      	beq.n	8012128 <__kernel_rem_pio2+0x5c0>
 80120ac:	4602      	mov	r2, r0
 80120ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80120b2:	9c01      	ldr	r4, [sp, #4]
 80120b4:	e9c4 2300 	strd	r2, r3, [r4]
 80120b8:	4602      	mov	r2, r0
 80120ba:	460b      	mov	r3, r1
 80120bc:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 80120c0:	f7ee f8f2 	bl	80002a8 <__aeabi_dsub>
 80120c4:	ae4c      	add	r6, sp, #304	; 0x130
 80120c6:	2401      	movs	r4, #1
 80120c8:	42a5      	cmp	r5, r4
 80120ca:	da30      	bge.n	801212e <__kernel_rem_pio2+0x5c6>
 80120cc:	9b02      	ldr	r3, [sp, #8]
 80120ce:	b113      	cbz	r3, 80120d6 <__kernel_rem_pio2+0x56e>
 80120d0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80120d4:	4619      	mov	r1, r3
 80120d6:	9b01      	ldr	r3, [sp, #4]
 80120d8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80120dc:	e00f      	b.n	80120fe <__kernel_rem_pio2+0x596>
 80120de:	ab9a      	add	r3, sp, #616	; 0x268
 80120e0:	441c      	add	r4, r3
 80120e2:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80120e6:	2000      	movs	r0, #0
 80120e8:	2100      	movs	r1, #0
 80120ea:	2d00      	cmp	r5, #0
 80120ec:	da10      	bge.n	8012110 <__kernel_rem_pio2+0x5a8>
 80120ee:	9b02      	ldr	r3, [sp, #8]
 80120f0:	b113      	cbz	r3, 80120f8 <__kernel_rem_pio2+0x590>
 80120f2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80120f6:	4619      	mov	r1, r3
 80120f8:	9b01      	ldr	r3, [sp, #4]
 80120fa:	e9c3 0100 	strd	r0, r1, [r3]
 80120fe:	9b06      	ldr	r3, [sp, #24]
 8012100:	f003 0007 	and.w	r0, r3, #7
 8012104:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8012108:	ecbd 8b02 	vpop	{d8}
 801210c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012110:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012114:	f7ee f8ca 	bl	80002ac <__adddf3>
 8012118:	3d01      	subs	r5, #1
 801211a:	e7e6      	b.n	80120ea <__kernel_rem_pio2+0x582>
 801211c:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8012120:	f7ee f8c4 	bl	80002ac <__adddf3>
 8012124:	3e01      	subs	r6, #1
 8012126:	e7bc      	b.n	80120a2 <__kernel_rem_pio2+0x53a>
 8012128:	4602      	mov	r2, r0
 801212a:	460b      	mov	r3, r1
 801212c:	e7c1      	b.n	80120b2 <__kernel_rem_pio2+0x54a>
 801212e:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8012132:	f7ee f8bb 	bl	80002ac <__adddf3>
 8012136:	3401      	adds	r4, #1
 8012138:	e7c6      	b.n	80120c8 <__kernel_rem_pio2+0x560>
 801213a:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 801213e:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012142:	4640      	mov	r0, r8
 8012144:	ec53 2b17 	vmov	r2, r3, d7
 8012148:	4649      	mov	r1, r9
 801214a:	ed8d 7b04 	vstr	d7, [sp, #16]
 801214e:	f7ee f8ad 	bl	80002ac <__adddf3>
 8012152:	4602      	mov	r2, r0
 8012154:	460b      	mov	r3, r1
 8012156:	4606      	mov	r6, r0
 8012158:	460f      	mov	r7, r1
 801215a:	4640      	mov	r0, r8
 801215c:	4649      	mov	r1, r9
 801215e:	f7ee f8a3 	bl	80002a8 <__aeabi_dsub>
 8012162:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012166:	f7ee f8a1 	bl	80002ac <__adddf3>
 801216a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801216e:	e9ca 0100 	strd	r0, r1, [sl]
 8012172:	e94a 6702 	strd	r6, r7, [sl, #-8]
 8012176:	e770      	b.n	801205a <__kernel_rem_pio2+0x4f2>
 8012178:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 801217c:	ed3a 7b02 	vldmdb	sl!, {d7}
 8012180:	4630      	mov	r0, r6
 8012182:	ec53 2b17 	vmov	r2, r3, d7
 8012186:	4639      	mov	r1, r7
 8012188:	ed8d 7b04 	vstr	d7, [sp, #16]
 801218c:	f7ee f88e 	bl	80002ac <__adddf3>
 8012190:	4602      	mov	r2, r0
 8012192:	460b      	mov	r3, r1
 8012194:	4680      	mov	r8, r0
 8012196:	4689      	mov	r9, r1
 8012198:	4630      	mov	r0, r6
 801219a:	4639      	mov	r1, r7
 801219c:	f7ee f884 	bl	80002a8 <__aeabi_dsub>
 80121a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80121a4:	f7ee f882 	bl	80002ac <__adddf3>
 80121a8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80121ac:	e9ca 0100 	strd	r0, r1, [sl]
 80121b0:	e94a 8902 	strd	r8, r9, [sl, #-8]
 80121b4:	e756      	b.n	8012064 <__kernel_rem_pio2+0x4fc>
 80121b6:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80121ba:	f7ee f877 	bl	80002ac <__adddf3>
 80121be:	3d01      	subs	r5, #1
 80121c0:	e756      	b.n	8012070 <__kernel_rem_pio2+0x508>
 80121c2:	9b01      	ldr	r3, [sp, #4]
 80121c4:	9a01      	ldr	r2, [sp, #4]
 80121c6:	601f      	str	r7, [r3, #0]
 80121c8:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80121cc:	605c      	str	r4, [r3, #4]
 80121ce:	609d      	str	r5, [r3, #8]
 80121d0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80121d4:	60d3      	str	r3, [r2, #12]
 80121d6:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80121da:	6110      	str	r0, [r2, #16]
 80121dc:	6153      	str	r3, [r2, #20]
 80121de:	e78e      	b.n	80120fe <__kernel_rem_pio2+0x596>
 80121e0:	41700000 	.word	0x41700000
 80121e4:	3e700000 	.word	0x3e700000

080121e8 <__kernel_tan>:
 80121e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121ec:	ec5b ab10 	vmov	sl, fp, d0
 80121f0:	4bbf      	ldr	r3, [pc, #764]	; (80124f0 <__kernel_tan+0x308>)
 80121f2:	b089      	sub	sp, #36	; 0x24
 80121f4:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80121f8:	429f      	cmp	r7, r3
 80121fa:	ec59 8b11 	vmov	r8, r9, d1
 80121fe:	4606      	mov	r6, r0
 8012200:	f8cd b008 	str.w	fp, [sp, #8]
 8012204:	dc22      	bgt.n	801224c <__kernel_tan+0x64>
 8012206:	ee10 0a10 	vmov	r0, s0
 801220a:	4659      	mov	r1, fp
 801220c:	f7ee fcb4 	bl	8000b78 <__aeabi_d2iz>
 8012210:	2800      	cmp	r0, #0
 8012212:	d145      	bne.n	80122a0 <__kernel_tan+0xb8>
 8012214:	1c73      	adds	r3, r6, #1
 8012216:	4652      	mov	r2, sl
 8012218:	4313      	orrs	r3, r2
 801221a:	433b      	orrs	r3, r7
 801221c:	d110      	bne.n	8012240 <__kernel_tan+0x58>
 801221e:	ec4b ab10 	vmov	d0, sl, fp
 8012222:	f000 f9ad 	bl	8012580 <fabs>
 8012226:	49b3      	ldr	r1, [pc, #716]	; (80124f4 <__kernel_tan+0x30c>)
 8012228:	ec53 2b10 	vmov	r2, r3, d0
 801222c:	2000      	movs	r0, #0
 801222e:	f7ee fb1d 	bl	800086c <__aeabi_ddiv>
 8012232:	4682      	mov	sl, r0
 8012234:	468b      	mov	fp, r1
 8012236:	ec4b ab10 	vmov	d0, sl, fp
 801223a:	b009      	add	sp, #36	; 0x24
 801223c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012240:	2e01      	cmp	r6, #1
 8012242:	d0f8      	beq.n	8012236 <__kernel_tan+0x4e>
 8012244:	465b      	mov	r3, fp
 8012246:	2000      	movs	r0, #0
 8012248:	49ab      	ldr	r1, [pc, #684]	; (80124f8 <__kernel_tan+0x310>)
 801224a:	e7f0      	b.n	801222e <__kernel_tan+0x46>
 801224c:	4bab      	ldr	r3, [pc, #684]	; (80124fc <__kernel_tan+0x314>)
 801224e:	429f      	cmp	r7, r3
 8012250:	dd26      	ble.n	80122a0 <__kernel_tan+0xb8>
 8012252:	9b02      	ldr	r3, [sp, #8]
 8012254:	2b00      	cmp	r3, #0
 8012256:	da09      	bge.n	801226c <__kernel_tan+0x84>
 8012258:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 801225c:	469b      	mov	fp, r3
 801225e:	ee10 aa10 	vmov	sl, s0
 8012262:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8012266:	ee11 8a10 	vmov	r8, s2
 801226a:	4699      	mov	r9, r3
 801226c:	4652      	mov	r2, sl
 801226e:	465b      	mov	r3, fp
 8012270:	a181      	add	r1, pc, #516	; (adr r1, 8012478 <__kernel_tan+0x290>)
 8012272:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012276:	f7ee f817 	bl	80002a8 <__aeabi_dsub>
 801227a:	4642      	mov	r2, r8
 801227c:	464b      	mov	r3, r9
 801227e:	4604      	mov	r4, r0
 8012280:	460d      	mov	r5, r1
 8012282:	a17f      	add	r1, pc, #508	; (adr r1, 8012480 <__kernel_tan+0x298>)
 8012284:	e9d1 0100 	ldrd	r0, r1, [r1]
 8012288:	f7ee f80e 	bl	80002a8 <__aeabi_dsub>
 801228c:	4622      	mov	r2, r4
 801228e:	462b      	mov	r3, r5
 8012290:	f7ee f80c 	bl	80002ac <__adddf3>
 8012294:	f04f 0800 	mov.w	r8, #0
 8012298:	4682      	mov	sl, r0
 801229a:	468b      	mov	fp, r1
 801229c:	f04f 0900 	mov.w	r9, #0
 80122a0:	4652      	mov	r2, sl
 80122a2:	465b      	mov	r3, fp
 80122a4:	4650      	mov	r0, sl
 80122a6:	4659      	mov	r1, fp
 80122a8:	f7ee f9b6 	bl	8000618 <__aeabi_dmul>
 80122ac:	4602      	mov	r2, r0
 80122ae:	460b      	mov	r3, r1
 80122b0:	e9cd 0100 	strd	r0, r1, [sp]
 80122b4:	f7ee f9b0 	bl	8000618 <__aeabi_dmul>
 80122b8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80122bc:	4604      	mov	r4, r0
 80122be:	460d      	mov	r5, r1
 80122c0:	4650      	mov	r0, sl
 80122c2:	4659      	mov	r1, fp
 80122c4:	f7ee f9a8 	bl	8000618 <__aeabi_dmul>
 80122c8:	a36f      	add	r3, pc, #444	; (adr r3, 8012488 <__kernel_tan+0x2a0>)
 80122ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122ce:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80122d2:	4620      	mov	r0, r4
 80122d4:	4629      	mov	r1, r5
 80122d6:	f7ee f99f 	bl	8000618 <__aeabi_dmul>
 80122da:	a36d      	add	r3, pc, #436	; (adr r3, 8012490 <__kernel_tan+0x2a8>)
 80122dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122e0:	f7ed ffe4 	bl	80002ac <__adddf3>
 80122e4:	4622      	mov	r2, r4
 80122e6:	462b      	mov	r3, r5
 80122e8:	f7ee f996 	bl	8000618 <__aeabi_dmul>
 80122ec:	a36a      	add	r3, pc, #424	; (adr r3, 8012498 <__kernel_tan+0x2b0>)
 80122ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122f2:	f7ed ffdb 	bl	80002ac <__adddf3>
 80122f6:	4622      	mov	r2, r4
 80122f8:	462b      	mov	r3, r5
 80122fa:	f7ee f98d 	bl	8000618 <__aeabi_dmul>
 80122fe:	a368      	add	r3, pc, #416	; (adr r3, 80124a0 <__kernel_tan+0x2b8>)
 8012300:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012304:	f7ed ffd2 	bl	80002ac <__adddf3>
 8012308:	4622      	mov	r2, r4
 801230a:	462b      	mov	r3, r5
 801230c:	f7ee f984 	bl	8000618 <__aeabi_dmul>
 8012310:	a365      	add	r3, pc, #404	; (adr r3, 80124a8 <__kernel_tan+0x2c0>)
 8012312:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012316:	f7ed ffc9 	bl	80002ac <__adddf3>
 801231a:	4622      	mov	r2, r4
 801231c:	462b      	mov	r3, r5
 801231e:	f7ee f97b 	bl	8000618 <__aeabi_dmul>
 8012322:	a363      	add	r3, pc, #396	; (adr r3, 80124b0 <__kernel_tan+0x2c8>)
 8012324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012328:	f7ed ffc0 	bl	80002ac <__adddf3>
 801232c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012330:	f7ee f972 	bl	8000618 <__aeabi_dmul>
 8012334:	a360      	add	r3, pc, #384	; (adr r3, 80124b8 <__kernel_tan+0x2d0>)
 8012336:	e9d3 2300 	ldrd	r2, r3, [r3]
 801233a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 801233e:	4620      	mov	r0, r4
 8012340:	4629      	mov	r1, r5
 8012342:	f7ee f969 	bl	8000618 <__aeabi_dmul>
 8012346:	a35e      	add	r3, pc, #376	; (adr r3, 80124c0 <__kernel_tan+0x2d8>)
 8012348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801234c:	f7ed ffae 	bl	80002ac <__adddf3>
 8012350:	4622      	mov	r2, r4
 8012352:	462b      	mov	r3, r5
 8012354:	f7ee f960 	bl	8000618 <__aeabi_dmul>
 8012358:	a35b      	add	r3, pc, #364	; (adr r3, 80124c8 <__kernel_tan+0x2e0>)
 801235a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801235e:	f7ed ffa5 	bl	80002ac <__adddf3>
 8012362:	4622      	mov	r2, r4
 8012364:	462b      	mov	r3, r5
 8012366:	f7ee f957 	bl	8000618 <__aeabi_dmul>
 801236a:	a359      	add	r3, pc, #356	; (adr r3, 80124d0 <__kernel_tan+0x2e8>)
 801236c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012370:	f7ed ff9c 	bl	80002ac <__adddf3>
 8012374:	4622      	mov	r2, r4
 8012376:	462b      	mov	r3, r5
 8012378:	f7ee f94e 	bl	8000618 <__aeabi_dmul>
 801237c:	a356      	add	r3, pc, #344	; (adr r3, 80124d8 <__kernel_tan+0x2f0>)
 801237e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012382:	f7ed ff93 	bl	80002ac <__adddf3>
 8012386:	4622      	mov	r2, r4
 8012388:	462b      	mov	r3, r5
 801238a:	f7ee f945 	bl	8000618 <__aeabi_dmul>
 801238e:	a354      	add	r3, pc, #336	; (adr r3, 80124e0 <__kernel_tan+0x2f8>)
 8012390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012394:	f7ed ff8a 	bl	80002ac <__adddf3>
 8012398:	4602      	mov	r2, r0
 801239a:	460b      	mov	r3, r1
 801239c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80123a0:	f7ed ff84 	bl	80002ac <__adddf3>
 80123a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80123a8:	f7ee f936 	bl	8000618 <__aeabi_dmul>
 80123ac:	4642      	mov	r2, r8
 80123ae:	464b      	mov	r3, r9
 80123b0:	f7ed ff7c 	bl	80002ac <__adddf3>
 80123b4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80123b8:	f7ee f92e 	bl	8000618 <__aeabi_dmul>
 80123bc:	4642      	mov	r2, r8
 80123be:	464b      	mov	r3, r9
 80123c0:	f7ed ff74 	bl	80002ac <__adddf3>
 80123c4:	a348      	add	r3, pc, #288	; (adr r3, 80124e8 <__kernel_tan+0x300>)
 80123c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80123ca:	4604      	mov	r4, r0
 80123cc:	460d      	mov	r5, r1
 80123ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80123d2:	f7ee f921 	bl	8000618 <__aeabi_dmul>
 80123d6:	4622      	mov	r2, r4
 80123d8:	462b      	mov	r3, r5
 80123da:	f7ed ff67 	bl	80002ac <__adddf3>
 80123de:	e9cd 0100 	strd	r0, r1, [sp]
 80123e2:	460b      	mov	r3, r1
 80123e4:	4602      	mov	r2, r0
 80123e6:	4659      	mov	r1, fp
 80123e8:	4650      	mov	r0, sl
 80123ea:	f7ed ff5f 	bl	80002ac <__adddf3>
 80123ee:	4b43      	ldr	r3, [pc, #268]	; (80124fc <__kernel_tan+0x314>)
 80123f0:	429f      	cmp	r7, r3
 80123f2:	4604      	mov	r4, r0
 80123f4:	460d      	mov	r5, r1
 80123f6:	f340 8083 	ble.w	8012500 <__kernel_tan+0x318>
 80123fa:	4630      	mov	r0, r6
 80123fc:	f7ee f8a2 	bl	8000544 <__aeabi_i2d>
 8012400:	4622      	mov	r2, r4
 8012402:	4680      	mov	r8, r0
 8012404:	4689      	mov	r9, r1
 8012406:	462b      	mov	r3, r5
 8012408:	4620      	mov	r0, r4
 801240a:	4629      	mov	r1, r5
 801240c:	f7ee f904 	bl	8000618 <__aeabi_dmul>
 8012410:	4642      	mov	r2, r8
 8012412:	4606      	mov	r6, r0
 8012414:	460f      	mov	r7, r1
 8012416:	464b      	mov	r3, r9
 8012418:	4620      	mov	r0, r4
 801241a:	4629      	mov	r1, r5
 801241c:	f7ed ff46 	bl	80002ac <__adddf3>
 8012420:	4602      	mov	r2, r0
 8012422:	460b      	mov	r3, r1
 8012424:	4630      	mov	r0, r6
 8012426:	4639      	mov	r1, r7
 8012428:	f7ee fa20 	bl	800086c <__aeabi_ddiv>
 801242c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012430:	f7ed ff3a 	bl	80002a8 <__aeabi_dsub>
 8012434:	4602      	mov	r2, r0
 8012436:	460b      	mov	r3, r1
 8012438:	4650      	mov	r0, sl
 801243a:	4659      	mov	r1, fp
 801243c:	f7ed ff34 	bl	80002a8 <__aeabi_dsub>
 8012440:	4602      	mov	r2, r0
 8012442:	460b      	mov	r3, r1
 8012444:	f7ed ff32 	bl	80002ac <__adddf3>
 8012448:	4602      	mov	r2, r0
 801244a:	460b      	mov	r3, r1
 801244c:	4640      	mov	r0, r8
 801244e:	4649      	mov	r1, r9
 8012450:	f7ed ff2a 	bl	80002a8 <__aeabi_dsub>
 8012454:	9b02      	ldr	r3, [sp, #8]
 8012456:	4604      	mov	r4, r0
 8012458:	1798      	asrs	r0, r3, #30
 801245a:	f000 0002 	and.w	r0, r0, #2
 801245e:	f1c0 0001 	rsb	r0, r0, #1
 8012462:	460d      	mov	r5, r1
 8012464:	f7ee f86e 	bl	8000544 <__aeabi_i2d>
 8012468:	4602      	mov	r2, r0
 801246a:	460b      	mov	r3, r1
 801246c:	4620      	mov	r0, r4
 801246e:	4629      	mov	r1, r5
 8012470:	f7ee f8d2 	bl	8000618 <__aeabi_dmul>
 8012474:	e6dd      	b.n	8012232 <__kernel_tan+0x4a>
 8012476:	bf00      	nop
 8012478:	54442d18 	.word	0x54442d18
 801247c:	3fe921fb 	.word	0x3fe921fb
 8012480:	33145c07 	.word	0x33145c07
 8012484:	3c81a626 	.word	0x3c81a626
 8012488:	74bf7ad4 	.word	0x74bf7ad4
 801248c:	3efb2a70 	.word	0x3efb2a70
 8012490:	32f0a7e9 	.word	0x32f0a7e9
 8012494:	3f12b80f 	.word	0x3f12b80f
 8012498:	1a8d1068 	.word	0x1a8d1068
 801249c:	3f3026f7 	.word	0x3f3026f7
 80124a0:	fee08315 	.word	0xfee08315
 80124a4:	3f57dbc8 	.word	0x3f57dbc8
 80124a8:	e96e8493 	.word	0xe96e8493
 80124ac:	3f8226e3 	.word	0x3f8226e3
 80124b0:	1bb341fe 	.word	0x1bb341fe
 80124b4:	3faba1ba 	.word	0x3faba1ba
 80124b8:	db605373 	.word	0xdb605373
 80124bc:	bef375cb 	.word	0xbef375cb
 80124c0:	a03792a6 	.word	0xa03792a6
 80124c4:	3f147e88 	.word	0x3f147e88
 80124c8:	f2f26501 	.word	0xf2f26501
 80124cc:	3f4344d8 	.word	0x3f4344d8
 80124d0:	c9560328 	.word	0xc9560328
 80124d4:	3f6d6d22 	.word	0x3f6d6d22
 80124d8:	8406d637 	.word	0x8406d637
 80124dc:	3f9664f4 	.word	0x3f9664f4
 80124e0:	1110fe7a 	.word	0x1110fe7a
 80124e4:	3fc11111 	.word	0x3fc11111
 80124e8:	55555563 	.word	0x55555563
 80124ec:	3fd55555 	.word	0x3fd55555
 80124f0:	3e2fffff 	.word	0x3e2fffff
 80124f4:	3ff00000 	.word	0x3ff00000
 80124f8:	bff00000 	.word	0xbff00000
 80124fc:	3fe59427 	.word	0x3fe59427
 8012500:	2e01      	cmp	r6, #1
 8012502:	d036      	beq.n	8012572 <__kernel_tan+0x38a>
 8012504:	460f      	mov	r7, r1
 8012506:	4602      	mov	r2, r0
 8012508:	460b      	mov	r3, r1
 801250a:	2000      	movs	r0, #0
 801250c:	491a      	ldr	r1, [pc, #104]	; (8012578 <__kernel_tan+0x390>)
 801250e:	f7ee f9ad 	bl	800086c <__aeabi_ddiv>
 8012512:	2600      	movs	r6, #0
 8012514:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012518:	4652      	mov	r2, sl
 801251a:	465b      	mov	r3, fp
 801251c:	4630      	mov	r0, r6
 801251e:	4639      	mov	r1, r7
 8012520:	f7ed fec2 	bl	80002a8 <__aeabi_dsub>
 8012524:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012528:	4602      	mov	r2, r0
 801252a:	460b      	mov	r3, r1
 801252c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012530:	f7ed feba 	bl	80002a8 <__aeabi_dsub>
 8012534:	4632      	mov	r2, r6
 8012536:	462b      	mov	r3, r5
 8012538:	f7ee f86e 	bl	8000618 <__aeabi_dmul>
 801253c:	4632      	mov	r2, r6
 801253e:	4682      	mov	sl, r0
 8012540:	468b      	mov	fp, r1
 8012542:	462b      	mov	r3, r5
 8012544:	4630      	mov	r0, r6
 8012546:	4639      	mov	r1, r7
 8012548:	f7ee f866 	bl	8000618 <__aeabi_dmul>
 801254c:	2200      	movs	r2, #0
 801254e:	4b0b      	ldr	r3, [pc, #44]	; (801257c <__kernel_tan+0x394>)
 8012550:	f7ed feac 	bl	80002ac <__adddf3>
 8012554:	4602      	mov	r2, r0
 8012556:	460b      	mov	r3, r1
 8012558:	4650      	mov	r0, sl
 801255a:	4659      	mov	r1, fp
 801255c:	f7ed fea6 	bl	80002ac <__adddf3>
 8012560:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012564:	f7ee f858 	bl	8000618 <__aeabi_dmul>
 8012568:	4632      	mov	r2, r6
 801256a:	462b      	mov	r3, r5
 801256c:	f7ed fe9e 	bl	80002ac <__adddf3>
 8012570:	e65f      	b.n	8012232 <__kernel_tan+0x4a>
 8012572:	4682      	mov	sl, r0
 8012574:	468b      	mov	fp, r1
 8012576:	e65e      	b.n	8012236 <__kernel_tan+0x4e>
 8012578:	bff00000 	.word	0xbff00000
 801257c:	3ff00000 	.word	0x3ff00000

08012580 <fabs>:
 8012580:	ec51 0b10 	vmov	r0, r1, d0
 8012584:	ee10 2a10 	vmov	r2, s0
 8012588:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801258c:	ec43 2b10 	vmov	d0, r2, r3
 8012590:	4770      	bx	lr

08012592 <finite>:
 8012592:	ee10 3a90 	vmov	r3, s1
 8012596:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 801259a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 801259e:	0fc0      	lsrs	r0, r0, #31
 80125a0:	4770      	bx	lr
 80125a2:	0000      	movs	r0, r0
 80125a4:	0000      	movs	r0, r0
	...

080125a8 <floor>:
 80125a8:	ec51 0b10 	vmov	r0, r1, d0
 80125ac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80125b0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80125b4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80125b8:	2e13      	cmp	r6, #19
 80125ba:	460c      	mov	r4, r1
 80125bc:	ee10 5a10 	vmov	r5, s0
 80125c0:	4680      	mov	r8, r0
 80125c2:	dc34      	bgt.n	801262e <floor+0x86>
 80125c4:	2e00      	cmp	r6, #0
 80125c6:	da16      	bge.n	80125f6 <floor+0x4e>
 80125c8:	a335      	add	r3, pc, #212	; (adr r3, 80126a0 <floor+0xf8>)
 80125ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125ce:	f7ed fe6d 	bl	80002ac <__adddf3>
 80125d2:	2200      	movs	r2, #0
 80125d4:	2300      	movs	r3, #0
 80125d6:	f7ee faaf 	bl	8000b38 <__aeabi_dcmpgt>
 80125da:	b148      	cbz	r0, 80125f0 <floor+0x48>
 80125dc:	2c00      	cmp	r4, #0
 80125de:	da59      	bge.n	8012694 <floor+0xec>
 80125e0:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80125e4:	4a30      	ldr	r2, [pc, #192]	; (80126a8 <floor+0x100>)
 80125e6:	432b      	orrs	r3, r5
 80125e8:	2500      	movs	r5, #0
 80125ea:	42ab      	cmp	r3, r5
 80125ec:	bf18      	it	ne
 80125ee:	4614      	movne	r4, r2
 80125f0:	4621      	mov	r1, r4
 80125f2:	4628      	mov	r0, r5
 80125f4:	e025      	b.n	8012642 <floor+0x9a>
 80125f6:	4f2d      	ldr	r7, [pc, #180]	; (80126ac <floor+0x104>)
 80125f8:	4137      	asrs	r7, r6
 80125fa:	ea01 0307 	and.w	r3, r1, r7
 80125fe:	4303      	orrs	r3, r0
 8012600:	d01f      	beq.n	8012642 <floor+0x9a>
 8012602:	a327      	add	r3, pc, #156	; (adr r3, 80126a0 <floor+0xf8>)
 8012604:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012608:	f7ed fe50 	bl	80002ac <__adddf3>
 801260c:	2200      	movs	r2, #0
 801260e:	2300      	movs	r3, #0
 8012610:	f7ee fa92 	bl	8000b38 <__aeabi_dcmpgt>
 8012614:	2800      	cmp	r0, #0
 8012616:	d0eb      	beq.n	80125f0 <floor+0x48>
 8012618:	2c00      	cmp	r4, #0
 801261a:	bfbe      	ittt	lt
 801261c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8012620:	fa43 f606 	asrlt.w	r6, r3, r6
 8012624:	19a4      	addlt	r4, r4, r6
 8012626:	ea24 0407 	bic.w	r4, r4, r7
 801262a:	2500      	movs	r5, #0
 801262c:	e7e0      	b.n	80125f0 <floor+0x48>
 801262e:	2e33      	cmp	r6, #51	; 0x33
 8012630:	dd0b      	ble.n	801264a <floor+0xa2>
 8012632:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8012636:	d104      	bne.n	8012642 <floor+0x9a>
 8012638:	ee10 2a10 	vmov	r2, s0
 801263c:	460b      	mov	r3, r1
 801263e:	f7ed fe35 	bl	80002ac <__adddf3>
 8012642:	ec41 0b10 	vmov	d0, r0, r1
 8012646:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801264a:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801264e:	f04f 33ff 	mov.w	r3, #4294967295
 8012652:	fa23 f707 	lsr.w	r7, r3, r7
 8012656:	4207      	tst	r7, r0
 8012658:	d0f3      	beq.n	8012642 <floor+0x9a>
 801265a:	a311      	add	r3, pc, #68	; (adr r3, 80126a0 <floor+0xf8>)
 801265c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012660:	f7ed fe24 	bl	80002ac <__adddf3>
 8012664:	2200      	movs	r2, #0
 8012666:	2300      	movs	r3, #0
 8012668:	f7ee fa66 	bl	8000b38 <__aeabi_dcmpgt>
 801266c:	2800      	cmp	r0, #0
 801266e:	d0bf      	beq.n	80125f0 <floor+0x48>
 8012670:	2c00      	cmp	r4, #0
 8012672:	da02      	bge.n	801267a <floor+0xd2>
 8012674:	2e14      	cmp	r6, #20
 8012676:	d103      	bne.n	8012680 <floor+0xd8>
 8012678:	3401      	adds	r4, #1
 801267a:	ea25 0507 	bic.w	r5, r5, r7
 801267e:	e7b7      	b.n	80125f0 <floor+0x48>
 8012680:	2301      	movs	r3, #1
 8012682:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8012686:	fa03 f606 	lsl.w	r6, r3, r6
 801268a:	4435      	add	r5, r6
 801268c:	4545      	cmp	r5, r8
 801268e:	bf38      	it	cc
 8012690:	18e4      	addcc	r4, r4, r3
 8012692:	e7f2      	b.n	801267a <floor+0xd2>
 8012694:	2500      	movs	r5, #0
 8012696:	462c      	mov	r4, r5
 8012698:	e7aa      	b.n	80125f0 <floor+0x48>
 801269a:	bf00      	nop
 801269c:	f3af 8000 	nop.w
 80126a0:	8800759c 	.word	0x8800759c
 80126a4:	7e37e43c 	.word	0x7e37e43c
 80126a8:	bff00000 	.word	0xbff00000
 80126ac:	000fffff 	.word	0x000fffff

080126b0 <matherr>:
 80126b0:	2000      	movs	r0, #0
 80126b2:	4770      	bx	lr
 80126b4:	0000      	movs	r0, r0
	...

080126b8 <nan>:
 80126b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80126c0 <nan+0x8>
 80126bc:	4770      	bx	lr
 80126be:	bf00      	nop
 80126c0:	00000000 	.word	0x00000000
 80126c4:	7ff80000 	.word	0x7ff80000

080126c8 <rint>:
 80126c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80126ca:	ec51 0b10 	vmov	r0, r1, d0
 80126ce:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80126d2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80126d6:	2e13      	cmp	r6, #19
 80126d8:	460b      	mov	r3, r1
 80126da:	ee10 4a10 	vmov	r4, s0
 80126de:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80126e2:	dc56      	bgt.n	8012792 <rint+0xca>
 80126e4:	2e00      	cmp	r6, #0
 80126e6:	da2b      	bge.n	8012740 <rint+0x78>
 80126e8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80126ec:	4302      	orrs	r2, r0
 80126ee:	d023      	beq.n	8012738 <rint+0x70>
 80126f0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80126f4:	4302      	orrs	r2, r0
 80126f6:	4254      	negs	r4, r2
 80126f8:	4314      	orrs	r4, r2
 80126fa:	0c4b      	lsrs	r3, r1, #17
 80126fc:	0b24      	lsrs	r4, r4, #12
 80126fe:	045b      	lsls	r3, r3, #17
 8012700:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8012704:	ea44 0103 	orr.w	r1, r4, r3
 8012708:	460b      	mov	r3, r1
 801270a:	492f      	ldr	r1, [pc, #188]	; (80127c8 <rint+0x100>)
 801270c:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8012710:	e9d1 6700 	ldrd	r6, r7, [r1]
 8012714:	4602      	mov	r2, r0
 8012716:	4639      	mov	r1, r7
 8012718:	4630      	mov	r0, r6
 801271a:	f7ed fdc7 	bl	80002ac <__adddf3>
 801271e:	e9cd 0100 	strd	r0, r1, [sp]
 8012722:	463b      	mov	r3, r7
 8012724:	4632      	mov	r2, r6
 8012726:	e9dd 0100 	ldrd	r0, r1, [sp]
 801272a:	f7ed fdbd 	bl	80002a8 <__aeabi_dsub>
 801272e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8012732:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8012736:	4639      	mov	r1, r7
 8012738:	ec41 0b10 	vmov	d0, r0, r1
 801273c:	b003      	add	sp, #12
 801273e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012740:	4a22      	ldr	r2, [pc, #136]	; (80127cc <rint+0x104>)
 8012742:	4132      	asrs	r2, r6
 8012744:	ea01 0702 	and.w	r7, r1, r2
 8012748:	4307      	orrs	r7, r0
 801274a:	d0f5      	beq.n	8012738 <rint+0x70>
 801274c:	0852      	lsrs	r2, r2, #1
 801274e:	4011      	ands	r1, r2
 8012750:	430c      	orrs	r4, r1
 8012752:	d00b      	beq.n	801276c <rint+0xa4>
 8012754:	ea23 0202 	bic.w	r2, r3, r2
 8012758:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 801275c:	2e13      	cmp	r6, #19
 801275e:	fa43 f306 	asr.w	r3, r3, r6
 8012762:	bf0c      	ite	eq
 8012764:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8012768:	2400      	movne	r4, #0
 801276a:	4313      	orrs	r3, r2
 801276c:	4916      	ldr	r1, [pc, #88]	; (80127c8 <rint+0x100>)
 801276e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8012772:	4622      	mov	r2, r4
 8012774:	e9d5 4500 	ldrd	r4, r5, [r5]
 8012778:	4620      	mov	r0, r4
 801277a:	4629      	mov	r1, r5
 801277c:	f7ed fd96 	bl	80002ac <__adddf3>
 8012780:	e9cd 0100 	strd	r0, r1, [sp]
 8012784:	4622      	mov	r2, r4
 8012786:	462b      	mov	r3, r5
 8012788:	e9dd 0100 	ldrd	r0, r1, [sp]
 801278c:	f7ed fd8c 	bl	80002a8 <__aeabi_dsub>
 8012790:	e7d2      	b.n	8012738 <rint+0x70>
 8012792:	2e33      	cmp	r6, #51	; 0x33
 8012794:	dd07      	ble.n	80127a6 <rint+0xde>
 8012796:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801279a:	d1cd      	bne.n	8012738 <rint+0x70>
 801279c:	ee10 2a10 	vmov	r2, s0
 80127a0:	f7ed fd84 	bl	80002ac <__adddf3>
 80127a4:	e7c8      	b.n	8012738 <rint+0x70>
 80127a6:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 80127aa:	f04f 32ff 	mov.w	r2, #4294967295
 80127ae:	40f2      	lsrs	r2, r6
 80127b0:	4210      	tst	r0, r2
 80127b2:	d0c1      	beq.n	8012738 <rint+0x70>
 80127b4:	0852      	lsrs	r2, r2, #1
 80127b6:	4210      	tst	r0, r2
 80127b8:	bf1f      	itttt	ne
 80127ba:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80127be:	ea20 0202 	bicne.w	r2, r0, r2
 80127c2:	4134      	asrne	r4, r6
 80127c4:	4314      	orrne	r4, r2
 80127c6:	e7d1      	b.n	801276c <rint+0xa4>
 80127c8:	080143e8 	.word	0x080143e8
 80127cc:	000fffff 	.word	0x000fffff

080127d0 <scalbn>:
 80127d0:	b570      	push	{r4, r5, r6, lr}
 80127d2:	ec55 4b10 	vmov	r4, r5, d0
 80127d6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80127da:	4606      	mov	r6, r0
 80127dc:	462b      	mov	r3, r5
 80127de:	b9aa      	cbnz	r2, 801280c <scalbn+0x3c>
 80127e0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80127e4:	4323      	orrs	r3, r4
 80127e6:	d03b      	beq.n	8012860 <scalbn+0x90>
 80127e8:	4b31      	ldr	r3, [pc, #196]	; (80128b0 <scalbn+0xe0>)
 80127ea:	4629      	mov	r1, r5
 80127ec:	2200      	movs	r2, #0
 80127ee:	ee10 0a10 	vmov	r0, s0
 80127f2:	f7ed ff11 	bl	8000618 <__aeabi_dmul>
 80127f6:	4b2f      	ldr	r3, [pc, #188]	; (80128b4 <scalbn+0xe4>)
 80127f8:	429e      	cmp	r6, r3
 80127fa:	4604      	mov	r4, r0
 80127fc:	460d      	mov	r5, r1
 80127fe:	da12      	bge.n	8012826 <scalbn+0x56>
 8012800:	a327      	add	r3, pc, #156	; (adr r3, 80128a0 <scalbn+0xd0>)
 8012802:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012806:	f7ed ff07 	bl	8000618 <__aeabi_dmul>
 801280a:	e009      	b.n	8012820 <scalbn+0x50>
 801280c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8012810:	428a      	cmp	r2, r1
 8012812:	d10c      	bne.n	801282e <scalbn+0x5e>
 8012814:	ee10 2a10 	vmov	r2, s0
 8012818:	4620      	mov	r0, r4
 801281a:	4629      	mov	r1, r5
 801281c:	f7ed fd46 	bl	80002ac <__adddf3>
 8012820:	4604      	mov	r4, r0
 8012822:	460d      	mov	r5, r1
 8012824:	e01c      	b.n	8012860 <scalbn+0x90>
 8012826:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801282a:	460b      	mov	r3, r1
 801282c:	3a36      	subs	r2, #54	; 0x36
 801282e:	4432      	add	r2, r6
 8012830:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8012834:	428a      	cmp	r2, r1
 8012836:	dd0b      	ble.n	8012850 <scalbn+0x80>
 8012838:	ec45 4b11 	vmov	d1, r4, r5
 801283c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80128a8 <scalbn+0xd8>
 8012840:	f000 f83c 	bl	80128bc <copysign>
 8012844:	a318      	add	r3, pc, #96	; (adr r3, 80128a8 <scalbn+0xd8>)
 8012846:	e9d3 2300 	ldrd	r2, r3, [r3]
 801284a:	ec51 0b10 	vmov	r0, r1, d0
 801284e:	e7da      	b.n	8012806 <scalbn+0x36>
 8012850:	2a00      	cmp	r2, #0
 8012852:	dd08      	ble.n	8012866 <scalbn+0x96>
 8012854:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8012858:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801285c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012860:	ec45 4b10 	vmov	d0, r4, r5
 8012864:	bd70      	pop	{r4, r5, r6, pc}
 8012866:	f112 0f35 	cmn.w	r2, #53	; 0x35
 801286a:	da0d      	bge.n	8012888 <scalbn+0xb8>
 801286c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8012870:	429e      	cmp	r6, r3
 8012872:	ec45 4b11 	vmov	d1, r4, r5
 8012876:	dce1      	bgt.n	801283c <scalbn+0x6c>
 8012878:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80128a0 <scalbn+0xd0>
 801287c:	f000 f81e 	bl	80128bc <copysign>
 8012880:	a307      	add	r3, pc, #28	; (adr r3, 80128a0 <scalbn+0xd0>)
 8012882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012886:	e7e0      	b.n	801284a <scalbn+0x7a>
 8012888:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801288c:	3236      	adds	r2, #54	; 0x36
 801288e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8012892:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8012896:	4620      	mov	r0, r4
 8012898:	4629      	mov	r1, r5
 801289a:	2200      	movs	r2, #0
 801289c:	4b06      	ldr	r3, [pc, #24]	; (80128b8 <scalbn+0xe8>)
 801289e:	e7b2      	b.n	8012806 <scalbn+0x36>
 80128a0:	c2f8f359 	.word	0xc2f8f359
 80128a4:	01a56e1f 	.word	0x01a56e1f
 80128a8:	8800759c 	.word	0x8800759c
 80128ac:	7e37e43c 	.word	0x7e37e43c
 80128b0:	43500000 	.word	0x43500000
 80128b4:	ffff3cb0 	.word	0xffff3cb0
 80128b8:	3c900000 	.word	0x3c900000

080128bc <copysign>:
 80128bc:	ec51 0b10 	vmov	r0, r1, d0
 80128c0:	ee11 0a90 	vmov	r0, s3
 80128c4:	ee10 2a10 	vmov	r2, s0
 80128c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80128cc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80128d0:	ea41 0300 	orr.w	r3, r1, r0
 80128d4:	ec43 2b10 	vmov	d0, r2, r3
 80128d8:	4770      	bx	lr
	...

080128dc <_init>:
 80128dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128de:	bf00      	nop
 80128e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80128e2:	bc08      	pop	{r3}
 80128e4:	469e      	mov	lr, r3
 80128e6:	4770      	bx	lr

080128e8 <_fini>:
 80128e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80128ea:	bf00      	nop
 80128ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80128ee:	bc08      	pop	{r3}
 80128f0:	469e      	mov	lr, r3
 80128f2:	4770      	bx	lr
