# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2006 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Tue Feb 08 11:18:45 2011
# 
# Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
# Running on: uranus, OS Version: WindowsNT 6.1.7600, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout.dsn
# Batch File Name: pasde.do
# Did File Name: F:/TDP4/TRUNK/CIRCUIT/breakout/allegro/specctra.did
# Current time = Tue Feb 08 11:18:45 2011
# PCB F:/TDP4/TRUNK/CIRCUIT/breakout/allegro
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-2090.0000 ylo=-1380.0000 xhi=2090.0000 yhi=1265.0000
# Total 6 Images Consolidated.
# Via VIA z=1, 2 xlo=-12.0000 ylo=-12.0000 xhi= 12.0000 yhi= 12.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 0, Vias Processed 0
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 14, Images Processed 22, Padstacks Processed 11
# Nets Processed 23, Net Terminals 77
# PCB Area=8740000.000  EIC=14  Area/EIC=624285.714  SMDs=8
# Total Pin Count: 198
# Signal Connections Created 54
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout.dsn
# Nets 23 Connections 54 Unroutes 54
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 43307.7700 Horizontal 27853.3920 Vertical 15454.3780
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 43307.7700 Horizontal 25144.0100 Vertical 18163.7600
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Adraen/AppData/Local/Temp/#Taaaaab01276.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
unselect layer BOTTOM
# <<WARNING:>> IRoute: Interactive layer(s) disabled for autorouting: BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Command smart_route detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command smart_route will ignore pcb layer rule(s), mcm via rule(s)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Tue Feb 08 11:19:03 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout.dsn
# Nets 23 Connections 54 Unroutes 54
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 43307.7700 Horizontal 27853.3920 Vertical 15454.3780
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 43307.7700 Horizontal 25144.0100 Vertical 18163.7600
# Attempts 0 Successes 0 Failures 0 Vias 0
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout.dsn
# Nets 23 Connections 54 Unroutes 54
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 43307.7700 Horizontal 27853.3920 Vertical 15454.3780
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 43307.7700 Horizontal 25144.0100 Vertical 18163.7600
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Tue Feb 08 11:19:04 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout.dsn
# Nets 23 Connections 54 Unroutes 54
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 0
# Percent Connected    0.00
# Manhattan Length 43307.7700 Horizontal 27853.3920 Vertical 15454.3780
# Routed Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Ratio Actual / Manhattan   0.0000
# Unconnected Length 43307.7700 Horizontal 25144.0100 Vertical 18163.7600
# Start Route Pass 1 of 25
# Routing 54 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 127 (Cross: 52, Clear: 75, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 54 Successes 53 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 68 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 7 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 111 (Cross: 41, Clear: 70, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 66 Successes 66 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.1260
# End Pass 2 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 12 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 73 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 6 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 103 (Cross: 30, Clear: 73, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 69 Successes 68 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.0721
# End Pass 3 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 10 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 74 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 95 (Cross: 19, Clear: 76, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 68 Successes 68 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.0777
# End Pass 4 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 9 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 74 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 5 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 93 (Cross: 21, Clear: 72, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 67 Successes 66 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Conflict Reduction  0.0211
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 7 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 46 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 86 (Cross: 18, Clear: 68, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 46 Successes 45 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 6 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 37 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 71 (Cross: 12, Clear: 59, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 36 Successes 36 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 7 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 41 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 67 (Cross: 9, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 40 Successes 38 Failures 2 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 8 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 32 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 71 (Cross: 11, Clear: 60, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 32 Successes 30 Failures 2 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 9 of 25
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 33 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 1 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 68 (Cross: 9, Clear: 59, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 32 Successes 29 Failures 3 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 10 of 25
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 32 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 69 (Cross: 10, Clear: 59, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 31 Successes 28 Failures 3 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 11 of 25
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 33 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 74 (Cross: 11, Clear: 63, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 32 Successes 30 Failures 2 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 12 of 25
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 32 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 61 (Cross: 6, Clear: 55, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 31 Successes 28 Failures 3 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 13 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 35 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 62 (Cross: 9, Clear: 53, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 35 Successes 34 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 14 of 25
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 36 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 58 (Cross: 6, Clear: 52, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 35 Successes 34 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 15 of 25
# Wiring Written to File F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 35 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 59 (Cross: 6, Clear: 53, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 33 Successes 31 Failures 2 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 16 of 25
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 30 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 60 (Cross: 7, Clear: 53, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 29 Successes 28 Failures 1 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 17 of 25
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 35 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 59 (Cross: 7, Clear: 52, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 34 Successes 32 Failures 2 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 18 of 25
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 33 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 59 (Cross: 7, Clear: 52, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 31 Successes 30 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 19 of 25
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 35 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 64 (Cross: 8, Clear: 56, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 33 Successes 33 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 20 of 25
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 33 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 62 (Cross: 7, Clear: 55, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 31 Successes 30 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 21 of 25
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 34 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 66 (Cross: 6, Clear: 60, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 33 Successes 32 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 22 of 25
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 32 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 67 (Cross: 9, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 31 Successes 31 Failures 0 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 23 of 25
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 35 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 70 (Cross: 12, Clear: 58, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 34 Successes 33 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 35 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 67 (Cross: 10, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 33 Successes 32 Failures 1 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 25 of 25
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:02  Elapsed Time = 0:00:10
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   54|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    52|    75|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    41|    70|   0|    0|    0|    0|   0| 12|  0:00:00|  0:00:00|
# Route    |  3|    30|    73|   1|    0|    0|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|    19|    76|   0|    0|    0|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  5|    21|    72|   1|    0|    0|    0|   0|  2|  0:00:00|  0:00:00|
# Route    |  6|    18|    68|   1|    0|    0|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  7|    12|    59|   0|    0|    0|    0|   0| 17|  0:00:00|  0:00:00|
# Route    |  8|     9|    58|   2|    0|    0|    0|   0|  5|  0:00:01|  0:00:01|
# Route    |  9|    11|    60|   2|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     9|    59|   3|    0|    0|    0|   0|  4|  0:00:00|  0:00:01|
# Route    | 11|    10|    59|   3|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    11|    63|   2|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     6|    55|   3|    1|    0|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 14|     9|    53|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     6|    52|   1|    1|    0|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 16|     6|    53|   2|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|     7|    53|   1|    1|    0|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 18|     7|    52|   2|    1|    0|    0|   0|  1|  0:00:00|  0:00:02|
# Route    | 19|     7|    52|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     8|    56|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|     7|    55|   1|    1|    0|    0|   0|  3|  0:00:00|  0:00:02|
# Route    | 22|     6|    60|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     9|    58|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 24|    12|    58|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|    10|    57|   1|    0|    0|    0|   0|  4|  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout.dsn
# Nets 23 Connections 54 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 0 Total Vias 0
# Percent Connected   50.00
# Manhattan Length 45787.1300 Horizontal 29691.1130 Vertical 16096.0170
# Routed Length 53452.2120 Horizontal 28699.7800 Vertical 26610.4400
# Ratio Actual / Manhattan   1.1674
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Tue Feb 08 11:19:15 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout.dsn
# Nets 23 Connections 54 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 0 Total Vias 0
# Percent Connected   50.00
# Manhattan Length 45787.1300 Horizontal 29691.1130 Vertical 16096.0170
# Routed Length 53452.2120 Horizontal 28699.7800 Vertical 26610.4400
# Ratio Actual / Manhattan   1.1674
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 70 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# Total Conflicts: 67 (Cross: 10, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 69 Successes 42 Failures 27 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 72 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 67 (Cross: 10, Clear: 57, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 70 Successes 44 Failures 26 Vias 0
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   54|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    52|    75|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    41|    70|   0|    0|    0|    0|   0| 12|  0:00:00|  0:00:00|
# Route    |  3|    30|    73|   1|    0|    0|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|    19|    76|   0|    0|    0|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  5|    21|    72|   1|    0|    0|    0|   0|  2|  0:00:00|  0:00:00|
# Route    |  6|    18|    68|   1|    0|    0|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  7|    12|    59|   0|    0|    0|    0|   0| 17|  0:00:00|  0:00:00|
# Route    |  8|     9|    58|   2|    0|    0|    0|   0|  5|  0:00:01|  0:00:01|
# Route    |  9|    11|    60|   2|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     9|    59|   3|    0|    0|    0|   0|  4|  0:00:00|  0:00:01|
# Route    | 11|    10|    59|   3|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    11|    63|   2|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     6|    55|   3|    1|    0|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 14|     9|    53|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     6|    52|   1|    1|    0|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 16|     6|    53|   2|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|     7|    53|   1|    1|    0|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 18|     7|    52|   2|    1|    0|    0|   0|  1|  0:00:00|  0:00:02|
# Route    | 19|     7|    52|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     8|    56|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|     7|    55|   1|    1|    0|    0|   0|  3|  0:00:00|  0:00:02|
# Route    | 22|     6|    60|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     9|    58|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 24|    12|    58|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|    10|    57|   1|    0|    0|    0|   0|  4|  0:00:00|  0:00:02|
# Clean    | 26|    10|    57|  27|    0|    0|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|    10|    57|  26|    0|    0|    0|   0|   |  0:00:00|  0:00:02|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:02
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout.dsn
# Nets 23 Connections 54 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 0 Total Vias 0
# Percent Connected   50.00
# Manhattan Length 45408.8300 Horizontal 29428.6200 Vertical 15980.2100
# Routed Length 52658.3393 Horizontal 28556.6800 Vertical 26213.8400
# Ratio Actual / Manhattan   1.1596
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 50 route passes.
# Current time = Tue Feb 08 11:19:16 2011
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout.dsn
# Nets 23 Connections 54 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 16, at vias 0 Total Vias 0
# Percent Connected   50.00
# Manhattan Length 45408.8300 Horizontal 29428.6200 Vertical 15980.2100
# Routed Length 52658.3393 Horizontal 28556.6800 Vertical 26213.8400
# Ratio Actual / Manhattan   1.1596
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 50
# Routing 33 wires.
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 73 (Cross: 13, Clear: 60, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 30 Successes 30 Failures 0 Vias 0
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# End Pass 1 of 50
# <<ERROR:>> Smart Route: Design is unroutable, not enough resources. 
# Many unroutes will exist if you use the filter command. 
# Check number of layers, grids, design rules and placement.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Layer BOTTOM Off  Signal Wire Grid 0.0100 with offset 0.0000, Width= 9.0000, Clearance= 9.0000
# Command check detected pcb layer rule(s), mcm via rule(s), which require the RouteADV license feature.
# All unlicensed rules are being ignored.
# Command check will ignore pcb layer rule(s), mcm via rule(s)
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   54|    0|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    52|    75|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    41|    70|   0|    0|    0|    0|   0| 12|  0:00:00|  0:00:00|
# Route    |  3|    30|    73|   1|    0|    0|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  4|    19|    76|   0|    0|    0|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  5|    21|    72|   1|    0|    0|    0|   0|  2|  0:00:00|  0:00:00|
# Route    |  6|    18|    68|   1|    0|    0|    0|   0|  7|  0:00:00|  0:00:00|
# Route    |  7|    12|    59|   0|    0|    0|    0|   0| 17|  0:00:00|  0:00:00|
# Route    |  8|     9|    58|   2|    0|    0|    0|   0|  5|  0:00:01|  0:00:01|
# Route    |  9|    11|    60|   2|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 10|     9|    59|   3|    0|    0|    0|   0|  4|  0:00:00|  0:00:01|
# Route    | 11|    10|    59|   3|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 12|    11|    63|   2|    0|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 13|     6|    55|   3|    1|    0|    0|   0| 17|  0:00:00|  0:00:01|
# Route    | 14|     9|    53|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 15|     6|    52|   1|    1|    0|    0|   0|  6|  0:00:00|  0:00:01|
# Route    | 16|     6|    53|   2|    1|    0|    0|   0|  0|  0:00:00|  0:00:01|
# Route    | 17|     7|    53|   1|    1|    0|    0|   0|  0|  0:00:01|  0:00:02|
# Route    | 18|     7|    52|   2|    1|    0|    0|   0|  1|  0:00:00|  0:00:02|
# Route    | 19|     7|    52|   1|    1|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 20|     8|    56|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 21|     7|    55|   1|    1|    0|    0|   0|  3|  0:00:00|  0:00:02|
# Route    | 22|     6|    60|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 23|     9|    58|   0|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 24|    12|    58|   1|    0|    0|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 25|    10|    57|   1|    0|    0|    0|   0|  4|  0:00:00|  0:00:02|
# Clean    | 26|    10|    57|  27|    0|    0|    0|   0|   |  0:00:00|  0:00:02|
# Clean    | 27|    10|    57|  26|    0|    0|    0|   0|   |  0:00:00|  0:00:02|
# Route    | 28|    13|    60|   0|    0|    0|    0|   0|  0|  0:00:01|  0:00:03|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:03
# 
# Wiring Statistics ----------------- F:/TDP4/TRUNK/CIRCUIT/breakout/allegro\gumstix_breakout.dsn
# Nets 23 Connections 54 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 13, at vias 0 Total Vias 0
# Percent Connected   48.15
# Manhattan Length 45809.6000 Horizontal 29678.0770 Vertical 16131.5230
# Routed Length 53702.1855 Horizontal 29262.7700 Vertical 26326.2500
# Ratio Actual / Manhattan   1.1723
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# <<ERROR:>> Smart Route: Smart_route command aborting due to failures.
write routes (changed_only) (reset_changed) C:/Users/Adraen/AppData/Local/Temp/#Taaaaac01276.tmp
# Routing Written to File C:/Users/Adraen/AppData/Local/Temp/#Taaaaac01276.tmp
quit
