
Pump_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001130  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000044  0800123c  0800123c  0001123c  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001280  08001280  00011280  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001284  08001284  00011284  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08001288  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000064  2000000c  08001294  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  20000070  08001294  00020070  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000f273  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000020ad  00000000  00000000  0002f2a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000047aa  00000000  00000000  00031355  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000006c8  00000000  00000000  00035b00  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000808  00000000  00000000  000361c8  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003dbb  00000000  00000000  000369d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002c03  00000000  00000000  0003a78b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003d38e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000012c0  00000000  00000000  0003d40c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08001224 	.word	0x08001224

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08001224 	.word	0x08001224

0800014c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800014c:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800014e:	4b0e      	ldr	r3, [pc, #56]	; (8000188 <HAL_InitTick+0x3c>)
{
 8000150:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000152:	7818      	ldrb	r0, [r3, #0]
 8000154:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000158:	fbb3 f3f0 	udiv	r3, r3, r0
 800015c:	4a0b      	ldr	r2, [pc, #44]	; (800018c <HAL_InitTick+0x40>)
 800015e:	6810      	ldr	r0, [r2, #0]
 8000160:	fbb0 f0f3 	udiv	r0, r0, r3
 8000164:	f000 f890 	bl	8000288 <HAL_SYSTICK_Config>
 8000168:	4604      	mov	r4, r0
 800016a:	b958      	cbnz	r0, 8000184 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800016c:	2d0f      	cmp	r5, #15
 800016e:	d809      	bhi.n	8000184 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000170:	4602      	mov	r2, r0
 8000172:	4629      	mov	r1, r5
 8000174:	f04f 30ff 	mov.w	r0, #4294967295
 8000178:	f000 f852 	bl	8000220 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800017c:	4b04      	ldr	r3, [pc, #16]	; (8000190 <HAL_InitTick+0x44>)
 800017e:	4620      	mov	r0, r4
 8000180:	601d      	str	r5, [r3, #0]
 8000182:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000184:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000186:	bd38      	pop	{r3, r4, r5, pc}
 8000188:	20000000 	.word	0x20000000
 800018c:	20000008 	.word	0x20000008
 8000190:	20000004 	.word	0x20000004

08000194 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000194:	4a06      	ldr	r2, [pc, #24]	; (80001b0 <HAL_Init+0x1c>)
{
 8000196:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000198:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800019a:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800019c:	f043 0310 	orr.w	r3, r3, #16
 80001a0:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80001a2:	f000 f82b 	bl	80001fc <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80001a6:	2000      	movs	r0, #0
 80001a8:	f7ff ffd0 	bl	800014c <HAL_InitTick>
}
 80001ac:	2000      	movs	r0, #0
 80001ae:	bd08      	pop	{r3, pc}
 80001b0:	40022000 	.word	0x40022000

080001b4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80001b4:	4a03      	ldr	r2, [pc, #12]	; (80001c4 <HAL_IncTick+0x10>)
 80001b6:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <HAL_IncTick+0x14>)
 80001b8:	6811      	ldr	r1, [r2, #0]
 80001ba:	781b      	ldrb	r3, [r3, #0]
 80001bc:	440b      	add	r3, r1
 80001be:	6013      	str	r3, [r2, #0]
 80001c0:	4770      	bx	lr
 80001c2:	bf00      	nop
 80001c4:	20000028 	.word	0x20000028
 80001c8:	20000000 	.word	0x20000000

080001cc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80001cc:	4b01      	ldr	r3, [pc, #4]	; (80001d4 <HAL_GetTick+0x8>)
 80001ce:	6818      	ldr	r0, [r3, #0]
}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	20000028 	.word	0x20000028

080001d8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80001d8:	b538      	push	{r3, r4, r5, lr}
 80001da:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80001dc:	f7ff fff6 	bl	80001cc <HAL_GetTick>
 80001e0:	4605      	mov	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80001e2:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80001e4:	bf1e      	ittt	ne
 80001e6:	4b04      	ldrne	r3, [pc, #16]	; (80001f8 <HAL_Delay+0x20>)
 80001e8:	781b      	ldrbne	r3, [r3, #0]
 80001ea:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80001ec:	f7ff ffee 	bl	80001cc <HAL_GetTick>
 80001f0:	1b40      	subs	r0, r0, r5
 80001f2:	4284      	cmp	r4, r0
 80001f4:	d8fa      	bhi.n	80001ec <HAL_Delay+0x14>
  {
  }
}
 80001f6:	bd38      	pop	{r3, r4, r5, pc}
 80001f8:	20000000 	.word	0x20000000

080001fc <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80001fc:	4a07      	ldr	r2, [pc, #28]	; (800021c <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80001fe:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000200:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000202:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000206:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800020a:	041b      	lsls	r3, r3, #16
 800020c:	0c1b      	lsrs	r3, r3, #16
 800020e:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000212:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8000216:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000218:	60d3      	str	r3, [r2, #12]
 800021a:	4770      	bx	lr
 800021c:	e000ed00 	.word	0xe000ed00

08000220 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000220:	4b17      	ldr	r3, [pc, #92]	; (8000280 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000222:	b530      	push	{r4, r5, lr}
 8000224:	68dc      	ldr	r4, [r3, #12]
 8000226:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800022a:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800022e:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000230:	2b04      	cmp	r3, #4
 8000232:	bf28      	it	cs
 8000234:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000236:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000238:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800023c:	bf98      	it	ls
 800023e:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000240:	fa05 f303 	lsl.w	r3, r5, r3
 8000244:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000248:	bf88      	it	hi
 800024a:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800024c:	4019      	ands	r1, r3
 800024e:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000250:	fa05 f404 	lsl.w	r4, r5, r4
 8000254:	3c01      	subs	r4, #1
 8000256:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000258:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800025a:	ea42 0201 	orr.w	r2, r2, r1
 800025e:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000262:	bfaf      	iteee	ge
 8000264:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000268:	4b06      	ldrlt	r3, [pc, #24]	; (8000284 <HAL_NVIC_SetPriority+0x64>)
 800026a:	f000 000f 	andlt.w	r0, r0, #15
 800026e:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000270:	bfa5      	ittet	ge
 8000272:	b2d2      	uxtbge	r2, r2
 8000274:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000278:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800027a:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	e000ed00 	.word	0xe000ed00
 8000284:	e000ed14 	.word	0xe000ed14

08000288 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000288:	3801      	subs	r0, #1
 800028a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800028e:	d20a      	bcs.n	80002a6 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000290:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000292:	4b06      	ldr	r3, [pc, #24]	; (80002ac <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000294:	4a06      	ldr	r2, [pc, #24]	; (80002b0 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000296:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000298:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800029c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800029e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80002a0:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80002a2:	601a      	str	r2, [r3, #0]
 80002a4:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80002a6:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80002a8:	4770      	bx	lr
 80002aa:	bf00      	nop
 80002ac:	e000e010 	.word	0xe000e010
 80002b0:	e000ed00 	.word	0xe000ed00

080002b4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80002b4:	4b04      	ldr	r3, [pc, #16]	; (80002c8 <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80002b6:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80002b8:	681a      	ldr	r2, [r3, #0]
 80002ba:	bf0c      	ite	eq
 80002bc:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80002c0:	f022 0204 	bicne.w	r2, r2, #4
 80002c4:	601a      	str	r2, [r3, #0]
 80002c6:	4770      	bx	lr
 80002c8:	e000e010 	.word	0xe000e010

080002cc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80002cc:	4770      	bx	lr

080002ce <HAL_SYSTICK_IRQHandler>:
{
 80002ce:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80002d0:	f7ff fffc 	bl	80002cc <HAL_SYSTICK_Callback>
 80002d4:	bd08      	pop	{r3, pc}
	...

080002d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80002d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80002dc:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80002de:	4616      	mov	r6, r2
 80002e0:	4b65      	ldr	r3, [pc, #404]	; (8000478 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80002e2:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 8000488 <HAL_GPIO_Init+0x1b0>
 80002e6:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 800048c <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 80002ea:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002ee:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 80002f0:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80002f4:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 80002f8:	45a0      	cmp	r8, r4
 80002fa:	d17f      	bne.n	80003fc <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 80002fc:	684d      	ldr	r5, [r1, #4]
 80002fe:	2d12      	cmp	r5, #18
 8000300:	f000 80af 	beq.w	8000462 <HAL_GPIO_Init+0x18a>
 8000304:	f200 8088 	bhi.w	8000418 <HAL_GPIO_Init+0x140>
 8000308:	2d02      	cmp	r5, #2
 800030a:	f000 80a7 	beq.w	800045c <HAL_GPIO_Init+0x184>
 800030e:	d87c      	bhi.n	800040a <HAL_GPIO_Init+0x132>
 8000310:	2d00      	cmp	r5, #0
 8000312:	f000 808e 	beq.w	8000432 <HAL_GPIO_Init+0x15a>
 8000316:	2d01      	cmp	r5, #1
 8000318:	f000 809e 	beq.w	8000458 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800031c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000320:	2cff      	cmp	r4, #255	; 0xff
 8000322:	bf93      	iteet	ls
 8000324:	4682      	movls	sl, r0
 8000326:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800032a:	3d08      	subhi	r5, #8
 800032c:	f8d0 b000 	ldrls.w	fp, [r0]
 8000330:	bf92      	itee	ls
 8000332:	00b5      	lslls	r5, r6, #2
 8000334:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8000338:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800033a:	fa09 f805 	lsl.w	r8, r9, r5
 800033e:	ea2b 0808 	bic.w	r8, fp, r8
 8000342:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000346:	bf88      	it	hi
 8000348:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800034c:	ea48 0505 	orr.w	r5, r8, r5
 8000350:	f8ca 5000 	str.w	r5, [sl]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000354:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8000358:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800035c:	d04e      	beq.n	80003fc <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800035e:	4d47      	ldr	r5, [pc, #284]	; (800047c <HAL_GPIO_Init+0x1a4>)
 8000360:	4f46      	ldr	r7, [pc, #280]	; (800047c <HAL_GPIO_Init+0x1a4>)
 8000362:	69ad      	ldr	r5, [r5, #24]
 8000364:	f026 0803 	bic.w	r8, r6, #3
 8000368:	f045 0501 	orr.w	r5, r5, #1
 800036c:	61bd      	str	r5, [r7, #24]
 800036e:	69bd      	ldr	r5, [r7, #24]
 8000370:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8000374:	f005 0501 	and.w	r5, r5, #1
 8000378:	9501      	str	r5, [sp, #4]
 800037a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800037e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000382:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000384:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000388:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800038c:	fa09 f90b 	lsl.w	r9, r9, fp
 8000390:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000394:	4d3a      	ldr	r5, [pc, #232]	; (8000480 <HAL_GPIO_Init+0x1a8>)
 8000396:	42a8      	cmp	r0, r5
 8000398:	d068      	beq.n	800046c <HAL_GPIO_Init+0x194>
 800039a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800039e:	42a8      	cmp	r0, r5
 80003a0:	d066      	beq.n	8000470 <HAL_GPIO_Init+0x198>
 80003a2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003a6:	42a8      	cmp	r0, r5
 80003a8:	d064      	beq.n	8000474 <HAL_GPIO_Init+0x19c>
 80003aa:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80003ae:	42a8      	cmp	r0, r5
 80003b0:	bf0c      	ite	eq
 80003b2:	2503      	moveq	r5, #3
 80003b4:	2504      	movne	r5, #4
 80003b6:	fa05 f50b 	lsl.w	r5, r5, fp
 80003ba:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80003be:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80003c2:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80003c4:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 80003c8:	bf14      	ite	ne
 80003ca:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80003cc:	43a5      	biceq	r5, r4
 80003ce:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80003d0:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80003d2:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 80003d6:	bf14      	ite	ne
 80003d8:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80003da:	43a5      	biceq	r5, r4
 80003dc:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80003de:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80003e0:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 80003e4:	bf14      	ite	ne
 80003e6:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80003e8:	43a5      	biceq	r5, r4
 80003ea:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 80003ec:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80003ee:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 80003f2:	bf14      	ite	ne
 80003f4:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80003f6:	ea25 0404 	biceq.w	r4, r5, r4
 80003fa:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 80003fc:	3601      	adds	r6, #1
 80003fe:	2e10      	cmp	r6, #16
 8000400:	f47f af73 	bne.w	80002ea <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8000404:	b003      	add	sp, #12
 8000406:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800040a:	2d03      	cmp	r5, #3
 800040c:	d022      	beq.n	8000454 <HAL_GPIO_Init+0x17c>
 800040e:	2d11      	cmp	r5, #17
 8000410:	d184      	bne.n	800031c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000412:	68ca      	ldr	r2, [r1, #12]
 8000414:	3204      	adds	r2, #4
          break;
 8000416:	e781      	b.n	800031c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000418:	4f1a      	ldr	r7, [pc, #104]	; (8000484 <HAL_GPIO_Init+0x1ac>)
 800041a:	42bd      	cmp	r5, r7
 800041c:	d009      	beq.n	8000432 <HAL_GPIO_Init+0x15a>
 800041e:	d812      	bhi.n	8000446 <HAL_GPIO_Init+0x16e>
 8000420:	f8df 906c 	ldr.w	r9, [pc, #108]	; 8000490 <HAL_GPIO_Init+0x1b8>
 8000424:	454d      	cmp	r5, r9
 8000426:	d004      	beq.n	8000432 <HAL_GPIO_Init+0x15a>
 8000428:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800042c:	454d      	cmp	r5, r9
 800042e:	f47f af75 	bne.w	800031c <HAL_GPIO_Init+0x44>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000432:	688a      	ldr	r2, [r1, #8]
 8000434:	b1c2      	cbz	r2, 8000468 <HAL_GPIO_Init+0x190>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000436:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8000438:	bf0c      	ite	eq
 800043a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800043e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000442:	2208      	movs	r2, #8
 8000444:	e76a      	b.n	800031c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8000446:	4575      	cmp	r5, lr
 8000448:	d0f3      	beq.n	8000432 <HAL_GPIO_Init+0x15a>
 800044a:	4565      	cmp	r5, ip
 800044c:	d0f1      	beq.n	8000432 <HAL_GPIO_Init+0x15a>
 800044e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 8000494 <HAL_GPIO_Init+0x1bc>
 8000452:	e7eb      	b.n	800042c <HAL_GPIO_Init+0x154>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000454:	2200      	movs	r2, #0
 8000456:	e761      	b.n	800031c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000458:	68ca      	ldr	r2, [r1, #12]
          break;
 800045a:	e75f      	b.n	800031c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800045c:	68ca      	ldr	r2, [r1, #12]
 800045e:	3208      	adds	r2, #8
          break;
 8000460:	e75c      	b.n	800031c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000462:	68ca      	ldr	r2, [r1, #12]
 8000464:	320c      	adds	r2, #12
          break;
 8000466:	e759      	b.n	800031c <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000468:	2204      	movs	r2, #4
 800046a:	e757      	b.n	800031c <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800046c:	2500      	movs	r5, #0
 800046e:	e7a2      	b.n	80003b6 <HAL_GPIO_Init+0xde>
 8000470:	2501      	movs	r5, #1
 8000472:	e7a0      	b.n	80003b6 <HAL_GPIO_Init+0xde>
 8000474:	2502      	movs	r5, #2
 8000476:	e79e      	b.n	80003b6 <HAL_GPIO_Init+0xde>
 8000478:	40010400 	.word	0x40010400
 800047c:	40021000 	.word	0x40021000
 8000480:	40010800 	.word	0x40010800
 8000484:	10210000 	.word	0x10210000
 8000488:	10310000 	.word	0x10310000
 800048c:	10320000 	.word	0x10320000
 8000490:	10110000 	.word	0x10110000
 8000494:	10220000 	.word	0x10220000

08000498 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000498:	6883      	ldr	r3, [r0, #8]
 800049a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800049c:	bf14      	ite	ne
 800049e:	2001      	movne	r0, #1
 80004a0:	2000      	moveq	r0, #0
 80004a2:	4770      	bx	lr

080004a4 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004a4:	6803      	ldr	r3, [r0, #0]
{
 80004a6:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004aa:	07db      	lsls	r3, r3, #31
{
 80004ac:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80004ae:	d410      	bmi.n	80004d2 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80004b0:	682b      	ldr	r3, [r5, #0]
 80004b2:	079f      	lsls	r7, r3, #30
 80004b4:	d45e      	bmi.n	8000574 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80004b6:	682b      	ldr	r3, [r5, #0]
 80004b8:	0719      	lsls	r1, r3, #28
 80004ba:	f100 8095 	bmi.w	80005e8 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80004be:	682b      	ldr	r3, [r5, #0]
 80004c0:	075a      	lsls	r2, r3, #29
 80004c2:	f100 80bf 	bmi.w	8000644 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80004c6:	69ea      	ldr	r2, [r5, #28]
 80004c8:	2a00      	cmp	r2, #0
 80004ca:	f040 812d 	bne.w	8000728 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 80004ce:	2000      	movs	r0, #0
 80004d0:	e014      	b.n	80004fc <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80004d2:	4c90      	ldr	r4, [pc, #576]	; (8000714 <HAL_RCC_OscConfig+0x270>)
 80004d4:	6863      	ldr	r3, [r4, #4]
 80004d6:	f003 030c 	and.w	r3, r3, #12
 80004da:	2b04      	cmp	r3, #4
 80004dc:	d007      	beq.n	80004ee <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80004de:	6863      	ldr	r3, [r4, #4]
 80004e0:	f003 030c 	and.w	r3, r3, #12
 80004e4:	2b08      	cmp	r3, #8
 80004e6:	d10c      	bne.n	8000502 <HAL_RCC_OscConfig+0x5e>
 80004e8:	6863      	ldr	r3, [r4, #4]
 80004ea:	03de      	lsls	r6, r3, #15
 80004ec:	d509      	bpl.n	8000502 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80004ee:	6823      	ldr	r3, [r4, #0]
 80004f0:	039c      	lsls	r4, r3, #14
 80004f2:	d5dd      	bpl.n	80004b0 <HAL_RCC_OscConfig+0xc>
 80004f4:	686b      	ldr	r3, [r5, #4]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d1da      	bne.n	80004b0 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80004fa:	2001      	movs	r0, #1
}
 80004fc:	b002      	add	sp, #8
 80004fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000502:	686b      	ldr	r3, [r5, #4]
 8000504:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000508:	d110      	bne.n	800052c <HAL_RCC_OscConfig+0x88>
 800050a:	6823      	ldr	r3, [r4, #0]
 800050c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000510:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8000512:	f7ff fe5b 	bl	80001cc <HAL_GetTick>
 8000516:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000518:	6823      	ldr	r3, [r4, #0]
 800051a:	0398      	lsls	r0, r3, #14
 800051c:	d4c8      	bmi.n	80004b0 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800051e:	f7ff fe55 	bl	80001cc <HAL_GetTick>
 8000522:	1b80      	subs	r0, r0, r6
 8000524:	2864      	cmp	r0, #100	; 0x64
 8000526:	d9f7      	bls.n	8000518 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8000528:	2003      	movs	r0, #3
 800052a:	e7e7      	b.n	80004fc <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800052c:	b99b      	cbnz	r3, 8000556 <HAL_RCC_OscConfig+0xb2>
 800052e:	6823      	ldr	r3, [r4, #0]
 8000530:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000534:	6023      	str	r3, [r4, #0]
 8000536:	6823      	ldr	r3, [r4, #0]
 8000538:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800053c:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800053e:	f7ff fe45 	bl	80001cc <HAL_GetTick>
 8000542:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000544:	6823      	ldr	r3, [r4, #0]
 8000546:	0399      	lsls	r1, r3, #14
 8000548:	d5b2      	bpl.n	80004b0 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800054a:	f7ff fe3f 	bl	80001cc <HAL_GetTick>
 800054e:	1b80      	subs	r0, r0, r6
 8000550:	2864      	cmp	r0, #100	; 0x64
 8000552:	d9f7      	bls.n	8000544 <HAL_RCC_OscConfig+0xa0>
 8000554:	e7e8      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000556:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800055a:	6823      	ldr	r3, [r4, #0]
 800055c:	d103      	bne.n	8000566 <HAL_RCC_OscConfig+0xc2>
 800055e:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000562:	6023      	str	r3, [r4, #0]
 8000564:	e7d1      	b.n	800050a <HAL_RCC_OscConfig+0x66>
 8000566:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800056a:	6023      	str	r3, [r4, #0]
 800056c:	6823      	ldr	r3, [r4, #0]
 800056e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000572:	e7cd      	b.n	8000510 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000574:	4c67      	ldr	r4, [pc, #412]	; (8000714 <HAL_RCC_OscConfig+0x270>)
 8000576:	6863      	ldr	r3, [r4, #4]
 8000578:	f013 0f0c 	tst.w	r3, #12
 800057c:	d007      	beq.n	800058e <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800057e:	6863      	ldr	r3, [r4, #4]
 8000580:	f003 030c 	and.w	r3, r3, #12
 8000584:	2b08      	cmp	r3, #8
 8000586:	d110      	bne.n	80005aa <HAL_RCC_OscConfig+0x106>
 8000588:	6863      	ldr	r3, [r4, #4]
 800058a:	03da      	lsls	r2, r3, #15
 800058c:	d40d      	bmi.n	80005aa <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800058e:	6823      	ldr	r3, [r4, #0]
 8000590:	079b      	lsls	r3, r3, #30
 8000592:	d502      	bpl.n	800059a <HAL_RCC_OscConfig+0xf6>
 8000594:	692b      	ldr	r3, [r5, #16]
 8000596:	2b01      	cmp	r3, #1
 8000598:	d1af      	bne.n	80004fa <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800059a:	6823      	ldr	r3, [r4, #0]
 800059c:	696a      	ldr	r2, [r5, #20]
 800059e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80005a2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80005a6:	6023      	str	r3, [r4, #0]
 80005a8:	e785      	b.n	80004b6 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80005aa:	692a      	ldr	r2, [r5, #16]
 80005ac:	4b5a      	ldr	r3, [pc, #360]	; (8000718 <HAL_RCC_OscConfig+0x274>)
 80005ae:	b16a      	cbz	r2, 80005cc <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 80005b0:	2201      	movs	r2, #1
 80005b2:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005b4:	f7ff fe0a 	bl	80001cc <HAL_GetTick>
 80005b8:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80005ba:	6823      	ldr	r3, [r4, #0]
 80005bc:	079f      	lsls	r7, r3, #30
 80005be:	d4ec      	bmi.n	800059a <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80005c0:	f7ff fe04 	bl	80001cc <HAL_GetTick>
 80005c4:	1b80      	subs	r0, r0, r6
 80005c6:	2802      	cmp	r0, #2
 80005c8:	d9f7      	bls.n	80005ba <HAL_RCC_OscConfig+0x116>
 80005ca:	e7ad      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 80005cc:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80005ce:	f7ff fdfd 	bl	80001cc <HAL_GetTick>
 80005d2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80005d4:	6823      	ldr	r3, [r4, #0]
 80005d6:	0798      	lsls	r0, r3, #30
 80005d8:	f57f af6d 	bpl.w	80004b6 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80005dc:	f7ff fdf6 	bl	80001cc <HAL_GetTick>
 80005e0:	1b80      	subs	r0, r0, r6
 80005e2:	2802      	cmp	r0, #2
 80005e4:	d9f6      	bls.n	80005d4 <HAL_RCC_OscConfig+0x130>
 80005e6:	e79f      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80005e8:	69aa      	ldr	r2, [r5, #24]
 80005ea:	4c4a      	ldr	r4, [pc, #296]	; (8000714 <HAL_RCC_OscConfig+0x270>)
 80005ec:	4b4b      	ldr	r3, [pc, #300]	; (800071c <HAL_RCC_OscConfig+0x278>)
 80005ee:	b1da      	cbz	r2, 8000628 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 80005f0:	2201      	movs	r2, #1
 80005f2:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80005f4:	f7ff fdea 	bl	80001cc <HAL_GetTick>
 80005f8:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80005fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80005fc:	079b      	lsls	r3, r3, #30
 80005fe:	d50d      	bpl.n	800061c <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000600:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8000604:	4b46      	ldr	r3, [pc, #280]	; (8000720 <HAL_RCC_OscConfig+0x27c>)
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	fbb3 f3f2 	udiv	r3, r3, r2
 800060c:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 800060e:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 8000610:	9b01      	ldr	r3, [sp, #4]
 8000612:	1e5a      	subs	r2, r3, #1
 8000614:	9201      	str	r2, [sp, #4]
 8000616:	2b00      	cmp	r3, #0
 8000618:	d1f9      	bne.n	800060e <HAL_RCC_OscConfig+0x16a>
 800061a:	e750      	b.n	80004be <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800061c:	f7ff fdd6 	bl	80001cc <HAL_GetTick>
 8000620:	1b80      	subs	r0, r0, r6
 8000622:	2802      	cmp	r0, #2
 8000624:	d9e9      	bls.n	80005fa <HAL_RCC_OscConfig+0x156>
 8000626:	e77f      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 8000628:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 800062a:	f7ff fdcf 	bl	80001cc <HAL_GetTick>
 800062e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000630:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000632:	079f      	lsls	r7, r3, #30
 8000634:	f57f af43 	bpl.w	80004be <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000638:	f7ff fdc8 	bl	80001cc <HAL_GetTick>
 800063c:	1b80      	subs	r0, r0, r6
 800063e:	2802      	cmp	r0, #2
 8000640:	d9f6      	bls.n	8000630 <HAL_RCC_OscConfig+0x18c>
 8000642:	e771      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000644:	4c33      	ldr	r4, [pc, #204]	; (8000714 <HAL_RCC_OscConfig+0x270>)
 8000646:	69e3      	ldr	r3, [r4, #28]
 8000648:	00d8      	lsls	r0, r3, #3
 800064a:	d424      	bmi.n	8000696 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 800064c:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 800064e:	69e3      	ldr	r3, [r4, #28]
 8000650:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000654:	61e3      	str	r3, [r4, #28]
 8000656:	69e3      	ldr	r3, [r4, #28]
 8000658:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800065c:	9300      	str	r3, [sp, #0]
 800065e:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000660:	4e30      	ldr	r6, [pc, #192]	; (8000724 <HAL_RCC_OscConfig+0x280>)
 8000662:	6833      	ldr	r3, [r6, #0]
 8000664:	05d9      	lsls	r1, r3, #23
 8000666:	d518      	bpl.n	800069a <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000668:	68eb      	ldr	r3, [r5, #12]
 800066a:	2b01      	cmp	r3, #1
 800066c:	d126      	bne.n	80006bc <HAL_RCC_OscConfig+0x218>
 800066e:	6a23      	ldr	r3, [r4, #32]
 8000670:	f043 0301 	orr.w	r3, r3, #1
 8000674:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000676:	f7ff fda9 	bl	80001cc <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800067a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800067e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000680:	6a23      	ldr	r3, [r4, #32]
 8000682:	079b      	lsls	r3, r3, #30
 8000684:	d53f      	bpl.n	8000706 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000686:	2f00      	cmp	r7, #0
 8000688:	f43f af1d 	beq.w	80004c6 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 800068c:	69e3      	ldr	r3, [r4, #28]
 800068e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000692:	61e3      	str	r3, [r4, #28]
 8000694:	e717      	b.n	80004c6 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000696:	2700      	movs	r7, #0
 8000698:	e7e2      	b.n	8000660 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800069a:	6833      	ldr	r3, [r6, #0]
 800069c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80006a0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80006a2:	f7ff fd93 	bl	80001cc <HAL_GetTick>
 80006a6:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80006a8:	6833      	ldr	r3, [r6, #0]
 80006aa:	05da      	lsls	r2, r3, #23
 80006ac:	d4dc      	bmi.n	8000668 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80006ae:	f7ff fd8d 	bl	80001cc <HAL_GetTick>
 80006b2:	eba0 0008 	sub.w	r0, r0, r8
 80006b6:	2864      	cmp	r0, #100	; 0x64
 80006b8:	d9f6      	bls.n	80006a8 <HAL_RCC_OscConfig+0x204>
 80006ba:	e735      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006bc:	b9ab      	cbnz	r3, 80006ea <HAL_RCC_OscConfig+0x246>
 80006be:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80006c0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006c4:	f023 0301 	bic.w	r3, r3, #1
 80006c8:	6223      	str	r3, [r4, #32]
 80006ca:	6a23      	ldr	r3, [r4, #32]
 80006cc:	f023 0304 	bic.w	r3, r3, #4
 80006d0:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 80006d2:	f7ff fd7b 	bl	80001cc <HAL_GetTick>
 80006d6:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80006d8:	6a23      	ldr	r3, [r4, #32]
 80006da:	0798      	lsls	r0, r3, #30
 80006dc:	d5d3      	bpl.n	8000686 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80006de:	f7ff fd75 	bl	80001cc <HAL_GetTick>
 80006e2:	1b80      	subs	r0, r0, r6
 80006e4:	4540      	cmp	r0, r8
 80006e6:	d9f7      	bls.n	80006d8 <HAL_RCC_OscConfig+0x234>
 80006e8:	e71e      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80006ea:	2b05      	cmp	r3, #5
 80006ec:	6a23      	ldr	r3, [r4, #32]
 80006ee:	d103      	bne.n	80006f8 <HAL_RCC_OscConfig+0x254>
 80006f0:	f043 0304 	orr.w	r3, r3, #4
 80006f4:	6223      	str	r3, [r4, #32]
 80006f6:	e7ba      	b.n	800066e <HAL_RCC_OscConfig+0x1ca>
 80006f8:	f023 0301 	bic.w	r3, r3, #1
 80006fc:	6223      	str	r3, [r4, #32]
 80006fe:	6a23      	ldr	r3, [r4, #32]
 8000700:	f023 0304 	bic.w	r3, r3, #4
 8000704:	e7b6      	b.n	8000674 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000706:	f7ff fd61 	bl	80001cc <HAL_GetTick>
 800070a:	eba0 0008 	sub.w	r0, r0, r8
 800070e:	42b0      	cmp	r0, r6
 8000710:	d9b6      	bls.n	8000680 <HAL_RCC_OscConfig+0x1dc>
 8000712:	e709      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
 8000714:	40021000 	.word	0x40021000
 8000718:	42420000 	.word	0x42420000
 800071c:	42420480 	.word	0x42420480
 8000720:	20000008 	.word	0x20000008
 8000724:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000728:	4c22      	ldr	r4, [pc, #136]	; (80007b4 <HAL_RCC_OscConfig+0x310>)
 800072a:	6863      	ldr	r3, [r4, #4]
 800072c:	f003 030c 	and.w	r3, r3, #12
 8000730:	2b08      	cmp	r3, #8
 8000732:	f43f aee2 	beq.w	80004fa <HAL_RCC_OscConfig+0x56>
 8000736:	2300      	movs	r3, #0
 8000738:	4e1f      	ldr	r6, [pc, #124]	; (80007b8 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800073a:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 800073c:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800073e:	d12b      	bne.n	8000798 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8000740:	f7ff fd44 	bl	80001cc <HAL_GetTick>
 8000744:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000746:	6823      	ldr	r3, [r4, #0]
 8000748:	0199      	lsls	r1, r3, #6
 800074a:	d41f      	bmi.n	800078c <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800074c:	6a2b      	ldr	r3, [r5, #32]
 800074e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000752:	d105      	bne.n	8000760 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000754:	6862      	ldr	r2, [r4, #4]
 8000756:	68a9      	ldr	r1, [r5, #8]
 8000758:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 800075c:	430a      	orrs	r2, r1
 800075e:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000760:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000762:	6862      	ldr	r2, [r4, #4]
 8000764:	430b      	orrs	r3, r1
 8000766:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800076a:	4313      	orrs	r3, r2
 800076c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800076e:	2301      	movs	r3, #1
 8000770:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000772:	f7ff fd2b 	bl	80001cc <HAL_GetTick>
 8000776:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000778:	6823      	ldr	r3, [r4, #0]
 800077a:	019a      	lsls	r2, r3, #6
 800077c:	f53f aea7 	bmi.w	80004ce <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000780:	f7ff fd24 	bl	80001cc <HAL_GetTick>
 8000784:	1b40      	subs	r0, r0, r5
 8000786:	2802      	cmp	r0, #2
 8000788:	d9f6      	bls.n	8000778 <HAL_RCC_OscConfig+0x2d4>
 800078a:	e6cd      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800078c:	f7ff fd1e 	bl	80001cc <HAL_GetTick>
 8000790:	1bc0      	subs	r0, r0, r7
 8000792:	2802      	cmp	r0, #2
 8000794:	d9d7      	bls.n	8000746 <HAL_RCC_OscConfig+0x2a2>
 8000796:	e6c7      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000798:	f7ff fd18 	bl	80001cc <HAL_GetTick>
 800079c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800079e:	6823      	ldr	r3, [r4, #0]
 80007a0:	019b      	lsls	r3, r3, #6
 80007a2:	f57f ae94 	bpl.w	80004ce <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80007a6:	f7ff fd11 	bl	80001cc <HAL_GetTick>
 80007aa:	1b40      	subs	r0, r0, r5
 80007ac:	2802      	cmp	r0, #2
 80007ae:	d9f6      	bls.n	800079e <HAL_RCC_OscConfig+0x2fa>
 80007b0:	e6ba      	b.n	8000528 <HAL_RCC_OscConfig+0x84>
 80007b2:	bf00      	nop
 80007b4:	40021000 	.word	0x40021000
 80007b8:	42420060 	.word	0x42420060

080007bc <HAL_RCC_GetSysClockFreq>:
{
 80007bc:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007be:	4b19      	ldr	r3, [pc, #100]	; (8000824 <HAL_RCC_GetSysClockFreq+0x68>)
{
 80007c0:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80007c2:	ac02      	add	r4, sp, #8
 80007c4:	f103 0510 	add.w	r5, r3, #16
 80007c8:	4622      	mov	r2, r4
 80007ca:	6818      	ldr	r0, [r3, #0]
 80007cc:	6859      	ldr	r1, [r3, #4]
 80007ce:	3308      	adds	r3, #8
 80007d0:	c203      	stmia	r2!, {r0, r1}
 80007d2:	42ab      	cmp	r3, r5
 80007d4:	4614      	mov	r4, r2
 80007d6:	d1f7      	bne.n	80007c8 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007d8:	2301      	movs	r3, #1
 80007da:	f88d 3004 	strb.w	r3, [sp, #4]
 80007de:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 80007e0:	4911      	ldr	r1, [pc, #68]	; (8000828 <HAL_RCC_GetSysClockFreq+0x6c>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80007e2:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 80007e6:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 80007e8:	f003 020c 	and.w	r2, r3, #12
 80007ec:	2a08      	cmp	r2, #8
 80007ee:	d117      	bne.n	8000820 <HAL_RCC_GetSysClockFreq+0x64>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80007f0:	f3c3 4283 	ubfx	r2, r3, #18, #4
 80007f4:	a806      	add	r0, sp, #24
 80007f6:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80007f8:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80007fa:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80007fe:	d50c      	bpl.n	800081a <HAL_RCC_GetSysClockFreq+0x5e>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000800:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000802:	480a      	ldr	r0, [pc, #40]	; (800082c <HAL_RCC_GetSysClockFreq+0x70>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000804:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000808:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800080a:	aa06      	add	r2, sp, #24
 800080c:	4413      	add	r3, r2
 800080e:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000812:	fbb0 f0f3 	udiv	r0, r0, r3
}
 8000816:	b007      	add	sp, #28
 8000818:	bd30      	pop	{r4, r5, pc}
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800081a:	4805      	ldr	r0, [pc, #20]	; (8000830 <HAL_RCC_GetSysClockFreq+0x74>)
 800081c:	4350      	muls	r0, r2
 800081e:	e7fa      	b.n	8000816 <HAL_RCC_GetSysClockFreq+0x5a>
      sysclockfreq = HSE_VALUE;
 8000820:	4802      	ldr	r0, [pc, #8]	; (800082c <HAL_RCC_GetSysClockFreq+0x70>)
  return sysclockfreq;
 8000822:	e7f8      	b.n	8000816 <HAL_RCC_GetSysClockFreq+0x5a>
 8000824:	0800123c 	.word	0x0800123c
 8000828:	40021000 	.word	0x40021000
 800082c:	007a1200 	.word	0x007a1200
 8000830:	003d0900 	.word	0x003d0900

08000834 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000834:	4a4d      	ldr	r2, [pc, #308]	; (800096c <HAL_RCC_ClockConfig+0x138>)
{
 8000836:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800083a:	6813      	ldr	r3, [r2, #0]
{
 800083c:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800083e:	f003 0307 	and.w	r3, r3, #7
 8000842:	428b      	cmp	r3, r1
{
 8000844:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000846:	d328      	bcc.n	800089a <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000848:	682a      	ldr	r2, [r5, #0]
 800084a:	0791      	lsls	r1, r2, #30
 800084c:	d432      	bmi.n	80008b4 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800084e:	07d2      	lsls	r2, r2, #31
 8000850:	d438      	bmi.n	80008c4 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000852:	4a46      	ldr	r2, [pc, #280]	; (800096c <HAL_RCC_ClockConfig+0x138>)
 8000854:	6813      	ldr	r3, [r2, #0]
 8000856:	f003 0307 	and.w	r3, r3, #7
 800085a:	429e      	cmp	r6, r3
 800085c:	d373      	bcc.n	8000946 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800085e:	682a      	ldr	r2, [r5, #0]
 8000860:	4c43      	ldr	r4, [pc, #268]	; (8000970 <HAL_RCC_ClockConfig+0x13c>)
 8000862:	f012 0f04 	tst.w	r2, #4
 8000866:	d179      	bne.n	800095c <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000868:	0713      	lsls	r3, r2, #28
 800086a:	d506      	bpl.n	800087a <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800086c:	6863      	ldr	r3, [r4, #4]
 800086e:	692a      	ldr	r2, [r5, #16]
 8000870:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000874:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000878:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800087a:	f7ff ff9f 	bl	80007bc <HAL_RCC_GetSysClockFreq>
 800087e:	6863      	ldr	r3, [r4, #4]
 8000880:	4a3c      	ldr	r2, [pc, #240]	; (8000974 <HAL_RCC_ClockConfig+0x140>)
 8000882:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000886:	5cd3      	ldrb	r3, [r2, r3]
 8000888:	40d8      	lsrs	r0, r3
 800088a:	4b3b      	ldr	r3, [pc, #236]	; (8000978 <HAL_RCC_ClockConfig+0x144>)
 800088c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800088e:	2000      	movs	r0, #0
 8000890:	f7ff fc5c 	bl	800014c <HAL_InitTick>
  return HAL_OK;
 8000894:	2000      	movs	r0, #0
}
 8000896:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800089a:	6813      	ldr	r3, [r2, #0]
 800089c:	f023 0307 	bic.w	r3, r3, #7
 80008a0:	430b      	orrs	r3, r1
 80008a2:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80008a4:	6813      	ldr	r3, [r2, #0]
 80008a6:	f003 0307 	and.w	r3, r3, #7
 80008aa:	4299      	cmp	r1, r3
 80008ac:	d0cc      	beq.n	8000848 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 80008ae:	2001      	movs	r0, #1
 80008b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80008b4:	492e      	ldr	r1, [pc, #184]	; (8000970 <HAL_RCC_ClockConfig+0x13c>)
 80008b6:	68a8      	ldr	r0, [r5, #8]
 80008b8:	684b      	ldr	r3, [r1, #4]
 80008ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80008be:	4303      	orrs	r3, r0
 80008c0:	604b      	str	r3, [r1, #4]
 80008c2:	e7c4      	b.n	800084e <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008c4:	686a      	ldr	r2, [r5, #4]
 80008c6:	4c2a      	ldr	r4, [pc, #168]	; (8000970 <HAL_RCC_ClockConfig+0x13c>)
 80008c8:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008ca:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008cc:	d11c      	bne.n	8000908 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80008ce:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008d2:	d0ec      	beq.n	80008ae <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008d4:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80008d6:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80008da:	f023 0303 	bic.w	r3, r3, #3
 80008de:	4313      	orrs	r3, r2
 80008e0:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 80008e2:	f7ff fc73 	bl	80001cc <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008e6:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 80008e8:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80008ea:	2b01      	cmp	r3, #1
 80008ec:	d114      	bne.n	8000918 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80008ee:	6863      	ldr	r3, [r4, #4]
 80008f0:	f003 030c 	and.w	r3, r3, #12
 80008f4:	2b04      	cmp	r3, #4
 80008f6:	d0ac      	beq.n	8000852 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80008f8:	f7ff fc68 	bl	80001cc <HAL_GetTick>
 80008fc:	1bc0      	subs	r0, r0, r7
 80008fe:	4540      	cmp	r0, r8
 8000900:	d9f5      	bls.n	80008ee <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 8000902:	2003      	movs	r0, #3
 8000904:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000908:	2a02      	cmp	r2, #2
 800090a:	d102      	bne.n	8000912 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800090c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000910:	e7df      	b.n	80008d2 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000912:	f013 0f02 	tst.w	r3, #2
 8000916:	e7dc      	b.n	80008d2 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000918:	2b02      	cmp	r3, #2
 800091a:	d10f      	bne.n	800093c <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800091c:	6863      	ldr	r3, [r4, #4]
 800091e:	f003 030c 	and.w	r3, r3, #12
 8000922:	2b08      	cmp	r3, #8
 8000924:	d095      	beq.n	8000852 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000926:	f7ff fc51 	bl	80001cc <HAL_GetTick>
 800092a:	1bc0      	subs	r0, r0, r7
 800092c:	4540      	cmp	r0, r8
 800092e:	d9f5      	bls.n	800091c <HAL_RCC_ClockConfig+0xe8>
 8000930:	e7e7      	b.n	8000902 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000932:	f7ff fc4b 	bl	80001cc <HAL_GetTick>
 8000936:	1bc0      	subs	r0, r0, r7
 8000938:	4540      	cmp	r0, r8
 800093a:	d8e2      	bhi.n	8000902 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800093c:	6863      	ldr	r3, [r4, #4]
 800093e:	f013 0f0c 	tst.w	r3, #12
 8000942:	d1f6      	bne.n	8000932 <HAL_RCC_ClockConfig+0xfe>
 8000944:	e785      	b.n	8000852 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000946:	6813      	ldr	r3, [r2, #0]
 8000948:	f023 0307 	bic.w	r3, r3, #7
 800094c:	4333      	orrs	r3, r6
 800094e:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000950:	6813      	ldr	r3, [r2, #0]
 8000952:	f003 0307 	and.w	r3, r3, #7
 8000956:	429e      	cmp	r6, r3
 8000958:	d1a9      	bne.n	80008ae <HAL_RCC_ClockConfig+0x7a>
 800095a:	e780      	b.n	800085e <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800095c:	6863      	ldr	r3, [r4, #4]
 800095e:	68e9      	ldr	r1, [r5, #12]
 8000960:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000964:	430b      	orrs	r3, r1
 8000966:	6063      	str	r3, [r4, #4]
 8000968:	e77e      	b.n	8000868 <HAL_RCC_ClockConfig+0x34>
 800096a:	bf00      	nop
 800096c:	40022000 	.word	0x40022000
 8000970:	40021000 	.word	0x40021000
 8000974:	08001261 	.word	0x08001261
 8000978:	20000008 	.word	0x20000008

0800097c <HAL_RCC_GetHCLKFreq>:
}
 800097c:	4b01      	ldr	r3, [pc, #4]	; (8000984 <HAL_RCC_GetHCLKFreq+0x8>)
 800097e:	6818      	ldr	r0, [r3, #0]
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	20000008 	.word	0x20000008

08000988 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000988:	6a03      	ldr	r3, [r0, #32]
{
 800098a:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800098c:	f023 0301 	bic.w	r3, r3, #1
 8000990:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000992:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000994:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000996:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000998:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800099a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800099e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80009a0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 80009a2:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 80009a6:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80009a8:	4d0a      	ldr	r5, [pc, #40]	; (80009d4 <TIM_OC1_SetConfig+0x4c>)
 80009aa:	42a8      	cmp	r0, r5
 80009ac:	d10b      	bne.n	80009c6 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80009ae:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 80009b0:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 80009b4:	432b      	orrs	r3, r5
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80009b6:	698e      	ldr	r6, [r1, #24]
 80009b8:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80009ba:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 80009be:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 80009c0:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 80009c4:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80009c6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80009c8:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80009ca:	684a      	ldr	r2, [r1, #4]
 80009cc:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80009ce:	6203      	str	r3, [r0, #32]
 80009d0:	bd70      	pop	{r4, r5, r6, pc}
 80009d2:	bf00      	nop
 80009d4:	40012c00 	.word	0x40012c00

080009d8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80009d8:	6a03      	ldr	r3, [r0, #32]
{
 80009da:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80009dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80009e0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80009e2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80009e4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80009e6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80009e8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80009ea:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80009ee:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80009f0:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80009f2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80009f6:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80009fa:	4d0b      	ldr	r5, [pc, #44]	; (8000a28 <TIM_OC3_SetConfig+0x50>)
 80009fc:	42a8      	cmp	r0, r5
 80009fe:	d10d      	bne.n	8000a1c <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000a00:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8000a02:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000a06:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000a0a:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000a0c:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000a0e:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000a12:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 8000a14:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000a18:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000a1c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000a1e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000a20:	684a      	ldr	r2, [r1, #4]
 8000a22:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000a24:	6203      	str	r3, [r0, #32]
 8000a26:	bd70      	pop	{r4, r5, r6, pc}
 8000a28:	40012c00 	.word	0x40012c00

08000a2c <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000a2c:	6a03      	ldr	r3, [r0, #32]
{
 8000a2e:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000a30:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000a34:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000a36:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000a38:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000a3a:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000a3c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000a3e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000a42:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000a46:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8000a48:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000a4c:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000a50:	4d06      	ldr	r5, [pc, #24]	; (8000a6c <TIM_OC4_SetConfig+0x40>)
 8000a52:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8000a54:	bf02      	ittt	eq
 8000a56:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000a58:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8000a5c:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000a60:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000a62:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000a64:	684a      	ldr	r2, [r1, #4]
 8000a66:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000a68:	6203      	str	r3, [r0, #32]
 8000a6a:	bd30      	pop	{r4, r5, pc}
 8000a6c:	40012c00 	.word	0x40012c00

08000a70 <HAL_TIM_PWM_MspInit>:
 8000a70:	4770      	bx	lr

08000a72 <HAL_TIM_ConfigClockSource>:
  __HAL_LOCK(htim);
 8000a72:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000a76:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	f04f 0302 	mov.w	r3, #2
 8000a7e:	d01c      	beq.n	8000aba <HAL_TIM_ConfigClockSource+0x48>
 8000a80:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000a82:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR;
 8000a86:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8000a88:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8000a8c:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000a8e:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8000a92:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8000a96:	609a      	str	r2, [r3, #8]
  switch (sClockSourceConfig->ClockSource)
 8000a98:	680a      	ldr	r2, [r1, #0]
 8000a9a:	2a40      	cmp	r2, #64	; 0x40
 8000a9c:	d079      	beq.n	8000b92 <HAL_TIM_ConfigClockSource+0x120>
 8000a9e:	d819      	bhi.n	8000ad4 <HAL_TIM_ConfigClockSource+0x62>
 8000aa0:	2a10      	cmp	r2, #16
 8000aa2:	f000 8093 	beq.w	8000bcc <HAL_TIM_ConfigClockSource+0x15a>
 8000aa6:	d80a      	bhi.n	8000abe <HAL_TIM_ConfigClockSource+0x4c>
 8000aa8:	2a00      	cmp	r2, #0
 8000aaa:	f000 8089 	beq.w	8000bc0 <HAL_TIM_ConfigClockSource+0x14e>
  htim->State = HAL_TIM_STATE_READY;
 8000aae:	2301      	movs	r3, #1
 8000ab0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000aba:	4618      	mov	r0, r3
}
 8000abc:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8000abe:	2a20      	cmp	r2, #32
 8000ac0:	f000 808a 	beq.w	8000bd8 <HAL_TIM_ConfigClockSource+0x166>
 8000ac4:	2a30      	cmp	r2, #48	; 0x30
 8000ac6:	d1f2      	bne.n	8000aae <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8000ac8:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8000aca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000ace:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8000ad2:	e036      	b.n	8000b42 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000ad4:	2a70      	cmp	r2, #112	; 0x70
 8000ad6:	d036      	beq.n	8000b46 <HAL_TIM_ConfigClockSource+0xd4>
 8000ad8:	d81b      	bhi.n	8000b12 <HAL_TIM_ConfigClockSource+0xa0>
 8000ada:	2a50      	cmp	r2, #80	; 0x50
 8000adc:	d042      	beq.n	8000b64 <HAL_TIM_ConfigClockSource+0xf2>
 8000ade:	2a60      	cmp	r2, #96	; 0x60
 8000ae0:	d1e5      	bne.n	8000aae <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000ae2:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000ae4:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000ae6:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 8000aea:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000aec:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000aee:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8000af0:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8000af2:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8000af6:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8000afa:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8000afe:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8000b02:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8000b04:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000b06:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b08:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b0c:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8000b10:	e017      	b.n	8000b42 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8000b12:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8000b16:	d011      	beq.n	8000b3c <HAL_TIM_ConfigClockSource+0xca>
 8000b18:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000b1c:	d1c7      	bne.n	8000aae <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000b1e:	688a      	ldr	r2, [r1, #8]
 8000b20:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000b22:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000b24:	68c9      	ldr	r1, [r1, #12]
 8000b26:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000b28:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000b2c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000b30:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8000b32:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8000b34:	689a      	ldr	r2, [r3, #8]
 8000b36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8000b3a:	e002      	b.n	8000b42 <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8000b3c:	689a      	ldr	r2, [r3, #8]
 8000b3e:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 8000b42:	609a      	str	r2, [r3, #8]
 8000b44:	e7b3      	b.n	8000aae <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000b46:	688a      	ldr	r2, [r1, #8]
 8000b48:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8000b4a:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000b4c:	68c9      	ldr	r1, [r1, #12]
 8000b4e:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8000b50:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8000b54:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000b58:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8000b5a:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8000b5c:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8000b5e:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8000b62:	e7ee      	b.n	8000b42 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000b64:	684c      	ldr	r4, [r1, #4]
 8000b66:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000b68:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b6a:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000b6c:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b70:	f025 0501 	bic.w	r5, r5, #1
 8000b74:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000b76:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8000b78:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000b7a:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000b7e:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000b82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000b84:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000b86:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000b88:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000b8c:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8000b90:	e7d7      	b.n	8000b42 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8000b92:	684c      	ldr	r4, [r1, #4]
 8000b94:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8000b96:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b98:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8000b9a:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b9e:	f025 0501 	bic.w	r5, r5, #1
 8000ba2:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8000ba4:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8000ba6:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8000ba8:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8000bac:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8000bb0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8000bb2:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8000bb4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000bb6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000bba:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8000bbe:	e7c0      	b.n	8000b42 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000bc0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000bc2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000bc6:	f042 0207 	orr.w	r2, r2, #7
 8000bca:	e7ba      	b.n	8000b42 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000bcc:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000bce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000bd2:	f042 0217 	orr.w	r2, r2, #23
 8000bd6:	e7b4      	b.n	8000b42 <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 8000bd8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8000bda:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8000bde:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 8000be2:	e7ae      	b.n	8000b42 <HAL_TIM_ConfigClockSource+0xd0>

08000be4 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000be4:	4a1a      	ldr	r2, [pc, #104]	; (8000c50 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8000be6:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000be8:	4290      	cmp	r0, r2
 8000bea:	d00a      	beq.n	8000c02 <TIM_Base_SetConfig+0x1e>
 8000bec:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000bf0:	d007      	beq.n	8000c02 <TIM_Base_SetConfig+0x1e>
 8000bf2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000bf6:	4290      	cmp	r0, r2
 8000bf8:	d003      	beq.n	8000c02 <TIM_Base_SetConfig+0x1e>
 8000bfa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000bfe:	4290      	cmp	r0, r2
 8000c00:	d115      	bne.n	8000c2e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 8000c02:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000c04:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000c08:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000c0a:	4a11      	ldr	r2, [pc, #68]	; (8000c50 <TIM_Base_SetConfig+0x6c>)
 8000c0c:	4290      	cmp	r0, r2
 8000c0e:	d00a      	beq.n	8000c26 <TIM_Base_SetConfig+0x42>
 8000c10:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000c14:	d007      	beq.n	8000c26 <TIM_Base_SetConfig+0x42>
 8000c16:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8000c1a:	4290      	cmp	r0, r2
 8000c1c:	d003      	beq.n	8000c26 <TIM_Base_SetConfig+0x42>
 8000c1e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000c22:	4290      	cmp	r0, r2
 8000c24:	d103      	bne.n	8000c2e <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000c26:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000c28:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000c2c:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000c2e:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8000c30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000c34:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8000c36:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000c38:	688b      	ldr	r3, [r1, #8]
 8000c3a:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000c3c:	680b      	ldr	r3, [r1, #0]
 8000c3e:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000c40:	4b03      	ldr	r3, [pc, #12]	; (8000c50 <TIM_Base_SetConfig+0x6c>)
 8000c42:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 8000c44:	bf04      	itt	eq
 8000c46:	690b      	ldreq	r3, [r1, #16]
 8000c48:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000c4a:	2301      	movs	r3, #1
 8000c4c:	6143      	str	r3, [r0, #20]
 8000c4e:	4770      	bx	lr
 8000c50:	40012c00 	.word	0x40012c00

08000c54 <HAL_TIM_Base_Init>:
{
 8000c54:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000c56:	4604      	mov	r4, r0
 8000c58:	b1a0      	cbz	r0, 8000c84 <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000c5a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000c5e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000c62:	b91b      	cbnz	r3, 8000c6c <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000c64:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8000c68:	f000 fa1c 	bl	80010a4 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000c6c:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000c6e:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000c70:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000c74:	1d21      	adds	r1, r4, #4
 8000c76:	f7ff ffb5 	bl	8000be4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000c7a:	2301      	movs	r3, #1
  return HAL_OK;
 8000c7c:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000c7e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000c82:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000c84:	2001      	movs	r0, #1
}
 8000c86:	bd10      	pop	{r4, pc}

08000c88 <HAL_TIM_PWM_Init>:
{
 8000c88:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000c8a:	4604      	mov	r4, r0
 8000c8c:	b1a0      	cbz	r0, 8000cb8 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000c8e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000c92:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000c96:	b91b      	cbnz	r3, 8000ca0 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000c98:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8000c9c:	f7ff fee8 	bl	8000a70 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000ca0:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000ca2:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000ca4:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000ca8:	1d21      	adds	r1, r4, #4
 8000caa:	f7ff ff9b 	bl	8000be4 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000cae:	2301      	movs	r3, #1
  return HAL_OK;
 8000cb0:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000cb2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000cb6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000cb8:	2001      	movs	r0, #1
}
 8000cba:	bd10      	pop	{r4, pc}

08000cbc <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000cbc:	6a03      	ldr	r3, [r0, #32]
{
 8000cbe:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000cc0:	f023 0310 	bic.w	r3, r3, #16
 8000cc4:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000cc6:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8000cc8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8000cca:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000ccc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000cce:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000cd2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000cd6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8000cd8:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000cdc:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8000ce0:	4d0b      	ldr	r5, [pc, #44]	; (8000d10 <TIM_OC2_SetConfig+0x54>)
 8000ce2:	42a8      	cmp	r0, r5
 8000ce4:	d10d      	bne.n	8000d02 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000ce6:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8000ce8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000cec:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8000cf0:	698e      	ldr	r6, [r1, #24]
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8000cf2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000cf4:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8000cf8:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 8000cfa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8000cfe:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8000d02:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000d04:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8000d06:	684a      	ldr	r2, [r1, #4]
 8000d08:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8000d0a:	6203      	str	r3, [r0, #32]
 8000d0c:	bd70      	pop	{r4, r5, r6, pc}
 8000d0e:	bf00      	nop
 8000d10:	40012c00 	.word	0x40012c00

08000d14 <HAL_TIM_PWM_ConfigChannel>:
{
 8000d14:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8000d16:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000d1a:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8000d1c:	2b01      	cmp	r3, #1
 8000d1e:	f04f 0002 	mov.w	r0, #2
 8000d22:	d025      	beq.n	8000d70 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8000d24:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000d26:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8000d2a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8000d2e:	2a0c      	cmp	r2, #12
 8000d30:	d818      	bhi.n	8000d64 <HAL_TIM_PWM_ConfigChannel+0x50>
 8000d32:	e8df f002 	tbb	[pc, r2]
 8000d36:	1707      	.short	0x1707
 8000d38:	171e1717 	.word	0x171e1717
 8000d3c:	172f1717 	.word	0x172f1717
 8000d40:	1717      	.short	0x1717
 8000d42:	40          	.byte	0x40
 8000d43:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000d44:	6820      	ldr	r0, [r4, #0]
 8000d46:	f7ff fe1f 	bl	8000988 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000d4a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000d4c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000d4e:	699a      	ldr	r2, [r3, #24]
 8000d50:	f042 0208 	orr.w	r2, r2, #8
 8000d54:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8000d56:	699a      	ldr	r2, [r3, #24]
 8000d58:	f022 0204 	bic.w	r2, r2, #4
 8000d5c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000d5e:	699a      	ldr	r2, [r3, #24]
 8000d60:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8000d62:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8000d64:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000d66:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000d68:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8000d6c:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8000d70:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8000d72:	6820      	ldr	r0, [r4, #0]
 8000d74:	f7ff ffa2 	bl	8000cbc <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000d78:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8000d7a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000d7c:	699a      	ldr	r2, [r3, #24]
 8000d7e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000d82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8000d84:	699a      	ldr	r2, [r3, #24]
 8000d86:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000d8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8000d8c:	699a      	ldr	r2, [r3, #24]
 8000d8e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000d92:	e7e6      	b.n	8000d62 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8000d94:	6820      	ldr	r0, [r4, #0]
 8000d96:	f7ff fe1f 	bl	80009d8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000d9a:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000d9c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000d9e:	69da      	ldr	r2, [r3, #28]
 8000da0:	f042 0208 	orr.w	r2, r2, #8
 8000da4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8000da6:	69da      	ldr	r2, [r3, #28]
 8000da8:	f022 0204 	bic.w	r2, r2, #4
 8000dac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000dae:	69da      	ldr	r2, [r3, #28]
 8000db0:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8000db2:	61da      	str	r2, [r3, #28]
    break;
 8000db4:	e7d6      	b.n	8000d64 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8000db6:	6820      	ldr	r0, [r4, #0]
 8000db8:	f7ff fe38 	bl	8000a2c <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8000dbc:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8000dbe:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8000dc0:	69da      	ldr	r2, [r3, #28]
 8000dc2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000dc6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8000dc8:	69da      	ldr	r2, [r3, #28]
 8000dca:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000dce:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8000dd0:	69da      	ldr	r2, [r3, #28]
 8000dd2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000dd6:	e7ec      	b.n	8000db2 <HAL_TIM_PWM_ConfigChannel+0x9e>

08000dd8 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8000dd8:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000ddc:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	f04f 0302 	mov.w	r3, #2
 8000de4:	d018      	beq.n	8000e18 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8000de6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000dea:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000dec:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000dee:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000df0:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000df2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000df6:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000df8:	685a      	ldr	r2, [r3, #4]
 8000dfa:	4322      	orrs	r2, r4
 8000dfc:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8000dfe:	689a      	ldr	r2, [r3, #8]
 8000e00:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e04:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000e06:	689a      	ldr	r2, [r3, #8]
 8000e08:	430a      	orrs	r2, r1
 8000e0a:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8000e12:	2300      	movs	r3, #0
 8000e14:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000e18:	4618      	mov	r0, r3

  return HAL_OK;
}
 8000e1a:	bd10      	pop	{r4, pc}

08000e1c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000e1c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1e:	4b11      	ldr	r3, [pc, #68]	; (8000e64 <MX_GPIO_Init+0x48>)
	GPIO_InitTypeDef GPIO_InitStruct;
	GPIO_InitStruct.Pin = GPIO_PIN_13;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e20:	a902      	add	r1, sp, #8
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e22:	699a      	ldr	r2, [r3, #24]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e24:	4810      	ldr	r0, [pc, #64]	; (8000e68 <MX_GPIO_Init+0x4c>)
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000e26:	f042 0204 	orr.w	r2, r2, #4
 8000e2a:	619a      	str	r2, [r3, #24]
 8000e2c:	699a      	ldr	r2, [r3, #24]
 8000e2e:	f002 0204 	and.w	r2, r2, #4
 8000e32:	9200      	str	r2, [sp, #0]
 8000e34:	9a00      	ldr	r2, [sp, #0]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000e36:	699a      	ldr	r2, [r3, #24]
 8000e38:	f042 0210 	orr.w	r2, r2, #16
 8000e3c:	619a      	str	r2, [r3, #24]
 8000e3e:	699b      	ldr	r3, [r3, #24]
 8000e40:	f003 0310 	and.w	r3, r3, #16
 8000e44:	9301      	str	r3, [sp, #4]
 8000e46:	9b01      	ldr	r3, [sp, #4]
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000e48:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e4c:	9302      	str	r3, [sp, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	9303      	str	r3, [sp, #12]
	GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e52:	2302      	movs	r3, #2
 8000e54:	9304      	str	r3, [sp, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e56:	9305      	str	r3, [sp, #20]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e58:	f7ff fa3e 	bl	80002d8 <HAL_GPIO_Init>

}
 8000e5c:	b007      	add	sp, #28
 8000e5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8000e62:	bf00      	nop
 8000e64:	40021000 	.word	0x40021000
 8000e68:	40011000 	.word	0x40011000

08000e6c <SystemClock_Config>:
  RCC_OscInitTypeDef RCC_OscInitStruct;
  RCC_ClkInitTypeDef RCC_ClkInitStruct;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e6c:	2302      	movs	r3, #2
{
 8000e6e:	b510      	push	{r4, lr}
 8000e70:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e72:	9306      	str	r3, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e74:	2301      	movs	r3, #1
 8000e76:	930a      	str	r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = 16;
 8000e78:	2310      	movs	r3, #16
 8000e7a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e7c:	2300      	movs	r3, #0
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e7e:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e80:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e82:	f7ff fb0f 	bl	80004a4 <HAL_RCC_OscConfig>
 8000e86:	4601      	mov	r1, r0
 8000e88:	b100      	cbz	r0, 8000e8c <SystemClock_Config+0x20>
 8000e8a:	e7fe      	b.n	8000e8a <SystemClock_Config+0x1e>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e8c:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e8e:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e90:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e92:	9004      	str	r0, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e94:	9005      	str	r0, [sp, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e96:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e98:	9301      	str	r3, [sp, #4]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e9a:	f7ff fccb 	bl	8000834 <HAL_RCC_ClockConfig>
 8000e9e:	4604      	mov	r4, r0
 8000ea0:	b100      	cbz	r0, 8000ea4 <SystemClock_Config+0x38>
 8000ea2:	e7fe      	b.n	8000ea2 <SystemClock_Config+0x36>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8000ea4:	f7ff fd6a 	bl	800097c <HAL_RCC_GetHCLKFreq>
 8000ea8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000eac:	fbb0 f0f3 	udiv	r0, r0, r3
 8000eb0:	f7ff f9ea 	bl	8000288 <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000eb4:	2004      	movs	r0, #4
 8000eb6:	f7ff f9fd 	bl	80002b4 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000eba:	4622      	mov	r2, r4
 8000ebc:	4621      	mov	r1, r4
 8000ebe:	f04f 30ff 	mov.w	r0, #4294967295
 8000ec2:	f7ff f9ad 	bl	8000220 <HAL_NVIC_SetPriority>
}
 8000ec6:	b010      	add	sp, #64	; 0x40
 8000ec8:	bd10      	pop	{r4, pc}
	...

08000ecc <main>:
{
 8000ecc:	b538      	push	{r3, r4, r5, lr}
  HAL_Init();
 8000ece:	f7ff f961 	bl	8000194 <HAL_Init>
  SystemClock_Config();
 8000ed2:	f7ff ffcb 	bl	8000e6c <SystemClock_Config>
  MX_GPIO_Init();
 8000ed6:	f7ff ffa1 	bl	8000e1c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000eda:	f000 f909 	bl	80010f0 <MX_TIM2_Init>
  pumpIni(TIM1, TIM_CHANNEL_1);
 8000ede:	2100      	movs	r1, #0
 8000ee0:	480c      	ldr	r0, [pc, #48]	; (8000f14 <main+0x48>)
 8000ee2:	f000 f81d 	bl	8000f20 <pumpIni>
  uint8_t pump_val = 0;
 8000ee6:	2400      	movs	r4, #0
  pumpStart();
 8000ee8:	f000 f886 	bl	8000ff8 <pumpStart>
	  if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13) == 0)
 8000eec:	4d0a      	ldr	r5, [pc, #40]	; (8000f18 <main+0x4c>)
 8000eee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ef2:	4628      	mov	r0, r5
 8000ef4:	f7ff fad0 	bl	8000498 <HAL_GPIO_ReadPin>
 8000ef8:	2800      	cmp	r0, #0
 8000efa:	d1f8      	bne.n	8000eee <main+0x22>
		  if(pump_val++>100)
 8000efc:	2c64      	cmp	r4, #100	; 0x64
			  pump_val = 0;
 8000efe:	bf8e      	itee	hi
 8000f00:	4604      	movhi	r4, r0
		  if(pump_val++>100)
 8000f02:	3401      	addls	r4, #1
 8000f04:	b2e4      	uxtbls	r4, r4
		  pumpSet(pump_val);
 8000f06:	4620      	mov	r0, r4
 8000f08:	f000 f88a 	bl	8001020 <pumpSet>
		  HAL_Delay(10);
 8000f0c:	200a      	movs	r0, #10
 8000f0e:	f7ff f963 	bl	80001d8 <HAL_Delay>
 8000f12:	e7ec      	b.n	8000eee <main+0x22>
 8000f14:	40012c00 	.word	0x40012c00
 8000f18:	40011000 	.word	0x40011000

08000f1c <_Error_Handler>:
  * @param  file: The file name as string.
  * @param  line: The line in file as a number.
  * @retval None
  */
void _Error_Handler(char *file, int line)
{
 8000f1c:	e7fe      	b.n	8000f1c <_Error_Handler>
	...

08000f20 <pumpIni>:
 * Initialize Timer periphery for PWM Output
 * @param tim Timer Peripheral (TIM2)
 * @param cha Channel for Output (TIM_CHANNEL_1)
 */
void pumpIni(TIM_TypeDef *tim, uint32_t cha)
{
 8000f20:	b510      	push	{r4, lr}
 8000f22:	460c      	mov	r4, r1
	TIM_MasterConfigTypeDef sMasterConfig;
	TIM_OC_InitTypeDef sConfigOC;

	htim2.Instance = tim;
	htim2.Init.Prescaler = 0;
	htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8000f24:	2160      	movs	r1, #96	; 0x60
	htim2.Instance = tim;
 8000f26:	4b30      	ldr	r3, [pc, #192]	; (8000fe8 <pumpIni+0xc8>)
	htim2.Init.Prescaler = 0;
 8000f28:	2200      	movs	r2, #0
	htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 8000f2a:	6099      	str	r1, [r3, #8]
	htim2.Init.Period = 0xFFFF;
 8000f2c:	f64f 71ff 	movw	r1, #65535	; 0xffff
{
 8000f30:	b08e      	sub	sp, #56	; 0x38
	htim2.Instance = tim;
 8000f32:	6018      	str	r0, [r3, #0]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f34:	4618      	mov	r0, r3
	htim2.Init.Prescaler = 0;
 8000f36:	605a      	str	r2, [r3, #4]
	htim2.Init.Period = 0xFFFF;
 8000f38:	60d9      	str	r1, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f3a:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f3c:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000f3e:	f7ff fe89 	bl	8000c54 <HAL_TIM_Base_Init>
 8000f42:	b118      	cbz	r0, 8000f4c <pumpIni+0x2c>
	{
	_Error_Handler(__FILE__, __LINE__);
 8000f44:	211e      	movs	r1, #30
 8000f46:	4829      	ldr	r0, [pc, #164]	; (8000fec <pumpIni+0xcc>)
 8000f48:	f7ff ffe8 	bl	8000f1c <_Error_Handler>
	}

	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000f4c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000f50:	a90e      	add	r1, sp, #56	; 0x38
 8000f52:	f841 3d2c 	str.w	r3, [r1, #-44]!
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000f56:	4824      	ldr	r0, [pc, #144]	; (8000fe8 <pumpIni+0xc8>)
 8000f58:	f7ff fd8b 	bl	8000a72 <HAL_TIM_ConfigClockSource>
 8000f5c:	b118      	cbz	r0, 8000f66 <pumpIni+0x46>
	{
	_Error_Handler(__FILE__, __LINE__);
 8000f5e:	2124      	movs	r1, #36	; 0x24
 8000f60:	4822      	ldr	r0, [pc, #136]	; (8000fec <pumpIni+0xcc>)
 8000f62:	f7ff ffdb 	bl	8000f1c <_Error_Handler>
	}

	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000f66:	4820      	ldr	r0, [pc, #128]	; (8000fe8 <pumpIni+0xc8>)
 8000f68:	f7ff fe8e 	bl	8000c88 <HAL_TIM_PWM_Init>
 8000f6c:	b118      	cbz	r0, 8000f76 <pumpIni+0x56>
	{
	_Error_Handler(__FILE__, __LINE__);
 8000f6e:	2129      	movs	r1, #41	; 0x29
 8000f70:	481e      	ldr	r0, [pc, #120]	; (8000fec <pumpIni+0xcc>)
 8000f72:	f7ff ffd3 	bl	8000f1c <_Error_Handler>
	}

	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f76:	2300      	movs	r3, #0
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f78:	a901      	add	r1, sp, #4
 8000f7a:	481b      	ldr	r0, [pc, #108]	; (8000fe8 <pumpIni+0xc8>)
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f7c:	9301      	str	r3, [sp, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f7e:	9302      	str	r3, [sp, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000f80:	f7ff ff2a 	bl	8000dd8 <HAL_TIMEx_MasterConfigSynchronization>
 8000f84:	b118      	cbz	r0, 8000f8e <pumpIni+0x6e>
	{
	_Error_Handler(__FILE__, __LINE__);
 8000f86:	2130      	movs	r1, #48	; 0x30
 8000f88:	4818      	ldr	r0, [pc, #96]	; (8000fec <pumpIni+0xcc>)
 8000f8a:	f7ff ffc7 	bl	8000f1c <_Error_Handler>
	}

	sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8000f8e:	2370      	movs	r3, #112	; 0x70
 8000f90:	9307      	str	r3, [sp, #28]
	sConfigOC.Pulse = 0;
 8000f92:	2300      	movs	r3, #0
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, cha) != HAL_OK)
 8000f94:	4622      	mov	r2, r4
 8000f96:	a907      	add	r1, sp, #28
 8000f98:	4813      	ldr	r0, [pc, #76]	; (8000fe8 <pumpIni+0xc8>)
	sConfigOC.Pulse = 0;
 8000f9a:	9308      	str	r3, [sp, #32]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000f9c:	9309      	str	r3, [sp, #36]	; 0x24
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000f9e:	930b      	str	r3, [sp, #44]	; 0x2c
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, cha) != HAL_OK)
 8000fa0:	f7ff feb8 	bl	8000d14 <HAL_TIM_PWM_ConfigChannel>
 8000fa4:	b118      	cbz	r0, 8000fae <pumpIni+0x8e>
	{
	_Error_Handler(__FILE__, __LINE__);
 8000fa6:	2139      	movs	r1, #57	; 0x39
 8000fa8:	4810      	ldr	r0, [pc, #64]	; (8000fec <pumpIni+0xcc>)
 8000faa:	f7ff ffb7 	bl	8000f1c <_Error_Handler>
	}

	HAL_TIM_MspPostInit(&htim2);
 8000fae:	480e      	ldr	r0, [pc, #56]	; (8000fe8 <pumpIni+0xc8>)
 8000fb0:	f000 f88a 	bl	80010c8 <HAL_TIM_MspPostInit>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000fb4:	4b0e      	ldr	r3, [pc, #56]	; (8000ff0 <pumpIni+0xd0>)
 8000fb6:	69da      	ldr	r2, [r3, #28]
 8000fb8:	f042 0201 	orr.w	r2, r2, #1
 8000fbc:	61da      	str	r2, [r3, #28]
 8000fbe:	69db      	ldr	r3, [r3, #28]
 8000fc0:	f003 0301 	and.w	r3, r3, #1
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	9b00      	ldr	r3, [sp, #0]

    //CompareEnable
	TIM2->CCER |= TIM_CCER_CC1E;
 8000fc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000fcc:	6a1a      	ldr	r2, [r3, #32]
 8000fce:	f042 0201 	orr.w	r2, r2, #1
 8000fd2:	621a      	str	r2, [r3, #32]
	//Output Enable
	TIM2->BDTR |= TIM_BDTR_MOE;
 8000fd4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000fd6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000fda:	645a      	str	r2, [r3, #68]	; 0x44

    pumpState = PUMP_STATE_STOP;
 8000fdc:	2201      	movs	r2, #1
 8000fde:	4b05      	ldr	r3, [pc, #20]	; (8000ff4 <pumpIni+0xd4>)
 8000fe0:	701a      	strb	r2, [r3, #0]



}
 8000fe2:	b00e      	add	sp, #56	; 0x38
 8000fe4:	bd10      	pop	{r4, pc}
 8000fe6:	bf00      	nop
 8000fe8:	20000030 	.word	0x20000030
 8000fec:	0800124c 	.word	0x0800124c
 8000ff0:	40021000 	.word	0x40021000
 8000ff4:	2000002c 	.word	0x2000002c

08000ff8 <pumpStart>:

PUMP_RESULT pumpStart()
{
	if(pumpState == PUMP_STATE_STOP)
 8000ff8:	4908      	ldr	r1, [pc, #32]	; (800101c <pumpStart+0x24>)
 8000ffa:	780b      	ldrb	r3, [r1, #0]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d10a      	bne.n	8001016 <pumpStart+0x1e>
PUMP_RESULT pumpSet(uint8_t per)
{
	if(per >= 0 && per <= 100)
	{
		//Calculate CCR1 - Value depending on per
		TIM2->CCR1 = (per * 0x028F); // 0xFFFF/100 = 0x028F
 8001000:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001004:	2000      	movs	r0, #0
 8001006:	6358      	str	r0, [r3, #52]	; 0x34
		TIM2->CR1 |= TIM_CR1_CEN;
 8001008:	681a      	ldr	r2, [r3, #0]
 800100a:	f042 0201 	orr.w	r2, r2, #1
 800100e:	601a      	str	r2, [r3, #0]
		pumpState = PUMP_STATE_RUNNING;
 8001010:	2302      	movs	r3, #2
 8001012:	700b      	strb	r3, [r1, #0]
		return PUMP_RESULT_OK;
 8001014:	4770      	bx	lr
		return PUMP_RESULT_ERROR;
 8001016:	2001      	movs	r0, #1
}
 8001018:	4770      	bx	lr
 800101a:	bf00      	nop
 800101c:	2000002c 	.word	0x2000002c

08001020 <pumpSet>:
	if(per >= 0 && per <= 100)
 8001020:	2864      	cmp	r0, #100	; 0x64
		TIM2->CCR1 = (per * 0x028F); // 0xFFFF/100 = 0x028F
 8001022:	bf9f      	itttt	ls
 8001024:	f240 238f 	movwls	r3, #655	; 0x28f
 8001028:	4358      	mulls	r0, r3
 800102a:	f04f 4380 	movls.w	r3, #1073741824	; 0x40000000
 800102e:	6358      	strls	r0, [r3, #52]	; 0x34
		return PUMP_RESULT_OK;
 8001030:	bf94      	ite	ls
 8001032:	2000      	movls	r0, #0
	}else
		return PUMP_RESULT_ERROR;
 8001034:	2001      	movhi	r0, #1

}
 8001036:	4770      	bx	lr

08001038 <NMI_Handler>:
 8001038:	4770      	bx	lr

0800103a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800103a:	e7fe      	b.n	800103a <HardFault_Handler>

0800103c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800103c:	e7fe      	b.n	800103c <MemManage_Handler>

0800103e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800103e:	e7fe      	b.n	800103e <BusFault_Handler>

08001040 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8001040:	e7fe      	b.n	8001040 <UsageFault_Handler>

08001042 <SVC_Handler>:
 8001042:	4770      	bx	lr

08001044 <DebugMon_Handler>:
 8001044:	4770      	bx	lr

08001046 <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 8001046:	4770      	bx	lr

08001048 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8001048:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800104a:	f7ff f8b3 	bl	80001b4 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800104e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 8001052:	f7ff b93c 	b.w	80002ce <HAL_SYSTICK_IRQHandler>
	...

08001058 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 8001058:	4b0f      	ldr	r3, [pc, #60]	; (8001098 <SystemInit+0x40>)
 800105a:	681a      	ldr	r2, [r3, #0]
 800105c:	f042 0201 	orr.w	r2, r2, #1
 8001060:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 8001062:	6859      	ldr	r1, [r3, #4]
 8001064:	4a0d      	ldr	r2, [pc, #52]	; (800109c <SystemInit+0x44>)
 8001066:	400a      	ands	r2, r1
 8001068:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001070:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001074:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800107c:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 800107e:	685a      	ldr	r2, [r3, #4]
 8001080:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001084:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 8001086:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800108a:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800108c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001090:	4b03      	ldr	r3, [pc, #12]	; (80010a0 <SystemInit+0x48>)
 8001092:	609a      	str	r2, [r3, #8]
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	40021000 	.word	0x40021000
 800109c:	f8ff0000 	.word	0xf8ff0000
 80010a0:	e000ed00 	.word	0xe000ed00

080010a4 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM2)
 80010a4:	6803      	ldr	r3, [r0, #0]
{
 80010a6:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM2)
 80010a8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010ac:	d10a      	bne.n	80010c4 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80010ae:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80010b2:	69da      	ldr	r2, [r3, #28]
 80010b4:	f042 0201 	orr.w	r2, r2, #1
 80010b8:	61da      	str	r2, [r3, #28]
 80010ba:	69db      	ldr	r3, [r3, #28]
 80010bc:	f003 0301 	and.w	r3, r3, #1
 80010c0:	9301      	str	r3, [sp, #4]
 80010c2:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80010c4:	b002      	add	sp, #8
 80010c6:	4770      	bx	lr

080010c8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80010c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(timHandle->Instance==TIM2)
 80010ca:	6803      	ldr	r3, [r0, #0]
 80010cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80010d0:	d108      	bne.n	80010e4 <HAL_TIM_MspPostInit+0x1c>
  /* USER CODE END TIM2_MspPostInit 0 */
  
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010d2:	2301      	movs	r3, #1
 80010d4:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010d8:	4669      	mov	r1, sp
 80010da:	4804      	ldr	r0, [pc, #16]	; (80010ec <HAL_TIM_MspPostInit+0x24>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010dc:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010de:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e0:	f7ff f8fa 	bl	80002d8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80010e4:	b005      	add	sp, #20
 80010e6:	f85d fb04 	ldr.w	pc, [sp], #4
 80010ea:	bf00      	nop
 80010ec:	40010800 	.word	0x40010800

080010f0 <MX_TIM2_Init>:
  htim2.Instance = TIM2;
 80010f0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80010f4:	2260      	movs	r2, #96	; 0x60
  htim2.Instance = TIM2;
 80010f6:	4824      	ldr	r0, [pc, #144]	; (8001188 <MX_TIM2_Init+0x98>)
{
 80010f8:	b500      	push	{lr}
  htim2.Instance = TIM2;
 80010fa:	6003      	str	r3, [r0, #0]
  htim2.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED3;
 80010fc:	6082      	str	r2, [r0, #8]
  htim2.Init.Prescaler = 0;
 80010fe:	2300      	movs	r3, #0
  htim2.Init.Period = 0xFFFF;
 8001100:	f64f 72ff 	movw	r2, #65535	; 0xffff
{
 8001104:	b08f      	sub	sp, #60	; 0x3c
  htim2.Init.Prescaler = 0;
 8001106:	6043      	str	r3, [r0, #4]
  htim2.Init.Period = 0xFFFF;
 8001108:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800110a:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800110c:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800110e:	f7ff fda1 	bl	8000c54 <HAL_TIM_Base_Init>
 8001112:	b118      	cbz	r0, 800111c <MX_TIM2_Init+0x2c>
    _Error_Handler(__FILE__, __LINE__);
 8001114:	2140      	movs	r1, #64	; 0x40
 8001116:	481d      	ldr	r0, [pc, #116]	; (800118c <MX_TIM2_Init+0x9c>)
 8001118:	f7ff ff00 	bl	8000f1c <_Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800111c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001120:	a90e      	add	r1, sp, #56	; 0x38
 8001122:	f841 3d2c 	str.w	r3, [r1, #-44]!
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001126:	4818      	ldr	r0, [pc, #96]	; (8001188 <MX_TIM2_Init+0x98>)
 8001128:	f7ff fca3 	bl	8000a72 <HAL_TIM_ConfigClockSource>
 800112c:	b118      	cbz	r0, 8001136 <MX_TIM2_Init+0x46>
    _Error_Handler(__FILE__, __LINE__);
 800112e:	2146      	movs	r1, #70	; 0x46
 8001130:	4816      	ldr	r0, [pc, #88]	; (800118c <MX_TIM2_Init+0x9c>)
 8001132:	f7ff fef3 	bl	8000f1c <_Error_Handler>
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001136:	4814      	ldr	r0, [pc, #80]	; (8001188 <MX_TIM2_Init+0x98>)
 8001138:	f7ff fda6 	bl	8000c88 <HAL_TIM_PWM_Init>
 800113c:	b118      	cbz	r0, 8001146 <MX_TIM2_Init+0x56>
    _Error_Handler(__FILE__, __LINE__);
 800113e:	214b      	movs	r1, #75	; 0x4b
 8001140:	4812      	ldr	r0, [pc, #72]	; (800118c <MX_TIM2_Init+0x9c>)
 8001142:	f7ff feeb 	bl	8000f1c <_Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001146:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001148:	a901      	add	r1, sp, #4
 800114a:	480f      	ldr	r0, [pc, #60]	; (8001188 <MX_TIM2_Init+0x98>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800114c:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800114e:	9302      	str	r3, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001150:	f7ff fe42 	bl	8000dd8 <HAL_TIMEx_MasterConfigSynchronization>
 8001154:	b118      	cbz	r0, 800115e <MX_TIM2_Init+0x6e>
    _Error_Handler(__FILE__, __LINE__);
 8001156:	2152      	movs	r1, #82	; 0x52
 8001158:	480c      	ldr	r0, [pc, #48]	; (800118c <MX_TIM2_Init+0x9c>)
 800115a:	f7ff fedf 	bl	8000f1c <_Error_Handler>
  sConfigOC.Pulse = 0;
 800115e:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001160:	2370      	movs	r3, #112	; 0x70
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001162:	a907      	add	r1, sp, #28
 8001164:	4808      	ldr	r0, [pc, #32]	; (8001188 <MX_TIM2_Init+0x98>)
  sConfigOC.OCMode = TIM_OCMODE_PWM2;
 8001166:	9307      	str	r3, [sp, #28]
  sConfigOC.Pulse = 0;
 8001168:	9208      	str	r2, [sp, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800116a:	9209      	str	r2, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800116c:	920b      	str	r2, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800116e:	f7ff fdd1 	bl	8000d14 <HAL_TIM_PWM_ConfigChannel>
 8001172:	b118      	cbz	r0, 800117c <MX_TIM2_Init+0x8c>
    _Error_Handler(__FILE__, __LINE__);
 8001174:	215b      	movs	r1, #91	; 0x5b
 8001176:	4805      	ldr	r0, [pc, #20]	; (800118c <MX_TIM2_Init+0x9c>)
 8001178:	f7ff fed0 	bl	8000f1c <_Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 800117c:	4802      	ldr	r0, [pc, #8]	; (8001188 <MX_TIM2_Init+0x98>)
 800117e:	f7ff ffa3 	bl	80010c8 <HAL_TIM_MspPostInit>
}
 8001182:	b00f      	add	sp, #60	; 0x3c
 8001184:	f85d fb04 	ldr.w	pc, [sp], #4
 8001188:	20000030 	.word	0x20000030
 800118c:	08001271 	.word	0x08001271

08001190 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001190:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001192:	e003      	b.n	800119c <LoopCopyDataInit>

08001194 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001194:	4b0b      	ldr	r3, [pc, #44]	; (80011c4 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001196:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001198:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800119a:	3104      	adds	r1, #4

0800119c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800119c:	480a      	ldr	r0, [pc, #40]	; (80011c8 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800119e:	4b0b      	ldr	r3, [pc, #44]	; (80011cc <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80011a0:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80011a2:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80011a4:	d3f6      	bcc.n	8001194 <CopyDataInit>
  ldr r2, =_sbss
 80011a6:	4a0a      	ldr	r2, [pc, #40]	; (80011d0 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80011a8:	e002      	b.n	80011b0 <LoopFillZerobss>

080011aa <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80011aa:	2300      	movs	r3, #0
  str r3, [r2], #4
 80011ac:	f842 3b04 	str.w	r3, [r2], #4

080011b0 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80011b0:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80011b2:	429a      	cmp	r2, r3
  bcc FillZerobss
 80011b4:	d3f9      	bcc.n	80011aa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80011b6:	f7ff ff4f 	bl	8001058 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011ba:	f000 f80f 	bl	80011dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80011be:	f7ff fe85 	bl	8000ecc <main>
  bx lr
 80011c2:	4770      	bx	lr
  ldr r3, =_sidata
 80011c4:	08001288 	.word	0x08001288
  ldr r0, =_sdata
 80011c8:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80011cc:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 80011d0:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 80011d4:	20000070 	.word	0x20000070

080011d8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80011d8:	e7fe      	b.n	80011d8 <ADC1_2_IRQHandler>
	...

080011dc <__libc_init_array>:
 80011dc:	b570      	push	{r4, r5, r6, lr}
 80011de:	2500      	movs	r5, #0
 80011e0:	4e0c      	ldr	r6, [pc, #48]	; (8001214 <__libc_init_array+0x38>)
 80011e2:	4c0d      	ldr	r4, [pc, #52]	; (8001218 <__libc_init_array+0x3c>)
 80011e4:	1ba4      	subs	r4, r4, r6
 80011e6:	10a4      	asrs	r4, r4, #2
 80011e8:	42a5      	cmp	r5, r4
 80011ea:	d109      	bne.n	8001200 <__libc_init_array+0x24>
 80011ec:	f000 f81a 	bl	8001224 <_init>
 80011f0:	2500      	movs	r5, #0
 80011f2:	4e0a      	ldr	r6, [pc, #40]	; (800121c <__libc_init_array+0x40>)
 80011f4:	4c0a      	ldr	r4, [pc, #40]	; (8001220 <__libc_init_array+0x44>)
 80011f6:	1ba4      	subs	r4, r4, r6
 80011f8:	10a4      	asrs	r4, r4, #2
 80011fa:	42a5      	cmp	r5, r4
 80011fc:	d105      	bne.n	800120a <__libc_init_array+0x2e>
 80011fe:	bd70      	pop	{r4, r5, r6, pc}
 8001200:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001204:	4798      	blx	r3
 8001206:	3501      	adds	r5, #1
 8001208:	e7ee      	b.n	80011e8 <__libc_init_array+0xc>
 800120a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800120e:	4798      	blx	r3
 8001210:	3501      	adds	r5, #1
 8001212:	e7f2      	b.n	80011fa <__libc_init_array+0x1e>
 8001214:	08001280 	.word	0x08001280
 8001218:	08001280 	.word	0x08001280
 800121c:	08001280 	.word	0x08001280
 8001220:	08001284 	.word	0x08001284

08001224 <_init>:
 8001224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001226:	bf00      	nop
 8001228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800122a:	bc08      	pop	{r3}
 800122c:	469e      	mov	lr, r3
 800122e:	4770      	bx	lr

08001230 <_fini>:
 8001230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001232:	bf00      	nop
 8001234:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001236:	bc08      	pop	{r3}
 8001238:	469e      	mov	lr, r3
 800123a:	4770      	bx	lr
