{"checks": [
{
  "type": "check",
  "path_group": "clk",
  "path_type": "max",
  "startpoint": "tt1/r1/CK (timing_cell_dff)",
  "endpoint": "tt3/r1/D (timing_cell_dff)",
  "source_clock": "clk",
  "source_clock_edge": "rise",
  "source_path": [
    {
      "instance": "",
      "cell": "timing_cell_complex",
      "verilog_src": "",
      "pin": "clk",
      "arrival": 0.000e+00,
      "capacitance": 1.819e-15,
      "slew": 0.000e+00
    },
    {
      "instance": "r1",
      "cell": "DFF_X1",
      "pin": "tt1/r1/CK",
      "net": "clk",
      "arrival": 0.000e+00,
      "slew": 0.000e+00
    },
    {
      "instance": "r1",
      "cell": "DFF_X1",
      "pin": "tt1/r1/Q",
      "net": "w2",
      "arrival": 2.332e-10,
      "slew": 1.635e-11
    },
    {
      "instance": "u2",
      "cell": "BUF_X1",
      "pin": "tt1/u2/A",
      "net": "w2",
      "arrival": 2.332e-10,
      "slew": 1.635e-11
    },
    {
      "instance": "u2",
      "cell": "BUF_X1",
      "pin": "tt1/u2/Z",
      "net": "out",
      "arrival": 3.091e-10,
      "slew": 1.262e-11
    },
    {
      "cell": "timing_cell_dff",
      "pin": "tt1/out",
      "net": "",
      "arrival": 3.091e-10,
      "slew": 1.262e-11
    },
    {
      "cell": "timing_cell_comb",
      "pin": "tt2/in",
      "net": "",
      "arrival": 3.147e-10,
      "slew": 0.000e+00
    },
    {
      "instance": "u2",
      "cell": "BUF_X1",
      "pin": "tt2/u2/A",
      "net": "in",
      "arrival": 3.147e-10,
      "slew": 0.000e+00
    },
    {
      "instance": "u2",
      "cell": "BUF_X1",
      "pin": "tt2/u2/Z",
      "net": "out",
      "arrival": 3.823e-10,
      "slew": 1.261e-11
    },
    {
      "cell": "timing_cell_comb",
      "pin": "tt2/out",
      "net": "",
      "arrival": 3.823e-10,
      "slew": 1.261e-11
    },
    {
      "instance": "u1",
      "cell": "BUF_X1",
      "verilog_src": "",
      "pin": "u1/Z",
      "net": "w3",
      "arrival": 4.677e-10,
      "capacitance": 9.346e-16,
      "slew": 1.482e-11
    },
    {
      "cell": "timing_cell_dff",
      "pin": "tt3/in",
      "net": "",
      "arrival": 4.677e-10,
      "slew": 0.000e+00
    },
    {
      "instance": "u1",
      "cell": "BUF_X1",
      "pin": "tt3/u1/A",
      "net": "in",
      "arrival": 4.677e-10,
      "slew": 0.000e+00
    },
    {
      "instance": "u1",
      "cell": "BUF_X1",
      "pin": "tt3/u1/Z",
      "net": "w1",
      "arrival": 5.415e-10,
      "slew": 1.504e-11
    },
    {
      "instance": "r1",
      "cell": "DFF_X1",
      "pin": "tt3/r1/D",
      "net": "w1",
      "arrival": 5.415e-10,
      "slew": 1.504e-11
    }
  ],
  "target_clock": "clk",
  "target_clock_edge": "rise",
  "target_clock_path": [
    {
      "instance": "",
      "cell": "timing_cell_complex",
      "verilog_src": "",
      "pin": "clk",
      "arrival": 0.000e+00,
      "capacitance": 1.819e-15,
      "slew": 0.000e+00
    },
    {
      "instance": "r1",
      "cell": "DFF_X1",
      "pin": "tt3/r1/CK",
      "net": "clk",
      "arrival": 0.000e+00,
      "slew": 0.000e+00
    }
  ],
  "data_arrival_time": 5.415e-10,
  "crpr": 0.000e+00,
  "margin": 1.567e-10,
  "required_time": 9.843e-09,
  "slack": 9.302e-09
}
]
}
