Release 12.2 - par M.63c (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

Thu May 05 21:52:04 2011

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   MT_WAIT_IBUF
   sdata1_IBUF
   sdata2_IBUF


