Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 12:49:20 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/NonUniformILP/iir_sos16_NonUniformILP_115_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 Delay1No7_instance/Y_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.501ns  (logic 1.161ns (33.162%)  route 2.340ns (66.838%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.255ns = ( 6.255 - 4.000 ) 
    Source Clock Delay      (SCD):    2.763ns
    Clock Pessimism Removal (CPR):    0.410ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.812ns (routing 0.711ns, distribution 1.101ns)
  Clock Net Delay (Destination): 1.595ns (routing 0.646ns, distribution 0.949ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=18517, routed)       1.812     2.763    Delay1No7_instance/clk_IBUF_BUFG
    SLICE_X123Y425       FDCE                                         r  Delay1No7_instance/Y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y425       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.842 r  Delay1No7_instance/Y_reg[1]/Q
                         net (fo=5, routed)           0.626     3.468    Delay1No6_instance/O395[1]
    SLICE_X130Y440       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.098     3.566 r  Delay1No6_instance/geqOp_carry_i_16__9/O
                         net (fo=1, routed)           0.009     3.575    Sum1_0_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X130Y440       CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     3.765 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.791    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X130Y441       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.806 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.832    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X130Y442       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.884 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.226     4.110    Delay1No7_instance/CO[0]
    SLICE_X130Y439       LUT5 (Prop_H5LUT_SLICEL_I4_O)
                                                      0.133     4.243 r  Delay1No7_instance/shiftedFracY_d1[12]_i_4__9/O
                         net (fo=3, routed)           0.181     4.424    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X130Y442       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.146     4.570 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9__9/O
                         net (fo=3, routed)           0.138     4.708    Delay1No6_instance/shiftedFracY_d1[32]_i_9__9_n_0
    SLICE_X129Y441       LUT5 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.053     4.761 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3__9/O
                         net (fo=33, routed)          0.457     5.218    Delay1No7_instance/shiftVal__5[0]
    SLICE_X126Y438       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.148     5.366 r  Delay1No7_instance/shiftedFracY_d1[18]_i_3__9/O
                         net (fo=5, routed)           0.377     5.743    Delay1No7_instance/shiftedFracY_d1_reg[38][5]
    SLICE_X127Y434       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     5.840 r  Delay1No7_instance/shiftedFracY_d1[30]_i_3__9/O
                         net (fo=2, routed)           0.223     6.063    Delay1No6_instance/Y_reg[26]_0[7]
    SLICE_X130Y435       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.150     6.213 r  Delay1No6_instance/shiftedFracY_d1[30]_i_1__9/O
                         net (fo=1, routed)           0.051     6.264    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[19]
    SLICE_X130Y435       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y6 (CLOCK_ROOT)    net (fo=18517, routed)       1.595     6.255    Sum1_0_impl_instance/FPAddSubOp_instance/clk
    SLICE_X130Y435       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]/C
                         clock pessimism              0.410     6.665    
                         clock uncertainty           -0.035     6.629    
    SLICE_X130Y435       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.654    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[30]
  -------------------------------------------------------------------
                         required time                          6.654    
                         arrival time                          -6.264    
  -------------------------------------------------------------------
                         slack                                  0.391    




