{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1386723025323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1386723025329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 10 19:50:25 2013 " "Processing started: Tue Dec 10 19:50:25 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1386723025329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1386723025329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MTL_DEMO -c MTL_DEMO " "Command: quartus_map --read_settings_files=on --write_settings_files=off MTL_DEMO -c MTL_DEMO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1386723025343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1386723028812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/mtl_sopc.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/mtl_sopc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC " "Found entity 1: MTL_SOPC" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_irq_mapper " "Found entity 1: MTL_SOPC_irq_mapper" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029965 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_rsp_xbar_mux_003 " "Found entity 1: MTL_SOPC_rsp_xbar_mux_003" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_003.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_demux_017.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_demux_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_rsp_xbar_demux_017 " "Found entity 1: MTL_SOPC_rsp_xbar_demux_017" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_demux_017.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_demux_017.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cmd_xbar_demux_003 " "Found entity 1: MTL_SOPC_cmd_xbar_demux_003" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723029989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723029989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_rsp_xbar_mux_001 " "Found entity 1: MTL_SOPC_rsp_xbar_mux_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_rsp_xbar_mux " "Found entity 1: MTL_SOPC_rsp_xbar_mux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_rsp_xbar_demux " "Found entity 1: MTL_SOPC_rsp_xbar_demux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_demux.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cmd_xbar_mux " "Found entity 1: MTL_SOPC_cmd_xbar_mux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_mux.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cmd_xbar_demux_002 " "Found entity 1: MTL_SOPC_cmd_xbar_demux_002" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_002.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cmd_xbar_demux_001 " "Found entity 1: MTL_SOPC_cmd_xbar_demux_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cmd_xbar_demux " "Found entity 1: MTL_SOPC_cmd_xbar_demux" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030115 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030115 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030115 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030115 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030115 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030115 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030134 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router_017.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030160 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router_017.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_017_default_decode " "Found entity 1: MTL_SOPC_id_router_017_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030163 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router_017 " "Found entity 2: MTL_SOPC_id_router_017" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030163 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_addr_router_003.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030191 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_addr_router_003.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_addr_router_003_default_decode " "Found entity 1: MTL_SOPC_addr_router_003_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030194 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_addr_router_003 " "Found entity 2: MTL_SOPC_addr_router_003" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030194 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router_007.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router_007.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_007_default_decode " "Found entity 1: MTL_SOPC_id_router_007_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030218 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router_007 " "Found entity 2: MTL_SOPC_id_router_007" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router_005.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030232 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router_005.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_005_default_decode " "Found entity 1: MTL_SOPC_id_router_005_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030234 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router_005 " "Found entity 2: MTL_SOPC_id_router_005" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router_004.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router_004.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_004_default_decode " "Found entity 1: MTL_SOPC_id_router_004_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030249 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router_004 " "Found entity 2: MTL_SOPC_id_router_004" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030249 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router_001.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router_001.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_001_default_decode " "Found entity 1: MTL_SOPC_id_router_001_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030264 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router_001 " "Found entity 2: MTL_SOPC_id_router_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030264 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_id_router.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030282 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_id_router.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_id_router_default_decode " "Found entity 1: MTL_SOPC_id_router_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030283 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_id_router " "Found entity 2: MTL_SOPC_id_router" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030283 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_addr_router_002.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_addr_router_002.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_addr_router_002_default_decode " "Found entity 1: MTL_SOPC_addr_router_002_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030299 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_addr_router_002 " "Found entity 2: MTL_SOPC_addr_router_002" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_addr_router_001.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030302 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_addr_router_001.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_addr_router_001_default_decode " "Found entity 1: MTL_SOPC_addr_router_001_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030304 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_addr_router_001 " "Found entity 2: MTL_SOPC_addr_router_001" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030304 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel MTL_SOPC_addr_router.sv(48) " "Verilog HDL Declaration information at MTL_SOPC_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030334 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel MTL_SOPC_addr_router.sv(49) " "Verilog HDL Declaration information at MTL_SOPC_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723030334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_addr_router_default_decode " "Found entity 1: MTL_SOPC_addr_router_default_decode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030335 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_addr_router " "Found entity 2: MTL_SOPC_addr_router" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_pio_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_pio_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_pio_1 " "Found entity 1: MTL_SOPC_pio_1" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_pio_1.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_pio_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_pio_0 " "Found entity 1: MTL_SOPC_pio_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_pio_0.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cfi_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cfi_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cfi_flash " "Found entity 1: MTL_SOPC_cfi_flash" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "MTL_SOPC/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "MTL_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_tri_state_bridge_flash_pinSharer_0 " "Found entity 1: MTL_SOPC_tri_state_bridge_flash_pinSharer_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030494 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter " "Found entity 1: MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_pinsharer_0_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer " "Found entity 1: MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_bridge_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_tri_state_bridge_flash_bridge_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_tri_state_bridge_flash_bridge_0 " "Found entity 1: MTL_SOPC_tri_state_bridge_flash_bridge_0" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_bridge_0.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_sysid " "Found entity 1: MTL_SOPC_sysid" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sysid.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sysid.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723030544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723030544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_ic_data_module " "Found entity 1: MTL_SOPC_cpu_ic_data_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_cpu_ic_tag_module " "Found entity 2: MTL_SOPC_cpu_ic_tag_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_cpu_bht_module " "Found entity 3: MTL_SOPC_cpu_bht_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 152 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "4 MTL_SOPC_cpu_register_bank_a_module " "Found entity 4: MTL_SOPC_cpu_register_bank_a_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "5 MTL_SOPC_cpu_register_bank_b_module " "Found entity 5: MTL_SOPC_cpu_register_bank_b_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "6 MTL_SOPC_cpu_dc_tag_module " "Found entity 6: MTL_SOPC_cpu_dc_tag_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "7 MTL_SOPC_cpu_dc_data_module " "Found entity 7: MTL_SOPC_cpu_dc_data_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 407 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "8 MTL_SOPC_cpu_dc_victim_module " "Found entity 8: MTL_SOPC_cpu_dc_victim_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "9 MTL_SOPC_cpu_nios2_oci_debug " "Found entity 9: MTL_SOPC_cpu_nios2_oci_debug" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 538 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "10 MTL_SOPC_cpu_ociram_sp_ram_module " "Found entity 10: MTL_SOPC_cpu_ociram_sp_ram_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "11 MTL_SOPC_cpu_nios2_ocimem " "Found entity 11: MTL_SOPC_cpu_nios2_ocimem" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 737 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "12 MTL_SOPC_cpu_nios2_avalon_reg " "Found entity 12: MTL_SOPC_cpu_nios2_avalon_reg" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 915 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "13 MTL_SOPC_cpu_nios2_oci_break " "Found entity 13: MTL_SOPC_cpu_nios2_oci_break" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 1007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "14 MTL_SOPC_cpu_nios2_oci_xbrk " "Found entity 14: MTL_SOPC_cpu_nios2_oci_xbrk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 1301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "15 MTL_SOPC_cpu_nios2_oci_dbrk " "Found entity 15: MTL_SOPC_cpu_nios2_oci_dbrk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 1561 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "16 MTL_SOPC_cpu_nios2_oci_itrace " "Found entity 16: MTL_SOPC_cpu_nios2_oci_itrace" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 1749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "17 MTL_SOPC_cpu_nios2_oci_td_mode " "Found entity 17: MTL_SOPC_cpu_nios2_oci_td_mode" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "18 MTL_SOPC_cpu_nios2_oci_dtrace " "Found entity 18: MTL_SOPC_cpu_nios2_oci_dtrace" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "19 MTL_SOPC_cpu_nios2_oci_compute_tm_count " "Found entity 19: MTL_SOPC_cpu_nios2_oci_compute_tm_count" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "20 MTL_SOPC_cpu_nios2_oci_fifowp_inc " "Found entity 20: MTL_SOPC_cpu_nios2_oci_fifowp_inc" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "21 MTL_SOPC_cpu_nios2_oci_fifocount_inc " "Found entity 21: MTL_SOPC_cpu_nios2_oci_fifocount_inc" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "22 MTL_SOPC_cpu_nios2_oci_fifo " "Found entity 22: MTL_SOPC_cpu_nios2_oci_fifo" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "23 MTL_SOPC_cpu_nios2_oci_pib " "Found entity 23: MTL_SOPC_cpu_nios2_oci_pib" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "24 MTL_SOPC_cpu_nios2_oci_im " "Found entity 24: MTL_SOPC_cpu_nios2_oci_im" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2999 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "25 MTL_SOPC_cpu_nios2_performance_monitors " "Found entity 25: MTL_SOPC_cpu_nios2_performance_monitors" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "26 MTL_SOPC_cpu_nios2_oci " "Found entity 26: MTL_SOPC_cpu_nios2_oci" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""} { "Info" "ISGN_ENTITY_NAME" "27 MTL_SOPC_cpu " "Found entity 27: MTL_SOPC_cpu" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3701 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_jtag_debug_module_sysclk " "Found entity 1: MTL_SOPC_cpu_jtag_debug_module_sysclk" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_jtag_debug_module_tck " "Found entity 1: MTL_SOPC_cpu_jtag_debug_module_tck" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_tck.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_jtag_debug_module_wrapper " "Found entity 1: MTL_SOPC_cpu_jtag_debug_module_wrapper" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_mult_cell " "Found entity 1: MTL_SOPC_cpu_mult_cell" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_oci_test_bench " "Found entity 1: MTL_SOPC_cpu_oci_test_bench" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_oci_test_bench.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_cpu_test_bench " "Found entity 1: MTL_SOPC_cpu_test_bench" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_test_bench.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_lcd " "Found entity 1: MTL_SOPC_lcd" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_lcd.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_lcd.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_sw " "Found entity 1: MTL_SOPC_sw" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sw.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_epcs_flash_controller.v 3 3 " "Found 3 design units, including 3 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_epcs_flash_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_epcs_flash_controller_sub " "Found entity 1: MTL_SOPC_epcs_flash_controller_sub" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031592 ""} { "Info" "ISGN_ENTITY_NAME" "2 tornado_MTL_SOPC_epcs_flash_controller_atom " "Found entity 2: tornado_MTL_SOPC_epcs_flash_controller_atom" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031592 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_epcs_flash_controller " "Found entity 3: MTL_SOPC_epcs_flash_controller" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 475 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/terasic_multi_touch.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/terasic_multi_touch.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_MULTI_TOUCH " "Found entity 1: TERASIC_MULTI_TOUCH" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/i2c_touch_config.v 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031711 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_touch_controller " "Found entity 2: i2c_touch_controller" {  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/touch_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/touch_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 touch_fifo " "Found entity 1: touch_fifo" {  } { { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_led.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_led " "Found entity 1: MTL_SOPC_led" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_led.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_key.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_key " "Found entity 1: MTL_SOPC_key" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_key.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_timer " "Found entity 1: MTL_SOPC_timer" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_timer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc130_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc130_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc130_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc130_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc130_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031739 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc130_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid " "Found entity 1: alt_vipitc130_IS2Vid" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_sync_compare " "Found entity 1: alt_vipitc130_IS2Vid_sync_compare" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_sync_compare.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc130_IS2Vid_calculate_mode" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_calculate_mode.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_control " "Found entity 1: alt_vipitc130_IS2Vid_control" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_control.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031749 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc130_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc130_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386723031767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc130_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc130_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc130_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031767 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc130_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc130_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_mode_banks " "Found entity 1: alt_vipitc130_IS2Vid_mode_banks" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_IS2Vid_statemachine " "Found entity 1: alt_vipitc130_IS2Vid_statemachine" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_statemachine.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_fifo " "Found entity 1: alt_vipitc130_common_fifo" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031774 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc130_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc130_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031776 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc130_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc130_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1386723031776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_generic_count " "Found entity 1: alt_vipitc130_common_generic_count" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_to_binary " "Found entity 1: alt_vipitc130_common_to_binary" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_to_binary.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sync " "Found entity 1: alt_vipitc130_common_sync" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_trigger_sync " "Found entity 1: alt_vipitc130_common_trigger_sync" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc130_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc130_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync_generation.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1386723031787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sync_generation " "Found entity 1: alt_vipitc130_common_sync_generation" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync_generation.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_frame_counter " "Found entity 1: alt_vipitc130_common_frame_counter" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_frame_counter.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipitc130_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipitc130_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc130_common_sample_counter " "Found entity 1: alt_vipitc130_common_sample_counter" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sample_counter.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr " "Found entity 1: alt_vipvfr130_vfr" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr_controller " "Found entity 1: alt_vipvfr130_vfr_controller" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr130_vfr_control_packet_encoder" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc " "Found entity 1: alt_vipvfr130_prc" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc_core " "Found entity 1: alt_vipvfr130_prc_core" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031808 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr130_prc_read_master alt_vipvfr130_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr130_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr130_prc_read_master\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723031811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_prc_read_master " "Found entity 1: alt_vipvfr130_prc_read_master" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723031811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723031811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_package " "Found design unit 1: alt_vipvfr130_common_package" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_package.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723033976 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr130_common_package-body " "Found design unit 2: alt_vipvfr130_common_package-body" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_package.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_package.vhd" 3662 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723033976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723033976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723033997 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr130_common_avalon_mm_bursting_master_fifo" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723033997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723033997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_master " "Found entity 1: alt_vipvfr130_common_avalon_mm_master" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_unpack_data " "Found entity 1: alt_vipvfr130_common_unpack_data" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_avalon_mm_slave " "Found entity 1: alt_vipvfr130_common_avalon_mm_slave" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_stream_output " "Found entity 1: alt_vipvfr130_common_stream_output" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_stream_output.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr130_common_pulling_width_adapter-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034017 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_pulling_width_adapter " "Found entity 1: alt_vipvfr130_common_pulling_width_adapter" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_general_fifo-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034019 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_general_fifo " "Found entity 1: alt_vipvfr130_common_general_fifo" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr130_common_fifo_usedw_calculator-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034023 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr130_common_fifo_usedw_calculator" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr130_common_gray_clock_crosser-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034025 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_gray_clock_crosser " "Found entity 1: alt_vipvfr130_common_gray_clock_crosser" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr130_common_std_logic_vector_delay-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034028 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr130_common_std_logic_vector_delay" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr130_common_one_bit_delay-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034030 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_one_bit_delay " "Found entity 1: alt_vipvfr130_common_one_bit_delay" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_logic_fifo-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034032 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_logic_fifo " "Found entity 1: alt_vipvfr130_common_logic_fifo" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr130_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr130_common_ram_fifo-rtl" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034035 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr130_common_ram_fifo " "Found entity 1: alt_vipvfr130_common_ram_fifo" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_sdram_input_efifo_module " "Found entity 1: MTL_SOPC_sdram_input_efifo_module" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034040 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_sdram " "Found entity 2: MTL_SOPC_sdram" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_jtag_uart_sim_scfifo_w " "Found entity 1: MTL_SOPC_jtag_uart_sim_scfifo_w" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034045 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_jtag_uart_scfifo_w " "Found entity 2: MTL_SOPC_jtag_uart_scfifo_w" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034045 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_jtag_uart_sim_scfifo_r " "Found entity 3: MTL_SOPC_jtag_uart_sim_scfifo_r" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034045 ""} { "Info" "ISGN_ENTITY_NAME" "4 MTL_SOPC_jtag_uart_scfifo_r " "Found entity 4: MTL_SOPC_jtag_uart_scfifo_r" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034045 ""} { "Info" "ISGN_ENTITY_NAME" "5 MTL_SOPC_jtag_uart " "Found entity 5: MTL_SOPC_jtag_uart" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034045 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "TERASIC_SRAM.v(46) " "Verilog HDL warning at TERASIC_SRAM.v(46): extended using \"x\" or \"z\"" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1386723034048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/terasic_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file mtl_sopc/synthesis/submodules/terasic_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 TERASIC_SRAM " "Found entity 1: TERASIC_SRAM" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mtl_sopc/synthesis/submodules/mtl_sopc_altpll_sys.v 3 3 " "Found 3 design units, including 3 entities, in source file mtl_sopc/synthesis/submodules/mtl_sopc_altpll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_SOPC_altpll_sys_dffpipe_l2c " "Found entity 1: MTL_SOPC_altpll_sys_dffpipe_l2c" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034053 ""} { "Info" "ISGN_ENTITY_NAME" "2 MTL_SOPC_altpll_sys_stdsync_sv6 " "Found entity 2: MTL_SOPC_altpll_sys_stdsync_sv6" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034053 ""} { "Info" "ISGN_ENTITY_NAME" "3 MTL_SOPC_altpll_sys " "Found entity 3: MTL_SOPC_altpll_sys" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723034053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723034053 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr130_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr130_prc.v(142): created implicit net for \"master_clock\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723034076 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr130_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr130_prc.v(143): created implicit net for \"master_reset\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723034076 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_cpu.v(2074) " "Verilog HDL or VHDL warning at MTL_SOPC_cpu.v(2074): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2074 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386723034145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_cpu.v(2076) " "Verilog HDL or VHDL warning at MTL_SOPC_cpu.v(2076): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2076 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386723034145 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_cpu.v(2232) " "Verilog HDL or VHDL warning at MTL_SOPC_cpu.v(2232): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2232 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386723034146 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_cpu.v(3060) " "Verilog HDL or VHDL warning at MTL_SOPC_cpu.v(3060): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3060 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386723034154 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_epcs_flash_controller.v(401) " "Verilog HDL or VHDL warning at MTL_SOPC_epcs_flash_controller.v(401): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 401 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386723034192 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_sdram.v(316) " "Verilog HDL or VHDL warning at MTL_SOPC_sdram.v(316): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386723034219 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_sdram.v(326) " "Verilog HDL or VHDL warning at MTL_SOPC_sdram.v(326): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386723034219 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_sdram.v(336) " "Verilog HDL or VHDL warning at MTL_SOPC_sdram.v(336): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386723034219 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "MTL_SOPC_sdram.v(680) " "Verilog HDL or VHDL warning at MTL_SOPC_sdram.v(680): conditional expression evaluates to a constant" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1386723034222 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mtl_demo.v 1 1 " "Using design file mtl_demo.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MTL_DEMO " "Found entity 1: MTL_DEMO" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723036264 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386723036264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MTL_DEMO " "Elaborating entity \"MTL_DEMO\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1386723036290 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0_D mtl_demo.v(213) " "Output port \"HEX0_D\" at mtl_demo.v(213) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036435 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1_D mtl_demo.v(214) " "Output port \"HEX1_D\" at mtl_demo.v(214) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036435 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2_D mtl_demo.v(215) " "Output port \"HEX2_D\" at mtl_demo.v(215) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036435 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3_D mtl_demo.v(216) " "Output port \"HEX3_D\" at mtl_demo.v(216) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036436 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4_D mtl_demo.v(217) " "Output port \"HEX4_D\" at mtl_demo.v(217) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036436 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5_D mtl_demo.v(218) " "Output port \"HEX5_D\" at mtl_demo.v(218) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036436 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6_D mtl_demo.v(219) " "Output port \"HEX6_D\" at mtl_demo.v(219) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036437 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7_D mtl_demo.v(220) " "Output port \"HEX7_D\" at mtl_demo.v(220) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036437 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B mtl_demo.v(245) " "Output port \"VGA_B\" at mtl_demo.v(245) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036437 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G mtl_demo.v(248) " "Output port \"VGA_G\" at mtl_demo.v(248) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036438 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R mtl_demo.v(250) " "Output port \"VGA_R\" at mtl_demo.v(250) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036438 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_ADDR mtl_demo.v(284) " "Output port \"OTG_ADDR\" at mtl_demo.v(284) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 284 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036438 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_DACK_N mtl_demo.v(286) " "Output port \"OTG_DACK_N\" at mtl_demo.v(286) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 286 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036438 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD mtl_demo.v(232) " "Output port \"UART_TXD\" at mtl_demo.v(232) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 232 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036439 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK mtl_demo.v(239) " "Output port \"SD_CLK\" at mtl_demo.v(239) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 239 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036439 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK mtl_demo.v(246) " "Output port \"VGA_BLANK\" at mtl_demo.v(246) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 246 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036439 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK mtl_demo.v(247) " "Output port \"VGA_CLK\" at mtl_demo.v(247) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 247 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036440 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS mtl_demo.v(249) " "Output port \"VGA_HS\" at mtl_demo.v(249) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 249 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036440 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC mtl_demo.v(251) " "Output port \"VGA_SYNC\" at mtl_demo.v(251) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 251 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036440 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS mtl_demo.v(252) " "Output port \"VGA_VS\" at mtl_demo.v(252) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 252 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036440 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT mtl_demo.v(258) " "Output port \"AUD_DACDAT\" at mtl_demo.v(258) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 258 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036440 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK mtl_demo.v(260) " "Output port \"AUD_XCK\" at mtl_demo.v(260) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 260 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036441 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK mtl_demo.v(263) " "Output port \"I2C_SCLK\" at mtl_demo.v(263) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 263 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036441 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CLK mtl_demo.v(267) " "Output port \"ENET_CLK\" at mtl_demo.v(267) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 267 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036441 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CMD mtl_demo.v(268) " "Output port \"ENET_CMD\" at mtl_demo.v(268) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 268 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036441 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_CS_N mtl_demo.v(269) " "Output port \"ENET_CS_N\" at mtl_demo.v(269) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 269 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036442 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RD_N mtl_demo.v(272) " "Output port \"ENET_RD_N\" at mtl_demo.v(272) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 272 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036442 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_RST_N mtl_demo.v(273) " "Output port \"ENET_RST_N\" at mtl_demo.v(273) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 273 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036442 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ENET_WR_N mtl_demo.v(274) " "Output port \"ENET_WR_N\" at mtl_demo.v(274) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 274 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036442 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_CS_N mtl_demo.v(285) " "Output port \"OTG_CS_N\" at mtl_demo.v(285) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 285 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036442 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RD_N mtl_demo.v(292) " "Output port \"OTG_RD_N\" at mtl_demo.v(292) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 292 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036443 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_RST_N mtl_demo.v(293) " "Output port \"OTG_RST_N\" at mtl_demo.v(293) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 293 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036443 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "OTG_WR_N mtl_demo.v(294) " "Output port \"OTG_WR_N\" at mtl_demo.v(294) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 294 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036443 "|MTL_DEMO"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD mtl_demo.v(298) " "Output port \"IRDA_TXD\" at mtl_demo.v(298) has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 298 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1386723036444 "|MTL_DEMO"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_pll.v 1 1 " "Using design file vga_pll.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Integration/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723036486 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1386723036486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:vga_pll_inst " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:vga_pll_inst\"" {  } { { "mtl_demo.v" "vga_pll_inst" { Text "C:/Integration/mtl_demo.v" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723036490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:vga_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:vga_pll_inst\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Integration/vga_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:vga_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:vga_pll_inst\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Integration/vga_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723037725 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:vga_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:vga_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 9 " "Parameter \"clk0_divide_by\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 11 " "Parameter \"clk0_multiply_by\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037746 ""}  } { { "vga_pll.v" "" { Text "C:/Integration/vga_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723037746 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC MTL_SOPC:MTL_SOPC_inst " "Elaborating entity \"MTL_SOPC\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\"" {  } { { "mtl_demo.v" "MTL_SOPC_inst" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723037814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_altpll_sys MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys " "Elaborating entity \"MTL_SOPC_altpll_sys\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "altpll_sys" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_altpll_sys_stdsync_sv6 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2 " "Elaborating entity \"MTL_SOPC_altpll_sys_stdsync_sv6\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "stdsync2" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_altpll_sys_dffpipe_l2c MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2\|MTL_SOPC_altpll_sys_dffpipe_l2c:dffpipe3 " "Elaborating entity \"MTL_SOPC_altpll_sys_dffpipe_l2c\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|MTL_SOPC_altpll_sys_stdsync_sv6:stdsync2\|MTL_SOPC_altpll_sys_dffpipe_l2c:dffpipe3\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "dffpipe3" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1 " "Elaborating entity \"altpll\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "sd1" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038211 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 224 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_altpll_sys:altpll_sys\|altpll:sd1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -1667 " "Parameter \"clk1_phase_shift\" = \"-1667\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038246 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 224 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723038246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_SRAM MTL_SOPC:MTL_SOPC_inst\|TERASIC_SRAM:sram " "Elaborating entity \"TERASIC_SRAM\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_SRAM:sram\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sram" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038256 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TERASIC_SRAM.v(46) " "Verilog HDL assignment warning at TERASIC_SRAM.v(46): truncated value with size 32 to match size of target (16)" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_SRAM.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386723038291 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_SRAM:sram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_jtag_uart MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart " "Elaborating entity \"MTL_SOPC_jtag_uart\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "jtag_uart" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_jtag_uart_scfifo_w MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w " "Elaborating entity \"MTL_SOPC_jtag_uart_scfifo_w\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "the_MTL_SOPC_jtag_uart_scfifo_w" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "wfifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038590 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723038614 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038614 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038614 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723038614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "C:/Integration/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723038990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723038990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723038993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "C:/Integration/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723039054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723039054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "C:/Integration/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Integration/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723039088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723039088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "C:/Integration/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "C:/Integration/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723039261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723039261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Integration/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "C:/Integration/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723039445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723039445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "C:/Integration/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "C:/Integration/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723039612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723039612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "C:/Integration/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "C:/Integration/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723039688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723039688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_w:the_MTL_SOPC_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "C:/Integration/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_jtag_uart_scfifo_r MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r " "Elaborating entity \"MTL_SOPC_jtag_uart_scfifo_r\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|MTL_SOPC_jtag_uart_scfifo_r:the_MTL_SOPC_jtag_uart_scfifo_r\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "the_MTL_SOPC_jtag_uart_scfifo_r" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "MTL_SOPC_jtag_uart_alt_jtag_atlantic" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723039956 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_jtag_uart:jtag_uart\|alt_jtag_atlantic:MTL_SOPC_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039956 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723039956 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723039956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_sdram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram " "Elaborating entity \"MTL_SOPC_sdram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sdram" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_sdram_input_efifo_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module " "Elaborating entity \"MTL_SOPC_sdram_input_efifo_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sdram:sdram\|MTL_SOPC_sdram_input_efifo_module:the_MTL_SOPC_sdram_input_efifo_module\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "the_MTL_SOPC_sdram_input_efifo_module" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_vfr MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr130_vfr\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "alt_vip_vfr_0" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_prc MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc " "Elaborating entity \"alt_vipvfr130_prc\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "prc" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_prc_read_master MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr130_prc_read_master\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "read_master" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr130_common_avalon_mm_bursting_master_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "master_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040297 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386723040356 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386723040356 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386723040356 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386723040357 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040357 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040357 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040357 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040358 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040358 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040358 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040358 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040358 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040359 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040359 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040359 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040359 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040360 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040360 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040360 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040360 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040360 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040361 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040361 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040361 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040361 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1386723040361 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1386723040362 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1386723040362 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1386723040362 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1386723040362 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040362 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040363 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040363 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040363 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_general_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr130_common_general_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr130_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040382 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_fifo_usedw_calculator MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr130_common_fifo_usedw_calculator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_one_bit_delay MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_vipvfr130_common_one_bit_delay\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_one_bit_delay MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_vipvfr130_common_one_bit_delay\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr130_common_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_ram_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr130_common_ram_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040428 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr130_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr130_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040430 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "ram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040502 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040506 ""}  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723040506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_akl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_akl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_akl1 " "Found entity 1: altsyncram_akl1" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723040594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723040594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_akl1 MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated " "Elaborating entity \"altsyncram_akl1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040597 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1935 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 459 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1386723040600 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_general_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr130_common_general_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_fifo_usedw_calculator MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr130_common_fifo_usedw_calculator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "usedw_calculator" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_logic_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_vipvfr130_common_logic_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:cmd_fifo\|alt_vipvfr130_common_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_pulling_width_adapter MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr130_common_pulling_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_pulling_width_adapter:width_adaptor\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "width_adaptor" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040722 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386723040724 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr130_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1386723040724 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386723040725 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386723040725 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr130_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Quartus II" 0 -1 1386723040725 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr130_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr130_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Quartus II" 0 -1 1386723040725 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_prc_core MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core " "Elaborating entity \"alt_vipvfr130_prc_core\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_core:prc_core\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "prc_core" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_avalon_mm_slave MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr130_common_avalon_mm_slave\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "avalon_mm_control_slave" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040767 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr130_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr130_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386723040776 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr130_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr130_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386723040776 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040776 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040776 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040776 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_vfr_controller MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_controller:controller " "Elaborating entity \"alt_vipvfr130_vfr_controller\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_controller:controller\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "controller" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_avalon_mm_slave MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr130_common_avalon_mm_slave\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_avalon_mm_slave:slave\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "slave" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040797 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr130_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr130_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386723040810 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr130_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr130_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386723040810 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040810 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040810 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040810 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040810 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040811 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040811 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040811 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040811 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040811 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040811 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040811 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040811 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040811 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040811 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040812 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040812 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr130_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr130_common_avalon_mm_slave.v(45)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040812 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_vfr_control_packet_encoder MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr130_vfr_control_packet_encoder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_vfr_control_packet_encoder:encoder\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "encoder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040817 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr130_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1386723040821 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr130_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr130_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386723040821 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386723040821 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386723040821 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386723040821 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386723040821 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386723040821 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr130_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386723040821 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040822 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040823 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040823 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040823 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040823 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040823 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040823 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040823 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040823 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040823 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040823 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040824 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040825 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040825 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr130_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr130_vfr_control_packet_encoder.v(62)" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1386723040825 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr130_common_stream_output MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr130_common_stream_output\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_common_stream_output:outputter\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "outputter" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc130_IS2Vid\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "alt_vip_itc_0" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1987 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040837 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc130_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc130_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723040854 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipitc130_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_sync MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc130_common_sync\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:enable_resync_sync\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "enable_resync_sync" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_trigger_sync MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc130_common_trigger_sync\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "mode_change_trigger_sync" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_control MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_control:control " "Elaborating entity \"alt_vipitc130_IS2Vid_control\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_control:control\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "control" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_mode_banks MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc130_IS2Vid_mode_banks\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "mode_banks" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_calculate_mode MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks\|alt_vipitc130_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc130_IS2Vid_calculate_mode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_mode_banks:mode_banks\|alt_vipitc130_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723040979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_generic_count MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc130_common_generic_count\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:h_counter\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "h_counter" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_generic_count MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc130_common_generic_count\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_generic_count:v_counter\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "v_counter" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_sync MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc130_common_sync\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_sync:genlock_enable_sync\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "genlock_enable_sync" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_common_fifo MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc130_common_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "input_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" "input_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041243 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 804 " "Parameter \"lpm_numwords\" = \"804\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041262 ""}  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723041262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_8dk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_8dk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_8dk1 " "Found entity 1: dcfifo_8dk1" {  } { { "db/dcfifo_8dk1.tdf" "" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 50 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723041431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723041431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_8dk1 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated " "Elaborating entity \"dcfifo_8dk1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_ldb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_ldb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_ldb " "Found entity 1: a_gray2bin_ldb" {  } { { "db/a_gray2bin_ldb.tdf" "" { Text "C:/Integration/db/a_gray2bin_ldb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723041471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723041471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_ldb MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_ldb\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_gray2bin_ldb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_8dk1.tdf" "rdptr_g_gray2bin" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_p96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_p96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_p96 " "Found entity 1: a_graycounter_p96" {  } { { "db/a_graycounter_p96.tdf" "" { Text "C:/Integration/db/a_graycounter_p96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723041582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723041582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_p96 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_p96:rdptr_g1p " "Elaborating entity \"a_graycounter_p96\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_p96:rdptr_g1p\"" {  } { { "db/dcfifo_8dk1.tdf" "rdptr_g1p" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ggc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ggc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ggc " "Found entity 1: a_graycounter_ggc" {  } { { "db/a_graycounter_ggc.tdf" "" { Text "C:/Integration/db/a_graycounter_ggc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723041661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723041661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ggc MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_ggc:wrptr_g1p " "Elaborating entity \"a_graycounter_ggc\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_ggc:wrptr_g1p\"" {  } { { "db/dcfifo_8dk1.tdf" "wrptr_g1p" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "C:/Integration/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723041769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723041769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_fgc:wrptr_gp " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|a_graycounter_fgc:wrptr_gp\"" {  } { { "db/dcfifo_8dk1.tdf" "wrptr_gp" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pr61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pr61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pr61 " "Found entity 1: altsyncram_pr61" {  } { { "db/altsyncram_pr61.tdf" "" { Text "C:/Integration/db/altsyncram_pr61.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723041850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723041850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pr61 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram " "Elaborating entity \"altsyncram_pr61\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram\"" {  } { { "db/dcfifo_8dk1.tdf" "fifo_ram" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 72 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_52f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_52f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_52f1 " "Found entity 1: altsyncram_52f1" {  } { { "db/altsyncram_52f1.tdf" "" { Text "C:/Integration/db/altsyncram_52f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723041942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723041942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_52f1 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram\|altsyncram_52f1:altsyncram14 " "Elaborating entity \"altsyncram_52f1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|altsyncram_pr61:fifo_ram\|altsyncram_52f1:altsyncram14\"" {  } { { "db/altsyncram_pr61.tdf" "altsyncram14" { Text "C:/Integration/db/altsyncram_pr61.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "C:/Integration/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723041968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723041968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_8dk1.tdf" "rdaclr" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 91 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_lec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_lec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_lec " "Found entity 1: dffpipe_lec" {  } { { "db/dffpipe_lec.tdf" "" { Text "C:/Integration/db/dffpipe_lec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723041982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723041982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_lec MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_lec:rs_brp " "Elaborating entity \"dffpipe_lec\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_lec:rs_brp\"" {  } { { "db/dcfifo_8dk1.tdf" "rs_brp" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723041985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_sdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_sdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_sdb " "Found entity 1: alt_synch_pipe_sdb" {  } { { "db/alt_synch_pipe_sdb.tdf" "" { Text "C:/Integration/db/alt_synch_pipe_sdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_sdb MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_sdb\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\"" {  } { { "db/dcfifo_8dk1.tdf" "rs_dgwp" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 94 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "C:/Integration/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe17 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_sdb:rs_dgwp\|dffpipe_qe9:dffpipe17\"" {  } { { "db/alt_synch_pipe_sdb.tdf" "dffpipe17" { Text "C:/Integration/db/alt_synch_pipe_sdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "C:/Integration/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_pe9:ws_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|dffpipe_pe9:ws_brp\"" {  } { { "db/dcfifo_8dk1.tdf" "ws_brp" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 95 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0e8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0e8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0e8 " "Found entity 1: alt_synch_pipe_0e8" {  } { { "db/alt_synch_pipe_0e8.tdf" "" { Text "C:/Integration/db/alt_synch_pipe_0e8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0e8 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_0e8\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\"" {  } { { "db/dcfifo_8dk1.tdf" "ws_dgrp" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 97 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "C:/Integration/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe21 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|alt_synch_pipe_0e8:ws_dgrp\|dffpipe_re9:dffpipe21\"" {  } { { "db/alt_synch_pipe_0e8.tdf" "dffpipe21" { Text "C:/Integration/db/alt_synch_pipe_0e8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_q16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_q16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_q16 " "Found entity 1: cmpr_q16" {  } { { "db/cmpr_q16.tdf" "" { Text "C:/Integration/db/cmpr_q16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_q16 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_q16:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_q16\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_q16:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_8dk1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 104 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p16.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p16.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p16 " "Found entity 1: cmpr_p16" {  } { { "db/cmpr_p16.tdf" "" { Text "C:/Integration/db/cmpr_p16.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p16 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_p16:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_p16\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|cmpr_p16:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_8dk1.tdf" "rdempty_eq_comp1_msb" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1u7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_1u7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1u7 " "Found entity 1: mux_1u7" {  } { { "db/mux_1u7.tdf" "" { Text "C:/Integration/db/mux_1u7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1u7 MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_1u7\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_8dk1:auto_generated\|mux_1u7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_8dk1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc130_IS2Vid_statemachine MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc130_IS2Vid_statemachine\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|alt_vipitc130_IS2Vid:alt_vip_itc_0\|alt_vipitc130_IS2Vid_statemachine:statemachine\"" {  } { { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "statemachine" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_timer MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_timer:timer " "Elaborating entity \"MTL_SOPC_timer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_timer:timer\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "timer" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_key MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_key:key " "Elaborating entity \"MTL_SOPC_key\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_key:key\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "key" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_led MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_led:led " "Elaborating entity \"MTL_SOPC_led\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_led:led\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "led" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TERASIC_MULTI_TOUCH MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch " "Elaborating entity \"TERASIC_MULTI_TOUCH\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "multi_touch" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042552 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 TERASIC_MULTI_TOUCH.v(215) " "Verilog HDL assignment warning at TERASIC_MULTI_TOUCH.v(215): truncated value with size 32 to match size of target (16)" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386723042579 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_config MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst " "Elaborating entity \"i2c_touch_config\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\"" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "i2c_touch_config_inst" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_touch_controller MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller " "Elaborating entity \"i2c_touch_controller\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|i2c_touch_config:i2c_touch_config_inst\|i2c_touch_controller:u_i2c_touch_controller\"" {  } { { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "u_i2c_touch_controller" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "touch_fifo MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst " "Elaborating entity \"touch_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\"" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "touch_fifo_inst" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\"" {  } { { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "scfifo_component" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\"" {  } { { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 60 " "Parameter \"almost_full_value\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 80 " "Parameter \"lpm_width\" = \"80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042770 ""}  } { { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723042770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_vq61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_vq61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_vq61 " "Found entity 1: scfifo_vq61" {  } { { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_vq61 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated " "Elaborating entity \"scfifo_vq61\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_fd31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_fd31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_fd31 " "Found entity 1: a_dpfifo_fd31" {  } { { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_fd31 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo " "Elaborating entity \"a_dpfifo_fd31\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\"" {  } { { "db/scfifo_vq61.tdf" "dpfifo" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hqd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hqd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hqd1 " "Found entity 1: altsyncram_hqd1" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723042985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723042985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hqd1 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram " "Elaborating entity \"altsyncram_hqd1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\"" {  } { { "db/a_dpfifo_fd31.tdf" "FIFOram" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723042989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1o8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1o8 " "Found entity 1: cmpr_1o8" {  } { { "db/cmpr_1o8.tdf" "" { Text "C:/Integration/db/cmpr_1o8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723043069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723043069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1o8 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cmpr_1o8:almost_full_comparer " "Elaborating entity \"cmpr_1o8\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cmpr_1o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_fd31.tdf" "almost_full_comparer" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1o8 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cmpr_1o8:three_comparison " "Elaborating entity \"cmpr_1o8\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cmpr_1o8:three_comparison\"" {  } { { "db/a_dpfifo_fd31.tdf" "three_comparison" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c5b " "Found entity 1: cntr_c5b" {  } { { "db/cntr_c5b.tdf" "" { Text "C:/Integration/db/cntr_c5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723043169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723043169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c5b MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_c5b:rd_ptr_msb " "Elaborating entity \"cntr_c5b\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_c5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_fd31.tdf" "rd_ptr_msb" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p57.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p57 " "Found entity 1: cntr_p57" {  } { { "db/cntr_p57.tdf" "" { Text "C:/Integration/db/cntr_p57.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723043256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723043256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_p57 MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_p57:usedw_counter " "Elaborating entity \"cntr_p57\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_p57:usedw_counter\"" {  } { { "db/a_dpfifo_fd31.tdf" "usedw_counter" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "C:/Integration/db/cntr_d5b.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723043335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723043335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_d5b:wr_ptr " "Elaborating entity \"cntr_d5b\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|cntr_d5b:wr_ptr\"" {  } { { "db/a_dpfifo_fd31.tdf" "wr_ptr" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_epcs_flash_controller MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller " "Elaborating entity \"MTL_SOPC_epcs_flash_controller\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "epcs_flash_controller" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_epcs_flash_controller_sub MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub " "Elaborating entity \"MTL_SOPC_epcs_flash_controller_sub\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|MTL_SOPC_epcs_flash_controller_sub:the_MTL_SOPC_epcs_flash_controller_sub\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "the_MTL_SOPC_epcs_flash_controller_sub" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tornado_MTL_SOPC_epcs_flash_controller_atom MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|tornado_MTL_SOPC_epcs_flash_controller_atom:the_tornado_MTL_SOPC_epcs_flash_controller_atom " "Elaborating entity \"tornado_MTL_SOPC_epcs_flash_controller_atom\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|tornado_MTL_SOPC_epcs_flash_controller_atom:the_tornado_MTL_SOPC_epcs_flash_controller_atom\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "the_tornado_MTL_SOPC_epcs_flash_controller_atom" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "the_boot_copier_rom" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043411 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 588 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723043414 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MTL_SOPC_epcs_flash_controller_boot_rom.hex " "Parameter \"init_file\" = \"MTL_SOPC_epcs_flash_controller_boot_rom.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043414 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043414 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 588 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723043414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2a51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2a51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2a51 " "Found entity 1: altsyncram_2a51" {  } { { "db/altsyncram_2a51.tdf" "" { Text "C:/Integration/db/altsyncram_2a51.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723043500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723043500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2a51 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_2a51:auto_generated " "Elaborating entity \"altsyncram_2a51\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_epcs_flash_controller:epcs_flash_controller\|altsyncram:the_boot_copier_rom\|altsyncram_2a51:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_sw MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sw:sw " "Elaborating entity \"MTL_SOPC_sw\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sw:sw\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sw" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_lcd MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_lcd:lcd " "Elaborating entity \"MTL_SOPC_lcd\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_lcd:lcd\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "lcd" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2070 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "clock_crossing_io" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(176) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(176): truncated value with size 32 to match size of target (7)" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386723043635 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 altera_avalon_mm_clock_crossing_bridge.v(178) " "Verilog HDL assignment warning at altera_avalon_mm_clock_crossing_bridge.v(178): truncated value with size 32 to match size of target (7)" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386723043635 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043698 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723043700 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer:sync\[0\].u\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043700 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723043700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu " "Elaborating entity \"MTL_SOPC_cpu\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_test_bench MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_test_bench:the_MTL_SOPC_cpu_test_bench " "Elaborating entity \"MTL_SOPC_cpu_test_bench\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_test_bench:the_MTL_SOPC_cpu_test_bench\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_test_bench" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 6022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723043976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_ic_data_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data " "Elaborating entity \"MTL_SOPC_cpu_ic_data_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_ic_data" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qed1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qed1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qed1 " "Found entity 1: altsyncram_qed1" {  } { { "db/altsyncram_qed1.tdf" "" { Text "C:/Integration/db/altsyncram_qed1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723044190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723044190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qed1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated " "Elaborating entity \"altsyncram_qed1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_data_module:MTL_SOPC_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_qed1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_ic_tag_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag " "Elaborating entity \"MTL_SOPC_cpu_ic_tag_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_ic_tag" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0vg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0vg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0vg1 " "Found entity 1: altsyncram_0vg1" {  } { { "db/altsyncram_0vg1.tdf" "" { Text "C:/Integration/db/altsyncram_0vg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723044313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723044313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0vg1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0vg1:auto_generated " "Elaborating entity \"altsyncram_0vg1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_ic_tag_module:MTL_SOPC_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_0vg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_bht_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht " "Elaborating entity \"MTL_SOPC_cpu_bht_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_bht" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pig1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pig1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pig1 " "Found entity 1: altsyncram_pig1" {  } { { "db/altsyncram_pig1.tdf" "" { Text "C:/Integration/db/altsyncram_pig1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723044507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723044507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pig1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pig1:auto_generated " "Elaborating entity \"altsyncram_pig1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_bht_module:MTL_SOPC_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pig1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_register_bank_a_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a " "Elaborating entity \"MTL_SOPC_cpu_register_bank_a_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_register_bank_a" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7463 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p0g1 " "Found entity 1: altsyncram_p0g1" {  } { { "db/altsyncram_p0g1.tdf" "" { Text "C:/Integration/db/altsyncram_p0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723044663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723044663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p0g1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p0g1:auto_generated " "Elaborating entity \"altsyncram_p0g1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_a_module:MTL_SOPC_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_register_bank_b_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b " "Elaborating entity \"MTL_SOPC_cpu_register_bank_b_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_register_bank_b" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q0g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q0g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q0g1 " "Found entity 1: altsyncram_q0g1" {  } { { "db/altsyncram_q0g1.tdf" "" { Text "C:/Integration/db/altsyncram_q0g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723044946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723044946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q0g1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q0g1:auto_generated " "Elaborating entity \"altsyncram_q0g1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_register_bank_b_module:MTL_SOPC_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q0g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723044948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_dc_tag_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag " "Elaborating entity \"MTL_SOPC_cpu_dc_tag_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_dc_tag" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l7g1 " "Found entity 1: altsyncram_l7g1" {  } { { "db/altsyncram_l7g1.tdf" "" { Text "C:/Integration/db/altsyncram_l7g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723045108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723045108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l7g1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated " "Elaborating entity \"altsyncram_l7g1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_tag_module:MTL_SOPC_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_l7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_dc_data_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data " "Elaborating entity \"MTL_SOPC_cpu_dc_data_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_dc_data" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 7971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_29f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_29f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_29f1 " "Found entity 1: altsyncram_29f1" {  } { { "db/altsyncram_29f1.tdf" "" { Text "C:/Integration/db/altsyncram_29f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723045291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723045291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_29f1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated " "Elaborating entity \"altsyncram_29f1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_data_module:MTL_SOPC_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_29f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_dc_victim_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim " "Elaborating entity \"MTL_SOPC_cpu_dc_victim_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_dc_victim" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 8098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vc1 " "Found entity 1: altsyncram_9vc1" {  } { { "db/altsyncram_9vc1.tdf" "" { Text "C:/Integration/db/altsyncram_9vc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723045408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723045408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vc1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated " "Elaborating entity \"altsyncram_9vc1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_dc_victim_module:MTL_SOPC_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_9vc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_mult_cell MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell " "Elaborating entity \"MTL_SOPC_cpu_mult_cell\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_mult_cell" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 9828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" "the_altmult_add_part_1" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_mpt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_mpt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_mpt2 " "Found entity 1: altera_mult_add_mpt2" {  } { { "db/altera_mult_add_mpt2.v" "" { Text "C:/Integration/db/altera_mult_add_mpt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723045599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723045599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_mpt2 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated " "Elaborating entity \"altera_mult_add_mpt2\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_mpt2.v" "altera_mult_add_rtl1" { Text "C:/Integration/db/altera_mult_add_mpt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045662 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386723045670 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_mpt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_with_ext_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0 " "Elaborating entity \"ama_register_with_ext_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_register_function:data_register_block\"" {  } { { "altera_mult_add_rtl.v" "data_register_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_with_ext_function:data_register_block_0\|ama_dynamic_signed_function:data_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data_signed_extension_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_scanchain MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block " "Elaborating entity \"ama_scanchain\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_scanchain:scanchain_block\"" {  } { { "altera_mult_add_rtl.v" "scanchain_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723045998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 776 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" "the_altmult_add_part_2" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_mult_cell.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_opt2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_opt2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_opt2 " "Found entity 1: altera_mult_add_opt2" {  } { { "db/altera_mult_add_opt2.v" "" { Text "C:/Integration/db/altera_mult_add_opt2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723046424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723046424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_opt2 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated " "Elaborating entity \"altera_mult_add_opt2\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add.tdf" 312 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_opt2.v" "altera_mult_add_rtl1" { Text "C:/Integration/db/altera_mult_add_opt2.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046439 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "systolic_adder_output altera_mult_add_rtl.v(642) " "Verilog HDL warning at altera_mult_add_rtl.v(642): object systolic_adder_output used but never assigned" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 642 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386723046446 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_opt2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_accumulator_function MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block " "Elaborating entity \"ama_accumulator_function\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_accumulator_function:accumulator_block\"" {  } { { "altera_mult_add_rtl.v" "accumulator_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723046979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 10068 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723047358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_debug MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_debug\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_debug" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723048713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_debug:the_MTL_SOPC_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altera_std_synchronizer" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723049169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_ocimem MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem " "Elaborating entity \"MTL_SOPC_cpu_nios2_ocimem\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_ocimem" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723049349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_ociram_sp_ram_module MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram " "Elaborating entity \"MTL_SOPC_cpu_ociram_sp_ram_module\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_ociram_sp_ram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723049827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_altsyncram" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723049981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kh71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kh71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kh71 " "Found entity 1: altsyncram_kh71" {  } { { "db/altsyncram_kh71.tdf" "" { Text "C:/Integration/db/altsyncram_kh71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723050263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723050263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kh71 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kh71:auto_generated " "Elaborating entity \"altsyncram_kh71\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_ocimem:the_MTL_SOPC_cpu_nios2_ocimem\|MTL_SOPC_cpu_ociram_sp_ram_module:MTL_SOPC_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kh71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723050266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_avalon_reg MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_avalon_reg:the_MTL_SOPC_cpu_nios2_avalon_reg " "Elaborating entity \"MTL_SOPC_cpu_nios2_avalon_reg\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_avalon_reg:the_MTL_SOPC_cpu_nios2_avalon_reg\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_avalon_reg" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723050381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_break MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_break:the_MTL_SOPC_cpu_nios2_oci_break " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_break\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_break:the_MTL_SOPC_cpu_nios2_oci_break\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_break" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723050877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_xbrk MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_xbrk:the_MTL_SOPC_cpu_nios2_oci_xbrk " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_xbrk\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_xbrk:the_MTL_SOPC_cpu_nios2_oci_xbrk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_xbrk" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3441 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723051155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_dbrk MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dbrk:the_MTL_SOPC_cpu_nios2_oci_dbrk " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_dbrk\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dbrk:the_MTL_SOPC_cpu_nios2_oci_dbrk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_dbrk" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723051293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_itrace MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_itrace:the_MTL_SOPC_cpu_nios2_oci_itrace " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_itrace\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_itrace:the_MTL_SOPC_cpu_nios2_oci_itrace\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_itrace" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723051505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_dtrace MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dtrace:the_MTL_SOPC_cpu_nios2_oci_dtrace " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_dtrace\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dtrace:the_MTL_SOPC_cpu_nios2_oci_dtrace\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_dtrace" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723051700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_td_mode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dtrace:the_MTL_SOPC_cpu_nios2_oci_dtrace\|MTL_SOPC_cpu_nios2_oci_td_mode:MTL_SOPC_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_td_mode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_dtrace:the_MTL_SOPC_cpu_nios2_oci_dtrace\|MTL_SOPC_cpu_nios2_oci_td_mode:MTL_SOPC_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723051820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_fifo MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723052019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_compute_tm_count MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_compute_tm_count:MTL_SOPC_cpu_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_compute_tm_count\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_compute_tm_count:MTL_SOPC_cpu_nios2_oci_compute_tm_count_tm_count\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_nios2_oci_compute_tm_count_tm_count" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723052285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_fifowp_inc MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_fifowp_inc:MTL_SOPC_cpu_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_fifowp_inc\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_fifowp_inc:MTL_SOPC_cpu_nios2_oci_fifowp_inc_fifowp\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_nios2_oci_fifowp_inc_fifowp" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723052474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_fifocount_inc MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_fifocount_inc:MTL_SOPC_cpu_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_fifocount_inc\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_nios2_oci_fifocount_inc:MTL_SOPC_cpu_nios2_oci_fifocount_inc_fifocount\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "MTL_SOPC_cpu_nios2_oci_fifocount_inc_fifocount" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723052595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_oci_test_bench MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_oci_test_bench:the_MTL_SOPC_cpu_oci_test_bench " "Elaborating entity \"MTL_SOPC_cpu_oci_test_bench\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_fifo:the_MTL_SOPC_cpu_nios2_oci_fifo\|MTL_SOPC_cpu_oci_test_bench:the_MTL_SOPC_cpu_oci_test_bench\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_oci_test_bench" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723052924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_pib MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_pib:the_MTL_SOPC_cpu_nios2_oci_pib " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_pib\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_pib:the_MTL_SOPC_cpu_nios2_oci_pib\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_pib" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723052998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_nios2_oci_im MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_im:the_MTL_SOPC_cpu_nios2_oci_im " "Elaborating entity \"MTL_SOPC_cpu_nios2_oci_im\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_nios2_oci_im:the_MTL_SOPC_cpu_nios2_oci_im\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_im" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723053275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_jtag_debug_module_wrapper MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper " "Elaborating entity \"MTL_SOPC_cpu_jtag_debug_module_wrapper\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_jtag_debug_module_wrapper" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3679 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723053396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_jtag_debug_module_tck MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|MTL_SOPC_cpu_jtag_debug_module_tck:the_MTL_SOPC_cpu_jtag_debug_module_tck " "Elaborating entity \"MTL_SOPC_cpu_jtag_debug_module_tck\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|MTL_SOPC_cpu_jtag_debug_module_tck:the_MTL_SOPC_cpu_jtag_debug_module_tck\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" "the_MTL_SOPC_cpu_jtag_debug_module_tck" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723054677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cpu_jtag_debug_module_sysclk MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|MTL_SOPC_cpu_jtag_debug_module_sysclk:the_MTL_SOPC_cpu_jtag_debug_module_sysclk " "Elaborating entity \"MTL_SOPC_cpu_jtag_debug_module_sysclk\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|MTL_SOPC_cpu_jtag_debug_module_sysclk:the_MTL_SOPC_cpu_jtag_debug_module_sysclk\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" "the_MTL_SOPC_cpu_jtag_debug_module_sysclk" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723054817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_cpu_jtag_debug_module_phy\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" "MTL_SOPC_cpu_jtag_debug_module_phy" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci\|MTL_SOPC_cpu_jtag_debug_module_wrapper:the_MTL_SOPC_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:MTL_SOPC_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_sysid MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sysid:sysid " "Elaborating entity \"MTL_SOPC_sysid\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_sysid:sysid\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sysid" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_tri_state_bridge_flash_bridge_0 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0 " "Elaborating entity \"MTL_SOPC_tri_state_bridge_flash_bridge_0\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_bridge_0:tri_state_bridge_flash_bridge_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "tri_state_bridge_flash_bridge_0" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_tri_state_bridge_flash_pinSharer_0 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0 " "Elaborating entity \"MTL_SOPC_tri_state_bridge_flash_pinSharer_0\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "tri_state_bridge_flash_pinsharer_0" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer:pin_sharer " "Elaborating entity \"MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer:pin_sharer\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" "pin_sharer" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055338 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv(80) " "Verilog HDL assignment warning at MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv(80): truncated value with size 32 to match size of target (1)" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386723055360 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter " "Elaborating entity \"MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" "arbiter" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" "arb" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0:tri_state_bridge_flash_pinsharer_0\|MTL_SOPC_tri_state_bridge_flash_pinSharer_0_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cfi_flash MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash " "Elaborating entity \"MTL_SOPC_cfi_flash\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cfi_flash" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_translator:tdt\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" "tdt" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055402 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(128) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(128): truncated value with size 32 to match size of target (2)" {  } { { "MTL_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_tristate_controller_translator.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386723055403 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cfi_flash:cfi_flash|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_merlin_slave_translator:slave_translator\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" "slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cfi_flash:cfi_flash\|altera_tristate_controller_aggregator:tda\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" "tda" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cfi_flash.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_pio_0 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_pio_0:pio_0 " "Elaborating entity \"MTL_SOPC_pio_0\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_pio_0:pio_0\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "pio_0" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_pio_1 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_pio_1:pio_1 " "Elaborating entity \"MTL_SOPC_pio_1\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_pio_1:pio_1\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "pio_1" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_instruction_master_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_data_master_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "alt_vip_vfr_0_avalon_master_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_jtag_debug_module_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sram_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sram_avalon_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sram_avalon_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:epcs_flash_controller_epcs_control_port_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "epcs_flash_controller_epcs_control_port_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:clock_crossing_io_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:clock_crossing_io_s0_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "clock_crossing_io_s0_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:cfi_flash_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:cfi_flash_uas_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cfi_flash_uas_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:altpll_sys_pll_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "altpll_sys_pll_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2962 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sdram_s1_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3028 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:multi_touch_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:multi_touch_avalon_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "multi_touch_avalon_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:pio_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:pio_1_s1_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "pio_1_s1_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:clock_crossing_io_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_translator:clock_crossing_io_m0_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "clock_crossing_io_m0_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sysid_control_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3750 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "timer_s1_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "key_s1_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 3882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:lcd_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_translator:lcd_control_slave_translator\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "lcd_control_slave_translator" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:cpu_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:cpu_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "alt_vip_vfr_0_avalon_master_translator_avalon_universal_master_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sram_avalon_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4523 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723055977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sram_avalon_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sram_avalon_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "epcs_flash_controller_epcs_control_port_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "clock_crossing_io_s0_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cfi_flash_uas_translator_avalon_universal_slave_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:cfi_flash_uas_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cfi_flash_uas_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 4971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cfi_flash_uas_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 5012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 5419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 5460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_master_agent:clock_crossing_io_m0_translator_avalon_universal_master_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "clock_crossing_io_m0_translator_avalon_universal_master_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 6966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sysid_control_slave_translator_avalon_universal_slave_0_agent" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_slave_agent:sysid_control_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "sysid_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router:addr_router " "Elaborating entity \"MTL_SOPC_addr_router\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router:addr_router\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "addr_router" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723056680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router:addr_router\|MTL_SOPC_addr_router_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_addr_router_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router:addr_router\|MTL_SOPC_addr_router_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_001 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_001:addr_router_001 " "Elaborating entity \"MTL_SOPC_addr_router_001\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_001:addr_router_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "addr_router_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_001_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_001:addr_router_001\|MTL_SOPC_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_addr_router_001_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_001:addr_router_001\|MTL_SOPC_addr_router_001_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_001.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_002 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_002:addr_router_002 " "Elaborating entity \"MTL_SOPC_addr_router_002\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_002:addr_router_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "addr_router_002" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_002_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_002:addr_router_002\|MTL_SOPC_addr_router_002_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_addr_router_002_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_002:addr_router_002\|MTL_SOPC_addr_router_002_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router:id_router " "Elaborating entity \"MTL_SOPC_id_router\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router:id_router\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router:id_router\|MTL_SOPC_id_router_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router:id_router\|MTL_SOPC_id_router_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_001 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_001:id_router_001 " "Elaborating entity \"MTL_SOPC_id_router_001\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_001:id_router_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_001_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_001:id_router_001\|MTL_SOPC_id_router_001_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_001_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_001:id_router_001\|MTL_SOPC_id_router_001_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_004 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_004:id_router_004 " "Elaborating entity \"MTL_SOPC_id_router_004\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_004:id_router_004\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router_004" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_004_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_004:id_router_004\|MTL_SOPC_id_router_004_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_004_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_004:id_router_004\|MTL_SOPC_id_router_004_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_004.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_005 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_005:id_router_005 " "Elaborating entity \"MTL_SOPC_id_router_005\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_005:id_router_005\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router_005" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_005_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_005:id_router_005\|MTL_SOPC_id_router_005_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_005_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_005:id_router_005\|MTL_SOPC_id_router_005_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_007 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_007:id_router_007 " "Elaborating entity \"MTL_SOPC_id_router_007\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_007:id_router_007\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router_007" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 7874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_007_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_007:id_router_007\|MTL_SOPC_id_router_007_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_007_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_007:id_router_007\|MTL_SOPC_id_router_007_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_007.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_003 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_003:addr_router_003 " "Elaborating entity \"MTL_SOPC_addr_router_003\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_003:addr_router_003\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "addr_router_003" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_addr_router_003_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_003:addr_router_003\|MTL_SOPC_addr_router_003_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_addr_router_003_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_addr_router_003:addr_router_003\|MTL_SOPC_addr_router_003_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_addr_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_017 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_017:id_router_017 " "Elaborating entity \"MTL_SOPC_id_router_017\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_017:id_router_017\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "id_router_017" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_id_router_017_default_decode MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_017:id_router_017\|MTL_SOPC_id_router_017_default_decode:the_default_decode " "Elaborating entity \"MTL_SOPC_id_router_017_default_decode\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_id_router_017:id_router_017\|MTL_SOPC_id_router_017_default_decode:the_default_decode\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" "the_default_decode" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_id_router_017.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_traffic_limiter:limiter\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "limiter" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_traffic_limiter:limiter_002 " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_traffic_limiter:limiter_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "limiter_002" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "burst_adapter" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_001 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "burst_adapter_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_001\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002 " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "burst_adapter_002" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057393 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 altera_merlin_burst_adapter.sv(990) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(990): truncated value with size 8 to match size of target (3)" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 990 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1386723057425 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_burst_adapter:burst_adapter_002|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_burst_adapter:burst_adapter_002\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rst_controller" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cmd_xbar_demux MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"MTL_SOPC_cmd_xbar_demux\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cmd_xbar_demux" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cmd_xbar_demux_001 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"MTL_SOPC_cmd_xbar_demux_001\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cmd_xbar_demux_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cmd_xbar_demux_002 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_002:cmd_xbar_demux_002 " "Elaborating entity \"MTL_SOPC_cmd_xbar_demux_002\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_002:cmd_xbar_demux_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cmd_xbar_demux_002" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cmd_xbar_mux MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"MTL_SOPC_cmd_xbar_mux\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cmd_xbar_mux" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_mux.sv" "arb" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cmd_xbar_mux.sv" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_rsp_xbar_demux MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"MTL_SOPC_rsp_xbar_demux\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rsp_xbar_demux" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 8822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_rsp_xbar_mux MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"MTL_SOPC_rsp_xbar_mux\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rsp_xbar_mux" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux.sv" "arb" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_rsp_xbar_mux_001 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"MTL_SOPC_rsp_xbar_mux_001\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rsp_xbar_mux_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_001.sv" "arb" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_001.sv" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_cmd_xbar_demux_003 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_003:cmd_xbar_demux_003 " "Elaborating entity \"MTL_SOPC_cmd_xbar_demux_003\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cmd_xbar_demux_003:cmd_xbar_demux_003\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "cmd_xbar_demux_003" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_rsp_xbar_demux_017 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_demux_017:rsp_xbar_demux_017 " "Elaborating entity \"MTL_SOPC_rsp_xbar_demux_017\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_demux_017:rsp_xbar_demux_017\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rsp_xbar_demux_017" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_rsp_xbar_mux_003 MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003 " "Elaborating entity \"MTL_SOPC_rsp_xbar_mux_003\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "rsp_xbar_mux_003" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723057991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_003.sv" "arb" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_rsp_xbar_mux_003.sv" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_rsp_xbar_mux_003:rsp_xbar_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "width_adapter" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "width_adapter_001" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058036 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386723058061 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723058061 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723058061 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386723058061 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_002 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_002\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "width_adapter_002" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_003 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_003\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "width_adapter_003" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9706 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058080 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386723058097 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723058097 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723058097 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386723058097 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_003"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_005 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_merlin_width_adapter:width_adapter_005\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "width_adapter_005" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058112 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1386723058118 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723058118 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1386723058118 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_005"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1386723058119 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|altera_merlin_width_adapter:width_adapter_005"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser MTL_SOPC:MTL_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "crosser" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 9856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser MTL_SOPC:MTL_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MTL_SOPC_irq_mapper MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_irq_mapper:irq_mapper " "Elaborating entity \"MTL_SOPC_irq_mapper\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_irq_mapper:irq_mapper\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "irq_mapper" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 10717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "MTL_SOPC/synthesis/MTL_SOPC.v" "irq_synchronizer" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 10728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723058527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058527 ""}  } { { "MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723058527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058530 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723058531 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_MTL_SOPC_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_MTL_SOPC_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "the_MTL_SOPC_cpu_nios2_oci_itrace" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 3509 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Quartus II" 0 -1 1386723065134 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|MTL_SOPC_cpu:cpu|MTL_SOPC_cpu_nios2_oci:the_MTL_SOPC_cpu_nios2_oci|MTL_SOPC_cpu_nios2_oci_itrace:the_MTL_SOPC_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[63\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[63\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[63\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[62\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[62\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[62\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[61\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[61\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[61\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[60\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[60\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[60\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[59\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[59\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[59\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[58\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[58\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[58\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[57\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[57\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[57\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[47\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[47\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[47\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[46\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[46\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[46\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[45\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[45\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[45\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[44\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[44\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[44\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[43\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[43\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[43\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[42\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[42\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[42\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[31\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[31\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[31\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[30\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[30\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[30\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[29\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[29\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[29\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[28\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[28\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[28\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[27\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[27\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[27\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[26\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[26\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[26\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[25\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[25\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[25\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[15\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[15\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[15\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[14\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[14\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[14\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[13\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[13\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[13\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[12\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[12\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[12\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[11\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[11\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[11\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[10\] " "Net \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|fifo_data\[10\]\" is missing source, defaulting to GND" {  } { { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "fifo_data\[10\]" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 170 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1386723065294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mm14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mm14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mm14 " "Found entity 1: altsyncram_mm14" {  } { { "db/altsyncram_mm14.tdf" "" { Text "C:/Integration/db/altsyncram_mm14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723067795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723067795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_aoc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_aoc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_aoc " "Found entity 1: mux_aoc" {  } { { "db/mux_aoc.tdf" "" { Text "C:/Integration/db/mux_aoc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723068086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723068086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "C:/Integration/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723068247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723068247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8ai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8ai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8ai " "Found entity 1: cntr_8ai" {  } { { "db/cntr_8ai.tdf" "" { Text "C:/Integration/db/cntr_8ai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723068463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723068463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_02j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_02j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_02j " "Found entity 1: cntr_02j" {  } { { "db/cntr_02j.tdf" "" { Text "C:/Integration/db/cntr_02j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723068588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723068588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sbi " "Found entity 1: cntr_sbi" {  } { { "db/cntr_sbi.tdf" "" { Text "C:/Integration/db/cntr_sbi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723068728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723068728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "C:/Integration/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723068825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723068825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "C:/Integration/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723068935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723068935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "C:/Integration/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723069021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723069021 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723069204 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[74\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[74\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2185 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[75\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[75\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2214 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[76\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[76\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2243 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[77\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[77\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2272 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[78\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[78\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2301 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[79\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|TERASIC_MULTI_TOUCH:multi_touch\|touch_fifo:touch_fifo_inst\|scfifo:scfifo_component\|scfifo_vq61:auto_generated\|a_dpfifo_fd31:dpfifo\|altsyncram_hqd1:FIFOram\|q_b\[79\]\"" {  } { { "db/altsyncram_hqd1.tdf" "" { Text "C:/Integration/db/altsyncram_hqd1.tdf" 2330 2 0 } } { "db/a_dpfifo_fd31.tdf" "" { Text "C:/Integration/db/a_dpfifo_fd31.tdf" 45 2 0 } } { "db/scfifo_vq61.tdf" "" { Text "C:/Integration/db/scfifo_vq61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } } { "MTL_SOPC/synthesis/submodules/touch_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/touch_fifo.v" 85 0 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 203 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 2032 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|TERASIC_MULTI_TOUCH:multi_touch|touch_fifo:touch_fifo_inst|scfifo:scfifo_component|scfifo_vq61:auto_generated|a_dpfifo_fd31:dpfifo|altsyncram_hqd1:FIFOram|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[24\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[25\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 791 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[26\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 821 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[27\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 851 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[28\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 881 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[29\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 911 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[30\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 941 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[31\] " "Synthesized away node \"MTL_SOPC:MTL_SOPC_inst\|alt_vipvfr130_vfr:alt_vip_vfr_0\|alt_vipvfr130_prc:prc\|alt_vipvfr130_prc_read_master:read_master\|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr130_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr130_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_akl1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_akl1.tdf" "" { Text "C:/Integration/db/altsyncram_akl1.tdf" 971 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_ram_fifo.vhd" 144 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_general_fifo.vhd" 234 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_read_master.v" 158 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc.v" 198 0 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr.v" 148 0 0 } } { "MTL_SOPC/synthesis/MTL_SOPC.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/MTL_SOPC.v" 1934 0 0 } } { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723072525 "|MTL_DEMO|MTL_SOPC:MTL_SOPC_inst|alt_vipvfr130_vfr:alt_vip_vfr_0|alt_vipvfr130_prc:prc|alt_vipvfr130_prc_read_master:read_master|alt_vipvfr130_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr130_common_general_fifo:\read_used_gen_gen:rdata_fifo|alt_vipvfr130_common_ram_fifo:\dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_akl1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1386723072525 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1386723072525 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1386723083272 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1386723083272 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1386723100194 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1386723100194 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1386723100194 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|Add18 lpm_add_sub " "Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|Add18\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "Add18" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 8682 -1 0 } }  } 0 278002 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723100199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723100199 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723100199 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1386723100199 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723100256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100257 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723100257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6rc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6rc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6rc1 " "Found entity 1: altsyncram_6rc1" {  } { { "db/altsyncram_6rc1.tdf" "" { Text "C:/Integration/db/altsyncram_6rc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723100349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723100349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|altera_avalon_mm_clock_crossing_bridge:clock_crossing_io\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100411 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723100411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_erc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_erc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_erc1 " "Found entity 1: altsyncram_erc1" {  } { { "db/altsyncram_erc1.tdf" "" { Text "C:/Integration/db/altsyncram_erc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723100505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723100505 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|lpm_add_sub:Add18 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|lpm_add_sub:Add18\"" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 8682 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723100568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|lpm_add_sub:Add18 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|lpm_add_sub:Add18\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 33 " "Parameter \"LPM_WIDTH\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION DEFAULT " "Parameter \"LPM_DIRECTION\" = \"DEFAULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT NO " "Parameter \"ONE_INPUT_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100568 ""}  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 8682 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723100568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ri " "Found entity 1: add_sub_8ri" {  } { { "db/add_sub_8ri.tdf" "" { Text "C:/Integration/db/add_sub_8ri.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723100730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723100730 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723100823 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_mpt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100824 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100824 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723100824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1l01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1l01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1l01 " "Found entity 1: mult_1l01" {  } { { "db/mult_1l01.tdf" "" { Text "C:/Integration/db/mult_1l01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723100925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723100925 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723100973 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"MTL_SOPC:MTL_SOPC_inst\|MTL_SOPC_cpu:cpu\|MTL_SOPC_cpu_mult_cell:the_MTL_SOPC_cpu_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_opt2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100973 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1386723100973 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1740 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1386723100973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1s01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1s01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1s01 " "Found entity 1: mult_1s01" {  } { { "db/mult_1s01.tdf" "" { Text "C:/Integration/db/mult_1s01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1386723101050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1386723101050 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1386723103240 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1386723103240 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports OpenCore Plus feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1386723103739 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1386723103739 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1386723103739 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1386723103739 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1386723103740 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "15 " "15 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1386723103792 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[0\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[0\]\" and its non-tri-state driver." {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386723104497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[2\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[2\]\" and its non-tri-state driver." {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386723104497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[4\]\" and its non-tri-state driver." {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386723104497 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[6\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[6\]\" and its non-tri-state driver." {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1386723104497 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1386723104497 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "Bidir \"PS2_CLK\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 235 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "Bidir \"PS2_DAT\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 236 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 240 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT " "Bidir \"SD_DAT\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 241 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 242 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 256 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 257 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 259 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 264 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[0\] " "Bidir \"ENET_DATA\[0\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[1\] " "Bidir \"ENET_DATA\[1\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[2\] " "Bidir \"ENET_DATA\[2\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[3\] " "Bidir \"ENET_DATA\[3\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[4\] " "Bidir \"ENET_DATA\[4\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[5\] " "Bidir \"ENET_DATA\[5\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[6\] " "Bidir \"ENET_DATA\[6\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[7\] " "Bidir \"ENET_DATA\[7\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[8\] " "Bidir \"ENET_DATA\[8\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[9\] " "Bidir \"ENET_DATA\[9\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[10\] " "Bidir \"ENET_DATA\[10\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[11\] " "Bidir \"ENET_DATA\[11\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[12\] " "Bidir \"ENET_DATA\[12\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[13\] " "Bidir \"ENET_DATA\[13\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[14\] " "Bidir \"ENET_DATA\[14\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ENET_DATA\[15\] " "Bidir \"ENET_DATA\[15\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 270 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[0\] " "Bidir \"OTG_DATA\[0\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[1\] " "Bidir \"OTG_DATA\[1\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[2\] " "Bidir \"OTG_DATA\[2\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[3\] " "Bidir \"OTG_DATA\[3\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[4\] " "Bidir \"OTG_DATA\[4\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[5\] " "Bidir \"OTG_DATA\[5\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[6\] " "Bidir \"OTG_DATA\[6\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[7\] " "Bidir \"OTG_DATA\[7\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[8\] " "Bidir \"OTG_DATA\[8\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[9\] " "Bidir \"OTG_DATA\[9\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[10\] " "Bidir \"OTG_DATA\[10\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[11\] " "Bidir \"OTG_DATA\[11\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[12\] " "Bidir \"OTG_DATA\[12\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[13\] " "Bidir \"OTG_DATA\[13\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[14\] " "Bidir \"OTG_DATA\[14\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_DATA\[15\] " "Bidir \"OTG_DATA\[15\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 287 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_FSPEED " "Bidir \"OTG_FSPEED\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 289 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "OTG_LSPEED " "Bidir \"OTG_LSPEED\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 291 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "Bidir \"GPIO_1\[16\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "Bidir \"GPIO_1\[17\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "Bidir \"GPIO_1\[19\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "Bidir \"GPIO_1\[23\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "Bidir \"GPIO_1\[24\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1386723104498 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1386723104498 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 440 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 374 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_dc_fifo.v" 171 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 354 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 5523 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 348 -1 0 } } { "db/dcfifo_8dk1.tdf" "" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 78 2 0 } } { "db/dcfifo_8dk1.tdf" "" { Text "C:/Integration/db/dcfifo_8dk1.tdf" 82 2 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipitc130_IS2Vid.sv" 366 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_sdram.v" 304 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 5922 -1 0 } } { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 148 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "MTL_SOPC/synthesis/submodules/i2c_touch_config.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/i2c_touch_config.v" 260 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 5954 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 9256 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_avalon_mm_bursting_master_fifo.vhd" 266 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_fifo_usedw_calculator.vhd" 159 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 55 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_stream_output.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_stream_output.v" 29 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_vfr_control_packet_encoder.v" 96 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_jtag_uart.v" 393 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 990 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 5885 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_cpu.v" 9405 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_common_logic_fifo.vhd" 120 -1 0 } } { "MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/altera_merlin_slave_translator.sv" 296 -1 0 } } { "db/a_graycounter_p96.tdf" "" { Text "C:/Integration/db/a_graycounter_p96.tdf" 37 2 0 } } { "db/a_graycounter_fgc.tdf" "" { Text "C:/Integration/db/a_graycounter_fgc.tdf" 37 2 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/alt_vipvfr130_prc_core.v" 71 -1 0 } } { "MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/TERASIC_MULTI_TOUCH.v" 61 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_altpll_sys.v" 162 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_timer.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_timer.v" 166 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 242 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 252 -1 0 } } { "MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" "" { Text "C:/Integration/MTL_SOPC/synthesis/submodules/MTL_SOPC_epcs_flash_controller.v" 131 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1386723105045 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1386723105046 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[0\]~synth " "Node \"GPIO_1\[0\]~synth\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723112936 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[2\]~synth " "Node \"GPIO_1\[2\]~synth\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723112936 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[4\]~synth " "Node \"GPIO_1\[4\]~synth\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723112936 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[6\]~synth " "Node \"GPIO_1\[6\]~synth\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 343 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723112936 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1386723112936 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 204 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[0\] GND " "Pin \"HEX0_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX0_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[1\] GND " "Pin \"HEX0_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX0_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[2\] GND " "Pin \"HEX0_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX0_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[3\] GND " "Pin \"HEX0_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX0_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[4\] GND " "Pin \"HEX0_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX0_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[5\] GND " "Pin \"HEX0_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX0_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0_D\[6\] GND " "Pin \"HEX0_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 213 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX0_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[0\] GND " "Pin \"HEX1_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX1_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[1\] GND " "Pin \"HEX1_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX1_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[2\] GND " "Pin \"HEX1_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX1_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[3\] GND " "Pin \"HEX1_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX1_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[4\] GND " "Pin \"HEX1_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX1_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[5\] GND " "Pin \"HEX1_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX1_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[6\] GND " "Pin \"HEX1_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 214 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX1_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[0\] GND " "Pin \"HEX2_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX2_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[1\] GND " "Pin \"HEX2_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX2_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[2\] GND " "Pin \"HEX2_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX2_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[3\] GND " "Pin \"HEX2_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX2_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[4\] GND " "Pin \"HEX2_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX2_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[5\] GND " "Pin \"HEX2_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX2_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2_D\[6\] GND " "Pin \"HEX2_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 215 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX2_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[0\] GND " "Pin \"HEX3_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX3_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[1\] GND " "Pin \"HEX3_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX3_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[2\] GND " "Pin \"HEX3_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX3_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[3\] GND " "Pin \"HEX3_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX3_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[4\] GND " "Pin \"HEX3_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX3_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[5\] GND " "Pin \"HEX3_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX3_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3_D\[6\] GND " "Pin \"HEX3_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 216 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX3_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[0\] GND " "Pin \"HEX4_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX4_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[1\] GND " "Pin \"HEX4_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX4_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[2\] GND " "Pin \"HEX4_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX4_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[3\] GND " "Pin \"HEX4_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX4_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[4\] GND " "Pin \"HEX4_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX4_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[5\] GND " "Pin \"HEX4_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX4_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4_D\[6\] GND " "Pin \"HEX4_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 217 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX4_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[0\] GND " "Pin \"HEX5_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX5_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[1\] GND " "Pin \"HEX5_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX5_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[2\] GND " "Pin \"HEX5_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX5_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[3\] GND " "Pin \"HEX5_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX5_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[4\] GND " "Pin \"HEX5_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX5_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[5\] GND " "Pin \"HEX5_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX5_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5_D\[6\] GND " "Pin \"HEX5_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 218 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX5_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[0\] GND " "Pin \"HEX6_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX6_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[1\] GND " "Pin \"HEX6_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX6_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[2\] GND " "Pin \"HEX6_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX6_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[3\] GND " "Pin \"HEX6_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX6_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[4\] GND " "Pin \"HEX6_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX6_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[5\] GND " "Pin \"HEX6_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX6_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6_D\[6\] GND " "Pin \"HEX6_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 219 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX6_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[0\] GND " "Pin \"HEX7_D\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX7_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[1\] GND " "Pin \"HEX7_D\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX7_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[2\] GND " "Pin \"HEX7_D\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX7_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[3\] GND " "Pin \"HEX7_D\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX7_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[4\] GND " "Pin \"HEX7_D\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX7_D[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[5\] GND " "Pin \"HEX7_D\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX7_D[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7_D\[6\] GND " "Pin \"HEX7_D\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 220 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|HEX7_D[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 223 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 226 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 232 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 239 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 245 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK GND " "Pin \"VGA_BLANK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 246 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_BLANK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 247 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 248 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 249 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 250 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 251 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 252 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 258 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 260 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 263 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CLK GND " "Pin \"ENET_CLK\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 267 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|ENET_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CMD GND " "Pin \"ENET_CMD\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 268 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|ENET_CMD"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_CS_N GND " "Pin \"ENET_CS_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 269 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|ENET_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RD_N GND " "Pin \"ENET_RD_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 272 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|ENET_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_RST_N GND " "Pin \"ENET_RST_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 273 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|ENET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ENET_WR_N GND " "Pin \"ENET_WR_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 274 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|ENET_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET VCC " "Pin \"TD_RESET\" is stuck at VCC" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 280 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|TD_RESET"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[0\] GND " "Pin \"OTG_ADDR\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|OTG_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_ADDR\[1\] GND " "Pin \"OTG_ADDR\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 284 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|OTG_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_CS_N GND " "Pin \"OTG_CS_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 285 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|OTG_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[0\] GND " "Pin \"OTG_DACK_N\[0\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|OTG_DACK_N[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_DACK_N\[1\] GND " "Pin \"OTG_DACK_N\[1\]\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 286 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|OTG_DACK_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RD_N GND " "Pin \"OTG_RD_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 292 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|OTG_RD_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_RST_N GND " "Pin \"OTG_RST_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 293 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|OTG_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "OTG_WR_N GND " "Pin \"OTG_WR_N\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 294 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|OTG_WR_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 298 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 304 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1386723112938 "|MTL_DEMO|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1386723112938 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "824 " "824 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1386723122222 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Integration/MTL_DEMO.map.smsg " "Generated suppressed messages file C:/Integration/MTL_DEMO.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1386723125107 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 9 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 9 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1386723129115 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1386723129652 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723129652 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 200 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 231 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|UART_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 255 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ENET_INT " "No output dependent on input pin \"ENET_INT\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 271 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|ENET_INT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 277 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 278 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 279 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 281 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|TD_VS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[0\] " "No output dependent on input pin \"OTG_DREQ\[0\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|OTG_DREQ[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_DREQ\[1\] " "No output dependent on input pin \"OTG_DREQ\[1\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 288 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|OTG_DREQ[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[0\] " "No output dependent on input pin \"OTG_INT\[0\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|OTG_INT[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT\[1\] " "No output dependent on input pin \"OTG_INT\[1\]\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 290 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|OTG_INT[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "mtl_demo.v" "" { Text "C:/Integration/mtl_demo.v" 297 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1386723133488 "|MTL_DEMO|IRDA_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1386723133488 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13138 " "Implemented 13138 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1386723133502 ""} { "Info" "ICUT_CUT_TM_OPINS" "244 " "Implemented 244 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1386723133502 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "128 " "Implemented 128 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1386723133502 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12254 " "Implemented 12254 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1386723133502 ""} { "Info" "ICUT_CUT_TM_RAMS" "456 " "Implemented 456 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1386723133502 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1386723133502 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1386723133502 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1386723133502 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 404 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 404 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "845 " "Peak virtual memory: 845 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1386723133817 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 10 19:52:13 2013 " "Processing ended: Tue Dec 10 19:52:13 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1386723133817 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:48 " "Elapsed time: 00:01:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1386723133817 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:21 " "Total CPU time (on all processors): 00:01:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1386723133817 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1386723133817 ""}
