// ----------------------------------------------------------------------
//  HLS HDL:        Verilog Netlister
//  HLS Version:    2022.2/1008433 Production Release
//  HLS Date:       Fri Aug 19 18:40:59 PDT 2022
// 
//  Generated by:   

// ----------------------------------------------------------------------

// 
// ------------------------------------------------------------------
//  Design Unit:    mips_sort_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_5_64_32_6_0_1_0_0_0_1_1_32_64_1_1_gen
// ------------------------------------------------------------------


module mips_sort_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_5_64_32_6_0_1_0_0_0_1_1_32_64_1_1_gen
    (
  en, we, addr_wr, data_in, data_out, re, addr_rd, data_in_d, addr_rd_d, addr_wr_d,
      re_d, we_d, data_out_d, en_d
);
  output en;
  output we;
  output [5:0] addr_wr;
  output [31:0] data_in;
  input [31:0] data_out;
  output re;
  output [5:0] addr_rd;
  input [31:0] data_in_d;
  input [5:0] addr_rd_d;
  input [5:0] addr_wr_d;
  input re_d;
  input we_d;
  output [31:0] data_out_d;
  input en_d;



  // Interconnect Declarations for Component Instantiations 
  assign en = (en_d);
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    mips_sort_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_4_32_32_5_0_1_0_0_0_1_1_32_32_1_1_gen
// ------------------------------------------------------------------


module mips_sort_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_4_32_32_5_0_1_0_0_0_1_1_32_32_1_1_gen
    (
  en, we, addr_wr, data_in, data_out, re, addr_rd, data_in_d, addr_rd_d, addr_wr_d,
      re_d, we_d, data_out_d, en_d
);
  output en;
  output we;
  output [4:0] addr_wr;
  output [31:0] data_in;
  input [31:0] data_out;
  output re;
  output [4:0] addr_rd;
  input [31:0] data_in_d;
  input [4:0] addr_rd_d;
  input [4:0] addr_wr_d;
  input re_d;
  input we_d;
  output [31:0] data_out_d;
  input en_d;



  // Interconnect Declarations for Component Instantiations 
  assign en = (en_d);
  assign we = (we_d);
  assign addr_wr = (addr_wr_d);
  assign data_in = (data_in_d);
  assign data_out_d = data_out;
  assign re = (re_d);
  assign addr_rd = (addr_rd_d);
endmodule

// ------------------------------------------------------------------
//  Design Unit:    mips_sort_core_core_fsm
//  FSM Module
// ------------------------------------------------------------------


module mips_sort_core_core_fsm (
  clk, rst, fsm_output, reg_vinit_C_1_tr0, for_2_C_1_tr0, for_3_C_6_tr0, for_4_C_2_tr0
);
  input clk;
  input rst;
  output [15:0] fsm_output;
  reg [15:0] fsm_output;
  input reg_vinit_C_1_tr0;
  input for_2_C_1_tr0;
  input for_3_C_6_tr0;
  input for_4_C_2_tr0;


  // FSM State Type Declaration for mips_sort_core_core_fsm_1
  parameter
    main_C_0 = 4'd0,
    reg_vinit_C_0 = 4'd1,
    reg_vinit_C_1 = 4'd2,
    for_2_C_0 = 4'd3,
    for_2_C_1 = 4'd4,
    for_3_C_0 = 4'd5,
    for_3_C_1 = 4'd6,
    for_3_C_2 = 4'd7,
    for_3_C_3 = 4'd8,
    for_3_C_4 = 4'd9,
    for_3_C_5 = 4'd10,
    for_3_C_6 = 4'd11,
    for_4_C_0 = 4'd12,
    for_4_C_1 = 4'd13,
    for_4_C_2 = 4'd14,
    main_C_1 = 4'd15;

  reg [3:0] state_var;
  reg [3:0] state_var_NS;


  // Interconnect Declarations for Component Instantiations 
  always @(*)
  begin : mips_sort_core_core_fsm_1
    case (state_var)
      reg_vinit_C_0 : begin
        fsm_output = 16'b0000000000000010;
        state_var_NS = reg_vinit_C_1;
      end
      reg_vinit_C_1 : begin
        fsm_output = 16'b0000000000000100;
        if ( reg_vinit_C_1_tr0 ) begin
          state_var_NS = for_2_C_0;
        end
        else begin
          state_var_NS = reg_vinit_C_0;
        end
      end
      for_2_C_0 : begin
        fsm_output = 16'b0000000000001000;
        state_var_NS = for_2_C_1;
      end
      for_2_C_1 : begin
        fsm_output = 16'b0000000000010000;
        if ( for_2_C_1_tr0 ) begin
          state_var_NS = for_3_C_0;
        end
        else begin
          state_var_NS = for_2_C_0;
        end
      end
      for_3_C_0 : begin
        fsm_output = 16'b0000000000100000;
        state_var_NS = for_3_C_1;
      end
      for_3_C_1 : begin
        fsm_output = 16'b0000000001000000;
        state_var_NS = for_3_C_2;
      end
      for_3_C_2 : begin
        fsm_output = 16'b0000000010000000;
        state_var_NS = for_3_C_3;
      end
      for_3_C_3 : begin
        fsm_output = 16'b0000000100000000;
        state_var_NS = for_3_C_4;
      end
      for_3_C_4 : begin
        fsm_output = 16'b0000001000000000;
        state_var_NS = for_3_C_5;
      end
      for_3_C_5 : begin
        fsm_output = 16'b0000010000000000;
        state_var_NS = for_3_C_6;
      end
      for_3_C_6 : begin
        fsm_output = 16'b0000100000000000;
        if ( for_3_C_6_tr0 ) begin
          state_var_NS = for_4_C_0;
        end
        else begin
          state_var_NS = for_3_C_0;
        end
      end
      for_4_C_0 : begin
        fsm_output = 16'b0001000000000000;
        state_var_NS = for_4_C_1;
      end
      for_4_C_1 : begin
        fsm_output = 16'b0010000000000000;
        state_var_NS = for_4_C_2;
      end
      for_4_C_2 : begin
        fsm_output = 16'b0100000000000000;
        if ( for_4_C_2_tr0 ) begin
          state_var_NS = main_C_1;
        end
        else begin
          state_var_NS = for_4_C_0;
        end
      end
      main_C_1 : begin
        fsm_output = 16'b1000000000000000;
        state_var_NS = main_C_0;
      end
      // main_C_0
      default : begin
        fsm_output = 16'b0000000000000001;
        state_var_NS = reg_vinit_C_0;
      end
    endcase
  end

  always @(posedge clk) begin
    if ( rst ) begin
      state_var <= main_C_0;
    end
    else begin
      state_var <= state_var_NS;
    end
  end

endmodule

// ------------------------------------------------------------------
//  Design Unit:    mips_sort_core_wait_dp
// ------------------------------------------------------------------


module mips_sort_core_wait_dp (
  reg_rsci_en_d, dmem_rsci_en_d, for_3_read_rom_imem_rom_map_1_cmp_en, reg_rsci_cgo,
      reg_rsci_cgo_ir_unreg, dmem_rsci_cgo, dmem_rsci_cgo_ir_unreg, for_3_read_rom_imem_rom_map_1_cmp_cgo
);
  output reg_rsci_en_d;
  output dmem_rsci_en_d;
  output for_3_read_rom_imem_rom_map_1_cmp_en;
  input reg_rsci_cgo;
  input reg_rsci_cgo_ir_unreg;
  input dmem_rsci_cgo;
  input dmem_rsci_cgo_ir_unreg;
  input for_3_read_rom_imem_rom_map_1_cmp_cgo;



  // Interconnect Declarations for Component Instantiations 
  assign reg_rsci_en_d = ~(reg_rsci_cgo | reg_rsci_cgo_ir_unreg);
  assign dmem_rsci_en_d = ~(dmem_rsci_cgo | dmem_rsci_cgo_ir_unreg);
  assign for_3_read_rom_imem_rom_map_1_cmp_en = ~ for_3_read_rom_imem_rom_map_1_cmp_cgo;
endmodule

// ------------------------------------------------------------------
//  Design Unit:    mips_sort_core
// ------------------------------------------------------------------


module mips_sort_core (
  clk, rst, A_in_rsc_dat, A_in_triosy_lz, out_rsc_dat, out_triosy_lz, n_inst_out_rsc_dat,
      n_inst_out_triosy_lz, reg_rsci_data_in_d, reg_rsci_addr_rd_d, reg_rsci_addr_wr_d,
      reg_rsci_re_d, reg_rsci_we_d, reg_rsci_data_out_d, reg_rsci_en_d, dmem_rsci_data_in_d,
      dmem_rsci_addr_rd_d, dmem_rsci_addr_wr_d, dmem_rsci_re_d, dmem_rsci_we_d, dmem_rsci_data_out_d,
      dmem_rsci_en_d, for_3_read_rom_imem_rom_map_1_cmp_addr, for_3_read_rom_imem_rom_map_1_cmp_data_out,
      for_3_read_rom_imem_rom_map_1_cmp_en
);
  input clk;
  input rst;
  input [255:0] A_in_rsc_dat;
  output A_in_triosy_lz;
  output [255:0] out_rsc_dat;
  output out_triosy_lz;
  output [31:0] n_inst_out_rsc_dat;
  output n_inst_out_triosy_lz;
  output [31:0] reg_rsci_data_in_d;
  output [4:0] reg_rsci_addr_rd_d;
  output [4:0] reg_rsci_addr_wr_d;
  output reg_rsci_re_d;
  output reg_rsci_we_d;
  input [31:0] reg_rsci_data_out_d;
  output reg_rsci_en_d;
  output [31:0] dmem_rsci_data_in_d;
  output [5:0] dmem_rsci_addr_rd_d;
  output [5:0] dmem_rsci_addr_wr_d;
  output dmem_rsci_re_d;
  output dmem_rsci_we_d;
  input [31:0] dmem_rsci_data_out_d;
  output dmem_rsci_en_d;
  output [5:0] for_3_read_rom_imem_rom_map_1_cmp_addr;
  reg [5:0] for_3_read_rom_imem_rom_map_1_cmp_addr;
  input [31:0] for_3_read_rom_imem_rom_map_1_cmp_data_out;
  output for_3_read_rom_imem_rom_map_1_cmp_en;


  // Interconnect Declarations
  wire [255:0] A_in_rsci_idat;
  reg [31:0] n_inst_out_rsci_idat;
  reg for_3_read_rom_imem_rom_map_1_cmp_cgo;
  reg [31:0] out_rsci_idat_255_224;
  reg [31:0] out_rsci_idat_223_192;
  reg [31:0] out_rsci_idat_191_160;
  reg [31:0] out_rsci_idat_159_128;
  reg [31:0] out_rsci_idat_127_96;
  reg [31:0] out_rsci_idat_95_64;
  reg [31:0] out_rsci_idat_63_32;
  reg [31:0] out_rsci_idat_31_0;
  wire [15:0] fsm_output;
  wire for_3_else_else_else_else_else_else_and_1_tmp_2;
  wire or_tmp_14;
  wire mux_tmp_9;
  wire or_dcpl_36;
  wire and_dcpl_30;
  wire and_dcpl_62;
  wire and_dcpl_68;
  wire and_dcpl_73;
  wire and_dcpl_84;
  wire or_dcpl_109;
  wire and_dcpl_86;
  wire or_dcpl_111;
  wire and_dcpl_88;
  wire or_dcpl_120;
  wire and_dcpl_102;
  wire or_dcpl_123;
  wire and_dcpl_104;
  wire and_dcpl_105;
  wire and_dcpl_110;
  wire or_tmp_60;
  wire mux_tmp_31;
  wire or_tmp_74;
  wire mux_tmp_49;
  wire or_tmp_92;
  wire mux_tmp_58;
  wire or_tmp_99;
  wire or_dcpl_137;
  wire or_tmp_130;
  wire or_tmp_137;
  wire or_tmp_140;
  wire or_tmp_143;
  wire or_tmp_146;
  wire or_tmp_149;
  wire or_tmp_152;
  wire or_tmp_155;
  wire or_tmp_161;
  wire or_tmp_186;
  wire or_tmp_187;
  wire or_tmp_221;
  wire or_tmp_232;
  wire and_404_cse;
  wire and_406_cse;
  wire and_422_cse;
  wire and_470_cse;
  reg for_3_else_else_else_else_else_else_else_else_else_nor_1_itm;
  reg exit_reg_vinit_sva_dfm;
  reg for_3_else_nor_1_itm;
  reg for_3_else_else_else_else_else_for_3_else_else_else_else_else_nand_itm;
  reg for_3_else_else_else_else_for_3_else_else_else_else_nand_itm;
  reg exit_reg_vinit_sva;
  wire for_3_else_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_else_nand_tmp_1;
  reg for_3_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_nand_tmp;
  reg [31:0] for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm;
  reg for_3_if_else_else_else_for_3_if_else_else_else_nand_itm;
  reg for_3_if_else_else_and_1_psp;
  reg for_1_for_1_nor_itm;
  reg for_3_if_else_for_3_if_else_nand_itm;
  reg for_3_if_else_else_and_psp;
  wire [31:0] for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt;
  wire or_357_ssc;
  wire or_358_ssc;
  wire or_359_ssc;
  wire or_360_ssc;
  wire or_361_ssc;
  wire or_362_ssc;
  wire or_363_ssc;
  wire or_365_ssc;
  reg for_3_read_rom_imem_rom_map_1_sdt_1_31;
  reg [29:0] for_3_read_rom_imem_rom_map_1_sdt_1_29_0;
  wire nor_105_seb;
  reg reg_n_inst_out_triosy_obj_ld_cse;
  reg reg_dmem_rsci_cgo_ir_cse;
  reg reg_reg_rsci_cgo_ir_cse;
  wire or_235_cse;
  wire and_cse;
  wire or_229_cse;
  wire nor_93_cse;
  wire nand_13_cse;
  wire or_200_cse;
  wire nor_24_cse;
  wire or_40_cse;
  wire nand_5_cse;
  wire nor_89_cse;
  wire mux_57_cse;
  wire nor_8_cse;
  wire nor_108_cse;
  wire for_1_or_ssc;
  reg [1:0] dmem_vinit_ndx_5_0_sva_5_4;
  reg dmem_vinit_ndx_5_0_sva_3;
  reg [2:0] dmem_vinit_ndx_5_0_sva_2_0;
  wire reg_n_inst_out_if_and_cse;
  wire mux_60_cse;
  wire for_3_else_else_else_nand_ssc;
  wire for_3_else_else_else_else_else_else_else_else_and_3_ssc;
  wire for_3_else_else_else_else_else_else_and_3_ssc;
  wire for_1_nor_5_cse;
  wire for_3_and_1_m1c;
  wire or_334_rmff;
  wire or_333_rmff;
  reg [1:0] pc_sva_1_0;
  reg [29:0] for_3_acc_psp;
  wire and_111_cse_sva_1;
  wire for_3_else_else_else_else_else_else_else_else_and_1_ssc_1;
  reg for_3_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_nand_itm;
  reg for_3_else_else_else_else_else_else_for_3_else_else_else_else_else_else_nand_itm;
  wire for_3_else_and_1_ssc_1;
  wire and_558_itm;
  wire and_560_itm;
  wire [31:0] for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm;
  wire [29:0] for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm;
  wire [30:0] nl_for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm;
  wire and_602_itm;
  wire and_604_itm;
  wire and_606_itm;
  wire [7:0] z_out;
  wire [8:0] nl_z_out;
  wire [16:0] z_out_1;
  wire [17:0] nl_z_out_1;
  wire [31:0] z_out_2;
  wire [32:0] nl_z_out_2;
  wire or_tmp_267;
  reg [31:0] n_inst_sva;
  reg for_3_else_else_else_else_else_else_else_else_else_if_equal_svs;
  reg [31:0] for_4_io_read_out_rsc_sdt_255_224_lpi_2_dfm;
  reg [31:0] for_4_io_read_out_rsc_sdt_223_192_lpi_2_dfm;
  reg [31:0] for_4_io_read_out_rsc_sdt_191_160_lpi_2_dfm;
  reg [31:0] for_4_io_read_out_rsc_sdt_159_128_lpi_2_dfm;
  reg [31:0] for_4_io_read_out_rsc_sdt_127_96_lpi_2_dfm;
  reg [31:0] for_4_io_read_out_rsc_sdt_95_64_lpi_2_dfm;
  reg [31:0] for_4_io_read_out_rsc_sdt_63_32_lpi_2_dfm;
  reg [29:0] pc_sva_dfm_6_31_2;
  reg [1:0] pc_sva_dfm_6_1_0;
  wire out_rsci_idat_63_32_mx0c1;
  wire out_rsci_idat_95_64_mx0c1;
  wire out_rsci_idat_127_96_mx0c1;
  wire out_rsci_idat_159_128_mx0c1;
  wire out_rsci_idat_191_160_mx0c1;
  wire out_rsci_idat_223_192_mx0c1;
  wire out_rsci_idat_255_224_mx0c1;
  wire dmem_vinit_ndx_5_0_sva_mx0c3;
  wire dmem_vinit_ndx_5_0_sva_mx0c4;
  wire [1:0] pc_sva_1_0_mx2;
  wire for_3_else_else_else_else_else_else_else_else_and_ssc_1;
  wire for_3_else_else_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_else_else_and_1_seb_1;
  wire for_3_else_else_else_and_tmp_1;
  reg [1:0] pc_sva_dfm_31_30;
  wire and_262_tmp;
  wire or_375_ssc;
  reg mux_2_itm_4;
  reg [3:0] mux_2_itm_3_0;
  wire or_386_cse;
  reg [1:0] pc_sva_dfm_29_28;
  reg [1:0] pc_sva_dfm_27_26;
  wire pc_and_1_ssc;
  reg [1:0] pc_sva_dfm_25_24;
  wire for_3_nand_ssc;
  wire for_3_and_ssc;
  wire for_3_and_2_ssc;
  wire for_3_and_4_ssc;
  wire [1:0] pc_sva_dfm_16_27_2_mx1w1_25_24;
  wire [1:0] pc_sva_dfm_15_31_30;
  wire [1:0] pc_sva_dfm_15_29_28;
  wire [1:0] pc_sva_dfm_16_31_28_mx0_3_2;
  wire [1:0] pc_sva_dfm_16_31_28_mx0_1_0;
  reg [1:0] pc_sva_dfm_23_22;
  wire [1:0] pc_sva_dfm_16_27_2_mx1w1_23_22;
  reg [1:0] pc_sva_dfm_21_20;
  wire [1:0] pc_sva_dfm_16_27_2_mx1w1_21_20;
  reg [1:0] pc_sva_dfm_19_18;
  wire [1:0] pc_sva_dfm_16_27_2_mx1w1_19_18;
  wire pc_or_3_cse;
  reg [1:0] pc_sva_dfm_17_16;
  wire [1:0] pc_sva_dfm_16_27_2_mx1w1_17_16;
  reg [1:0] pc_sva_dfm_15_14;
  wire [1:0] pc_sva_dfm_16_27_2_mx1w1_15_14;
  reg [1:0] pc_sva_dfm_13_12;
  wire [1:0] pc_sva_dfm_16_27_2_mx1w1_13_12;
  reg [1:0] pc_sva_dfm_11_10;
  wire [1:0] pc_sva_dfm_16_27_2_mx1w1_11_10;
  reg [1:0] pc_sva_dfm_9_8;
  wire [1:0] pc_sva_dfm_16_27_2_mx1w1_9_8;
  reg [1:0] pc_sva_dfm_7_6;
  reg [5:0] pc_sva_dfm_5_0;
  wire [1:0] pc_sva_dfm_16_27_2_mx1w1_7_6;
  wire [5:0] pc_sva_dfm_16_27_2_mx1w1_5_0;
  wire nand_26_cse;
  wire or_453_cse;
  wire and_682_cse;
  wire [2:0] for_2_i_for_2_i_and_itm;
  wire or_347_itm;
  wire and_469_itm;
  wire pc_and_cse;
  wire pc_and_62_cse;
  wire pc_and_63_cse;

  wire mux_32_nl;
  wire nor_71_nl;
  wire mux_34_nl;
  wire or_147_nl;
  wire mux_35_nl;
  wire or_150_nl;
  wire mux_37_nl;
  wire or_151_nl;
  wire mux_36_nl;
  wire for_3_if_else_else_for_3_if_else_else_or_nl;
  wire and_336_nl;
  wire nor_50_nl;
  wire mux1h_4_nl;
  wire for_3_if_else_else_else_else_nor_1_nl;
  wire for_3_else_else_else_for_3_else_else_else_nand_nl;
  wire and_671_nl;
  wire or_324_nl;
  wire[1:0] for_1_for_1_mux_8_nl;
  wire for_1_mux1h_11_nl;
  wire and_612_nl;
  wire mux1h_13_nl;
  wire[2:0] for_2_i_mux_nl;
  wire nand_nl;
  wire for_1_mux1h_14_nl;
  wire and_673_nl;
  wire mux1h_52_nl;
  wire[1:0] for_1_mux1h_18_nl;
  wire[1:0] and_674_nl;
  wire[1:0] mux1h_54_nl;
  wire pc_not_3_nl;
  wire mux_59_nl;
  wire mux_46_nl;
  wire mux_45_nl;
  wire mux_44_nl;
  wire or_201_nl;
  wire mux_43_nl;
  wire mux_42_nl;
  wire mux_41_nl;
  wire nor_79_nl;
  wire mux_49_nl;
  wire mux_22_nl;
  wire nor_29_nl;
  wire nor_30_nl;
  wire and_615_nl;
  wire mux_47_nl;
  wire nor_80_nl;
  wire nor_81_nl;
  wire mux_56_nl;
  wire or_218_nl;
  wire mux_55_nl;
  wire or_217_nl;
  wire mux_52_nl;
  wire mux_51_nl;
  wire mux_50_nl;
  wire mux_66_nl;
  wire mux_65_nl;
  wire mux_64_nl;
  wire or_227_nl;
  wire mux_63_nl;
  wire mux_62_nl;
  wire or_421_nl;
  wire mux_61_nl;
  wire nor_90_nl;
  wire mux_82_nl;
  wire or_248_nl;
  wire mux_81_nl;
  wire or_247_nl;
  wire mux1h_11_nl;
  wire or_1_nl;
  wire[3:0] mux1h_53_nl;
  wire or_495_nl;
  wire or_nl;
  wire for_3_else_else_for_3_else_else_nand_nl;
  wire for_3_if_for_3_if_nand_nl;
  wire and_530_nl;
  wire and_532_nl;
  wire for_1_for_1_nor_nl;
  wire for_3_for_3_or_nl;
  wire[1:0] pc_mux_2_nl;
  wire not_430_nl;
  wire mux_98_nl;
  wire nor_150_nl;
  wire and_675_nl;
  wire mux_97_nl;
  wire and_677_nl;
  wire and_678_nl;
  wire for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_1_nl;
  wire mux_101_nl;
  wire mux_100_nl;
  wire mux_99_nl;
  wire[1:0] pc_mux1h_8_nl;
  wire pc_not_1_nl;
  wire[1:0] pc_mux1h_23_nl;
  wire pc_not_4_nl;
  wire mux_106_nl;
  wire mux_105_nl;
  wire or_460_nl;
  wire[1:0] pc_mux1h_25_nl;
  wire pc_not_9_nl;
  wire[1:0] pc_mux1h_26_nl;
  wire pc_not_10_nl;
  wire[1:0] pc_mux1h_27_nl;
  wire pc_not_11_nl;
  wire[1:0] pc_mux1h_28_nl;
  wire pc_not_12_nl;
  wire[1:0] pc_mux1h_29_nl;
  wire pc_not_13_nl;
  wire[1:0] pc_mux1h_30_nl;
  wire pc_not_14_nl;
  wire[1:0] pc_mux1h_31_nl;
  wire pc_not_15_nl;
  wire[1:0] pc_mux1h_32_nl;
  wire[3:0] pc_mux1h_33_nl;
  wire pc_not_7_nl;
  wire for_3_else_else_else_else_else_else_else_else_else_nor_1_nl;
  wire for_3_for_3_if_1_nor_nl;
  wire[32:0] acc_3_nl;
  wire[33:0] nl_acc_3_nl;
  wire for_3_if_if_or_1_nl;
  wire[31:0] for_3_if_if_mux_1_nl;
  wire[1:0] for_3_else_for_3_else_for_3_else_and_1_nl;
  wire nand_22_nl;
  wire[1:0] for_3_else_else_else_for_3_else_else_else_mux1h_nl;
  wire[1:0] for_3_else_else_else_for_3_else_else_else_mux1h_2_nl;
  wire or_39_nl;
  wire or_196_nl;
  wire mux_39_nl;
  wire mux_38_nl;
  wire or_221_nl;
  wire or_220_nl;
  wire mux_89_nl;
  wire mux_88_nl;
  wire mux_87_nl;
  wire or_259_nl;
  wire mux_86_nl;
  wire nand_15_nl;
  wire mux_85_nl;
  wire or_258_nl;
  wire mux_94_nl;
  wire and_617_nl;
  wire and_618_nl;
  wire mux_92_nl;
  wire and_619_nl;
  wire mux1h_7_nl;
  wire and_621_nl;
  wire mux1h_16_nl;
  wire and_622_nl;
  wire mux1h_17_nl;
  wire and_623_nl;
  wire mux1h_18_nl;
  wire and_624_nl;
  wire mux1h_19_nl;
  wire and_625_nl;
  wire mux1h_20_nl;
  wire and_626_nl;
  wire mux1h_21_nl;
  wire and_627_nl;
  wire mux1h_22_nl;
  wire and_628_nl;
  wire mux1h_23_nl;
  wire and_629_nl;
  wire mux1h_24_nl;
  wire and_630_nl;
  wire mux1h_25_nl;
  wire and_631_nl;
  wire mux1h_26_nl;
  wire and_632_nl;
  wire mux1h_27_nl;
  wire and_633_nl;
  wire mux1h_28_nl;
  wire and_634_nl;
  wire mux1h_29_nl;
  wire and_635_nl;
  wire mux1h_30_nl;
  wire and_636_nl;
  wire mux1h_31_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_1_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_1_nl;
  wire and_637_nl;
  wire mux1h_32_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_3_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_3_nl;
  wire and_638_nl;
  wire mux1h_33_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_4_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_4_nl;
  wire and_639_nl;
  wire mux1h_34_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_5_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_5_nl;
  wire and_640_nl;
  wire mux1h_35_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_6_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_6_nl;
  wire and_641_nl;
  wire mux1h_36_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_7_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_7_nl;
  wire and_642_nl;
  wire mux1h_37_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_8_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_8_nl;
  wire and_643_nl;
  wire mux1h_38_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_9_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_9_nl;
  wire and_644_nl;
  wire mux1h_39_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_10_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_10_nl;
  wire and_645_nl;
  wire mux1h_40_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_11_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_11_nl;
  wire and_646_nl;
  wire mux1h_41_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_12_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_12_nl;
  wire and_647_nl;
  wire mux1h_42_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_13_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_13_nl;
  wire and_648_nl;
  wire mux1h_43_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_14_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_14_nl;
  wire and_649_nl;
  wire mux1h_44_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_15_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_15_nl;
  wire and_650_nl;
  wire mux1h_45_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_16_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_16_nl;
  wire and_620_nl;
  wire mux1h_15_nl;
  wire for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_2_nl;
  wire for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_2_nl;
  wire[32:0] for_3_else_else_else_else_else_else_else_else_else_else_if_acc_nl;
  wire[33:0] nl_for_3_else_else_else_else_else_else_else_else_else_else_if_acc_nl;
  wire[32:0] for_3_if_else_else_else_if_acc_nl;
  wire[33:0] nl_for_3_if_else_else_else_if_acc_nl;
  wire and_473_nl;
  wire and_475_nl;
  wire and_477_nl;
  wire and_479_nl;
  wire[4:0] and_611_nl;
  wire mux1h_5_nl;
  wire[3:0] mux1h_55_nl;
  wire not_354_nl;
  wire mux_79_nl;
  wire mux_78_nl;
  wire or_242_nl;
  wire or_241_nl;
  wire mux_77_nl;
  wire or_240_nl;
  wire mux_84_nl;
  wire mux_83_nl;
  wire nor_94_nl;
  wire mux_80_nl;
  wire nor_95_nl;
  wire mux_74_nl;
  wire mux_73_nl;
  wire mux_72_nl;
  wire or_234_nl;
  wire mux_71_nl;
  wire mux_70_nl;
  wire or_233_nl;
  wire mux_69_nl;
  wire mux_68_nl;
  wire mux_76_nl;
  wire or_238_nl;
  wire mux_75_nl;
  wire or_236_nl;
  wire[31:0] for_1_for_1_mux1h_nl;
  wire for_1_for_1_nor_2_nl;
  wire for_1_and_1_nl;
  wire for_1_and_2_nl;
  wire for_1_and_3_nl;
  wire for_1_and_4_nl;
  wire for_1_and_5_nl;
  wire for_1_and_6_nl;
  wire for_1_and_7_nl;
  wire for_1_or_3_nl;
  wire[2:0] for_1_for_1_and_10_nl;
  wire for_1_not_7_nl;
  wire[2:0] for_1_mux_1_nl;
  wire[1:0] for_1_for_1_and_1_nl;
  wire not_420_nl;
  wire for_1_for_1_and_2_nl;
  wire[1:0] for_1_for_1_and_12_nl;
  wire[1:0] for_1_mux_7_nl;
  wire for_1_mux_8_nl;
  wire[2:0] for_1_mux_9_nl;
  wire[7:0] for_1_for_1_or_1_nl;
  wire for_1_not_9_nl;
  wire[10:0] and_726_nl;
  wire mux_134_nl;
  wire[3:0] mux_135_nl;
  wire[1:0] for_3_for_3_and_1_nl;
  wire[1:0] for_3_mux_5_nl;
  wire for_3_nor_1_nl;
  wire for_3_and_18_nl;
  wire for_3_mux1h_19_nl;
  wire[2:0] for_3_and_19_nl;
  wire[2:0] for_3_mux1h_20_nl;
  wire not_668_nl;
  wire[1:0] for_3_and_20_nl;
  wire[1:0] for_3_mux1h_21_nl;
  wire not_669_nl;
  wire[1:0] for_3_and_21_nl;
  wire[1:0] for_3_mux1h_22_nl;
  wire not_670_nl;
  wire[1:0] for_3_and_22_nl;
  wire[1:0] for_3_mux1h_23_nl;
  wire not_671_nl;
  wire[1:0] for_3_and_23_nl;
  wire[1:0] for_3_mux1h_24_nl;
  wire not_672_nl;
  wire[1:0] for_3_and_24_nl;
  wire[1:0] for_3_mux1h_25_nl;
  wire not_673_nl;
  wire[1:0] for_3_and_25_nl;
  wire[1:0] for_3_mux1h_26_nl;
  wire not_674_nl;
  wire[1:0] for_3_and_26_nl;
  wire[1:0] for_3_mux1h_27_nl;
  wire not_675_nl;
  wire[1:0] for_3_and_27_nl;
  wire[1:0] for_3_mux1h_28_nl;
  wire not_676_nl;
  wire[1:0] for_3_and_28_nl;
  wire[1:0] for_3_mux1h_29_nl;
  wire not_677_nl;
  wire[1:0] for_3_and_29_nl;
  wire[1:0] for_3_mux1h_30_nl;
  wire not_678_nl;
  wire[2:0] for_3_and_30_nl;
  wire[2:0] for_3_mux1h_31_nl;
  wire not_679_nl;
  wire[2:0] for_3_mux1h_32_nl;
  wire[15:0] for_3_for_3_mux_1_nl;

  // Interconnect Declarations for Component Instantiations 
  wire [255:0] nl_out_rsci_idat;
  assign nl_out_rsci_idat = {out_rsci_idat_255_224 , out_rsci_idat_223_192 , out_rsci_idat_191_160
      , out_rsci_idat_159_128 , out_rsci_idat_127_96 , out_rsci_idat_95_64 , out_rsci_idat_63_32
      , out_rsci_idat_31_0};
  wire [4:0] nl_for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_rg_s;
  assign nl_for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_rg_s = for_3_read_rom_imem_rom_map_1_sdt_1_29_0[10:6];
  wire  nl_mips_sort_core_core_fsm_inst_for_2_C_1_tr0;
  assign nl_mips_sort_core_core_fsm_inst_for_2_C_1_tr0 = z_out_2[3];
  wire  nl_mips_sort_core_core_fsm_inst_for_4_C_2_tr0;
  assign nl_mips_sort_core_core_fsm_inst_for_4_C_2_tr0 = z_out_2[3];
  ccs_in_v1 #(.rscid(32'sd1),
  .width(32'sd256)) A_in_rsci (
      .dat(A_in_rsc_dat),
      .idat(A_in_rsci_idat)
    );
  ccs_out_v1 #(.rscid(32'sd2),
  .width(32'sd256)) out_rsci (
      .idat(nl_out_rsci_idat[255:0]),
      .dat(out_rsc_dat)
    );
  ccs_out_v1 #(.rscid(32'sd3),
  .width(32'sd32)) n_inst_out_rsci (
      .idat(n_inst_out_rsci_idat),
      .dat(n_inst_out_rsc_dat)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) A_in_triosy_obj (
      .ld(reg_n_inst_out_triosy_obj_ld_cse),
      .lz(A_in_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) out_triosy_obj (
      .ld(reg_n_inst_out_triosy_obj_ld_cse),
      .lz(out_triosy_lz)
    );
  mgc_io_sync_v2 #(.valid(32'sd0)) n_inst_out_triosy_obj (
      .ld(reg_n_inst_out_triosy_obj_ld_cse),
      .lz(n_inst_out_triosy_lz)
    );
  mgc_shift_l_v5 #(.width_a(32'sd32),
  .signd_a(32'sd0),
  .width_s(32'sd5),
  .width_z(32'sd32)) for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_rg (
      .a(reg_rsci_data_out_d),
      .s(nl_for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_rg_s[4:0]),
      .z(for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt)
    );
  mips_sort_core_wait_dp mips_sort_core_wait_dp_inst (
      .reg_rsci_en_d(reg_rsci_en_d),
      .dmem_rsci_en_d(dmem_rsci_en_d),
      .for_3_read_rom_imem_rom_map_1_cmp_en(for_3_read_rom_imem_rom_map_1_cmp_en),
      .reg_rsci_cgo(reg_reg_rsci_cgo_ir_cse),
      .reg_rsci_cgo_ir_unreg(or_334_rmff),
      .dmem_rsci_cgo(reg_dmem_rsci_cgo_ir_cse),
      .dmem_rsci_cgo_ir_unreg(or_333_rmff),
      .for_3_read_rom_imem_rom_map_1_cmp_cgo(for_3_read_rom_imem_rom_map_1_cmp_cgo)
    );
  mips_sort_core_core_fsm mips_sort_core_core_fsm_inst (
      .clk(clk),
      .rst(rst),
      .fsm_output(fsm_output),
      .reg_vinit_C_1_tr0(and_dcpl_30),
      .for_2_C_1_tr0(nl_mips_sort_core_core_fsm_inst_for_2_C_1_tr0),
      .for_3_C_6_tr0(for_3_else_else_else_else_else_else_else_else_else_nor_1_itm),
      .for_4_C_2_tr0(nl_mips_sort_core_core_fsm_inst_for_4_C_2_tr0)
    );
  assign nor_24_cse = ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[2]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[4]));
  assign reg_n_inst_out_if_and_cse = (fsm_output[14]) & (z_out_2[3]);
  assign and_262_tmp = and_dcpl_102 & nor_89_cse;
  assign and_558_itm = for_1_for_1_nor_itm & (fsm_output[10]);
  assign and_560_itm = (~ for_1_for_1_nor_itm) & (fsm_output[10]);
  assign for_1_or_ssc = (fsm_output[0]) | (fsm_output[1]) | (fsm_output[7]) | dmem_vinit_ndx_5_0_sva_mx0c3
      | dmem_vinit_ndx_5_0_sva_mx0c4;
  assign or_386_cse = (fsm_output[14]) | (fsm_output[4]);
  assign for_2_i_mux_nl = MUX_v_3_2_2(dmem_vinit_ndx_5_0_sva_2_0, (z_out_2[2:0]),
      or_386_cse);
  assign nand_nl = ~((~((fsm_output[3]) | (fsm_output[12]) | (fsm_output[13]))) &
      (~((fsm_output[14]) | (fsm_output[4]))));
  assign for_2_i_for_2_i_and_itm = MUX_v_3_2_2(3'b000, for_2_i_mux_nl, nand_nl);
  assign or_333_rmff = and_422_cse | or_dcpl_123 | (fsm_output[13]) | (fsm_output[2])
      | (fsm_output[4]) | (fsm_output[1]) | (and_dcpl_110 & (fsm_output[9])) | (or_235_cse
      & and_dcpl_104 & (mux_2_itm_3_0[0]) & (~ (mux_2_itm_3_0[2])) & (fsm_output[8]));
  assign mux_59_nl = MUX_s_1_2_2((~ (mux_2_itm_3_0[3])), (mux_2_itm_3_0[3]), mux_2_itm_3_0[2]);
  assign mux_60_cse = MUX_s_1_2_2(nor_89_cse, mux_59_nl, mux_2_itm_3_0[0]);
  assign mux_42_nl = MUX_s_1_2_2((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5]), nand_13_cse,
      for_3_read_rom_imem_rom_map_1_sdt_1_29_0[1]);
  assign mux_43_nl = MUX_s_1_2_2(mux_42_nl, or_200_cse, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[0]);
  assign or_201_nl = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[2]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[4])
      | mux_43_nl;
  assign mux_44_nl = MUX_s_1_2_2(or_201_nl, mux_tmp_31, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29]);
  assign nor_79_nl = ~((mux_2_itm_3_0[0]) | mux_2_itm_4 | (mux_2_itm_3_0[3:1]!=3'b001));
  assign mux_41_nl = MUX_s_1_2_2(mux_tmp_31, nor_79_nl, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29]);
  assign mux_45_nl = MUX_s_1_2_2(mux_44_nl, mux_41_nl, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[27]);
  assign mux_46_nl = MUX_s_1_2_2(mux_45_nl, mux_tmp_31, or_229_cse);
  assign nor_29_nl = ~((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5:1]!=5'b10101));
  assign nor_30_nl = ~((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5:2]!=4'b1000));
  assign mux_22_nl = MUX_s_1_2_2(nor_29_nl, nor_30_nl, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[0]);
  assign nor_80_nl = ~((~ (mux_2_itm_3_0[3])) | (mux_2_itm_3_0[1]));
  assign nor_81_nl = ~((mux_2_itm_3_0[3]) | (~ (mux_2_itm_3_0[1])));
  assign mux_47_nl = MUX_s_1_2_2(nor_80_nl, nor_81_nl, mux_2_itm_4);
  assign and_615_nl = nor_8_cse & mux_47_nl;
  assign mux_49_nl = MUX_s_1_2_2(mux_22_nl, and_615_nl, or_235_cse);
  assign or_217_nl = (for_3_read_rom_imem_rom_map_1_cmp_data_out[27]) | nor_93_cse;
  assign mux_52_nl = MUX_s_1_2_2((~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[28])),
      (for_3_read_rom_imem_rom_map_1_cmp_data_out[28]), for_3_read_rom_imem_rom_map_1_cmp_data_out[27]);
  assign mux_55_nl = MUX_s_1_2_2(or_217_nl, mux_52_nl, for_3_read_rom_imem_rom_map_1_cmp_data_out[29]);
  assign or_218_nl = (for_3_read_rom_imem_rom_map_1_cmp_data_out[31]) | mux_55_nl;
  assign mux_50_nl = MUX_s_1_2_2(or_tmp_74, (~ or_tmp_74), for_3_read_rom_imem_rom_map_1_cmp_data_out[29]);
  assign mux_51_nl = MUX_s_1_2_2(mux_50_nl, or_tmp_74, for_3_read_rom_imem_rom_map_1_cmp_data_out[31]);
  assign mux_56_nl = MUX_s_1_2_2(or_218_nl, mux_51_nl, for_3_read_rom_imem_rom_map_1_cmp_data_out[26]);
  assign or_421_nl = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[3]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5]);
  assign mux_62_nl = MUX_s_1_2_2(or_421_nl, nand_13_cse, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[1]);
  assign mux_63_nl = MUX_s_1_2_2(mux_62_nl, or_200_cse, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[0]);
  assign or_227_nl = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[2]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[4])
      | mux_63_nl;
  assign mux_64_nl = MUX_s_1_2_2(or_227_nl, mux_tmp_49, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29]);
  assign nor_90_nl = ~(mux_2_itm_4 | (~((mux_2_itm_3_0[1]) & mux_60_cse)));
  assign mux_61_nl = MUX_s_1_2_2(mux_tmp_49, nor_90_nl, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29]);
  assign mux_65_nl = MUX_s_1_2_2(mux_64_nl, mux_61_nl, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[27]);
  assign mux_66_nl = MUX_s_1_2_2(mux_65_nl, mux_tmp_49, or_229_cse);
  assign or_334_rmff = ((~ mux_46_nl) & (fsm_output[7])) | (fsm_output[11:10]!=2'b00)
      | (mux_49_nl & (fsm_output[9])) | (~(exit_reg_vinit_sva | (~((fsm_output[2:1]!=2'b00)))))
      | ((~ mux_56_nl) & (fsm_output[6])) | ((~ mux_66_nl) & (fsm_output[8]));
  assign for_1_nor_5_cse = ~((dmem_vinit_ndx_5_0_sva_2_0[1:0]!=2'b00));
  assign or_235_cse = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[28]) | for_3_read_rom_imem_rom_map_1_sdt_1_31
      | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[26]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29])
      | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[27]);
  assign or_229_cse = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[26]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[28])
      | for_3_read_rom_imem_rom_map_1_sdt_1_31;
  assign or_248_nl = (for_3_read_rom_imem_rom_map_1_cmp_data_out[1:0]!=2'b00);
  assign or_247_nl = (for_3_read_rom_imem_rom_map_1_cmp_data_out[1:0]!=2'b10);
  assign mux_81_nl = MUX_s_1_2_2((~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[0])),
      or_247_nl, for_3_read_rom_imem_rom_map_1_cmp_data_out[3]);
  assign mux_82_nl = MUX_s_1_2_2(or_248_nl, mux_81_nl, for_3_read_rom_imem_rom_map_1_cmp_data_out[5]);
  assign nor_93_cse = ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[28]) | (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[4])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[2]) | mux_82_nl)));
  assign or_375_ssc = (fsm_output[9]) | (fsm_output[2]) | or_dcpl_137;
  assign nand_26_cse = ~((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[27]) & for_3_else_nor_1_itm);
  assign and_cse = for_3_if_else_else_else_for_3_if_else_else_else_nand_itm & for_3_if_else_else_and_1_psp;
  assign for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_1_nl = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[3])
      & exit_reg_vinit_sva;
  assign for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm = MUX_v_32_2_2(32'b00000000000000000000000000000000,
      reg_rsci_data_out_d, for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_1_nl);
  assign nl_for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm = conv_s2u_17_30(z_out_1)
      + for_3_acc_psp;
  assign for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm = nl_for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[29:0];
  assign and_602_itm = for_3_if_else_for_3_if_else_nand_itm & exit_reg_vinit_sva_dfm
      & for_3_if_else_else_and_1_psp & (fsm_output[8]);
  assign and_604_itm = (~(exit_reg_vinit_sva_dfm & for_3_if_else_for_3_if_else_nand_itm
      & for_3_if_else_else_and_1_psp)) & (fsm_output[8]);
  assign and_606_itm = for_1_for_1_nor_itm & (fsm_output[9]);
  assign pc_or_3_cse = (~ or_dcpl_120) | and_602_itm | and_604_itm | and_606_itm;
  assign pc_and_1_ssc = (fsm_output[4]) | (fsm_output[11]);
  assign and_682_cse = (~(nand_26_cse & for_3_else_else_else_else_else_else_else_else_else_if_equal_svs
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[28]) & for_3_else_else_else_else_else_else_else_else_else_nor_1_itm
      & for_3_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_nand_tmp
      & for_3_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_nand_itm
      & for_3_else_else_else_else_else_else_for_3_else_else_else_else_else_else_nand_itm
      & for_3_else_else_else_else_else_for_3_else_else_else_else_else_nand_itm &
      for_3_else_else_else_else_for_3_else_else_else_else_nand_itm & exit_reg_vinit_sva
      & exit_reg_vinit_sva_dfm & (~ (fsm_output[9])))) & for_1_for_1_nor_itm;
  assign mux_99_nl = MUX_s_1_2_2(and_606_itm, (fsm_output[9]), fsm_output[11]);
  assign mux_100_nl = MUX_s_1_2_2(mux_99_nl, (~ (fsm_output[11])), fsm_output[4]);
  assign mux_101_nl = MUX_s_1_2_2(mux_100_nl, and_682_cse, fsm_output[10]);
  assign or_453_cse = mux_101_nl | (fsm_output[8:7]!=2'b00);
  assign pc_and_cse = and_602_itm & or_dcpl_120;
  assign pc_and_62_cse = and_604_itm & or_dcpl_120;
  assign pc_and_63_cse = and_606_itm & or_dcpl_120;
  assign nand_13_cse = ~((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[3]) & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5]));
  assign or_200_cse = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[3]) | (~ (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5]));
  assign nor_89_cse = ~((mux_2_itm_3_0[3:2]!=2'b00));
  assign nor_8_cse = ~((mux_2_itm_3_0[2]) | (~ (mux_2_itm_3_0[0])));
  assign and_111_cse_sva_1 = (mux_2_itm_3_0==4'b1101) & mux_2_itm_4;
  assign for_3_else_for_3_else_for_3_else_and_1_nl = MUX_v_2_2_2(2'b00, pc_sva_dfm_6_1_0,
      for_3_else_and_1_ssc_1);
  assign nand_22_nl = ~((~(((~(for_3_else_else_else_else_for_3_else_else_else_else_nand_itm
      & for_3_else_else_else_else_else_for_3_else_else_else_else_else_nand_itm &
      for_3_else_else_else_else_else_else_for_3_else_else_else_else_else_else_nand_itm))
      | (~(for_3_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_nand_itm
      & for_3_else_else_else_else_else_else_else_else_and_1_ssc_1 & exit_reg_vinit_sva)))
      & for_3_else_and_1_ssc_1)) & for_1_for_1_nor_itm);
  assign pc_sva_1_0_mx2 = MUX_v_2_2_2(for_3_else_for_3_else_for_3_else_and_1_nl,
      pc_sva_1_0, nand_22_nl);
  assign for_3_else_else_else_else_else_else_else_else_and_1_ssc_1 = for_3_else_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_else_nand_tmp_1
      & for_3_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_nand_tmp;
  assign for_3_else_else_else_else_else_else_else_else_and_ssc_1 = (~ for_3_else_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_else_nand_tmp_1)
      & for_3_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_nand_tmp;
  assign for_3_else_else_else_else_else_else_and_1_tmp_2 = for_3_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_nand_itm
      & for_3_else_else_else_else_else_else_for_3_else_else_else_else_else_else_nand_itm;
  assign for_3_else_and_1_ssc_1 = exit_reg_vinit_sva_dfm & nand_26_cse;
  assign for_3_and_1_m1c = for_3_else_and_1_ssc_1 & for_1_for_1_nor_itm;
  assign for_3_nand_ssc = ~(for_1_for_1_nor_itm & (~(for_3_else_else_else_else_else_else_else_else_and_3_ssc
      & for_3_and_1_m1c)));
  assign for_3_and_ssc = (~ for_3_else_and_1_ssc_1) & for_1_for_1_nor_itm;
  assign for_3_and_2_ssc = for_3_else_else_else_nand_ssc & for_3_and_1_m1c;
  assign for_3_and_4_ssc = for_3_else_else_else_else_else_else_and_3_ssc & for_3_and_1_m1c;
  assign pc_sva_dfm_16_27_2_mx1w1_25_24 = MUX1HOT_v_2_4_2(pc_sva_dfm_25_24, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[25:24]),
      (for_3_acc_psp[25:24]), (pc_sva_dfm_6_31_2[25:24]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign pc_sva_dfm_16_27_2_mx1w1_23_22 = MUX1HOT_v_2_4_2(pc_sva_dfm_23_22, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[23:22]),
      (for_3_acc_psp[23:22]), (pc_sva_dfm_6_31_2[23:22]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign pc_sva_dfm_16_27_2_mx1w1_21_20 = MUX1HOT_v_2_4_2(pc_sva_dfm_21_20, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[21:20]),
      (for_3_acc_psp[21:20]), (pc_sva_dfm_6_31_2[21:20]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign pc_sva_dfm_16_27_2_mx1w1_19_18 = MUX1HOT_v_2_4_2(pc_sva_dfm_19_18, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[19:18]),
      (for_3_acc_psp[19:18]), (pc_sva_dfm_6_31_2[19:18]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign pc_sva_dfm_16_27_2_mx1w1_17_16 = MUX1HOT_v_2_4_2(pc_sva_dfm_17_16, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[17:16]),
      (for_3_acc_psp[17:16]), (pc_sva_dfm_6_31_2[17:16]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign pc_sva_dfm_16_27_2_mx1w1_15_14 = MUX1HOT_v_2_4_2(pc_sva_dfm_15_14, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[15:14]),
      (for_3_acc_psp[15:14]), (pc_sva_dfm_6_31_2[15:14]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign pc_sva_dfm_16_27_2_mx1w1_13_12 = MUX1HOT_v_2_4_2(pc_sva_dfm_13_12, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[13:12]),
      (for_3_acc_psp[13:12]), (pc_sva_dfm_6_31_2[13:12]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign pc_sva_dfm_16_27_2_mx1w1_11_10 = MUX1HOT_v_2_4_2(pc_sva_dfm_11_10, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[11:10]),
      (for_3_acc_psp[11:10]), (pc_sva_dfm_6_31_2[11:10]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign pc_sva_dfm_16_27_2_mx1w1_9_8 = MUX1HOT_v_2_4_2(pc_sva_dfm_9_8, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[9:8]),
      (for_3_acc_psp[9:8]), (pc_sva_dfm_6_31_2[9:8]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign pc_sva_dfm_16_27_2_mx1w1_7_6 = MUX1HOT_v_2_4_2(pc_sva_dfm_7_6, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[7:6]),
      (for_3_acc_psp[7:6]), (pc_sva_dfm_6_31_2[7:6]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign pc_sva_dfm_16_27_2_mx1w1_5_0 = MUX1HOT_v_6_4_2(pc_sva_dfm_5_0, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5:0]),
      (for_3_acc_psp[5:0]), (pc_sva_dfm_6_31_2[5:0]), {for_3_nand_ssc , for_3_and_ssc
      , for_3_and_2_ssc , for_3_and_4_ssc});
  assign for_3_else_else_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_else_else_and_1_seb_1
      = (for_3_read_rom_imem_rom_map_1_cmp_data_out[29]) & (for_3_read_rom_imem_rom_map_1_cmp_data_out[27])
      & (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[31]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[28])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[26])));
  assign for_3_else_else_else_nand_ssc = ~(for_3_else_else_else_and_tmp_1 & for_3_else_else_else_else_else_else_and_1_tmp_2
      & for_3_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_nand_tmp
      & (~((~ for_3_else_else_else_else_else_else_else_else_else_if_equal_svs) &
      for_3_else_else_else_else_else_else_else_else_and_ssc_1)));
  assign for_3_else_else_else_else_else_else_else_else_and_3_ssc = for_3_else_else_else_else_else_else_else_else_else_if_equal_svs
      & for_3_else_else_else_else_else_else_else_else_and_ssc_1 & for_3_else_else_else_else_else_else_and_1_tmp_2
      & for_3_else_else_else_and_tmp_1;
  assign for_3_else_else_else_else_else_else_and_3_ssc = for_3_else_else_else_else_else_else_else_else_and_1_ssc_1
      & for_3_else_else_else_else_else_else_and_1_tmp_2 & for_3_else_else_else_and_tmp_1;
  assign for_3_else_else_else_for_3_else_else_else_mux1h_nl = MUX1HOT_v_2_3_2((for_3_acc_psp[29:28]),
      pc_sva_dfm_29_28, (pc_sva_dfm_6_31_2[29:28]), {for_3_else_else_else_nand_ssc
      , for_3_else_else_else_else_else_else_else_else_and_3_ssc , for_3_else_else_else_else_else_else_and_3_ssc});
  assign pc_sva_dfm_15_31_30 = MUX_v_2_2_2(2'b00, for_3_else_else_else_for_3_else_else_else_mux1h_nl,
      for_3_else_and_1_ssc_1);
  assign for_3_else_else_else_for_3_else_else_else_mux1h_2_nl = MUX1HOT_v_2_3_2((for_3_acc_psp[27:26]),
      pc_sva_dfm_27_26, (pc_sva_dfm_6_31_2[27:26]), {for_3_else_else_else_nand_ssc
      , for_3_else_else_else_else_else_else_else_else_and_3_ssc , for_3_else_else_else_else_else_else_and_3_ssc});
  assign pc_sva_dfm_15_29_28 = MUX_v_2_2_2(2'b00, for_3_else_else_else_for_3_else_else_else_mux1h_2_nl,
      for_3_else_and_1_ssc_1);
  assign for_3_else_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_else_nand_tmp_1
      = ~((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[28]) & for_3_else_else_else_else_else_else_else_else_else_nor_1_itm);
  assign for_3_else_else_else_and_tmp_1 = for_3_else_else_else_else_else_for_3_else_else_else_else_else_nand_itm
      & for_3_else_else_else_else_for_3_else_else_else_else_nand_itm & exit_reg_vinit_sva;
  assign pc_sva_dfm_16_31_28_mx0_3_2 = MUX_v_2_2_2(pc_sva_dfm_29_28, pc_sva_dfm_15_31_30,
      for_1_for_1_nor_itm);
  assign pc_sva_dfm_16_31_28_mx0_1_0 = MUX_v_2_2_2(pc_sva_dfm_27_26, pc_sva_dfm_15_29_28,
      for_1_for_1_nor_itm);
  assign or_tmp_14 = (for_3_read_rom_imem_rom_map_1_cmp_data_out[26]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[28]);
  assign or_40_cse = (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[27:26]!=2'b01)))
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[28]);
  assign or_39_nl = (for_3_read_rom_imem_rom_map_1_cmp_data_out[27]) | (~ or_tmp_14);
  assign mux_tmp_9 = MUX_s_1_2_2(or_40_cse, or_39_nl, for_3_read_rom_imem_rom_map_1_cmp_data_out[29]);
  assign or_dcpl_36 = or_tmp_14 | (for_3_read_rom_imem_rom_map_1_cmp_data_out[27])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[29]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[31]);
  assign and_dcpl_30 = exit_reg_vinit_sva_dfm & for_1_for_1_nor_itm;
  assign nand_5_cse = ~((dmem_vinit_ndx_5_0_sva_2_0[1:0]==2'b11));
  assign and_dcpl_62 = ~(mux_2_itm_4 | (mux_2_itm_3_0[1]));
  assign and_dcpl_68 = (~(or_tmp_14 | (for_3_read_rom_imem_rom_map_1_cmp_data_out[27])))
      & (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[29]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[31])));
  assign and_dcpl_73 = (~((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[27]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29])
      | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[26]))) & (~(for_3_read_rom_imem_rom_map_1_sdt_1_31
      | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[28])));
  assign and_dcpl_84 = (dmem_vinit_ndx_5_0_sva_2_0[1:0]==2'b01);
  assign or_dcpl_109 = (dmem_vinit_ndx_5_0_sva_2_0[1:0]!=2'b01);
  assign and_dcpl_86 = (dmem_vinit_ndx_5_0_sva_2_0[1:0]==2'b10);
  assign or_dcpl_111 = (dmem_vinit_ndx_5_0_sva_2_0[1:0]!=2'b10);
  assign and_dcpl_88 = (dmem_vinit_ndx_5_0_sva_2_0[1:0]==2'b11);
  assign or_dcpl_120 = (fsm_output[9:8]!=2'b00);
  assign and_dcpl_102 = (~ mux_2_itm_4) & (mux_2_itm_3_0[1]);
  assign or_dcpl_123 = (fsm_output[3]) | (fsm_output[12]);
  assign and_dcpl_104 = mux_2_itm_4 & (mux_2_itm_3_0[1]);
  assign and_dcpl_105 = and_dcpl_104 & (mux_2_itm_3_0[0]);
  assign and_dcpl_110 = or_235_cse & and_dcpl_105 & (mux_2_itm_3_0[3:2]==2'b10);
  assign or_tmp_60 = (mux_2_itm_3_0[2:1]!=2'b01);
  assign or_196_nl = mux_2_itm_4 | (mux_2_itm_3_0[2:1]!=2'b10);
  assign mux_38_nl = MUX_s_1_2_2(or_tmp_60, (~ or_tmp_60), mux_2_itm_3_0[3]);
  assign mux_39_nl = MUX_s_1_2_2(mux_38_nl, or_tmp_60, mux_2_itm_4);
  assign mux_tmp_31 = MUX_s_1_2_2(or_196_nl, mux_39_nl, mux_2_itm_3_0[0]);
  assign or_tmp_74 = (for_3_read_rom_imem_rom_map_1_cmp_data_out[28:27]!=2'b01);
  assign mux_57_cse = MUX_s_1_2_2((mux_2_itm_3_0[2]), (mux_2_itm_3_0[3]), mux_2_itm_3_0[0]);
  assign or_221_nl = (mux_2_itm_3_0[1]) | (~ mux_57_cse);
  assign or_220_nl = (mux_2_itm_3_0[2:0]!=3'b011);
  assign mux_tmp_49 = MUX_s_1_2_2(or_221_nl, or_220_nl, mux_2_itm_4);
  assign or_tmp_92 = mux_2_itm_4 | (mux_2_itm_3_0[3:1]!=3'b110);
  assign mux_tmp_58 = MUX_s_1_2_2((~ (mux_2_itm_3_0[1])), (mux_2_itm_3_0[1]), mux_2_itm_3_0[2]);
  assign or_tmp_99 = (mux_2_itm_3_0[2]) | (~ and_dcpl_105);
  assign or_dcpl_137 = (fsm_output[8:7]!=2'b00);
  assign or_tmp_130 = ((~ (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[0])) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[3])
      | (~ (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5])) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[2])
      | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[4])) & and_dcpl_73 & (fsm_output[7]);
  assign or_tmp_137 = and_dcpl_84 & (~ (dmem_vinit_ndx_5_0_sva_2_0[2])) & (fsm_output[13]);
  assign or_tmp_140 = and_dcpl_86 & (~ (dmem_vinit_ndx_5_0_sva_2_0[2])) & (fsm_output[13]);
  assign or_tmp_143 = and_dcpl_88 & (~ (dmem_vinit_ndx_5_0_sva_2_0[2])) & (fsm_output[13]);
  assign or_tmp_146 = for_1_nor_5_cse & (dmem_vinit_ndx_5_0_sva_2_0[2]) & (fsm_output[13]);
  assign or_tmp_149 = and_dcpl_84 & (dmem_vinit_ndx_5_0_sva_2_0[2]) & (fsm_output[13]);
  assign or_tmp_152 = and_dcpl_86 & (dmem_vinit_ndx_5_0_sva_2_0[2]) & (fsm_output[13]);
  assign or_tmp_155 = and_dcpl_88 & (dmem_vinit_ndx_5_0_sva_2_0[2]) & (fsm_output[13]);
  assign or_tmp_161 = ~((fsm_output[9]) | (fsm_output[2]) | (fsm_output[8]) | (fsm_output[6])
      | (fsm_output[1]) | (fsm_output[7]));
  assign and_404_cse = (~ for_3_else_else_else_else_else_else_else_else_else_nor_1_itm)
      & (fsm_output[11]);
  assign and_406_cse = (z_out_2[3]) & (fsm_output[4]);
  assign and_422_cse = or_235_cse & and_dcpl_105 & nor_89_cse & (fsm_output[7]);
  assign or_tmp_186 = (~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[28])) & (fsm_output[6]);
  assign or_tmp_187 = (for_3_read_rom_imem_rom_map_1_cmp_data_out[28]) & (fsm_output[6]);
  assign and_470_cse = (~((fsm_output[9]) | (fsm_output[8]) | (fsm_output[6]))) &
      (~((fsm_output[1]) | (fsm_output[7])));
  assign or_tmp_221 = or_dcpl_120 | (fsm_output[7]);
  assign or_tmp_232 = ~((fsm_output[11:10]!=2'b00));
  assign out_rsci_idat_63_32_mx0c1 = (or_dcpl_109 | (dmem_vinit_ndx_5_0_sva_2_0[2]))
      & (fsm_output[13]);
  assign out_rsci_idat_95_64_mx0c1 = (or_dcpl_111 | (dmem_vinit_ndx_5_0_sva_2_0[2]))
      & (fsm_output[13]);
  assign out_rsci_idat_127_96_mx0c1 = (nand_5_cse | (dmem_vinit_ndx_5_0_sva_2_0[2]))
      & (fsm_output[13]);
  assign out_rsci_idat_159_128_mx0c1 = ((dmem_vinit_ndx_5_0_sva_2_0!=3'b100)) & (fsm_output[13]);
  assign out_rsci_idat_191_160_mx0c1 = (or_dcpl_109 | (~ (dmem_vinit_ndx_5_0_sva_2_0[2])))
      & (fsm_output[13]);
  assign out_rsci_idat_223_192_mx0c1 = (or_dcpl_111 | (~ (dmem_vinit_ndx_5_0_sva_2_0[2])))
      & (fsm_output[13]);
  assign out_rsci_idat_255_224_mx0c1 = (nand_5_cse | (~ (dmem_vinit_ndx_5_0_sva_2_0[2])))
      & (fsm_output[13]);
  assign dmem_vinit_ndx_5_0_sva_mx0c3 = and_404_cse | (fsm_output[10]) | and_406_cse;
  assign dmem_vinit_ndx_5_0_sva_mx0c4 = (for_3_else_else_else_else_else_else_else_else_else_nor_1_itm
      & (fsm_output[11])) | or_dcpl_123 | (fsm_output[14:13]!=2'b00) | (and_dcpl_30
      & (fsm_output[2])) | ((~ (z_out_2[3])) & (fsm_output[4]));
  assign or_357_ssc = and_dcpl_73 & (fsm_output[7]);
  assign or_358_ssc = or_235_cse & and_dcpl_62 & (~ (mux_2_itm_3_0[0])) & (mux_2_itm_3_0[2])
      & (fsm_output[7]);
  assign or_359_ssc = or_235_cse & and_dcpl_62 & (mux_2_itm_3_0[0]) & (mux_2_itm_3_0[3])
      & (fsm_output[7]);
  assign mux_87_nl = MUX_s_1_2_2(and_dcpl_102, (mux_2_itm_3_0[1]), mux_2_itm_3_0[0]);
  assign or_259_nl = (mux_2_itm_3_0[1:0]!=2'b00) | mux_2_itm_4;
  assign mux_88_nl = MUX_s_1_2_2((~ mux_87_nl), or_259_nl, mux_2_itm_3_0[2]);
  assign mux_85_nl = MUX_s_1_2_2((~ mux_2_itm_4), mux_2_itm_4, mux_2_itm_3_0[1]);
  assign nand_15_nl = ~((mux_2_itm_3_0[0]) & mux_85_nl);
  assign or_258_nl = (~((mux_2_itm_3_0[1:0]!=2'b10))) | mux_2_itm_4;
  assign mux_86_nl = MUX_s_1_2_2(nand_15_nl, or_258_nl, mux_2_itm_3_0[2]);
  assign mux_89_nl = MUX_s_1_2_2(mux_88_nl, mux_86_nl, mux_2_itm_3_0[3]);
  assign or_360_ssc = mux_89_nl & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29])
      & (fsm_output[7]);
  assign or_361_ssc = and_dcpl_73 & (fsm_output[8]);
  assign or_362_ssc = or_235_cse & (~ (mux_2_itm_3_0[1])) & (fsm_output[8]);
  assign or_363_ssc = or_235_cse & (mux_2_itm_3_0[1]) & (fsm_output[8]);
  assign and_617_nl = ((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[28:26]!=3'b000)
      | for_3_read_rom_imem_rom_map_1_sdt_1_31) & ((mux_2_itm_3_0[1]) | mux_2_itm_4
      | (~ mux_57_cse));
  assign mux_92_nl = MUX_s_1_2_2(mux_60_cse, nor_8_cse, mux_2_itm_4);
  assign and_618_nl = (mux_2_itm_3_0[1]) & mux_92_nl;
  assign mux_94_nl = MUX_s_1_2_2(and_617_nl, and_618_nl, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29]);
  assign or_365_ssc = and_470_cse | (mux_94_nl & (fsm_output[7]));
  assign nor_105_seb = ~(or_360_ssc | or_361_ssc | or_365_ssc);
  assign nor_108_cse = ~((fsm_output[1]) | or_tmp_187);
  assign mux1h_7_nl = MUX1HOT_s_1_7_2((for_3_acc_psp[29]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[15]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[31]), (reg_rsci_data_out_d[31]),
      (z_out_2[31]), (dmem_rsci_data_out_d[31]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[31]),
      {or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc , or_363_ssc
      , (fsm_output[9])});
  assign and_619_nl = mux1h_7_nl & (~((fsm_output[1]) | or_358_ssc)) & nor_105_seb;
  assign mux1h_16_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[28]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[14]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[30]), (reg_rsci_data_out_d[30]),
      (z_out_2[30]), (dmem_rsci_data_out_d[30]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[30]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_621_nl = mux1h_16_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_17_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[27]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[13]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[29]), (reg_rsci_data_out_d[29]),
      (z_out_2[29]), (dmem_rsci_data_out_d[29]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[29]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_622_nl = mux1h_17_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_18_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[26]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[12]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[28]), (reg_rsci_data_out_d[28]),
      (z_out_2[28]), (dmem_rsci_data_out_d[28]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[28]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_623_nl = mux1h_18_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_19_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[25]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[11]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[27]), (reg_rsci_data_out_d[27]),
      (z_out_2[27]), (dmem_rsci_data_out_d[27]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[27]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_624_nl = mux1h_19_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_20_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[24]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[10]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[26]), (reg_rsci_data_out_d[26]),
      (z_out_2[26]), (dmem_rsci_data_out_d[26]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[26]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_625_nl = mux1h_20_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_21_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[23]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[9]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[25]), (reg_rsci_data_out_d[25]),
      (z_out_2[25]), (dmem_rsci_data_out_d[25]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[25]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_626_nl = mux1h_21_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_22_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[22]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[8]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[24]), (reg_rsci_data_out_d[24]),
      (z_out_2[24]), (dmem_rsci_data_out_d[24]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[24]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_627_nl = mux1h_22_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_23_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[21]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[7]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[23]), (reg_rsci_data_out_d[23]),
      (z_out_2[23]), (dmem_rsci_data_out_d[23]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[23]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_628_nl = mux1h_23_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_24_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[20]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[6]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[22]), (reg_rsci_data_out_d[22]),
      (z_out_2[22]), (dmem_rsci_data_out_d[22]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[22]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_629_nl = mux1h_24_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_25_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[19]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[5]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[21]), (reg_rsci_data_out_d[21]),
      (z_out_2[21]), (dmem_rsci_data_out_d[21]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[21]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_630_nl = mux1h_25_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_26_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[18]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[4]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[20]), (reg_rsci_data_out_d[20]),
      (z_out_2[20]), (dmem_rsci_data_out_d[20]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[20]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_631_nl = mux1h_26_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_27_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[17]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[3]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[19]), (reg_rsci_data_out_d[19]),
      (z_out_2[19]), (dmem_rsci_data_out_d[19]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[19]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_632_nl = mux1h_27_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_28_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[16]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[2]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[18]), (reg_rsci_data_out_d[18]),
      (z_out_2[18]), (dmem_rsci_data_out_d[18]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[18]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_633_nl = mux1h_28_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_29_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[15]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[1]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[17]), (reg_rsci_data_out_d[17]),
      (z_out_2[17]), (dmem_rsci_data_out_d[17]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[17]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_634_nl = mux1h_29_nl & (~ or_358_ssc) & nor_105_seb;
  assign mux1h_30_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[14]), (for_3_read_rom_imem_rom_map_1_cmp_data_out[0]),
      (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[16]), (reg_rsci_data_out_d[16]),
      (z_out_2[16]), (dmem_rsci_data_out_d[16]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[16]),
      {(fsm_output[1]) , or_tmp_186 , or_tmp_187 , or_357_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_635_nl = mux1h_30_nl & (~ or_358_ssc) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_1_nl = (reg_rsci_data_out_d[15])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[15]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_1_nl
      = (reg_rsci_data_out_d[15]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[15]);
  assign mux1h_31_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[13]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[15]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_1_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_1_nl,
      (z_out_2[15]), (dmem_rsci_data_out_d[15]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[15]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_636_nl = mux1h_31_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_3_nl = (reg_rsci_data_out_d[14])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[14]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_3_nl
      = (reg_rsci_data_out_d[14]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[14]);
  assign mux1h_32_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[12]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[14]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_3_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_3_nl,
      (z_out_2[14]), (dmem_rsci_data_out_d[14]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[14]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_637_nl = mux1h_32_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_4_nl = (reg_rsci_data_out_d[13])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[13]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_4_nl
      = (reg_rsci_data_out_d[13]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[13]);
  assign mux1h_33_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[11]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[13]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_4_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_4_nl,
      (z_out_2[13]), (dmem_rsci_data_out_d[13]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[13]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_638_nl = mux1h_33_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_5_nl = (reg_rsci_data_out_d[12])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[12]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_5_nl
      = (reg_rsci_data_out_d[12]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[12]);
  assign mux1h_34_nl = MUX1HOT_s_1_7_2((for_3_acc_psp[10]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[12]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_5_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_5_nl,
      (z_out_2[12]), (dmem_rsci_data_out_d[12]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[12]),
      {or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc , or_363_ssc
      , (fsm_output[9])});
  assign and_639_nl = mux1h_34_nl & nor_108_cse & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_6_nl = (reg_rsci_data_out_d[11])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[11]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_6_nl
      = (reg_rsci_data_out_d[11]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[11]);
  assign mux1h_35_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[9]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[11]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_6_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_6_nl,
      (z_out_2[11]), (dmem_rsci_data_out_d[11]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[11]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_640_nl = mux1h_35_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_7_nl = (reg_rsci_data_out_d[10])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[10]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_7_nl
      = (reg_rsci_data_out_d[10]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[10]);
  assign mux1h_36_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[8]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[10]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_7_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_7_nl,
      (z_out_2[10]), (dmem_rsci_data_out_d[10]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[10]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_641_nl = mux1h_36_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_8_nl = (reg_rsci_data_out_d[9])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[9]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_8_nl
      = (reg_rsci_data_out_d[9]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[9]);
  assign mux1h_37_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[7]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[9]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_8_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_8_nl,
      (z_out_2[9]), (dmem_rsci_data_out_d[9]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[9]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_642_nl = mux1h_37_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_9_nl = (reg_rsci_data_out_d[8])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[8]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_9_nl
      = (reg_rsci_data_out_d[8]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[8]);
  assign mux1h_38_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[6]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[8]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_9_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_9_nl,
      (z_out_2[8]), (dmem_rsci_data_out_d[8]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[8]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_643_nl = mux1h_38_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_10_nl = (reg_rsci_data_out_d[7])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[7]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_10_nl
      = (reg_rsci_data_out_d[7]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[7]);
  assign mux1h_39_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[5]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[7]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_10_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_10_nl,
      (z_out_2[7]), (dmem_rsci_data_out_d[7]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[7]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_644_nl = mux1h_39_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_11_nl = (reg_rsci_data_out_d[6])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[6]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_11_nl
      = (reg_rsci_data_out_d[6]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[6]);
  assign mux1h_40_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[4]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[6]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_11_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_11_nl,
      (z_out_2[6]), (dmem_rsci_data_out_d[6]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[6]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_645_nl = mux1h_40_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_12_nl = (reg_rsci_data_out_d[5])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_12_nl
      = (reg_rsci_data_out_d[5]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5]);
  assign mux1h_41_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[3]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[5]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_12_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_12_nl,
      (z_out_2[5]), (dmem_rsci_data_out_d[5]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[5]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_646_nl = mux1h_41_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_13_nl = (reg_rsci_data_out_d[4])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[4]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_13_nl
      = (reg_rsci_data_out_d[4]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[4]);
  assign mux1h_42_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[2]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[4]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_13_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_13_nl,
      (z_out_2[4]), (dmem_rsci_data_out_d[4]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[4]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_647_nl = mux1h_42_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_14_nl = (reg_rsci_data_out_d[3])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[3]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_14_nl
      = (reg_rsci_data_out_d[3]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[3]);
  assign mux1h_43_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[1]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[3]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_14_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_14_nl,
      (z_out_2[3]), (dmem_rsci_data_out_d[3]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[3]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_648_nl = mux1h_43_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_15_nl = (reg_rsci_data_out_d[2])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[2]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_15_nl
      = (reg_rsci_data_out_d[2]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[2]);
  assign mux1h_44_nl = MUX1HOT_s_1_8_2(and_111_cse_sva_1, (for_3_acc_psp[0]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[2]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_15_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_15_nl,
      (z_out_2[2]), (dmem_rsci_data_out_d[2]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[2]),
      {(fsm_output[1]) , or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_649_nl = mux1h_44_nl & (~ or_tmp_187) & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_16_nl = (reg_rsci_data_out_d[1])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[1]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_16_nl
      = (reg_rsci_data_out_d[1]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[1]);
  assign mux1h_45_nl = MUX1HOT_s_1_7_2((pc_sva_1_0[1]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[1]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_16_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_16_nl,
      (z_out_2[1]), (dmem_rsci_data_out_d[1]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[1]),
      {or_tmp_186 , or_357_ssc , or_358_ssc , or_359_ssc , or_362_ssc , or_363_ssc
      , (fsm_output[9])});
  assign and_650_nl = mux1h_45_nl & nor_108_cse & nor_105_seb;
  assign for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_2_nl = (reg_rsci_data_out_d[0])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[0]);
  assign for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_2_nl
      = (reg_rsci_data_out_d[0]) | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[0]);
  assign nl_for_3_else_else_else_else_else_else_else_else_else_else_if_acc_nl = conv_s2u_32_33(reg_rsci_data_out_d)
      - conv_s2u_16_33(for_3_read_rom_imem_rom_map_1_sdt_1_29_0[15:0]);
  assign for_3_else_else_else_else_else_else_else_else_else_else_if_acc_nl = nl_for_3_else_else_else_else_else_else_else_else_else_else_if_acc_nl[32:0];
  assign nl_for_3_if_else_else_else_if_acc_nl = conv_s2u_32_33(reg_rsci_data_out_d)
      - conv_s2u_32_33(for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm);
  assign for_3_if_else_else_else_if_acc_nl = nl_for_3_if_else_else_else_if_acc_nl[32:0];
  assign mux1h_15_nl = MUX1HOT_s_1_9_2((pc_sva_1_0[0]), (for_3_if_else_else_if_for_3_if_else_else_if_lshift_1_sdt[0]),
      for_3_else_else_else_else_if_for_3_else_else_else_else_if_and_2_nl, for_3_else_else_else_else_else_if_for_3_else_else_else_else_else_if_or_2_nl,
      (readslicef_33_1_32(for_3_else_else_else_else_else_else_else_else_else_else_if_acc_nl)),
      (readslicef_33_1_32(for_3_if_else_else_else_if_acc_nl)), (z_out_2[0]), (dmem_rsci_data_out_d[0]),
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[0]), {or_tmp_186
      , or_357_ssc , or_358_ssc , or_359_ssc , or_360_ssc , or_361_ssc , or_362_ssc
      , or_363_ssc , (fsm_output[9])});
  assign and_620_nl = mux1h_15_nl & (~((fsm_output[1]) | or_tmp_187 | or_365_ssc));
  assign reg_rsci_data_in_d = {and_619_nl , and_621_nl , and_622_nl , and_623_nl
      , and_624_nl , and_625_nl , and_626_nl , and_627_nl , and_628_nl , and_629_nl
      , and_630_nl , and_631_nl , and_632_nl , and_633_nl , and_634_nl , and_635_nl
      , and_636_nl , and_637_nl , and_638_nl , and_639_nl , and_640_nl , and_641_nl
      , and_642_nl , and_643_nl , and_644_nl , and_645_nl , and_646_nl , and_647_nl
      , and_648_nl , and_649_nl , and_650_nl , and_620_nl};
  assign and_473_nl = ((~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[3])) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[1])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[28])) & (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[26])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[29]))) & (fsm_output[6]);
  assign and_475_nl = ((~((~(((for_3_read_rom_imem_rom_map_1_cmp_data_out[3]) & (~
      (for_3_read_rom_imem_rom_map_1_cmp_data_out[1]))) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[26])))
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[28]))) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[29]))
      & (fsm_output[6]);
  assign and_477_nl = (and_dcpl_73 | (~ (mux_2_itm_3_0[0]))) & (fsm_output[7]);
  assign and_479_nl = or_235_cse & (mux_2_itm_3_0[0]) & (fsm_output[7]);
  assign reg_rsci_addr_rd_d = MUX1HOT_v_5_4_2((for_3_read_rom_imem_rom_map_1_cmp_data_out[20:16]),
      (for_3_read_rom_imem_rom_map_1_cmp_data_out[25:21]), (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[25:21]),
      (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[20:16]), {and_473_nl , and_475_nl
      , and_477_nl , and_479_nl});
  assign or_347_itm = (and_dcpl_73 & or_dcpl_137) | (fsm_output[9]);
  assign and_469_itm = or_235_cse & or_dcpl_137;
  assign mux1h_5_nl = MUX1HOT_s_1_4_2(mux_2_itm_4, (for_3_read_rom_imem_rom_map_1_cmp_data_out[20]),
      (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[15]), (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[20]),
      {(fsm_output[1]) , or_tmp_187 , or_347_itm , and_469_itm});
  assign mux1h_55_nl = MUX1HOT_v_4_4_2(mux_2_itm_3_0, (for_3_read_rom_imem_rom_map_1_cmp_data_out[19:16]),
      (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[14:11]), (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[19:16]),
      {(fsm_output[1]) , or_tmp_187 , or_347_itm , and_469_itm});
  assign not_354_nl = ~ and_470_cse;
  assign and_611_nl = MUX_v_5_2_2(5'b00000, ({mux1h_5_nl , mux1h_55_nl}), not_354_nl);
  assign reg_rsci_addr_wr_d = MUX_v_5_2_2(and_611_nl, 5'b11111, or_tmp_186);
  assign or_242_nl = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5:1]!=5'b10101);
  assign or_241_nl = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5:2]!=4'b1000);
  assign mux_78_nl = MUX_s_1_2_2(or_242_nl, or_241_nl, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[0]);
  assign or_240_nl = (mux_2_itm_3_0[2:0]!=3'b100) | mux_2_itm_4;
  assign mux_77_nl = MUX_s_1_2_2(or_240_nl, or_tmp_99, mux_2_itm_3_0[3]);
  assign mux_79_nl = MUX_s_1_2_2(mux_78_nl, mux_77_nl, or_235_cse);
  assign nor_94_nl = ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[27:26]!=2'b00)
      | nor_93_cse);
  assign mux_80_nl = MUX_s_1_2_2(or_tmp_14, (~ or_tmp_14), for_3_read_rom_imem_rom_map_1_cmp_data_out[27]);
  assign mux_83_nl = MUX_s_1_2_2(nor_94_nl, mux_80_nl, for_3_read_rom_imem_rom_map_1_cmp_data_out[29]);
  assign nor_95_nl = ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[28:26]!=3'b011));
  assign mux_84_nl = MUX_s_1_2_2(mux_83_nl, nor_95_nl, for_3_read_rom_imem_rom_map_1_cmp_data_out[31]);
  assign reg_rsci_re_d = ~(((~ mux_79_nl) & (fsm_output[7])) | (mux_84_nl & (fsm_output[6])));
  assign or_234_nl = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5:0]!=6'b000000);
  assign mux_72_nl = MUX_s_1_2_2(or_234_nl, or_tmp_92, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29]);
  assign or_233_nl = mux_2_itm_4 | (mux_2_itm_3_0[3]) | mux_tmp_58;
  assign mux_68_nl = MUX_s_1_2_2(or_tmp_60, (~ mux_tmp_58), mux_2_itm_3_0[3]);
  assign mux_69_nl = MUX_s_1_2_2(mux_68_nl, or_tmp_60, mux_2_itm_4);
  assign mux_70_nl = MUX_s_1_2_2(or_233_nl, mux_69_nl, mux_2_itm_3_0[0]);
  assign mux_71_nl = MUX_s_1_2_2(or_tmp_92, (~ mux_70_nl), for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29]);
  assign mux_73_nl = MUX_s_1_2_2(mux_72_nl, mux_71_nl, for_3_read_rom_imem_rom_map_1_sdt_1_29_0[27]);
  assign mux_74_nl = MUX_s_1_2_2(mux_73_nl, or_tmp_92, or_229_cse);
  assign or_238_nl = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5:0]!=6'b101010);
  assign or_236_nl = (mux_2_itm_3_0[2:0]!=3'b001) | mux_2_itm_4;
  assign mux_75_nl = MUX_s_1_2_2(or_tmp_99, or_236_nl, mux_2_itm_3_0[3]);
  assign mux_76_nl = MUX_s_1_2_2(or_238_nl, mux_75_nl, or_235_cse);
  assign reg_rsci_we_d = ~(((~ mux_74_nl) & (fsm_output[7])) | ((~((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[4])
      | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[2]))) & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[5])
      & (~ (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[3])) & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[0])
      & and_dcpl_73 & (fsm_output[9])) | ((~ exit_reg_vinit_sva) & (fsm_output[1]))
      | ((~((for_3_read_rom_imem_rom_map_1_cmp_data_out[28]) ^ (for_3_read_rom_imem_rom_map_1_cmp_data_out[29])))
      & (for_3_read_rom_imem_rom_map_1_cmp_data_out[26]) & (for_3_read_rom_imem_rom_map_1_cmp_data_out[27])
      & (~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[31])) & (fsm_output[6])) |
      (fsm_output[10]) | ((~ mux_76_nl) & (fsm_output[8])));
  assign for_1_for_1_nor_2_nl = ~((dmem_vinit_ndx_5_0_sva_2_0!=3'b000) | (fsm_output[8]));
  assign for_1_and_1_nl = (dmem_vinit_ndx_5_0_sva_2_0==3'b001) & (~ (fsm_output[8]));
  assign for_1_and_2_nl = (dmem_vinit_ndx_5_0_sva_2_0==3'b010) & (~ (fsm_output[8]));
  assign for_1_and_3_nl = (dmem_vinit_ndx_5_0_sva_2_0==3'b011) & (~ (fsm_output[8]));
  assign for_1_and_4_nl = (dmem_vinit_ndx_5_0_sva_2_0[2]) & for_1_nor_5_cse & (~
      (fsm_output[8]));
  assign for_1_and_5_nl = (dmem_vinit_ndx_5_0_sva_2_0==3'b101) & (~ (fsm_output[8]));
  assign for_1_and_6_nl = (dmem_vinit_ndx_5_0_sva_2_0==3'b110) & (~ (fsm_output[8]));
  assign for_1_and_7_nl = (dmem_vinit_ndx_5_0_sva_2_0==3'b111) & (~ (fsm_output[8]));
  assign for_1_for_1_mux1h_nl = MUX1HOT_v_32_9_2((A_in_rsci_idat[31:0]), (A_in_rsci_idat[63:32]),
      (A_in_rsci_idat[95:64]), (A_in_rsci_idat[127:96]), (A_in_rsci_idat[159:128]),
      (A_in_rsci_idat[191:160]), (A_in_rsci_idat[223:192]), (A_in_rsci_idat[255:224]),
      reg_rsci_data_out_d, {for_1_for_1_nor_2_nl , for_1_and_1_nl , for_1_and_2_nl
      , for_1_and_3_nl , for_1_and_4_nl , for_1_and_5_nl , for_1_and_6_nl , for_1_and_7_nl
      , (fsm_output[8])});
  assign for_1_or_3_nl = (fsm_output[3]) | (fsm_output[8]);
  assign dmem_rsci_data_in_d = MUX_v_32_2_2(32'b00000000000000000000000000000000,
      for_1_for_1_mux1h_nl, for_1_or_3_nl);
  assign for_1_not_7_nl = ~ (fsm_output[12]);
  assign for_1_for_1_and_10_nl = MUX_v_3_2_2(3'b000, (z_out[7:5]), for_1_not_7_nl);
  assign for_1_mux_1_nl = MUX_v_3_2_2((z_out[4:2]), dmem_vinit_ndx_5_0_sva_2_0, fsm_output[12]);
  assign dmem_rsci_addr_rd_d = {for_1_for_1_and_10_nl , for_1_mux_1_nl};
  assign not_420_nl = ~ (fsm_output[3]);
  assign for_1_for_1_and_1_nl = MUX_v_2_2_2(2'b00, dmem_vinit_ndx_5_0_sva_5_4, not_420_nl);
  assign for_1_for_1_and_2_nl = dmem_vinit_ndx_5_0_sva_3 & (~ (fsm_output[3]));
  assign dmem_rsci_addr_wr_d = {for_1_for_1_and_1_nl , for_1_for_1_and_2_nl , dmem_vinit_ndx_5_0_sva_2_0};
  assign dmem_rsci_re_d = ~(and_422_cse | (fsm_output[12]));
  assign dmem_rsci_we_d = ~((fsm_output[3]) | (fsm_output[1]) | (and_dcpl_110 & (fsm_output[8])));
  assign or_tmp_267 = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[1]) & (fsm_output[8]);
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_if_else_else_else_for_3_if_else_else_else_nand_itm <= 1'b0;
    end
    else if ( ~((~ (fsm_output[6])) | (mux_32_nl & nor_24_cse & (~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[3])))
        | or_dcpl_36) ) begin
      for_3_if_else_else_else_for_3_if_else_else_else_nand_itm <= ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[5:0]==6'b101010));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_if_else_for_3_if_else_nand_itm <= 1'b0;
    end
    else if ( ~((~ (fsm_output[6])) | (nor_24_cse & (for_3_read_rom_imem_rom_map_1_cmp_data_out[0])
        & (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[3]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[1])))
        & (for_3_read_rom_imem_rom_map_1_cmp_data_out[5])) | or_dcpl_36) ) begin
      for_3_if_else_for_3_if_else_nand_itm <= ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[5:0]==6'b100011));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_nand_tmp
          <= 1'b0;
    end
    else if ( (fsm_output[6]) & mux_34_nl ) begin
      for_3_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_nand_tmp
          <= ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[29]) & (for_3_read_rom_imem_rom_map_1_cmp_data_out[28])
          & (for_3_read_rom_imem_rom_map_1_cmp_data_out[27]) & (for_3_read_rom_imem_rom_map_1_cmp_data_out[26])
          & (~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[31])));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_nand_itm
          <= 1'b0;
    end
    else if ( (fsm_output[6]) & mux_35_nl ) begin
      for_3_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_nand_itm
          <= ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[31]) & (for_3_read_rom_imem_rom_map_1_cmp_data_out[29])
          & (for_3_read_rom_imem_rom_map_1_cmp_data_out[27]) & (for_3_read_rom_imem_rom_map_1_cmp_data_out[26])
          & (~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[28])));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_else_else_else_else_else_else_for_3_else_else_else_else_else_else_nand_itm
          <= 1'b0;
    end
    else if ( (fsm_output[6]) & (mux_tmp_9 | (for_3_read_rom_imem_rom_map_1_cmp_data_out[31]))
        ) begin
      for_3_else_else_else_else_else_else_for_3_else_else_else_else_else_else_nand_itm
          <= ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[31]) & (for_3_read_rom_imem_rom_map_1_cmp_data_out[27])
          & (for_3_read_rom_imem_rom_map_1_cmp_data_out[26]) & (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[29:28]!=2'b00))));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_else_else_else_else_else_for_3_else_else_else_else_else_nand_itm <= 1'b0;
    end
    else if ( (fsm_output[6]) & (mux_37_nl | (for_3_read_rom_imem_rom_map_1_cmp_data_out[31]))
        ) begin
      for_3_else_else_else_else_else_for_3_else_else_else_else_else_nand_itm <= ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[29])
          & (for_3_read_rom_imem_rom_map_1_cmp_data_out[28]) & (for_3_read_rom_imem_rom_map_1_cmp_data_out[26])
          & (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[31]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[27]))));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_else_else_else_else_for_3_else_else_else_else_nand_itm <= 1'b0;
    end
    else if ( (fsm_output[6]) & (~((((for_3_read_rom_imem_rom_map_1_cmp_data_out[27:26]!=2'b01))
        ^ (for_3_read_rom_imem_rom_map_1_cmp_data_out[29])) & (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[28])
        | (for_3_read_rom_imem_rom_map_1_cmp_data_out[31]))))) ) begin
      for_3_else_else_else_else_for_3_else_else_else_else_nand_itm <= ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[29])
          & (for_3_read_rom_imem_rom_map_1_cmp_data_out[28]) & (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[31])
          | (for_3_read_rom_imem_rom_map_1_cmp_data_out[27]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[26]))));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_else_else_else_else_else_else_else_else_else_if_equal_svs <= 1'b0;
    end
    else if ( or_235_cse & and_dcpl_62 & (~ (mux_2_itm_3_0[0])) & (mux_2_itm_3_0[2])
        & (~ (mux_2_itm_3_0[3])) & (fsm_output[8]) ) begin
      for_3_else_else_else_else_else_else_else_else_else_if_equal_svs <= (reg_rsci_data_out_d)
          == for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_if_else_else_and_1_psp <= 1'b0;
    end
    else if ( (((for_3_read_rom_imem_rom_map_1_cmp_data_out[2]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[4])
        | (~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[0])) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[3])
        | (~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[5]))) & and_dcpl_68 & (fsm_output[6]))
        | or_tmp_130 ) begin
      for_3_if_else_else_and_1_psp <= MUX_s_1_2_2(for_3_if_else_else_for_3_if_else_else_or_nl,
          and_cse, or_tmp_130);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_if_else_else_and_psp <= 1'b0;
    end
    else if ( or_tmp_130 ) begin
      for_3_if_else_else_and_psp <= and_cse;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      n_inst_out_rsci_idat <= 32'b00000000000000000000000000000000;
    end
    else if ( reg_n_inst_out_if_and_cse ) begin
      n_inst_out_rsci_idat <= n_inst_sva;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      out_rsci_idat_31_0 <= 32'b00000000000000000000000000000000;
    end
    else if ( fsm_output[13] ) begin
      out_rsci_idat_31_0 <= MUX_v_32_2_2(for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm,
          dmem_rsci_data_out_d, and_336_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      out_rsci_idat_63_32 <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_137 | out_rsci_idat_63_32_mx0c1 ) begin
      out_rsci_idat_63_32 <= MUX_v_32_2_2(dmem_rsci_data_out_d, for_4_io_read_out_rsc_sdt_63_32_lpi_2_dfm,
          out_rsci_idat_63_32_mx0c1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      out_rsci_idat_95_64 <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_140 | out_rsci_idat_95_64_mx0c1 ) begin
      out_rsci_idat_95_64 <= MUX_v_32_2_2(dmem_rsci_data_out_d, for_4_io_read_out_rsc_sdt_95_64_lpi_2_dfm,
          out_rsci_idat_95_64_mx0c1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      out_rsci_idat_127_96 <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_143 | out_rsci_idat_127_96_mx0c1 ) begin
      out_rsci_idat_127_96 <= MUX_v_32_2_2(dmem_rsci_data_out_d, for_4_io_read_out_rsc_sdt_127_96_lpi_2_dfm,
          out_rsci_idat_127_96_mx0c1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      out_rsci_idat_159_128 <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_146 | out_rsci_idat_159_128_mx0c1 ) begin
      out_rsci_idat_159_128 <= MUX_v_32_2_2(dmem_rsci_data_out_d, for_4_io_read_out_rsc_sdt_159_128_lpi_2_dfm,
          out_rsci_idat_159_128_mx0c1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      out_rsci_idat_191_160 <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_149 | out_rsci_idat_191_160_mx0c1 ) begin
      out_rsci_idat_191_160 <= MUX_v_32_2_2(dmem_rsci_data_out_d, for_4_io_read_out_rsc_sdt_191_160_lpi_2_dfm,
          out_rsci_idat_191_160_mx0c1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      out_rsci_idat_223_192 <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_152 | out_rsci_idat_223_192_mx0c1 ) begin
      out_rsci_idat_223_192 <= MUX_v_32_2_2(dmem_rsci_data_out_d, for_4_io_read_out_rsc_sdt_223_192_lpi_2_dfm,
          out_rsci_idat_223_192_mx0c1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      out_rsci_idat_255_224 <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_155 | out_rsci_idat_255_224_mx0c1 ) begin
      out_rsci_idat_255_224 <= MUX_v_32_2_2(dmem_rsci_data_out_d, for_4_io_read_out_rsc_sdt_255_224_lpi_2_dfm,
          out_rsci_idat_255_224_mx0c1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      n_inst_sva <= 32'b00000000000000000000000000000000;
    end
    else if ( (fsm_output[6]) | (fsm_output[0]) | (fsm_output[15]) ) begin
      n_inst_sva <= MUX_v_32_2_2(32'b00000000000000000000000000000000, z_out_2, nor_50_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exit_reg_vinit_sva <= 1'b0;
      for_3_read_rom_imem_rom_map_1_cmp_cgo <= 1'b0;
      reg_n_inst_out_triosy_obj_ld_cse <= 1'b0;
      reg_dmem_rsci_cgo_ir_cse <= 1'b0;
      reg_reg_rsci_cgo_ir_cse <= 1'b0;
      mux_2_itm_4 <= 1'b0;
      mux_2_itm_3_0 <= 4'b0000;
      pc_sva_dfm_31_30 <= 2'b00;
    end
    else begin
      exit_reg_vinit_sva <= mux1h_4_nl & (~ or_tmp_161);
      for_3_read_rom_imem_rom_map_1_cmp_cgo <= and_404_cse | (fsm_output[5]) | and_406_cse;
      reg_n_inst_out_triosy_obj_ld_cse <= reg_n_inst_out_if_and_cse;
      reg_dmem_rsci_cgo_ir_cse <= or_333_rmff;
      reg_reg_rsci_cgo_ir_cse <= or_334_rmff;
      mux_2_itm_4 <= mux1h_11_nl | or_tmp_161;
      mux_2_itm_3_0 <= MUX_v_4_2_2(mux1h_53_nl, 4'b1111, or_495_nl);
      pc_sva_dfm_31_30 <= for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[31:30];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      dmem_vinit_ndx_5_0_sva_5_4 <= 2'b00;
      dmem_vinit_ndx_5_0_sva_3 <= 1'b0;
      dmem_vinit_ndx_5_0_sva_2_0 <= 3'b000;
    end
    else if ( for_1_or_ssc ) begin
      dmem_vinit_ndx_5_0_sva_5_4 <= MUX_v_2_2_2(for_1_for_1_mux_8_nl, 2'b11, (fsm_output[0]));
      dmem_vinit_ndx_5_0_sva_3 <= for_1_mux1h_11_nl | (fsm_output[0]);
      dmem_vinit_ndx_5_0_sva_2_0 <= MUX_v_3_2_2(({for_1_mux1h_14_nl , for_1_mux1h_18_nl}),
          3'b111, (fsm_output[0]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_read_rom_imem_rom_map_1_cmp_addr <= 6'b000000;
    end
    else if ( (z_out_2[3]) | (~ for_3_else_else_else_else_else_else_else_else_else_nor_1_itm)
        ) begin
      for_3_read_rom_imem_rom_map_1_cmp_addr <= MUX_v_6_2_2(6'b000000, pc_sva_dfm_5_0,
          (fsm_output[11]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_io_read_out_rsc_sdt_127_96_lpi_2_dfm <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_143 ) begin
      for_4_io_read_out_rsc_sdt_127_96_lpi_2_dfm <= dmem_rsci_data_out_d;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_io_read_out_rsc_sdt_159_128_lpi_2_dfm <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_146 ) begin
      for_4_io_read_out_rsc_sdt_159_128_lpi_2_dfm <= dmem_rsci_data_out_d;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_io_read_out_rsc_sdt_95_64_lpi_2_dfm <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_140 ) begin
      for_4_io_read_out_rsc_sdt_95_64_lpi_2_dfm <= dmem_rsci_data_out_d;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_io_read_out_rsc_sdt_191_160_lpi_2_dfm <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_149 ) begin
      for_4_io_read_out_rsc_sdt_191_160_lpi_2_dfm <= dmem_rsci_data_out_d;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_io_read_out_rsc_sdt_63_32_lpi_2_dfm <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_137 ) begin
      for_4_io_read_out_rsc_sdt_63_32_lpi_2_dfm <= dmem_rsci_data_out_d;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_io_read_out_rsc_sdt_223_192_lpi_2_dfm <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_152 ) begin
      for_4_io_read_out_rsc_sdt_223_192_lpi_2_dfm <= dmem_rsci_data_out_d;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_4_io_read_out_rsc_sdt_255_224_lpi_2_dfm <= 32'b00000000000000000000000000000000;
    end
    else if ( or_tmp_155 ) begin
      for_4_io_read_out_rsc_sdt_255_224_lpi_2_dfm <= dmem_rsci_data_out_d;
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      exit_reg_vinit_sva_dfm <= 1'b0;
    end
    else if ( ~ or_tmp_221 ) begin
      exit_reg_vinit_sva_dfm <= MUX1HOT_s_1_3_2(or_nl, for_3_else_else_for_3_else_else_nand_nl,
          for_3_if_for_3_if_nand_nl, {(fsm_output[1]) , and_530_nl , and_532_nl});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_1_for_1_nor_itm <= 1'b0;
    end
    else if ( (fsm_output[1]) | (fsm_output[6]) ) begin
      for_1_for_1_nor_itm <= MUX_s_1_2_2(for_1_for_1_nor_nl, for_3_for_3_or_nl, fsm_output[6]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      pc_sva_1_0 <= 2'b00;
    end
    else if ( mux_98_nl | (fsm_output[4]) ) begin
      pc_sva_1_0 <= MUX_v_2_2_2(2'b00, pc_mux_2_nl, not_430_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      pc_sva_dfm_29_28 <= 2'b00;
      pc_sva_dfm_27_26 <= 2'b00;
    end
    else if ( pc_or_3_cse ) begin
      pc_sva_dfm_29_28 <= MUX1HOT_v_2_4_2((for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[29:28]),
          pc_sva_dfm_31_30, (for_3_acc_psp[29:28]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[29:28]),
          {(~ or_dcpl_120) , and_602_itm , and_604_itm , and_606_itm});
      pc_sva_dfm_27_26 <= MUX1HOT_v_2_4_2((for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[27:26]),
          pc_sva_dfm_29_28, (for_3_acc_psp[27:26]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[27:26]),
          {(~ or_dcpl_120) , and_602_itm , and_604_itm , and_606_itm});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      pc_sva_dfm_25_24 <= 2'b00;
      pc_sva_dfm_23_22 <= 2'b00;
      pc_sva_dfm_19_18 <= 2'b00;
      pc_sva_dfm_17_16 <= 2'b00;
      pc_sva_dfm_15_14 <= 2'b00;
      pc_sva_dfm_13_12 <= 2'b00;
      pc_sva_dfm_11_10 <= 2'b00;
      pc_sva_dfm_9_8 <= 2'b00;
      pc_sva_dfm_7_6 <= 2'b00;
      pc_sva_dfm_5_0 <= 6'b000000;
    end
    else if ( or_453_cse ) begin
      pc_sva_dfm_25_24 <= MUX_v_2_2_2(2'b00, pc_mux1h_8_nl, pc_not_1_nl);
      pc_sva_dfm_23_22 <= MUX_v_2_2_2(2'b00, pc_mux1h_23_nl, pc_not_4_nl);
      pc_sva_dfm_19_18 <= MUX_v_2_2_2(2'b00, pc_mux1h_25_nl, pc_not_9_nl);
      pc_sva_dfm_17_16 <= MUX_v_2_2_2(2'b00, pc_mux1h_26_nl, pc_not_10_nl);
      pc_sva_dfm_15_14 <= MUX_v_2_2_2(2'b00, pc_mux1h_27_nl, pc_not_11_nl);
      pc_sva_dfm_13_12 <= MUX_v_2_2_2(2'b00, pc_mux1h_28_nl, pc_not_12_nl);
      pc_sva_dfm_11_10 <= MUX_v_2_2_2(2'b00, pc_mux1h_29_nl, pc_not_13_nl);
      pc_sva_dfm_9_8 <= MUX_v_2_2_2(2'b00, pc_mux1h_30_nl, pc_not_14_nl);
      pc_sva_dfm_7_6 <= MUX_v_2_2_2(2'b00, pc_mux1h_31_nl, pc_not_15_nl);
      pc_sva_dfm_5_0 <= MUX_v_6_2_2(6'b000000, ({pc_mux1h_32_nl , pc_mux1h_33_nl}),
          pc_not_7_nl);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      pc_sva_dfm_21_20 <= 2'b00;
    end
    else if ( mux_106_nl | (fsm_output[8:7]!=2'b00) ) begin
      pc_sva_dfm_21_20 <= MUX1HOT_v_2_6_2(2'b01, pc_sva_dfm_16_27_2_mx1w1_21_20,
          (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[21:20]),
          pc_sva_dfm_23_22, (for_3_acc_psp[21:20]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[21:20]),
          {pc_and_1_ssc , (fsm_output[10]) , (fsm_output[7]) , and_602_itm , and_604_itm
          , and_606_itm});
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_acc_psp <= 30'b000000000000000000000000000000;
    end
    else if ( ~(or_dcpl_120 | (fsm_output[7:6]!=2'b00)) ) begin
      for_3_acc_psp <= z_out_2[29:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_read_rom_imem_rom_map_1_sdt_1_31 <= 1'b0;
    end
    else if ( fsm_output[6] ) begin
      for_3_read_rom_imem_rom_map_1_sdt_1_31 <= for_3_read_rom_imem_rom_map_1_cmp_data_out[31];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_read_rom_imem_rom_map_1_sdt_1_29_0 <= 30'b000000000000000000000000000000;
    end
    else if ( fsm_output[6] ) begin
      for_3_read_rom_imem_rom_map_1_sdt_1_29_0 <= for_3_read_rom_imem_rom_map_1_cmp_data_out[29:0];
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      pc_sva_dfm_6_31_2 <= 30'b000000000000000000000000000000;
    end
    else if ( ~ or_tmp_221 ) begin
      pc_sva_dfm_6_31_2 <= MUX_v_30_2_2(30'b000000000000000000000000000000, for_3_acc_psp,
          for_3_else_else_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_else_else_and_1_seb_1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      pc_sva_dfm_6_1_0 <= 2'b00;
    end
    else if ( ~ or_tmp_221 ) begin
      pc_sva_dfm_6_1_0 <= MUX_v_2_2_2(2'b00, pc_sva_1_0, for_3_else_else_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_else_else_and_1_seb_1);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_else_else_else_else_else_else_else_else_else_nor_1_itm <= 1'b0;
    end
    else if ( ~ or_tmp_221 ) begin
      for_3_else_else_else_else_else_else_else_else_else_nor_1_itm <= MUX_s_1_2_2(for_3_else_else_else_else_else_else_else_else_else_nor_1_nl,
          for_3_for_3_if_1_nor_nl, fsm_output[10]);
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_else_nor_1_itm <= 1'b0;
    end
    else if ( ~ or_tmp_221 ) begin
      for_3_else_nor_1_itm <= ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[31])
          | (for_3_read_rom_imem_rom_map_1_cmp_data_out[29]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[28])
          | (for_3_read_rom_imem_rom_map_1_cmp_data_out[26]));
    end
  end
  always @(posedge clk) begin
    if ( rst ) begin
      for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm <= 32'b00000000000000000000000000000000;
    end
    else if ( ~ (fsm_output[12]) ) begin
      for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm <= MUX1HOT_v_32_3_2(reg_rsci_data_out_d,
          (readslicef_33_32_1(acc_3_nl)), out_rsci_idat_31_0, {(fsm_output[7]) ,
          (fsm_output[8]) , (fsm_output[14])});
    end
  end
  assign nor_71_nl = ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[1:0]!=2'b00));
  assign mux_32_nl = MUX_s_1_2_2(nor_71_nl, (for_3_read_rom_imem_rom_map_1_cmp_data_out[0]),
      for_3_read_rom_imem_rom_map_1_cmp_data_out[5]);
  assign or_147_nl = (for_3_read_rom_imem_rom_map_1_cmp_data_out[28:26]!=3'b011);
  assign mux_34_nl = MUX_s_1_2_2(mux_tmp_9, or_147_nl, for_3_read_rom_imem_rom_map_1_cmp_data_out[31]);
  assign or_150_nl = (for_3_read_rom_imem_rom_map_1_cmp_data_out[29:26]!=4'b0011);
  assign mux_35_nl = MUX_s_1_2_2(mux_tmp_9, or_150_nl, for_3_read_rom_imem_rom_map_1_cmp_data_out[31]);
  assign mux_36_nl = MUX_s_1_2_2((~ (for_3_read_rom_imem_rom_map_1_cmp_data_out[28])),
      (for_3_read_rom_imem_rom_map_1_cmp_data_out[28]), for_3_read_rom_imem_rom_map_1_cmp_data_out[26]);
  assign or_151_nl = (for_3_read_rom_imem_rom_map_1_cmp_data_out[27]) | mux_36_nl;
  assign mux_37_nl = MUX_s_1_2_2(or_40_cse, or_151_nl, for_3_read_rom_imem_rom_map_1_cmp_data_out[29]);
  assign for_3_if_else_else_for_3_if_else_else_or_nl = (for_3_read_rom_imem_rom_map_1_cmp_data_out[5:0]!=6'b000000);
  assign and_336_nl = for_1_nor_5_cse & (~ (dmem_vinit_ndx_5_0_sva_2_0[2])) & (fsm_output[13]);
  assign nor_50_nl = ~((fsm_output[15]) | (fsm_output[0]));
  assign for_3_if_else_else_else_else_nor_1_nl = ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[5])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[4]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[2])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[1]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[0]));
  assign for_3_else_else_else_for_3_else_else_else_nand_nl = ~((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[29])
      & (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[26]) & (~(for_3_read_rom_imem_rom_map_1_sdt_1_31
      | (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[28:27]!=2'b00))));
  assign and_671_nl = (~ and_262_tmp) & (fsm_output[7]);
  assign or_324_nl = (and_262_tmp & (fsm_output[7])) | or_dcpl_120 | (fsm_output[1]);
  assign mux1h_4_nl = MUX1HOT_s_1_4_2(exit_reg_vinit_sva_dfm, for_3_if_else_else_else_else_nor_1_nl,
      for_3_else_else_else_for_3_else_else_else_nand_nl, exit_reg_vinit_sva, {(fsm_output[2])
      , (fsm_output[6]) , and_671_nl , or_324_nl});
  assign or_1_nl = (z_out_1[4]) | exit_reg_vinit_sva;
  assign mux1h_11_nl = MUX1HOT_s_1_3_2(or_1_nl, mux_2_itm_4, (for_3_read_rom_imem_rom_map_1_cmp_data_out[31]),
      {(fsm_output[1]) , or_375_ssc , (fsm_output[6])});
  assign mux1h_53_nl = MUX1HOT_v_4_3_2((z_out_1[3:0]), mux_2_itm_3_0, (for_3_read_rom_imem_rom_map_1_cmp_data_out[29:26]),
      {(fsm_output[1]) , or_375_ssc , (fsm_output[6])});
  assign or_495_nl = or_tmp_161 | (exit_reg_vinit_sva & (fsm_output[1]));
  assign for_1_for_1_mux_8_nl = MUX_v_2_2_2((z_out[5:4]), (z_out[7:6]), fsm_output[7]);
  assign mux1h_13_nl = MUX1HOT_s_1_3_2((pc_sva_dfm_15_31_30[1]), (pc_sva_dfm_29_28[1]),
      dmem_vinit_ndx_5_0_sva_3, {and_558_itm , and_560_itm , (fsm_output[11])});
  assign and_612_nl = mux1h_13_nl & (~ or_tmp_232);
  assign for_1_mux1h_11_nl = MUX1HOT_s_1_3_2((z_out[3]), (z_out[5]), and_612_nl,
      {(fsm_output[1]) , (fsm_output[7]) , dmem_vinit_ndx_5_0_sva_mx0c3});
  assign mux1h_52_nl = MUX1HOT_s_1_3_2((pc_sva_dfm_15_31_30[0]), (pc_sva_dfm_29_28[0]),
      (dmem_vinit_ndx_5_0_sva_2_0[2]), {and_558_itm , and_560_itm , (fsm_output[11])});
  assign and_673_nl = mux1h_52_nl & (~ or_tmp_232);
  assign for_1_mux1h_14_nl = MUX1HOT_s_1_4_2((z_out[2]), (z_out[4]), and_673_nl,
      (for_2_i_for_2_i_and_itm[2]), {(fsm_output[1]) , (fsm_output[7]) , dmem_vinit_ndx_5_0_sva_mx0c3
      , dmem_vinit_ndx_5_0_sva_mx0c4});
  assign mux1h_54_nl = MUX1HOT_v_2_3_2(pc_sva_dfm_15_29_28, pc_sva_dfm_27_26, (dmem_vinit_ndx_5_0_sva_2_0[1:0]),
      {and_558_itm , and_560_itm , (fsm_output[11])});
  assign pc_not_3_nl = ~ or_tmp_232;
  assign and_674_nl = MUX_v_2_2_2(2'b00, mux1h_54_nl, pc_not_3_nl);
  assign for_1_mux1h_18_nl = MUX1HOT_v_2_4_2((z_out[1:0]), (z_out[3:2]), and_674_nl,
      (for_2_i_for_2_i_and_itm[1:0]), {(fsm_output[1]) , (fsm_output[7]) , dmem_vinit_ndx_5_0_sva_mx0c3
      , dmem_vinit_ndx_5_0_sva_mx0c4});
  assign or_nl = (~(mux_2_itm_4 | (mux_2_itm_3_0!=4'b0000))) | exit_reg_vinit_sva;
  assign for_3_else_else_for_3_else_else_nand_nl = ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[27])
      & (for_3_read_rom_imem_rom_map_1_cmp_data_out[26]) & (~((for_3_read_rom_imem_rom_map_1_cmp_data_out[31])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[29]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[28]))));
  assign for_3_if_for_3_if_nand_nl = ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[5:0]==6'b100001));
  assign and_530_nl = or_dcpl_36 & (fsm_output[6]);
  assign and_532_nl = and_dcpl_68 & (fsm_output[6]);
  assign for_1_for_1_nor_nl = ~((dmem_vinit_ndx_5_0_sva_5_4!=2'b00) | dmem_vinit_ndx_5_0_sva_3
      | (dmem_vinit_ndx_5_0_sva_2_0!=3'b000));
  assign for_3_for_3_or_nl = (for_3_read_rom_imem_rom_map_1_cmp_data_out[31]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[29])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[28]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[27])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[26]);
  assign pc_mux_2_nl = MUX_v_2_2_2((pc_sva_dfm_5_0[1:0]), pc_sva_1_0_mx2, fsm_output[10]);
  assign not_430_nl = ~ (fsm_output[4]);
  assign nor_150_nl = ~((fsm_output[10]) | (~ for_3_if_else_for_3_if_else_nand_itm)
      | (~ for_3_if_else_else_and_psp) | (fsm_output[5]) | (fsm_output[9]) | (fsm_output[11])
      | (fsm_output[6]) | (fsm_output[7]) | (~ exit_reg_vinit_sva_dfm));
  assign and_677_nl = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[28]) & for_3_else_else_else_else_else_else_else_else_else_nor_1_itm
      & exit_reg_vinit_sva_dfm;
  assign and_678_nl = for_3_else_else_else_else_for_3_else_else_else_else_nand_itm
      & for_3_else_else_else_else_else_for_3_else_else_else_else_else_nand_itm &
      for_3_else_else_else_else_else_else_for_3_else_else_else_else_else_else_nand_itm
      & for_3_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_nand_itm
      & for_3_else_else_else_else_else_else_else_else_for_3_else_else_else_else_else_else_else_else_nand_tmp
      & exit_reg_vinit_sva;
  assign mux_97_nl = MUX_s_1_2_2(exit_reg_vinit_sva_dfm, and_677_nl, and_678_nl);
  assign and_675_nl = (fsm_output[10]) & (~(nand_26_cse & mux_97_nl));
  assign mux_98_nl = MUX_s_1_2_2(nor_150_nl, and_675_nl, for_1_for_1_nor_itm);
  assign pc_mux1h_8_nl = MUX1HOT_v_2_5_2(pc_sva_dfm_16_27_2_mx1w1_25_24, (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[25:24]),
      pc_sva_dfm_27_26, (for_3_acc_psp[25:24]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[25:24]),
      {(fsm_output[10]) , (fsm_output[7]) , and_602_itm , and_604_itm , and_606_itm});
  assign pc_not_1_nl = ~ pc_and_1_ssc;
  assign pc_mux1h_23_nl = MUX1HOT_v_2_5_2(pc_sva_dfm_16_27_2_mx1w1_23_22, (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[23:22]),
      pc_sva_dfm_25_24, (for_3_acc_psp[23:22]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[23:22]),
      {(fsm_output[10]) , (fsm_output[7]) , and_602_itm , and_604_itm , and_606_itm});
  assign pc_not_4_nl = ~ pc_and_1_ssc;
  assign pc_mux1h_25_nl = MUX1HOT_v_2_5_2(pc_sva_dfm_16_27_2_mx1w1_19_18, (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[19:18]),
      pc_sva_dfm_21_20, (for_3_acc_psp[19:18]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[19:18]),
      {(fsm_output[10]) , (fsm_output[7]) , and_602_itm , and_604_itm , and_606_itm});
  assign pc_not_9_nl = ~ pc_and_1_ssc;
  assign pc_mux1h_26_nl = MUX1HOT_v_2_5_2(pc_sva_dfm_16_27_2_mx1w1_17_16, (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[17:16]),
      pc_sva_dfm_19_18, (for_3_acc_psp[17:16]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[17:16]),
      {(fsm_output[10]) , (fsm_output[7]) , and_602_itm , and_604_itm , and_606_itm});
  assign pc_not_10_nl = ~ pc_and_1_ssc;
  assign pc_mux1h_27_nl = MUX1HOT_v_2_5_2(pc_sva_dfm_16_27_2_mx1w1_15_14, (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[15:14]),
      pc_sva_dfm_17_16, (for_3_acc_psp[15:14]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[15:14]),
      {(fsm_output[10]) , (fsm_output[7]) , and_602_itm , and_604_itm , and_606_itm});
  assign pc_not_11_nl = ~ pc_and_1_ssc;
  assign pc_mux1h_28_nl = MUX1HOT_v_2_5_2(pc_sva_dfm_16_27_2_mx1w1_13_12, (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[13:12]),
      pc_sva_dfm_15_14, (for_3_acc_psp[13:12]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[13:12]),
      {(fsm_output[10]) , (fsm_output[7]) , and_602_itm , and_604_itm , and_606_itm});
  assign pc_not_12_nl = ~ pc_and_1_ssc;
  assign pc_mux1h_29_nl = MUX1HOT_v_2_5_2(pc_sva_dfm_16_27_2_mx1w1_11_10, (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[11:10]),
      pc_sva_dfm_13_12, (for_3_acc_psp[11:10]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[11:10]),
      {(fsm_output[10]) , (fsm_output[7]) , and_602_itm , and_604_itm , and_606_itm});
  assign pc_not_13_nl = ~ pc_and_1_ssc;
  assign pc_mux1h_30_nl = MUX1HOT_v_2_5_2(pc_sva_dfm_16_27_2_mx1w1_9_8, (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[9:8]),
      pc_sva_dfm_11_10, (for_3_acc_psp[9:8]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[9:8]),
      {(fsm_output[10]) , (fsm_output[7]) , and_602_itm , and_604_itm , and_606_itm});
  assign pc_not_14_nl = ~ pc_and_1_ssc;
  assign pc_mux1h_31_nl = MUX1HOT_v_2_5_2(pc_sva_dfm_16_27_2_mx1w1_7_6, (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[7:6]),
      pc_sva_dfm_9_8, (for_3_acc_psp[7:6]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[7:6]),
      {(fsm_output[10]) , (fsm_output[7]) , and_602_itm , and_604_itm , and_606_itm});
  assign pc_not_15_nl = ~ pc_and_1_ssc;
  assign pc_mux1h_32_nl = MUX1HOT_v_2_5_2((pc_sva_dfm_16_27_2_mx1w1_5_0[5:4]), (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[5:4]),
      pc_sva_dfm_7_6, (for_3_acc_psp[5:4]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[5:4]),
      {(fsm_output[10]) , (fsm_output[7]) , pc_and_cse , pc_and_62_cse , pc_and_63_cse});
  assign pc_mux1h_33_nl = MUX1HOT_v_4_5_2((pc_sva_dfm_16_27_2_mx1w1_5_0[3:0]), (for_3_if_else_else_else_else_for_3_if_else_else_else_else_and_itm[3:0]),
      (pc_sva_dfm_5_0[5:2]), (for_3_acc_psp[3:0]), (for_3_else_else_else_else_else_else_else_else_else_if_if_acc_itm[3:0]),
      {(fsm_output[10]) , (fsm_output[7]) , pc_and_cse , pc_and_62_cse , pc_and_63_cse});
  assign pc_not_7_nl = ~ pc_and_1_ssc;
  assign or_460_nl = (fsm_output[4]) | and_606_itm;
  assign mux_105_nl = MUX_s_1_2_2(or_460_nl, (fsm_output[9]), fsm_output[11]);
  assign mux_106_nl = MUX_s_1_2_2(mux_105_nl, and_682_cse, fsm_output[10]);
  assign for_3_else_else_else_else_else_else_else_else_else_nor_1_nl = ~((for_3_read_rom_imem_rom_map_1_cmp_data_out[31])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[29]) | (for_3_read_rom_imem_rom_map_1_cmp_data_out[27])
      | (for_3_read_rom_imem_rom_map_1_cmp_data_out[26]));
  assign for_3_for_3_if_1_nor_nl = ~((pc_sva_dfm_16_31_28_mx0_3_2!=2'b00) | (pc_sva_dfm_16_31_28_mx0_1_0!=2'b00)
      | (pc_sva_dfm_16_27_2_mx1w1_25_24!=2'b00) | (pc_sva_dfm_16_27_2_mx1w1_23_22!=2'b00)
      | (pc_sva_dfm_16_27_2_mx1w1_21_20!=2'b00) | (pc_sva_dfm_16_27_2_mx1w1_19_18!=2'b00)
      | (pc_sva_dfm_16_27_2_mx1w1_17_16!=2'b00) | (pc_sva_dfm_16_27_2_mx1w1_15_14!=2'b00)
      | (pc_sva_dfm_16_27_2_mx1w1_13_12!=2'b00) | (pc_sva_dfm_16_27_2_mx1w1_11_10!=2'b00)
      | (pc_sva_dfm_16_27_2_mx1w1_9_8!=2'b00) | (pc_sva_dfm_16_27_2_mx1w1_7_6!=2'b00)
      | (pc_sva_dfm_16_27_2_mx1w1_5_0!=6'b000000) | (pc_sva_1_0_mx2!=2'b00));
  assign for_3_if_if_or_1_nl = (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[1]) | or_tmp_267;
  assign for_3_if_if_mux_1_nl = MUX_v_32_2_2(for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm,
      (~ for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm), or_tmp_267);
  assign nl_acc_3_nl = ({reg_rsci_data_out_d , for_3_if_if_or_1_nl}) + ({for_3_if_if_mux_1_nl
      , 1'b1});
  assign acc_3_nl = nl_acc_3_nl[32:0];
  assign for_1_for_1_and_12_nl = MUX_v_2_2_2(2'b00, (reg_rsci_data_out_d[7:6]), (fsm_output[7]));
  assign for_1_mux_7_nl = MUX_v_2_2_2(dmem_vinit_ndx_5_0_sva_5_4, (reg_rsci_data_out_d[5:4]),
      fsm_output[7]);
  assign for_1_mux_8_nl = MUX_s_1_2_2(dmem_vinit_ndx_5_0_sva_3, (reg_rsci_data_out_d[3]),
      fsm_output[7]);
  assign for_1_mux_9_nl = MUX_v_3_2_2(dmem_vinit_ndx_5_0_sva_2_0, (reg_rsci_data_out_d[2:0]),
      fsm_output[7]);
  assign for_1_not_9_nl = ~ (fsm_output[7]);
  assign for_1_for_1_or_1_nl = MUX_v_8_2_2((for_3_read_rom_imem_rom_map_1_sdt_1_29_0[7:0]),
      8'b11111111, for_1_not_9_nl);
  assign nl_z_out = ({for_1_for_1_and_12_nl , for_1_mux_7_nl , for_1_mux_8_nl , for_1_mux_9_nl})
      + for_1_for_1_or_1_nl;
  assign z_out = nl_z_out[7:0];
  assign and_726_nl = MUX_v_11_2_2(11'b00000000000, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[15:5]),
      (fsm_output[9]));
  assign mux_134_nl = MUX_s_1_2_2(mux_2_itm_4, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[4]),
      fsm_output[9]);
  assign mux_135_nl = MUX_v_4_2_2(mux_2_itm_3_0, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[3:0]),
      fsm_output[9]);
  assign nl_z_out_1 = conv_s2u_16_17({and_726_nl , mux_134_nl , mux_135_nl}) + 17'b11111111111111111;
  assign z_out_1 = nl_z_out_1[16:0];
  assign for_3_mux_5_nl = MUX_v_2_2_2((n_inst_sva[31:30]), (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[31:30]),
      fsm_output[8]);
  assign for_3_nor_1_nl = ~((fsm_output[5]) | or_386_cse);
  assign for_3_for_3_and_1_nl = MUX_v_2_2_2(2'b00, for_3_mux_5_nl, for_3_nor_1_nl);
  assign for_3_mux1h_19_nl = MUX1HOT_s_1_3_2((n_inst_sva[29]), dmem_vinit_ndx_5_0_sva_3,
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[29]), {(fsm_output[6])
      , (fsm_output[5]) , (fsm_output[8])});
  assign for_3_and_18_nl = for_3_mux1h_19_nl & (~ or_386_cse);
  assign for_3_mux1h_20_nl = MUX1HOT_v_3_3_2((n_inst_sva[28:26]), dmem_vinit_ndx_5_0_sva_2_0,
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[28:26]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_668_nl = ~ or_386_cse;
  assign for_3_and_19_nl = MUX_v_3_2_2(3'b000, for_3_mux1h_20_nl, not_668_nl);
  assign for_3_mux1h_21_nl = MUX1HOT_v_2_3_2((n_inst_sva[25:24]), pc_sva_dfm_25_24,
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[25:24]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_669_nl = ~ or_386_cse;
  assign for_3_and_20_nl = MUX_v_2_2_2(2'b00, for_3_mux1h_21_nl, not_669_nl);
  assign for_3_mux1h_22_nl = MUX1HOT_v_2_3_2((n_inst_sva[23:22]), pc_sva_dfm_23_22,
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[23:22]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_670_nl = ~ or_386_cse;
  assign for_3_and_21_nl = MUX_v_2_2_2(2'b00, for_3_mux1h_22_nl, not_670_nl);
  assign for_3_mux1h_23_nl = MUX1HOT_v_2_3_2((n_inst_sva[21:20]), pc_sva_dfm_21_20,
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[21:20]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_671_nl = ~ or_386_cse;
  assign for_3_and_22_nl = MUX_v_2_2_2(2'b00, for_3_mux1h_23_nl, not_671_nl);
  assign for_3_mux1h_24_nl = MUX1HOT_v_2_3_2((n_inst_sva[19:18]), pc_sva_dfm_19_18,
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[19:18]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_672_nl = ~ or_386_cse;
  assign for_3_and_23_nl = MUX_v_2_2_2(2'b00, for_3_mux1h_24_nl, not_672_nl);
  assign for_3_mux1h_25_nl = MUX1HOT_v_2_3_2((n_inst_sva[17:16]), pc_sva_dfm_17_16,
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[17:16]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_673_nl = ~ or_386_cse;
  assign for_3_and_24_nl = MUX_v_2_2_2(2'b00, for_3_mux1h_25_nl, not_673_nl);
  assign for_3_mux1h_26_nl = MUX1HOT_v_2_3_2((n_inst_sva[15:14]), pc_sva_dfm_15_14,
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[15:14]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_674_nl = ~ or_386_cse;
  assign for_3_and_25_nl = MUX_v_2_2_2(2'b00, for_3_mux1h_26_nl, not_674_nl);
  assign for_3_mux1h_27_nl = MUX1HOT_v_2_3_2((n_inst_sva[13:12]), pc_sva_dfm_13_12,
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[13:12]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_675_nl = ~ or_386_cse;
  assign for_3_and_26_nl = MUX_v_2_2_2(2'b00, for_3_mux1h_27_nl, not_675_nl);
  assign for_3_mux1h_28_nl = MUX1HOT_v_2_3_2((n_inst_sva[11:10]), pc_sva_dfm_11_10,
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[11:10]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_676_nl = ~ or_386_cse;
  assign for_3_and_27_nl = MUX_v_2_2_2(2'b00, for_3_mux1h_28_nl, not_676_nl);
  assign for_3_mux1h_29_nl = MUX1HOT_v_2_3_2((n_inst_sva[9:8]), pc_sva_dfm_9_8, (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[9:8]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_677_nl = ~ or_386_cse;
  assign for_3_and_28_nl = MUX_v_2_2_2(2'b00, for_3_mux1h_29_nl, not_677_nl);
  assign for_3_mux1h_30_nl = MUX1HOT_v_2_3_2((n_inst_sva[7:6]), pc_sva_dfm_7_6, (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[7:6]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_678_nl = ~ or_386_cse;
  assign for_3_and_29_nl = MUX_v_2_2_2(2'b00, for_3_mux1h_30_nl, not_678_nl);
  assign for_3_mux1h_31_nl = MUX1HOT_v_3_3_2((n_inst_sva[5:3]), (pc_sva_dfm_5_0[5:3]),
      (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[5:3]),
      {(fsm_output[6]) , (fsm_output[5]) , (fsm_output[8])});
  assign not_679_nl = ~ or_386_cse;
  assign for_3_and_30_nl = MUX_v_3_2_2(3'b000, for_3_mux1h_31_nl, not_679_nl);
  assign for_3_mux1h_32_nl = MUX1HOT_v_3_4_2((n_inst_sva[2:0]), (pc_sva_dfm_5_0[2:0]),
      dmem_vinit_ndx_5_0_sva_2_0, (for_3_else_else_else_else_else_else_else_else_else_if_if_asn_2_itm[2:0]),
      {(fsm_output[6]) , (fsm_output[5]) , or_386_cse , (fsm_output[8])});
  assign for_3_for_3_mux_1_nl = MUX_v_16_2_2(16'b0000000000000001, (for_3_read_rom_imem_rom_map_1_sdt_1_29_0[15:0]),
      fsm_output[8]);
  assign nl_z_out_2 = ({for_3_for_3_and_1_nl , for_3_and_18_nl , for_3_and_19_nl
      , for_3_and_20_nl , for_3_and_21_nl , for_3_and_22_nl , for_3_and_23_nl , for_3_and_24_nl
      , for_3_and_25_nl , for_3_and_26_nl , for_3_and_27_nl , for_3_and_28_nl , for_3_and_29_nl
      , for_3_and_30_nl , for_3_mux1h_32_nl}) + conv_s2u_16_32(for_3_for_3_mux_1_nl);
  assign z_out_2 = nl_z_out_2[31:0];

  function automatic  MUX1HOT_s_1_3_2;
    input  input_2;
    input  input_1;
    input  input_0;
    input [2:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    MUX1HOT_s_1_3_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_4_2;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [3:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    MUX1HOT_s_1_4_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_7_2;
    input  input_6;
    input  input_5;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [6:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    result = result | (input_5 & sel[5]);
    result = result | (input_6 & sel[6]);
    MUX1HOT_s_1_7_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_8_2;
    input  input_7;
    input  input_6;
    input  input_5;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [7:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    result = result | (input_5 & sel[5]);
    result = result | (input_6 & sel[6]);
    result = result | (input_7 & sel[7]);
    MUX1HOT_s_1_8_2 = result;
  end
  endfunction


  function automatic  MUX1HOT_s_1_9_2;
    input  input_8;
    input  input_7;
    input  input_6;
    input  input_5;
    input  input_4;
    input  input_3;
    input  input_2;
    input  input_1;
    input  input_0;
    input [8:0] sel;
    reg  result;
  begin
    result = input_0 & sel[0];
    result = result | (input_1 & sel[1]);
    result = result | (input_2 & sel[2]);
    result = result | (input_3 & sel[3]);
    result = result | (input_4 & sel[4]);
    result = result | (input_5 & sel[5]);
    result = result | (input_6 & sel[6]);
    result = result | (input_7 & sel[7]);
    result = result | (input_8 & sel[8]);
    MUX1HOT_s_1_9_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_3_2;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [2:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    MUX1HOT_v_2_3_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_4_2;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [3:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    MUX1HOT_v_2_4_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_5_2;
    input [1:0] input_4;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [4:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    result = result | (input_4 & {2{sel[4]}});
    MUX1HOT_v_2_5_2 = result;
  end
  endfunction


  function automatic [1:0] MUX1HOT_v_2_6_2;
    input [1:0] input_5;
    input [1:0] input_4;
    input [1:0] input_3;
    input [1:0] input_2;
    input [1:0] input_1;
    input [1:0] input_0;
    input [5:0] sel;
    reg [1:0] result;
  begin
    result = input_0 & {2{sel[0]}};
    result = result | (input_1 & {2{sel[1]}});
    result = result | (input_2 & {2{sel[2]}});
    result = result | (input_3 & {2{sel[3]}});
    result = result | (input_4 & {2{sel[4]}});
    result = result | (input_5 & {2{sel[5]}});
    MUX1HOT_v_2_6_2 = result;
  end
  endfunction


  function automatic [31:0] MUX1HOT_v_32_3_2;
    input [31:0] input_2;
    input [31:0] input_1;
    input [31:0] input_0;
    input [2:0] sel;
    reg [31:0] result;
  begin
    result = input_0 & {32{sel[0]}};
    result = result | (input_1 & {32{sel[1]}});
    result = result | (input_2 & {32{sel[2]}});
    MUX1HOT_v_32_3_2 = result;
  end
  endfunction


  function automatic [31:0] MUX1HOT_v_32_9_2;
    input [31:0] input_8;
    input [31:0] input_7;
    input [31:0] input_6;
    input [31:0] input_5;
    input [31:0] input_4;
    input [31:0] input_3;
    input [31:0] input_2;
    input [31:0] input_1;
    input [31:0] input_0;
    input [8:0] sel;
    reg [31:0] result;
  begin
    result = input_0 & {32{sel[0]}};
    result = result | (input_1 & {32{sel[1]}});
    result = result | (input_2 & {32{sel[2]}});
    result = result | (input_3 & {32{sel[3]}});
    result = result | (input_4 & {32{sel[4]}});
    result = result | (input_5 & {32{sel[5]}});
    result = result | (input_6 & {32{sel[6]}});
    result = result | (input_7 & {32{sel[7]}});
    result = result | (input_8 & {32{sel[8]}});
    MUX1HOT_v_32_9_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_3_2;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [2:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    MUX1HOT_v_3_3_2 = result;
  end
  endfunction


  function automatic [2:0] MUX1HOT_v_3_4_2;
    input [2:0] input_3;
    input [2:0] input_2;
    input [2:0] input_1;
    input [2:0] input_0;
    input [3:0] sel;
    reg [2:0] result;
  begin
    result = input_0 & {3{sel[0]}};
    result = result | (input_1 & {3{sel[1]}});
    result = result | (input_2 & {3{sel[2]}});
    result = result | (input_3 & {3{sel[3]}});
    MUX1HOT_v_3_4_2 = result;
  end
  endfunction


  function automatic [3:0] MUX1HOT_v_4_3_2;
    input [3:0] input_2;
    input [3:0] input_1;
    input [3:0] input_0;
    input [2:0] sel;
    reg [3:0] result;
  begin
    result = input_0 & {4{sel[0]}};
    result = result | (input_1 & {4{sel[1]}});
    result = result | (input_2 & {4{sel[2]}});
    MUX1HOT_v_4_3_2 = result;
  end
  endfunction


  function automatic [3:0] MUX1HOT_v_4_4_2;
    input [3:0] input_3;
    input [3:0] input_2;
    input [3:0] input_1;
    input [3:0] input_0;
    input [3:0] sel;
    reg [3:0] result;
  begin
    result = input_0 & {4{sel[0]}};
    result = result | (input_1 & {4{sel[1]}});
    result = result | (input_2 & {4{sel[2]}});
    result = result | (input_3 & {4{sel[3]}});
    MUX1HOT_v_4_4_2 = result;
  end
  endfunction


  function automatic [3:0] MUX1HOT_v_4_5_2;
    input [3:0] input_4;
    input [3:0] input_3;
    input [3:0] input_2;
    input [3:0] input_1;
    input [3:0] input_0;
    input [4:0] sel;
    reg [3:0] result;
  begin
    result = input_0 & {4{sel[0]}};
    result = result | (input_1 & {4{sel[1]}});
    result = result | (input_2 & {4{sel[2]}});
    result = result | (input_3 & {4{sel[3]}});
    result = result | (input_4 & {4{sel[4]}});
    MUX1HOT_v_4_5_2 = result;
  end
  endfunction


  function automatic [4:0] MUX1HOT_v_5_4_2;
    input [4:0] input_3;
    input [4:0] input_2;
    input [4:0] input_1;
    input [4:0] input_0;
    input [3:0] sel;
    reg [4:0] result;
  begin
    result = input_0 & {5{sel[0]}};
    result = result | (input_1 & {5{sel[1]}});
    result = result | (input_2 & {5{sel[2]}});
    result = result | (input_3 & {5{sel[3]}});
    MUX1HOT_v_5_4_2 = result;
  end
  endfunction


  function automatic [5:0] MUX1HOT_v_6_4_2;
    input [5:0] input_3;
    input [5:0] input_2;
    input [5:0] input_1;
    input [5:0] input_0;
    input [3:0] sel;
    reg [5:0] result;
  begin
    result = input_0 & {6{sel[0]}};
    result = result | (input_1 & {6{sel[1]}});
    result = result | (input_2 & {6{sel[2]}});
    result = result | (input_3 & {6{sel[3]}});
    MUX1HOT_v_6_4_2 = result;
  end
  endfunction


  function automatic  MUX_s_1_2_2;
    input  input_0;
    input  input_1;
    input  sel;
    reg  result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_s_1_2_2 = result;
  end
  endfunction


  function automatic [10:0] MUX_v_11_2_2;
    input [10:0] input_0;
    input [10:0] input_1;
    input  sel;
    reg [10:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_11_2_2 = result;
  end
  endfunction


  function automatic [15:0] MUX_v_16_2_2;
    input [15:0] input_0;
    input [15:0] input_1;
    input  sel;
    reg [15:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_16_2_2 = result;
  end
  endfunction


  function automatic [1:0] MUX_v_2_2_2;
    input [1:0] input_0;
    input [1:0] input_1;
    input  sel;
    reg [1:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_2_2_2 = result;
  end
  endfunction


  function automatic [29:0] MUX_v_30_2_2;
    input [29:0] input_0;
    input [29:0] input_1;
    input  sel;
    reg [29:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_30_2_2 = result;
  end
  endfunction


  function automatic [31:0] MUX_v_32_2_2;
    input [31:0] input_0;
    input [31:0] input_1;
    input  sel;
    reg [31:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_32_2_2 = result;
  end
  endfunction


  function automatic [2:0] MUX_v_3_2_2;
    input [2:0] input_0;
    input [2:0] input_1;
    input  sel;
    reg [2:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_3_2_2 = result;
  end
  endfunction


  function automatic [3:0] MUX_v_4_2_2;
    input [3:0] input_0;
    input [3:0] input_1;
    input  sel;
    reg [3:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_4_2_2 = result;
  end
  endfunction


  function automatic [4:0] MUX_v_5_2_2;
    input [4:0] input_0;
    input [4:0] input_1;
    input  sel;
    reg [4:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_5_2_2 = result;
  end
  endfunction


  function automatic [5:0] MUX_v_6_2_2;
    input [5:0] input_0;
    input [5:0] input_1;
    input  sel;
    reg [5:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_6_2_2 = result;
  end
  endfunction


  function automatic [7:0] MUX_v_8_2_2;
    input [7:0] input_0;
    input [7:0] input_1;
    input  sel;
    reg [7:0] result;
  begin
    case (sel)
      1'b0 : begin
        result = input_0;
      end
      default : begin
        result = input_1;
      end
    endcase
    MUX_v_8_2_2 = result;
  end
  endfunction


  function automatic [0:0] readslicef_33_1_32;
    input [32:0] vector;
    reg [32:0] tmp;
  begin
    tmp = vector >> 32;
    readslicef_33_1_32 = tmp[0:0];
  end
  endfunction


  function automatic [31:0] readslicef_33_32_1;
    input [32:0] vector;
    reg [32:0] tmp;
  begin
    tmp = vector >> 1;
    readslicef_33_32_1 = tmp[31:0];
  end
  endfunction


  function automatic [16:0] conv_s2u_16_17 ;
    input [15:0]  vector ;
  begin
    conv_s2u_16_17 = {vector[15], vector};
  end
  endfunction


  function automatic [31:0] conv_s2u_16_32 ;
    input [15:0]  vector ;
  begin
    conv_s2u_16_32 = {{16{vector[15]}}, vector};
  end
  endfunction


  function automatic [32:0] conv_s2u_16_33 ;
    input [15:0]  vector ;
  begin
    conv_s2u_16_33 = {{17{vector[15]}}, vector};
  end
  endfunction


  function automatic [29:0] conv_s2u_17_30 ;
    input [16:0]  vector ;
  begin
    conv_s2u_17_30 = {{13{vector[16]}}, vector};
  end
  endfunction


  function automatic [32:0] conv_s2u_32_33 ;
    input [31:0]  vector ;
  begin
    conv_s2u_32_33 = {vector[31], vector};
  end
  endfunction

endmodule

// ------------------------------------------------------------------
//  Design Unit:    mips_sort
// ------------------------------------------------------------------


module mips_sort (
  clk, rst, A_in_rsc_dat, A_in_triosy_lz, out_rsc_dat, out_triosy_lz, n_inst_out_rsc_dat,
      n_inst_out_triosy_lz
);
  input clk;
  input rst;
  input [255:0] A_in_rsc_dat;
  output A_in_triosy_lz;
  output [255:0] out_rsc_dat;
  output out_triosy_lz;
  output [31:0] n_inst_out_rsc_dat;
  output n_inst_out_triosy_lz;


  // Interconnect Declarations
  wire [31:0] reg_rsci_data_in_d;
  wire [4:0] reg_rsci_addr_rd_d;
  wire [4:0] reg_rsci_addr_wr_d;
  wire reg_rsci_re_d;
  wire reg_rsci_we_d;
  wire [31:0] reg_rsci_data_out_d;
  wire reg_rsci_en_d;
  wire [31:0] dmem_rsci_data_in_d;
  wire [5:0] dmem_rsci_addr_rd_d;
  wire [5:0] dmem_rsci_addr_wr_d;
  wire dmem_rsci_re_d;
  wire dmem_rsci_we_d;
  wire [31:0] dmem_rsci_data_out_d;
  wire dmem_rsci_en_d;
  wire [5:0] for_3_read_rom_imem_rom_map_1_cmp_addr;
  wire [31:0] for_3_read_rom_imem_rom_map_1_cmp_data_out;
  wire for_3_read_rom_imem_rom_map_1_cmp_en;
  wire reg_rsc_en;
  wire reg_rsc_we;
  wire [4:0] reg_rsc_addr_wr;
  wire [31:0] reg_rsc_data_in;
  wire [31:0] reg_rsc_data_out;
  wire reg_rsc_re;
  wire [4:0] reg_rsc_addr_rd;
  wire dmem_rsc_en;
  wire dmem_rsc_we;
  wire [5:0] dmem_rsc_addr_wr;
  wire [31:0] dmem_rsc_data_in;
  wire [31:0] dmem_rsc_data_out;
  wire dmem_rsc_re;
  wire [5:0] dmem_rsc_addr_rd;


  // Interconnect Declarations for Component Instantiations 
  mips_sortmgc_rom_sync_regout_6_44_32_1_0_0_1_0_1_0_0_0_1_60  for_3_read_rom_imem_rom_map_1_cmp
      (
      .addr(for_3_read_rom_imem_rom_map_1_cmp_addr),
      .data_out(for_3_read_rom_imem_rom_map_1_cmp_data_out),
      .clk(clk),
      .s_rst(rst),
      .a_rst(1'b1),
      .en(for_3_read_rom_imem_rom_map_1_cmp_en)
    );
  ram_sync_separateRW_be #(.ram_id(32'sd4),
  .words(32'sd32),
  .width(32'sd32),
  .addr_width(32'sd5),
  .a_reset_active(32'sd0),
  .s_reset_active(32'sd1),
  .enable_active(32'sd0),
  .re_active(32'sd0),
  .we_active(32'sd0),
  .num_byte_enables(32'sd1),
  .clock_edge(32'sd1),
  .no_of_RAM_read_port(32'sd1),
  .no_of_RAM_write_port(32'sd1)) reg_rsc_comp (
      .data_in(reg_rsc_data_in),
      .addr_rd(reg_rsc_addr_rd),
      .addr_wr(reg_rsc_addr_wr),
      .re(reg_rsc_re),
      .we(reg_rsc_we),
      .data_out(reg_rsc_data_out),
      .clk(clk),
      .a_rst(1'b1),
      .s_rst(rst),
      .en(reg_rsc_en)
    );
  ram_sync_separateRW_be #(.ram_id(32'sd5),
  .words(32'sd64),
  .width(32'sd32),
  .addr_width(32'sd6),
  .a_reset_active(32'sd0),
  .s_reset_active(32'sd1),
  .enable_active(32'sd0),
  .re_active(32'sd0),
  .we_active(32'sd0),
  .num_byte_enables(32'sd1),
  .clock_edge(32'sd1),
  .no_of_RAM_read_port(32'sd1),
  .no_of_RAM_write_port(32'sd1)) dmem_rsc_comp (
      .data_in(dmem_rsc_data_in),
      .addr_rd(dmem_rsc_addr_rd),
      .addr_wr(dmem_rsc_addr_wr),
      .re(dmem_rsc_re),
      .we(dmem_rsc_we),
      .data_out(dmem_rsc_data_out),
      .clk(clk),
      .a_rst(1'b1),
      .s_rst(rst),
      .en(dmem_rsc_en)
    );
  mips_sort_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_4_32_32_5_0_1_0_0_0_1_1_32_32_1_1_gen
      reg_rsci (
      .en(reg_rsc_en),
      .we(reg_rsc_we),
      .addr_wr(reg_rsc_addr_wr),
      .data_in(reg_rsc_data_in),
      .data_out(reg_rsc_data_out),
      .re(reg_rsc_re),
      .addr_rd(reg_rsc_addr_rd),
      .data_in_d(reg_rsci_data_in_d),
      .addr_rd_d(reg_rsci_addr_rd_d),
      .addr_wr_d(reg_rsci_addr_wr_d),
      .re_d(reg_rsci_re_d),
      .we_d(reg_rsci_we_d),
      .data_out_d(reg_rsci_data_out_d),
      .en_d(reg_rsci_en_d)
    );
  mips_sort_ram_nangate_45nm_separate_beh_RAM_separateRW_rwport_en_5_64_32_6_0_1_0_0_0_1_1_32_64_1_1_gen
      dmem_rsci (
      .en(dmem_rsc_en),
      .we(dmem_rsc_we),
      .addr_wr(dmem_rsc_addr_wr),
      .data_in(dmem_rsc_data_in),
      .data_out(dmem_rsc_data_out),
      .re(dmem_rsc_re),
      .addr_rd(dmem_rsc_addr_rd),
      .data_in_d(dmem_rsci_data_in_d),
      .addr_rd_d(dmem_rsci_addr_rd_d),
      .addr_wr_d(dmem_rsci_addr_wr_d),
      .re_d(dmem_rsci_re_d),
      .we_d(dmem_rsci_we_d),
      .data_out_d(dmem_rsci_data_out_d),
      .en_d(dmem_rsci_en_d)
    );
  mips_sort_core mips_sort_core_inst (
      .clk(clk),
      .rst(rst),
      .A_in_rsc_dat(A_in_rsc_dat),
      .A_in_triosy_lz(A_in_triosy_lz),
      .out_rsc_dat(out_rsc_dat),
      .out_triosy_lz(out_triosy_lz),
      .n_inst_out_rsc_dat(n_inst_out_rsc_dat),
      .n_inst_out_triosy_lz(n_inst_out_triosy_lz),
      .reg_rsci_data_in_d(reg_rsci_data_in_d),
      .reg_rsci_addr_rd_d(reg_rsci_addr_rd_d),
      .reg_rsci_addr_wr_d(reg_rsci_addr_wr_d),
      .reg_rsci_re_d(reg_rsci_re_d),
      .reg_rsci_we_d(reg_rsci_we_d),
      .reg_rsci_data_out_d(reg_rsci_data_out_d),
      .reg_rsci_en_d(reg_rsci_en_d),
      .dmem_rsci_data_in_d(dmem_rsci_data_in_d),
      .dmem_rsci_addr_rd_d(dmem_rsci_addr_rd_d),
      .dmem_rsci_addr_wr_d(dmem_rsci_addr_wr_d),
      .dmem_rsci_re_d(dmem_rsci_re_d),
      .dmem_rsci_we_d(dmem_rsci_we_d),
      .dmem_rsci_data_out_d(dmem_rsci_data_out_d),
      .dmem_rsci_en_d(dmem_rsci_en_d),
      .for_3_read_rom_imem_rom_map_1_cmp_addr(for_3_read_rom_imem_rom_map_1_cmp_addr),
      .for_3_read_rom_imem_rom_map_1_cmp_data_out(for_3_read_rom_imem_rom_map_1_cmp_data_out),
      .for_3_read_rom_imem_rom_map_1_cmp_en(for_3_read_rom_imem_rom_map_1_cmp_en)
    );
endmodule



