# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4048 \
    name wp_parameters_1_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_1_0_0_read \
    op interface \
    ports { wp_parameters_1_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4049 \
    name wp_parameters_1_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_1_0_1_read \
    op interface \
    ports { wp_parameters_1_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4050 \
    name wp_parameters_1_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_1_1_0_read \
    op interface \
    ports { wp_parameters_1_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4051 \
    name wp_parameters_1_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_1_1_1_read \
    op interface \
    ports { wp_parameters_1_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4052 \
    name wp_parameters_1_2_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_1_2_0_read \
    op interface \
    ports { wp_parameters_1_2_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4053 \
    name wp_parameters_1_2_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_1_2_1_read \
    op interface \
    ports { wp_parameters_1_2_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4054 \
    name wp_parameters_1_3_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_1_3_0_read \
    op interface \
    ports { wp_parameters_1_3_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4055 \
    name wp_parameters_1_3_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_1_3_1_read \
    op interface \
    ports { wp_parameters_1_3_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4056 \
    name wp_parameters_2_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_2_0_0_read \
    op interface \
    ports { wp_parameters_2_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4057 \
    name wp_parameters_2_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_2_1_0_read \
    op interface \
    ports { wp_parameters_2_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4058 \
    name wp_parameters_2_2_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_2_2_0_read \
    op interface \
    ports { wp_parameters_2_2_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4059 \
    name wp_parameters_2_3_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_wp_parameters_2_3_0_read \
    op interface \
    ports { wp_parameters_2_3_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4060 \
    name patches_parameters_0_0_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_0_0_0_read \
    op interface \
    ports { patches_parameters_0_0_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4061 \
    name patches_parameters_0_0_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_0_0_1_read \
    op interface \
    ports { patches_parameters_0_0_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4062 \
    name patches_parameters_0_0_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_0_1_0_read \
    op interface \
    ports { patches_parameters_0_0_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4063 \
    name patches_parameters_0_0_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_0_1_1_read \
    op interface \
    ports { patches_parameters_0_0_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4064 \
    name patches_parameters_0_1_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_1_0_0_read \
    op interface \
    ports { patches_parameters_0_1_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4065 \
    name patches_parameters_0_1_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_1_0_1_read \
    op interface \
    ports { patches_parameters_0_1_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4066 \
    name patches_parameters_0_1_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_1_1_0_read \
    op interface \
    ports { patches_parameters_0_1_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4067 \
    name patches_parameters_0_1_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_1_1_1_read \
    op interface \
    ports { patches_parameters_0_1_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4068 \
    name patches_parameters_0_2_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_2_0_0_read \
    op interface \
    ports { patches_parameters_0_2_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4069 \
    name patches_parameters_0_2_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_2_0_1_read \
    op interface \
    ports { patches_parameters_0_2_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4070 \
    name patches_parameters_0_2_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_2_1_0_read \
    op interface \
    ports { patches_parameters_0_2_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4071 \
    name patches_parameters_0_2_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_2_1_1_read \
    op interface \
    ports { patches_parameters_0_2_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4072 \
    name patches_parameters_0_3_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_3_0_0_read \
    op interface \
    ports { patches_parameters_0_3_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4073 \
    name patches_parameters_0_3_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_3_0_1_read \
    op interface \
    ports { patches_parameters_0_3_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4074 \
    name patches_parameters_0_3_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_3_1_0_read \
    op interface \
    ports { patches_parameters_0_3_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4075 \
    name patches_parameters_0_3_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_0_3_1_1_read \
    op interface \
    ports { patches_parameters_0_3_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4076 \
    name patches_parameters_1_0_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_0_0_0_read \
    op interface \
    ports { patches_parameters_1_0_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4077 \
    name patches_parameters_1_0_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_0_0_1_read \
    op interface \
    ports { patches_parameters_1_0_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4078 \
    name patches_parameters_1_0_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_0_1_0_read \
    op interface \
    ports { patches_parameters_1_0_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4079 \
    name patches_parameters_1_0_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_0_1_1_read \
    op interface \
    ports { patches_parameters_1_0_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4080 \
    name patches_parameters_1_1_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_1_0_0_read \
    op interface \
    ports { patches_parameters_1_1_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4081 \
    name patches_parameters_1_1_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_1_0_1_read \
    op interface \
    ports { patches_parameters_1_1_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4082 \
    name patches_parameters_1_1_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_1_1_0_read \
    op interface \
    ports { patches_parameters_1_1_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4083 \
    name patches_parameters_1_1_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_1_1_1_read \
    op interface \
    ports { patches_parameters_1_1_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4084 \
    name patches_parameters_1_2_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_2_0_0_read \
    op interface \
    ports { patches_parameters_1_2_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4085 \
    name patches_parameters_1_2_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_2_0_1_read \
    op interface \
    ports { patches_parameters_1_2_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4086 \
    name patches_parameters_1_2_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_2_1_0_read \
    op interface \
    ports { patches_parameters_1_2_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4087 \
    name patches_parameters_1_2_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_2_1_1_read \
    op interface \
    ports { patches_parameters_1_2_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4088 \
    name patches_parameters_1_3_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_3_0_0_read \
    op interface \
    ports { patches_parameters_1_3_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4089 \
    name patches_parameters_1_3_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_3_0_1_read \
    op interface \
    ports { patches_parameters_1_3_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4090 \
    name patches_parameters_1_3_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_3_1_0_read \
    op interface \
    ports { patches_parameters_1_3_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4091 \
    name patches_parameters_1_3_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_1_3_1_1_read \
    op interface \
    ports { patches_parameters_1_3_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4092 \
    name patches_parameters_2_0_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_0_0_0_read \
    op interface \
    ports { patches_parameters_2_0_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4093 \
    name patches_parameters_2_0_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_0_0_1_read \
    op interface \
    ports { patches_parameters_2_0_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4094 \
    name patches_parameters_2_0_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_0_1_0_read \
    op interface \
    ports { patches_parameters_2_0_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4095 \
    name patches_parameters_2_0_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_0_1_1_read \
    op interface \
    ports { patches_parameters_2_0_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4096 \
    name patches_parameters_2_1_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_1_0_0_read \
    op interface \
    ports { patches_parameters_2_1_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4097 \
    name patches_parameters_2_1_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_1_0_1_read \
    op interface \
    ports { patches_parameters_2_1_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4098 \
    name patches_parameters_2_1_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_1_1_0_read \
    op interface \
    ports { patches_parameters_2_1_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4099 \
    name patches_parameters_2_1_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_1_1_1_read \
    op interface \
    ports { patches_parameters_2_1_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4100 \
    name patches_parameters_2_2_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_2_0_0_read \
    op interface \
    ports { patches_parameters_2_2_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4101 \
    name patches_parameters_2_2_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_2_0_1_read \
    op interface \
    ports { patches_parameters_2_2_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4102 \
    name patches_parameters_2_2_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_2_1_0_read \
    op interface \
    ports { patches_parameters_2_2_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4103 \
    name patches_parameters_2_2_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_2_1_1_read \
    op interface \
    ports { patches_parameters_2_2_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4104 \
    name patches_parameters_2_3_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_3_0_0_read \
    op interface \
    ports { patches_parameters_2_3_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4105 \
    name patches_parameters_2_3_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_3_0_1_read \
    op interface \
    ports { patches_parameters_2_3_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4106 \
    name patches_parameters_2_3_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_3_1_0_read \
    op interface \
    ports { patches_parameters_2_3_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 4107 \
    name patches_parameters_2_3_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_patches_parameters_2_3_1_1_read \
    op interface \
    ports { patches_parameters_2_3_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_ready { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


