<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › include › mach › irqs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>irqs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> *  Copyright (C) 2007 Broadcom</span>
<span class="cm"> *  Copyright (C) 1999 ARM Limited</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License as published by</span>
<span class="cm"> * the Free Software Foundation; either version 2 of the License, or</span>
<span class="cm"> * (at your option) any later version.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA</span>
<span class="cm"> */</span>

<span class="cp">#if !defined(ARCH_BCMRING_IRQS_H)</span>
<span class="cp">#define ARCH_BCMRING_IRQS_H</span>

<span class="cm">/* INTC0 - interrupt controller 0 */</span>
<span class="cp">#define IRQ_INTC0_START     0</span>
<span class="cp">#define IRQ_DMA0C0          0	</span><span class="cm">/* DMA0 channel 0 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0C1          1	</span><span class="cm">/* DMA0 channel 1 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0C2          2	</span><span class="cm">/* DMA0 channel 2 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0C3          3	</span><span class="cm">/* DMA0 channel 3 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0C4          4	</span><span class="cm">/* DMA0 channel 4 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0C5          5	</span><span class="cm">/* DMA0 channel 5 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0C6          6	</span><span class="cm">/* DMA0 channel 6 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA0C7          7	</span><span class="cm">/* DMA0 channel 7 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1C0          8	</span><span class="cm">/* DMA1 channel 0 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1C1          9	</span><span class="cm">/* DMA1 channel 1 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1C2         10	</span><span class="cm">/* DMA1 channel 2 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1C3         11	</span><span class="cm">/* DMA1 channel 3 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1C4         12	</span><span class="cm">/* DMA1 channel 4 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1C5         13	</span><span class="cm">/* DMA1 channel 5 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1C6         14	</span><span class="cm">/* DMA1 channel 6 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMA1C7         15	</span><span class="cm">/* DMA1 channel 7 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_VPM            16	</span><span class="cm">/* Voice process module interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USBHD2         17	</span><span class="cm">/* USB host2/device2 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USBH1          18	</span><span class="cm">/* USB1 host interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_USBD           19	</span><span class="cm">/* USB device interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SDIOH0         20	</span><span class="cm">/* SDIO0 host interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SDIOH1         21	</span><span class="cm">/* SDIO1 host interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER0         22	</span><span class="cm">/* Timer0 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER1         23	</span><span class="cm">/* Timer1 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER2         24	</span><span class="cm">/* Timer2 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_TIMER3         25	</span><span class="cm">/* Timer3 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPIH           26	</span><span class="cm">/* SPI host interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_ESW            27	</span><span class="cm">/* Ethernet switch interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_APM            28	</span><span class="cm">/* Audio process module interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_GE             29	</span><span class="cm">/* Graphic engine interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_CLCD           30	</span><span class="cm">/* LCD Controller interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PIF            31	</span><span class="cm">/* Peripheral interface interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_INTC0_END      31</span>

<span class="cm">/* INTC1 - interrupt controller 1 */</span>
<span class="cp">#define IRQ_INTC1_START    32</span>
<span class="cp">#define IRQ_GPIO0          32	</span><span class="cm">/*  0 GPIO bit 31//0 combined interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_GPIO1          33	</span><span class="cm">/*  1 GPIO bit 64//32 combined interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_I2S0           34	</span><span class="cm">/*  2 I2S0 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_I2S1           35	</span><span class="cm">/*  3 I2S1 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_I2CH           36	</span><span class="cm">/*  4 I2C host interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_I2CS           37	</span><span class="cm">/*  5 I2C slave interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPIS           38	</span><span class="cm">/*  6 SPI slave interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_GPHY           39	</span><span class="cm">/*  7 Gigabit Phy interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_FLASHC         40	</span><span class="cm">/*  8 Flash controller interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_COMMTX         41	</span><span class="cm">/*  9 ARM DDC transmit interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_COMMRX         42	</span><span class="cm">/* 10 ARM DDC receive interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_PMUIRQ         43	</span><span class="cm">/* 11 ARM performance monitor interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UARTB          44	</span><span class="cm">/* 12 UARTB */</span><span class="cp"></span>
<span class="cp">#define IRQ_WATCHDOG       45	</span><span class="cm">/* 13 Watchdog timer interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_UARTA          46	</span><span class="cm">/* 14 UARTA */</span><span class="cp"></span>
<span class="cp">#define IRQ_TSC            47	</span><span class="cm">/* 15 Touch screen controller interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_KEYC           48	</span><span class="cm">/* 16 Key pad controller interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DMPU           49	</span><span class="cm">/* 17 DDR2 memory partition interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_VMPU           50	</span><span class="cm">/* 18 VRAM memory partition interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_FMPU           51	</span><span class="cm">/* 19 Flash memory parition unit interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RNG            52	</span><span class="cm">/* 20 Random number generator interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RTC0           53	</span><span class="cm">/* 21 Real time clock periodic interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RTC1           54	</span><span class="cm">/* 22 Real time clock one-shot interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SPUM           55	</span><span class="cm">/* 23 Secure process module interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_VDEC           56	</span><span class="cm">/* 24 Hantro video decoder interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_RTC2           57	</span><span class="cm">/* 25 Real time clock tamper interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_DDRP           58	</span><span class="cm">/* 26 DDR Panic interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_INTC1_END      58</span>

<span class="cm">/* SINTC secure int controller */</span>
<span class="cp">#define IRQ_SINTC_START    59</span>
<span class="cp">#define IRQ_SEC_WATCHDOG   59	</span><span class="cm">/*  0 Watchdog timer interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_UARTA      60	</span><span class="cm">/*  1 UARTA interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_TSC        61	</span><span class="cm">/*  2 Touch screen controller interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_KEYC       62	</span><span class="cm">/*  3 Key pad controller interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_DMPU       63	</span><span class="cm">/*  4 DDR2 memory partition interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_VMPU       64	</span><span class="cm">/*  5 VRAM memory partition interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_FMPU       65	</span><span class="cm">/*  6 Flash memory parition unit interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_RNG        66	</span><span class="cm">/*  7 Random number generator interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_RTC0       67	</span><span class="cm">/*  8 Real time clock periodic interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_RTC1       68	</span><span class="cm">/*  9 Real time clock one-shot interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_SPUM       69	</span><span class="cm">/* 10 Secure process module interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_TIMER0     70	</span><span class="cm">/* 11 Secure timer0 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_TIMER1     71	</span><span class="cm">/* 12 Secure timer1 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_TIMER2     72	</span><span class="cm">/* 13 Secure timer2 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_TIMER3     73	</span><span class="cm">/* 14 Secure timer3 interrupt */</span><span class="cp"></span>
<span class="cp">#define IRQ_SEC_RTC2       74	</span><span class="cm">/* 15 Real time clock tamper interrupt */</span><span class="cp"></span>

<span class="cp">#define IRQ_SINTC_END      74</span>

<span class="cm">/* Note: there are 3 INTC registers of 32 bits each. So internal IRQs could go from 0-95 */</span>
<span class="cm">/*       Since IRQs are typically viewed in decimal, we start the gpio based IRQs off at 100 */</span>
<span class="cm">/*       to make the mapping easy for humans to decipher. */</span>

<span class="cp">#define IRQ_GPIO_0                  100</span>

<span class="cp">#define NUM_INTERNAL_IRQS          (IRQ_SINTC_END+1)</span>

<span class="cm">/* I couldn&#39;t get the gpioHw_reg.h file to be included cleanly, so I hardcoded it */</span>
<span class="cm">/* define NUM_GPIO_IRQS               GPIOHW_TOTAL_NUM_PINS */</span>
<span class="cp">#define NUM_GPIO_IRQS               62</span>

<span class="cp">#define NR_IRQS                     (IRQ_GPIO_0 + NUM_GPIO_IRQS)</span>

<span class="cp">#define IRQ_UNKNOWN                 -1</span>

<span class="cm">/* Tune these bits to preclude noisy or unsupported interrupt sources as required. */</span>
<span class="cp">#define IRQ_INTC0_VALID_MASK        0xffffffff</span>
<span class="cp">#define IRQ_INTC1_VALID_MASK        0x07ffffff</span>
<span class="cp">#define IRQ_SINTC_VALID_MASK        0x0000ffff</span>

<span class="cp">#endif </span><span class="cm">/* ARCH_BCMRING_IRQS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
