PPA Report for duty_cycle_clk.v (Module: duty_cycle_clk)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 2
FF Count: 1
IO Count: 3
Cell Count: 13

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1805.05 MHz
Reg-to-Reg Critical Path Delay: 0.435 ns

POWER METRICS:
-------------
Total Power Consumption: 0.453 W
