static inline struct device *sdmmc_dev(struct realtek_pci_sdmmc *host)\r\n{\r\nreturn &(host->pdev->dev);\r\n}\r\nstatic inline void sd_clear_error(struct realtek_pci_sdmmc *host)\r\n{\r\nrtsx_pci_write_register(host->pcr, CARD_STOP,\r\nSD_STOP | SD_CLR_ERR, SD_STOP | SD_CLR_ERR);\r\n}\r\nstatic void sd_print_debug_regs(struct realtek_pci_sdmmc *host)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nu16 i;\r\nu8 *ptr;\r\nrtsx_pci_init_cmd(pcr);\r\nfor (i = 0xFDA0; i <= 0xFDAE; i++)\r\nrtsx_pci_add_cmd(pcr, READ_REG_CMD, i, 0, 0);\r\nfor (i = 0xFD52; i <= 0xFD69; i++)\r\nrtsx_pci_add_cmd(pcr, READ_REG_CMD, i, 0, 0);\r\nrtsx_pci_send_cmd(pcr, 100);\r\nptr = rtsx_pci_get_cmd_data(pcr);\r\nfor (i = 0xFDA0; i <= 0xFDAE; i++)\r\ndev_dbg(sdmmc_dev(host), "0x%04X: 0x%02x\n", i, *(ptr++));\r\nfor (i = 0xFD52; i <= 0xFD69; i++)\r\ndev_dbg(sdmmc_dev(host), "0x%04X: 0x%02x\n", i, *(ptr++));\r\n}\r\nstatic int sd_pre_dma_transfer(struct realtek_pci_sdmmc *host,\r\nstruct mmc_data *data, bool pre)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint read = data->flags & MMC_DATA_READ;\r\nint count = 0;\r\nint using_cookie = 0;\r\nif (!pre && data->host_cookie && data->host_cookie != host->cookie) {\r\ndev_err(sdmmc_dev(host),\r\n"error: data->host_cookie = %d, host->cookie = %d\n",\r\ndata->host_cookie, host->cookie);\r\ndata->host_cookie = 0;\r\n}\r\nif (pre || data->host_cookie != host->cookie) {\r\ncount = rtsx_pci_dma_map_sg(pcr, data->sg, data->sg_len, read);\r\n} else {\r\ncount = host->cookie_sg_count;\r\nusing_cookie = 1;\r\n}\r\nif (pre) {\r\nhost->cookie_sg_count = count;\r\nif (++host->cookie < 0)\r\nhost->cookie = 1;\r\ndata->host_cookie = host->cookie;\r\n} else {\r\nhost->sg_count = count;\r\n}\r\nreturn using_cookie;\r\n}\r\nstatic void sdmmc_pre_req(struct mmc_host *mmc, struct mmc_request *mrq,\r\nbool is_first_req)\r\n{\r\nstruct realtek_pci_sdmmc *host = mmc_priv(mmc);\r\nstruct mmc_data *data = mrq->data;\r\nif (data->host_cookie) {\r\ndev_err(sdmmc_dev(host),\r\n"error: reset data->host_cookie = %d\n",\r\ndata->host_cookie);\r\ndata->host_cookie = 0;\r\n}\r\nsd_pre_dma_transfer(host, data, true);\r\ndev_dbg(sdmmc_dev(host), "pre dma sg: %d\n", host->cookie_sg_count);\r\n}\r\nstatic void sdmmc_post_req(struct mmc_host *mmc, struct mmc_request *mrq,\r\nint err)\r\n{\r\nstruct realtek_pci_sdmmc *host = mmc_priv(mmc);\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nstruct mmc_data *data = mrq->data;\r\nint read = data->flags & MMC_DATA_READ;\r\nrtsx_pci_dma_unmap_sg(pcr, data->sg, data->sg_len, read);\r\ndata->host_cookie = 0;\r\n}\r\nstatic int sd_read_data(struct realtek_pci_sdmmc *host, u8 *cmd, u16 byte_cnt,\r\nu8 *buf, int buf_len, int timeout)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint err, i;\r\nu8 trans_mode;\r\ndev_dbg(sdmmc_dev(host), "%s: SD/MMC CMD%d\n", __func__, cmd[0] - 0x40);\r\nif (!buf)\r\nbuf_len = 0;\r\nif ((cmd[0] & 0x3F) == MMC_SEND_TUNING_BLOCK)\r\ntrans_mode = SD_TM_AUTO_TUNING;\r\nelse\r\ntrans_mode = SD_TM_NORMAL_READ;\r\nrtsx_pci_init_cmd(pcr);\r\nfor (i = 0; i < 5; i++)\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CMD0 + i, 0xFF, cmd[i]);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BYTE_CNT_L, 0xFF, (u8)byte_cnt);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BYTE_CNT_H,\r\n0xFF, (u8)(byte_cnt >> 8));\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BLOCK_CNT_L, 0xFF, 1);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BLOCK_CNT_H, 0xFF, 0);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG2, 0xFF,\r\nSD_CALCULATE_CRC7 | SD_CHECK_CRC16 |\r\nSD_NO_WAIT_BUSY_END | SD_CHECK_CRC7 | SD_RSP_LEN_6);\r\nif (trans_mode != SD_TM_AUTO_TUNING)\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD,\r\nCARD_DATA_SOURCE, 0x01, PINGPONG_BUFFER);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_TRANSFER,\r\n0xFF, trans_mode | SD_TRANSFER_START);\r\nrtsx_pci_add_cmd(pcr, CHECK_REG_CMD, SD_TRANSFER,\r\nSD_TRANSFER_END, SD_TRANSFER_END);\r\nerr = rtsx_pci_send_cmd(pcr, timeout);\r\nif (err < 0) {\r\nsd_print_debug_regs(host);\r\ndev_dbg(sdmmc_dev(host),\r\n"rtsx_pci_send_cmd fail (err = %d)\n", err);\r\nreturn err;\r\n}\r\nif (buf && buf_len) {\r\nerr = rtsx_pci_read_ppbuf(pcr, buf, buf_len);\r\nif (err < 0) {\r\ndev_dbg(sdmmc_dev(host),\r\n"rtsx_pci_read_ppbuf fail (err = %d)\n", err);\r\nreturn err;\r\n}\r\n}\r\nreturn 0;\r\n}\r\nstatic int sd_write_data(struct realtek_pci_sdmmc *host, u8 *cmd, u16 byte_cnt,\r\nu8 *buf, int buf_len, int timeout)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint err, i;\r\nu8 trans_mode;\r\nif (!buf)\r\nbuf_len = 0;\r\nif (buf && buf_len) {\r\nerr = rtsx_pci_write_ppbuf(pcr, buf, buf_len);\r\nif (err < 0) {\r\ndev_dbg(sdmmc_dev(host),\r\n"rtsx_pci_write_ppbuf fail (err = %d)\n", err);\r\nreturn err;\r\n}\r\n}\r\ntrans_mode = cmd ? SD_TM_AUTO_WRITE_2 : SD_TM_AUTO_WRITE_3;\r\nrtsx_pci_init_cmd(pcr);\r\nif (cmd) {\r\ndev_dbg(sdmmc_dev(host), "%s: SD/MMC CMD %d\n", __func__,\r\ncmd[0] - 0x40);\r\nfor (i = 0; i < 5; i++)\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD,\r\nSD_CMD0 + i, 0xFF, cmd[i]);\r\n}\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BYTE_CNT_L, 0xFF, (u8)byte_cnt);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BYTE_CNT_H,\r\n0xFF, (u8)(byte_cnt >> 8));\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BLOCK_CNT_L, 0xFF, 1);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BLOCK_CNT_H, 0xFF, 0);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG2, 0xFF,\r\nSD_CALCULATE_CRC7 | SD_CHECK_CRC16 |\r\nSD_NO_WAIT_BUSY_END | SD_CHECK_CRC7 | SD_RSP_LEN_6);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_TRANSFER, 0xFF,\r\ntrans_mode | SD_TRANSFER_START);\r\nrtsx_pci_add_cmd(pcr, CHECK_REG_CMD, SD_TRANSFER,\r\nSD_TRANSFER_END, SD_TRANSFER_END);\r\nerr = rtsx_pci_send_cmd(pcr, timeout);\r\nif (err < 0) {\r\nsd_print_debug_regs(host);\r\ndev_dbg(sdmmc_dev(host),\r\n"rtsx_pci_send_cmd fail (err = %d)\n", err);\r\nreturn err;\r\n}\r\nreturn 0;\r\n}\r\nstatic void sd_send_cmd_get_rsp(struct realtek_pci_sdmmc *host,\r\nstruct mmc_command *cmd)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nu8 cmd_idx = (u8)cmd->opcode;\r\nu32 arg = cmd->arg;\r\nint err = 0;\r\nint timeout = 100;\r\nint i;\r\nu8 *ptr;\r\nint stat_idx = 0;\r\nu8 rsp_type;\r\nint rsp_len = 5;\r\nbool clock_toggled = false;\r\ndev_dbg(sdmmc_dev(host), "%s: SD/MMC CMD %d, arg = 0x%08x\n",\r\n__func__, cmd_idx, arg);\r\nswitch (mmc_resp_type(cmd)) {\r\ncase MMC_RSP_NONE:\r\nrsp_type = SD_RSP_TYPE_R0;\r\nrsp_len = 0;\r\nbreak;\r\ncase MMC_RSP_R1:\r\nrsp_type = SD_RSP_TYPE_R1;\r\nbreak;\r\ncase MMC_RSP_R1 & ~MMC_RSP_CRC:\r\nrsp_type = SD_RSP_TYPE_R1 | SD_NO_CHECK_CRC7;\r\nbreak;\r\ncase MMC_RSP_R1B:\r\nrsp_type = SD_RSP_TYPE_R1b;\r\nbreak;\r\ncase MMC_RSP_R2:\r\nrsp_type = SD_RSP_TYPE_R2;\r\nrsp_len = 16;\r\nbreak;\r\ncase MMC_RSP_R3:\r\nrsp_type = SD_RSP_TYPE_R3;\r\nbreak;\r\ndefault:\r\ndev_dbg(sdmmc_dev(host), "cmd->flag is not valid\n");\r\nerr = -EINVAL;\r\ngoto out;\r\n}\r\nif (rsp_type == SD_RSP_TYPE_R1b)\r\ntimeout = 3000;\r\nif (cmd->opcode == SD_SWITCH_VOLTAGE) {\r\nerr = rtsx_pci_write_register(pcr, SD_BUS_STAT,\r\n0xFF, SD_CLK_TOGGLE_EN);\r\nif (err < 0)\r\ngoto out;\r\nclock_toggled = true;\r\n}\r\nrtsx_pci_init_cmd(pcr);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CMD0, 0xFF, 0x40 | cmd_idx);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CMD1, 0xFF, (u8)(arg >> 24));\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CMD2, 0xFF, (u8)(arg >> 16));\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CMD3, 0xFF, (u8)(arg >> 8));\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CMD4, 0xFF, (u8)arg);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG2, 0xFF, rsp_type);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_DATA_SOURCE,\r\n0x01, PINGPONG_BUFFER);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_TRANSFER,\r\n0xFF, SD_TM_CMD_RSP | SD_TRANSFER_START);\r\nrtsx_pci_add_cmd(pcr, CHECK_REG_CMD, SD_TRANSFER,\r\nSD_TRANSFER_END | SD_STAT_IDLE,\r\nSD_TRANSFER_END | SD_STAT_IDLE);\r\nif (rsp_type == SD_RSP_TYPE_R2) {\r\nfor (i = PPBUF_BASE2; i < PPBUF_BASE2 + 16; i++)\r\nrtsx_pci_add_cmd(pcr, READ_REG_CMD, (u16)i, 0, 0);\r\nstat_idx = 16;\r\n} else if (rsp_type != SD_RSP_TYPE_R0) {\r\nfor (i = SD_CMD0; i <= SD_CMD4; i++)\r\nrtsx_pci_add_cmd(pcr, READ_REG_CMD, (u16)i, 0, 0);\r\nstat_idx = 5;\r\n}\r\nrtsx_pci_add_cmd(pcr, READ_REG_CMD, SD_STAT1, 0, 0);\r\nerr = rtsx_pci_send_cmd(pcr, timeout);\r\nif (err < 0) {\r\nsd_print_debug_regs(host);\r\nsd_clear_error(host);\r\ndev_dbg(sdmmc_dev(host),\r\n"rtsx_pci_send_cmd error (err = %d)\n", err);\r\ngoto out;\r\n}\r\nif (rsp_type == SD_RSP_TYPE_R0) {\r\nerr = 0;\r\ngoto out;\r\n}\r\nptr = rtsx_pci_get_cmd_data(pcr) + 1;\r\nif ((ptr[0] & 0xC0) != 0) {\r\nerr = -EILSEQ;\r\ndev_dbg(sdmmc_dev(host), "Invalid response bit\n");\r\ngoto out;\r\n}\r\nif (!(rsp_type & SD_NO_CHECK_CRC7)) {\r\nif (ptr[stat_idx] & SD_CRC7_ERR) {\r\nerr = -EILSEQ;\r\ndev_dbg(sdmmc_dev(host), "CRC7 error\n");\r\ngoto out;\r\n}\r\n}\r\nif (rsp_type == SD_RSP_TYPE_R2) {\r\nptr[16] = 1;\r\nfor (i = 0; i < 4; i++) {\r\ncmd->resp[i] = get_unaligned_be32(ptr + 1 + i * 4);\r\ndev_dbg(sdmmc_dev(host), "cmd->resp[%d] = 0x%08x\n",\r\ni, cmd->resp[i]);\r\n}\r\n} else {\r\ncmd->resp[0] = get_unaligned_be32(ptr + 1);\r\ndev_dbg(sdmmc_dev(host), "cmd->resp[0] = 0x%08x\n",\r\ncmd->resp[0]);\r\n}\r\nout:\r\ncmd->error = err;\r\nif (err && clock_toggled)\r\nrtsx_pci_write_register(pcr, SD_BUS_STAT,\r\nSD_CLK_TOGGLE_EN | SD_CLK_FORCE_STOP, 0);\r\n}\r\nstatic int sd_rw_multi(struct realtek_pci_sdmmc *host, struct mmc_request *mrq)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nstruct mmc_host *mmc = host->mmc;\r\nstruct mmc_card *card = mmc->card;\r\nstruct mmc_data *data = mrq->data;\r\nint uhs = mmc_card_uhs(card);\r\nint read = (data->flags & MMC_DATA_READ) ? 1 : 0;\r\nu8 cfg2, trans_mode;\r\nint err;\r\nsize_t data_len = data->blksz * data->blocks;\r\nif (read) {\r\ncfg2 = SD_CALCULATE_CRC7 | SD_CHECK_CRC16 |\r\nSD_NO_WAIT_BUSY_END | SD_CHECK_CRC7 | SD_RSP_LEN_0;\r\ntrans_mode = SD_TM_AUTO_READ_3;\r\n} else {\r\ncfg2 = SD_NO_CALCULATE_CRC7 | SD_CHECK_CRC16 |\r\nSD_NO_WAIT_BUSY_END | SD_NO_CHECK_CRC7 | SD_RSP_LEN_0;\r\ntrans_mode = SD_TM_AUTO_WRITE_3;\r\n}\r\nif (!uhs)\r\ncfg2 |= SD_NO_CHECK_WAIT_CRC_TO;\r\nrtsx_pci_init_cmd(pcr);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BYTE_CNT_L, 0xFF, 0x00);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BYTE_CNT_H, 0xFF, 0x02);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BLOCK_CNT_L,\r\n0xFF, (u8)data->blocks);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_BLOCK_CNT_H,\r\n0xFF, (u8)(data->blocks >> 8));\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, IRQSTAT0,\r\nDMA_DONE_INT, DMA_DONE_INT);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, DMATC3,\r\n0xFF, (u8)(data_len >> 24));\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, DMATC2,\r\n0xFF, (u8)(data_len >> 16));\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, DMATC1,\r\n0xFF, (u8)(data_len >> 8));\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, DMATC0, 0xFF, (u8)data_len);\r\nif (read) {\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, DMACTL,\r\n0x03 | DMA_PACK_SIZE_MASK,\r\nDMA_DIR_FROM_CARD | DMA_EN | DMA_512);\r\n} else {\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, DMACTL,\r\n0x03 | DMA_PACK_SIZE_MASK,\r\nDMA_DIR_TO_CARD | DMA_EN | DMA_512);\r\n}\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_DATA_SOURCE,\r\n0x01, RING_BUFFER);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG2, 0xFF, cfg2);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_TRANSFER, 0xFF,\r\ntrans_mode | SD_TRANSFER_START);\r\nrtsx_pci_add_cmd(pcr, CHECK_REG_CMD, SD_TRANSFER,\r\nSD_TRANSFER_END, SD_TRANSFER_END);\r\nrtsx_pci_send_cmd_no_wait(pcr);\r\nerr = rtsx_pci_dma_transfer(pcr, data->sg, host->sg_count, read, 10000);\r\nif (err < 0) {\r\nsd_clear_error(host);\r\nreturn err;\r\n}\r\nreturn 0;\r\n}\r\nstatic inline void sd_enable_initial_mode(struct realtek_pci_sdmmc *host)\r\n{\r\nrtsx_pci_write_register(host->pcr, SD_CFG1,\r\nSD_CLK_DIVIDE_MASK, SD_CLK_DIVIDE_128);\r\n}\r\nstatic inline void sd_disable_initial_mode(struct realtek_pci_sdmmc *host)\r\n{\r\nrtsx_pci_write_register(host->pcr, SD_CFG1,\r\nSD_CLK_DIVIDE_MASK, SD_CLK_DIVIDE_0);\r\n}\r\nstatic void sd_normal_rw(struct realtek_pci_sdmmc *host,\r\nstruct mmc_request *mrq)\r\n{\r\nstruct mmc_command *cmd = mrq->cmd;\r\nstruct mmc_data *data = mrq->data;\r\nu8 _cmd[5], *buf;\r\n_cmd[0] = 0x40 | (u8)cmd->opcode;\r\nput_unaligned_be32(cmd->arg, (u32 *)(&_cmd[1]));\r\nbuf = kzalloc(data->blksz, GFP_NOIO);\r\nif (!buf) {\r\ncmd->error = -ENOMEM;\r\nreturn;\r\n}\r\nif (data->flags & MMC_DATA_READ) {\r\nif (host->initial_mode)\r\nsd_disable_initial_mode(host);\r\ncmd->error = sd_read_data(host, _cmd, (u16)data->blksz, buf,\r\ndata->blksz, 200);\r\nif (host->initial_mode)\r\nsd_enable_initial_mode(host);\r\nsg_copy_from_buffer(data->sg, data->sg_len, buf, data->blksz);\r\n} else {\r\nsg_copy_to_buffer(data->sg, data->sg_len, buf, data->blksz);\r\ncmd->error = sd_write_data(host, _cmd, (u16)data->blksz, buf,\r\ndata->blksz, 200);\r\n}\r\nkfree(buf);\r\n}\r\nstatic int sd_change_phase(struct realtek_pci_sdmmc *host,\r\nu8 sample_point, bool rx)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint err;\r\ndev_dbg(sdmmc_dev(host), "%s(%s): sample_point = %d\n",\r\n__func__, rx ? "RX" : "TX", sample_point);\r\nrtsx_pci_init_cmd(pcr);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL, CHANGE_CLK, CHANGE_CLK);\r\nif (rx)\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD,\r\nSD_VPRX_CTL, 0x1F, sample_point);\r\nelse\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD,\r\nSD_VPTX_CTL, 0x1F, sample_point);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_VPCLK0_CTL, PHASE_NOT_RESET, 0);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_VPCLK0_CTL,\r\nPHASE_NOT_RESET, PHASE_NOT_RESET);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL, CHANGE_CLK, 0);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG1, SD_ASYNC_FIFO_NOT_RST, 0);\r\nerr = rtsx_pci_send_cmd(pcr, 100);\r\nif (err < 0)\r\nreturn err;\r\nreturn 0;\r\n}\r\nstatic inline u32 test_phase_bit(u32 phase_map, unsigned int bit)\r\n{\r\nbit %= RTSX_PHASE_MAX;\r\nreturn phase_map & (1 << bit);\r\n}\r\nstatic int sd_get_phase_len(u32 phase_map, unsigned int start_bit)\r\n{\r\nint i;\r\nfor (i = 0; i < RTSX_PHASE_MAX; i++) {\r\nif (test_phase_bit(phase_map, start_bit + i) == 0)\r\nreturn i;\r\n}\r\nreturn RTSX_PHASE_MAX;\r\n}\r\nstatic u8 sd_search_final_phase(struct realtek_pci_sdmmc *host, u32 phase_map)\r\n{\r\nint start = 0, len = 0;\r\nint start_final = 0, len_final = 0;\r\nu8 final_phase = 0xFF;\r\nif (phase_map == 0) {\r\ndev_err(sdmmc_dev(host), "phase error: [map:%x]\n", phase_map);\r\nreturn final_phase;\r\n}\r\nwhile (start < RTSX_PHASE_MAX) {\r\nlen = sd_get_phase_len(phase_map, start);\r\nif (len_final < len) {\r\nstart_final = start;\r\nlen_final = len;\r\n}\r\nstart += len ? len : 1;\r\n}\r\nfinal_phase = (start_final + len_final / 2) % RTSX_PHASE_MAX;\r\ndev_dbg(sdmmc_dev(host), "phase: [map:%x] [maxlen:%d] [final:%d]\n",\r\nphase_map, len_final, final_phase);\r\nreturn final_phase;\r\n}\r\nstatic void sd_wait_data_idle(struct realtek_pci_sdmmc *host)\r\n{\r\nint err, i;\r\nu8 val = 0;\r\nfor (i = 0; i < 100; i++) {\r\nerr = rtsx_pci_read_register(host->pcr, SD_DATA_STATE, &val);\r\nif (val & SD_DATA_IDLE)\r\nreturn;\r\nudelay(100);\r\n}\r\n}\r\nstatic int sd_tuning_rx_cmd(struct realtek_pci_sdmmc *host,\r\nu8 opcode, u8 sample_point)\r\n{\r\nint err;\r\nu8 cmd[5] = {0};\r\nerr = sd_change_phase(host, sample_point, true);\r\nif (err < 0)\r\nreturn err;\r\ncmd[0] = 0x40 | opcode;\r\nerr = sd_read_data(host, cmd, 0x40, NULL, 0, 100);\r\nif (err < 0) {\r\nsd_wait_data_idle(host);\r\nsd_clear_error(host);\r\nreturn err;\r\n}\r\nreturn 0;\r\n}\r\nstatic int sd_tuning_phase(struct realtek_pci_sdmmc *host,\r\nu8 opcode, u32 *phase_map)\r\n{\r\nint err, i;\r\nu32 raw_phase_map = 0;\r\nfor (i = 0; i < RTSX_PHASE_MAX; i++) {\r\nerr = sd_tuning_rx_cmd(host, opcode, (u8)i);\r\nif (err == 0)\r\nraw_phase_map |= 1 << i;\r\n}\r\nif (phase_map)\r\n*phase_map = raw_phase_map;\r\nreturn 0;\r\n}\r\nstatic int sd_tuning_rx(struct realtek_pci_sdmmc *host, u8 opcode)\r\n{\r\nint err, i;\r\nu32 raw_phase_map[RX_TUNING_CNT] = {0}, phase_map;\r\nu8 final_phase;\r\nfor (i = 0; i < RX_TUNING_CNT; i++) {\r\nerr = sd_tuning_phase(host, opcode, &(raw_phase_map[i]));\r\nif (err < 0)\r\nreturn err;\r\nif (raw_phase_map[i] == 0)\r\nbreak;\r\n}\r\nphase_map = 0xFFFFFFFF;\r\nfor (i = 0; i < RX_TUNING_CNT; i++) {\r\ndev_dbg(sdmmc_dev(host), "RX raw_phase_map[%d] = 0x%08x\n",\r\ni, raw_phase_map[i]);\r\nphase_map &= raw_phase_map[i];\r\n}\r\ndev_dbg(sdmmc_dev(host), "RX phase_map = 0x%08x\n", phase_map);\r\nif (phase_map) {\r\nfinal_phase = sd_search_final_phase(host, phase_map);\r\nif (final_phase == 0xFF)\r\nreturn -EINVAL;\r\nerr = sd_change_phase(host, final_phase, true);\r\nif (err < 0)\r\nreturn err;\r\n} else {\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic inline int sd_rw_cmd(struct mmc_command *cmd)\r\n{\r\nreturn mmc_op_multi(cmd->opcode) ||\r\n(cmd->opcode == MMC_READ_SINGLE_BLOCK) ||\r\n(cmd->opcode == MMC_WRITE_BLOCK);\r\n}\r\nstatic void sd_request(struct work_struct *work)\r\n{\r\nstruct realtek_pci_sdmmc *host = container_of(work,\r\nstruct realtek_pci_sdmmc, work);\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nstruct mmc_host *mmc = host->mmc;\r\nstruct mmc_request *mrq = host->mrq;\r\nstruct mmc_command *cmd = mrq->cmd;\r\nstruct mmc_data *data = mrq->data;\r\nunsigned int data_size = 0;\r\nint err;\r\nif (host->eject) {\r\ncmd->error = -ENOMEDIUM;\r\ngoto finish;\r\n}\r\nerr = rtsx_pci_card_exclusive_check(host->pcr, RTSX_SD_CARD);\r\nif (err) {\r\ncmd->error = err;\r\ngoto finish;\r\n}\r\nmutex_lock(&pcr->pcr_mutex);\r\nrtsx_pci_start_run(pcr);\r\nrtsx_pci_switch_clock(pcr, host->clock, host->ssc_depth,\r\nhost->initial_mode, host->double_clk, host->vpclk);\r\nrtsx_pci_write_register(pcr, CARD_SELECT, 0x07, SD_MOD_SEL);\r\nrtsx_pci_write_register(pcr, CARD_SHARE_MODE,\r\nCARD_SHARE_MASK, CARD_SHARE_48_SD);\r\nmutex_lock(&host->host_mutex);\r\nhost->mrq = mrq;\r\nmutex_unlock(&host->host_mutex);\r\nif (mrq->data)\r\ndata_size = data->blocks * data->blksz;\r\nif (!data_size || sd_rw_cmd(cmd)) {\r\nsd_send_cmd_get_rsp(host, cmd);\r\nif (!cmd->error && data_size) {\r\nsd_rw_multi(host, mrq);\r\nif (!host->using_cookie)\r\nsdmmc_post_req(host->mmc, host->mrq, 0);\r\nif (mmc_op_multi(cmd->opcode) && mrq->stop)\r\nsd_send_cmd_get_rsp(host, mrq->stop);\r\n}\r\n} else {\r\nsd_normal_rw(host, mrq);\r\n}\r\nif (mrq->data) {\r\nif (cmd->error || data->error)\r\ndata->bytes_xfered = 0;\r\nelse\r\ndata->bytes_xfered = data->blocks * data->blksz;\r\n}\r\nmutex_unlock(&pcr->pcr_mutex);\r\nfinish:\r\nif (cmd->error)\r\ndev_dbg(sdmmc_dev(host), "cmd->error = %d\n", cmd->error);\r\nmutex_lock(&host->host_mutex);\r\nhost->mrq = NULL;\r\nmutex_unlock(&host->host_mutex);\r\nmmc_request_done(mmc, mrq);\r\n}\r\nstatic void sdmmc_request(struct mmc_host *mmc, struct mmc_request *mrq)\r\n{\r\nstruct realtek_pci_sdmmc *host = mmc_priv(mmc);\r\nstruct mmc_data *data = mrq->data;\r\nmutex_lock(&host->host_mutex);\r\nhost->mrq = mrq;\r\nmutex_unlock(&host->host_mutex);\r\nif (sd_rw_cmd(mrq->cmd))\r\nhost->using_cookie = sd_pre_dma_transfer(host, data, false);\r\nqueue_work(host->workq, &host->work);\r\n}\r\nstatic int sd_set_bus_width(struct realtek_pci_sdmmc *host,\r\nunsigned char bus_width)\r\n{\r\nint err = 0;\r\nu8 width[] = {\r\n[MMC_BUS_WIDTH_1] = SD_BUS_WIDTH_1BIT,\r\n[MMC_BUS_WIDTH_4] = SD_BUS_WIDTH_4BIT,\r\n[MMC_BUS_WIDTH_8] = SD_BUS_WIDTH_8BIT,\r\n};\r\nif (bus_width <= MMC_BUS_WIDTH_8)\r\nerr = rtsx_pci_write_register(host->pcr, SD_CFG1,\r\n0x03, width[bus_width]);\r\nreturn err;\r\n}\r\nstatic int sd_power_on(struct realtek_pci_sdmmc *host)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint err;\r\nif (host->power_state == SDMMC_POWER_ON)\r\nreturn 0;\r\nrtsx_pci_init_cmd(pcr);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_SELECT, 0x07, SD_MOD_SEL);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_SHARE_MODE,\r\nCARD_SHARE_MASK, CARD_SHARE_48_SD);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_CLK_EN,\r\nSD_CLK_EN, SD_CLK_EN);\r\nerr = rtsx_pci_send_cmd(pcr, 100);\r\nif (err < 0)\r\nreturn err;\r\nerr = rtsx_pci_card_pull_ctl_enable(pcr, RTSX_SD_CARD);\r\nif (err < 0)\r\nreturn err;\r\nerr = rtsx_pci_card_power_on(pcr, RTSX_SD_CARD);\r\nif (err < 0)\r\nreturn err;\r\nerr = rtsx_pci_write_register(pcr, CARD_OE, SD_OUTPUT_EN, SD_OUTPUT_EN);\r\nif (err < 0)\r\nreturn err;\r\nhost->power_state = SDMMC_POWER_ON;\r\nreturn 0;\r\n}\r\nstatic int sd_power_off(struct realtek_pci_sdmmc *host)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint err;\r\nhost->power_state = SDMMC_POWER_OFF;\r\nrtsx_pci_init_cmd(pcr);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_CLK_EN, SD_CLK_EN, 0);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_OE, SD_OUTPUT_EN, 0);\r\nerr = rtsx_pci_send_cmd(pcr, 100);\r\nif (err < 0)\r\nreturn err;\r\nerr = rtsx_pci_card_power_off(pcr, RTSX_SD_CARD);\r\nif (err < 0)\r\nreturn err;\r\nreturn rtsx_pci_card_pull_ctl_disable(pcr, RTSX_SD_CARD);\r\n}\r\nstatic int sd_set_power_mode(struct realtek_pci_sdmmc *host,\r\nunsigned char power_mode)\r\n{\r\nint err;\r\nif (power_mode == MMC_POWER_OFF)\r\nerr = sd_power_off(host);\r\nelse\r\nerr = sd_power_on(host);\r\nreturn err;\r\n}\r\nstatic int sd_set_timing(struct realtek_pci_sdmmc *host, unsigned char timing)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint err = 0;\r\nrtsx_pci_init_cmd(pcr);\r\nswitch (timing) {\r\ncase MMC_TIMING_UHS_SDR104:\r\ncase MMC_TIMING_UHS_SDR50:\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG1,\r\n0x0C | SD_ASYNC_FIFO_NOT_RST,\r\nSD_30_MODE | SD_ASYNC_FIFO_NOT_RST);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL,\r\nCLK_LOW_FREQ, CLK_LOW_FREQ);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_CLK_SOURCE, 0xFF,\r\nCRC_VAR_CLK0 | SD30_FIX_CLK | SAMPLE_VAR_CLK1);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL, CLK_LOW_FREQ, 0);\r\nbreak;\r\ncase MMC_TIMING_MMC_DDR52:\r\ncase MMC_TIMING_UHS_DDR50:\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG1,\r\n0x0C | SD_ASYNC_FIFO_NOT_RST,\r\nSD_DDR_MODE | SD_ASYNC_FIFO_NOT_RST);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL,\r\nCLK_LOW_FREQ, CLK_LOW_FREQ);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_CLK_SOURCE, 0xFF,\r\nCRC_VAR_CLK0 | SD30_FIX_CLK | SAMPLE_VAR_CLK1);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL, CLK_LOW_FREQ, 0);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_PUSH_POINT_CTL,\r\nDDR_VAR_TX_CMD_DAT, DDR_VAR_TX_CMD_DAT);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_SAMPLE_POINT_CTL,\r\nDDR_VAR_RX_DAT | DDR_VAR_RX_CMD,\r\nDDR_VAR_RX_DAT | DDR_VAR_RX_CMD);\r\nbreak;\r\ncase MMC_TIMING_MMC_HS:\r\ncase MMC_TIMING_SD_HS:\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_CFG1,\r\n0x0C, SD_20_MODE);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL,\r\nCLK_LOW_FREQ, CLK_LOW_FREQ);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_CLK_SOURCE, 0xFF,\r\nCRC_FIX_CLK | SD30_VAR_CLK0 | SAMPLE_VAR_CLK1);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL, CLK_LOW_FREQ, 0);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_PUSH_POINT_CTL,\r\nSD20_TX_SEL_MASK, SD20_TX_14_AHEAD);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_SAMPLE_POINT_CTL,\r\nSD20_RX_SEL_MASK, SD20_RX_14_DELAY);\r\nbreak;\r\ndefault:\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD,\r\nSD_CFG1, 0x0C, SD_20_MODE);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL,\r\nCLK_LOW_FREQ, CLK_LOW_FREQ);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CARD_CLK_SOURCE, 0xFF,\r\nCRC_FIX_CLK | SD30_VAR_CLK0 | SAMPLE_VAR_CLK1);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, CLK_CTL, CLK_LOW_FREQ, 0);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD,\r\nSD_PUSH_POINT_CTL, 0xFF, 0);\r\nrtsx_pci_add_cmd(pcr, WRITE_REG_CMD, SD_SAMPLE_POINT_CTL,\r\nSD20_RX_SEL_MASK, SD20_RX_POS_EDGE);\r\nbreak;\r\n}\r\nerr = rtsx_pci_send_cmd(pcr, 100);\r\nreturn err;\r\n}\r\nstatic void sdmmc_set_ios(struct mmc_host *mmc, struct mmc_ios *ios)\r\n{\r\nstruct realtek_pci_sdmmc *host = mmc_priv(mmc);\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nif (host->eject)\r\nreturn;\r\nif (rtsx_pci_card_exclusive_check(host->pcr, RTSX_SD_CARD))\r\nreturn;\r\nmutex_lock(&pcr->pcr_mutex);\r\nrtsx_pci_start_run(pcr);\r\nsd_set_bus_width(host, ios->bus_width);\r\nsd_set_power_mode(host, ios->power_mode);\r\nsd_set_timing(host, ios->timing);\r\nhost->vpclk = false;\r\nhost->double_clk = true;\r\nswitch (ios->timing) {\r\ncase MMC_TIMING_UHS_SDR104:\r\ncase MMC_TIMING_UHS_SDR50:\r\nhost->ssc_depth = RTSX_SSC_DEPTH_2M;\r\nhost->vpclk = true;\r\nhost->double_clk = false;\r\nbreak;\r\ncase MMC_TIMING_MMC_DDR52:\r\ncase MMC_TIMING_UHS_DDR50:\r\ncase MMC_TIMING_UHS_SDR25:\r\nhost->ssc_depth = RTSX_SSC_DEPTH_1M;\r\nbreak;\r\ndefault:\r\nhost->ssc_depth = RTSX_SSC_DEPTH_500K;\r\nbreak;\r\n}\r\nhost->initial_mode = (ios->clock <= 1000000) ? true : false;\r\nhost->clock = ios->clock;\r\nrtsx_pci_switch_clock(pcr, ios->clock, host->ssc_depth,\r\nhost->initial_mode, host->double_clk, host->vpclk);\r\nmutex_unlock(&pcr->pcr_mutex);\r\n}\r\nstatic int sdmmc_get_ro(struct mmc_host *mmc)\r\n{\r\nstruct realtek_pci_sdmmc *host = mmc_priv(mmc);\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint ro = 0;\r\nu32 val;\r\nif (host->eject)\r\nreturn -ENOMEDIUM;\r\nmutex_lock(&pcr->pcr_mutex);\r\nrtsx_pci_start_run(pcr);\r\nval = rtsx_pci_readl(pcr, RTSX_BIPR);\r\ndev_dbg(sdmmc_dev(host), "%s: RTSX_BIPR = 0x%08x\n", __func__, val);\r\nif (val & SD_WRITE_PROTECT)\r\nro = 1;\r\nmutex_unlock(&pcr->pcr_mutex);\r\nreturn ro;\r\n}\r\nstatic int sdmmc_get_cd(struct mmc_host *mmc)\r\n{\r\nstruct realtek_pci_sdmmc *host = mmc_priv(mmc);\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint cd = 0;\r\nu32 val;\r\nif (host->eject)\r\nreturn -ENOMEDIUM;\r\nmutex_lock(&pcr->pcr_mutex);\r\nrtsx_pci_start_run(pcr);\r\nval = rtsx_pci_card_exist(pcr);\r\ndev_dbg(sdmmc_dev(host), "%s: RTSX_BIPR = 0x%08x\n", __func__, val);\r\nif (val & SD_EXIST)\r\ncd = 1;\r\nmutex_unlock(&pcr->pcr_mutex);\r\nreturn cd;\r\n}\r\nstatic int sd_wait_voltage_stable_1(struct realtek_pci_sdmmc *host)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint err;\r\nu8 stat;\r\nmdelay(1);\r\nerr = rtsx_pci_read_register(pcr, SD_BUS_STAT, &stat);\r\nif (err < 0)\r\nreturn err;\r\nif (stat & (SD_CMD_STATUS | SD_DAT3_STATUS | SD_DAT2_STATUS |\r\nSD_DAT1_STATUS | SD_DAT0_STATUS))\r\nreturn -EINVAL;\r\nerr = rtsx_pci_write_register(pcr, SD_BUS_STAT,\r\n0xFF, SD_CLK_FORCE_STOP);\r\nif (err < 0)\r\nreturn err;\r\nreturn 0;\r\n}\r\nstatic int sd_wait_voltage_stable_2(struct realtek_pci_sdmmc *host)\r\n{\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint err;\r\nu8 stat, mask, val;\r\nmsleep(50);\r\nerr = rtsx_pci_write_register(pcr, SD_BUS_STAT, 0xFF, SD_CLK_TOGGLE_EN);\r\nif (err < 0)\r\nreturn err;\r\nmsleep(20);\r\nerr = rtsx_pci_read_register(pcr, SD_BUS_STAT, &stat);\r\nif (err < 0)\r\nreturn err;\r\nmask = SD_CMD_STATUS | SD_DAT3_STATUS | SD_DAT2_STATUS |\r\nSD_DAT1_STATUS | SD_DAT0_STATUS;\r\nval = SD_CMD_STATUS | SD_DAT3_STATUS | SD_DAT2_STATUS |\r\nSD_DAT1_STATUS | SD_DAT0_STATUS;\r\nif ((stat & mask) != val) {\r\ndev_dbg(sdmmc_dev(host),\r\n"%s: SD_BUS_STAT = 0x%x\n", __func__, stat);\r\nrtsx_pci_write_register(pcr, SD_BUS_STAT,\r\nSD_CLK_TOGGLE_EN | SD_CLK_FORCE_STOP, 0);\r\nrtsx_pci_write_register(pcr, CARD_CLK_EN, 0xFF, 0);\r\nreturn -EINVAL;\r\n}\r\nreturn 0;\r\n}\r\nstatic int sdmmc_switch_voltage(struct mmc_host *mmc, struct mmc_ios *ios)\r\n{\r\nstruct realtek_pci_sdmmc *host = mmc_priv(mmc);\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint err = 0;\r\nu8 voltage;\r\ndev_dbg(sdmmc_dev(host), "%s: signal_voltage = %d\n",\r\n__func__, ios->signal_voltage);\r\nif (host->eject)\r\nreturn -ENOMEDIUM;\r\nerr = rtsx_pci_card_exclusive_check(host->pcr, RTSX_SD_CARD);\r\nif (err)\r\nreturn err;\r\nmutex_lock(&pcr->pcr_mutex);\r\nrtsx_pci_start_run(pcr);\r\nif (ios->signal_voltage == MMC_SIGNAL_VOLTAGE_330)\r\nvoltage = OUTPUT_3V3;\r\nelse\r\nvoltage = OUTPUT_1V8;\r\nif (voltage == OUTPUT_1V8) {\r\nerr = sd_wait_voltage_stable_1(host);\r\nif (err < 0)\r\ngoto out;\r\n}\r\nerr = rtsx_pci_switch_output_voltage(pcr, voltage);\r\nif (err < 0)\r\ngoto out;\r\nif (voltage == OUTPUT_1V8) {\r\nerr = sd_wait_voltage_stable_2(host);\r\nif (err < 0)\r\ngoto out;\r\n}\r\nout:\r\nerr = rtsx_pci_write_register(pcr, SD_BUS_STAT,\r\nSD_CLK_TOGGLE_EN | SD_CLK_FORCE_STOP, 0);\r\nmutex_unlock(&pcr->pcr_mutex);\r\nreturn err;\r\n}\r\nstatic int sdmmc_execute_tuning(struct mmc_host *mmc, u32 opcode)\r\n{\r\nstruct realtek_pci_sdmmc *host = mmc_priv(mmc);\r\nstruct rtsx_pcr *pcr = host->pcr;\r\nint err = 0;\r\nif (host->eject)\r\nreturn -ENOMEDIUM;\r\nerr = rtsx_pci_card_exclusive_check(host->pcr, RTSX_SD_CARD);\r\nif (err)\r\nreturn err;\r\nmutex_lock(&pcr->pcr_mutex);\r\nrtsx_pci_start_run(pcr);\r\nswitch (mmc->ios.timing) {\r\ncase MMC_TIMING_UHS_SDR104:\r\nerr = sd_change_phase(host, SDR104_TX_PHASE(pcr), false);\r\nbreak;\r\ncase MMC_TIMING_UHS_SDR50:\r\nerr = sd_change_phase(host, SDR50_TX_PHASE(pcr), false);\r\nbreak;\r\ncase MMC_TIMING_UHS_DDR50:\r\nerr = sd_change_phase(host, DDR50_TX_PHASE(pcr), false);\r\nbreak;\r\ndefault:\r\nerr = 0;\r\n}\r\nif (err)\r\ngoto out;\r\nif ((mmc->ios.timing == MMC_TIMING_UHS_SDR104) ||\r\n(mmc->ios.timing == MMC_TIMING_UHS_SDR50))\r\nerr = sd_tuning_rx(host, opcode);\r\nelse if (mmc->ios.timing == MMC_TIMING_UHS_DDR50)\r\nerr = sd_change_phase(host, DDR50_RX_PHASE(pcr), true);\r\nout:\r\nmutex_unlock(&pcr->pcr_mutex);\r\nreturn err;\r\n}\r\nstatic void init_extra_caps(struct realtek_pci_sdmmc *host)\r\n{\r\nstruct mmc_host *mmc = host->mmc;\r\nstruct rtsx_pcr *pcr = host->pcr;\r\ndev_dbg(sdmmc_dev(host), "pcr->extra_caps = 0x%x\n", pcr->extra_caps);\r\nif (pcr->extra_caps & EXTRA_CAPS_SD_SDR50)\r\nmmc->caps |= MMC_CAP_UHS_SDR50;\r\nif (pcr->extra_caps & EXTRA_CAPS_SD_SDR104)\r\nmmc->caps |= MMC_CAP_UHS_SDR104;\r\nif (pcr->extra_caps & EXTRA_CAPS_SD_DDR50)\r\nmmc->caps |= MMC_CAP_UHS_DDR50;\r\nif (pcr->extra_caps & EXTRA_CAPS_MMC_HSDDR)\r\nmmc->caps |= MMC_CAP_1_8V_DDR;\r\nif (pcr->extra_caps & EXTRA_CAPS_MMC_8BIT)\r\nmmc->caps |= MMC_CAP_8_BIT_DATA;\r\n}\r\nstatic void realtek_init_host(struct realtek_pci_sdmmc *host)\r\n{\r\nstruct mmc_host *mmc = host->mmc;\r\nmmc->f_min = 250000;\r\nmmc->f_max = 208000000;\r\nmmc->ocr_avail = MMC_VDD_32_33 | MMC_VDD_33_34 | MMC_VDD_165_195;\r\nmmc->caps = MMC_CAP_4_BIT_DATA | MMC_CAP_SD_HIGHSPEED |\r\nMMC_CAP_MMC_HIGHSPEED | MMC_CAP_BUS_WIDTH_TEST |\r\nMMC_CAP_UHS_SDR12 | MMC_CAP_UHS_SDR25;\r\nmmc->caps2 = MMC_CAP2_NO_PRESCAN_POWERUP | MMC_CAP2_FULL_PWR_CYCLE;\r\nmmc->max_current_330 = 400;\r\nmmc->max_current_180 = 800;\r\nmmc->ops = &realtek_pci_sdmmc_ops;\r\ninit_extra_caps(host);\r\nmmc->max_segs = 256;\r\nmmc->max_seg_size = 65536;\r\nmmc->max_blk_size = 512;\r\nmmc->max_blk_count = 65535;\r\nmmc->max_req_size = 524288;\r\n}\r\nstatic void rtsx_pci_sdmmc_card_event(struct platform_device *pdev)\r\n{\r\nstruct realtek_pci_sdmmc *host = platform_get_drvdata(pdev);\r\nmmc_detect_change(host->mmc, 0);\r\n}\r\nstatic int rtsx_pci_sdmmc_drv_probe(struct platform_device *pdev)\r\n{\r\nstruct mmc_host *mmc;\r\nstruct realtek_pci_sdmmc *host;\r\nstruct rtsx_pcr *pcr;\r\nstruct pcr_handle *handle = pdev->dev.platform_data;\r\nif (!handle)\r\nreturn -ENXIO;\r\npcr = handle->pcr;\r\nif (!pcr)\r\nreturn -ENXIO;\r\ndev_dbg(&(pdev->dev), ": Realtek PCI-E SDMMC controller found\n");\r\nmmc = mmc_alloc_host(sizeof(*host), &pdev->dev);\r\nif (!mmc)\r\nreturn -ENOMEM;\r\nhost = mmc_priv(mmc);\r\nhost->workq = create_singlethread_workqueue(SDMMC_WORKQ_NAME);\r\nif (!host->workq) {\r\nmmc_free_host(mmc);\r\nreturn -ENOMEM;\r\n}\r\nhost->pcr = pcr;\r\nhost->mmc = mmc;\r\nhost->pdev = pdev;\r\nhost->power_state = SDMMC_POWER_OFF;\r\nINIT_WORK(&host->work, sd_request);\r\nplatform_set_drvdata(pdev, host);\r\npcr->slots[RTSX_SD_CARD].p_dev = pdev;\r\npcr->slots[RTSX_SD_CARD].card_event = rtsx_pci_sdmmc_card_event;\r\nmutex_init(&host->host_mutex);\r\nrealtek_init_host(host);\r\nmmc_add_host(mmc);\r\nreturn 0;\r\n}\r\nstatic int rtsx_pci_sdmmc_drv_remove(struct platform_device *pdev)\r\n{\r\nstruct realtek_pci_sdmmc *host = platform_get_drvdata(pdev);\r\nstruct rtsx_pcr *pcr;\r\nstruct mmc_host *mmc;\r\nif (!host)\r\nreturn 0;\r\npcr = host->pcr;\r\npcr->slots[RTSX_SD_CARD].p_dev = NULL;\r\npcr->slots[RTSX_SD_CARD].card_event = NULL;\r\nmmc = host->mmc;\r\ncancel_work_sync(&host->work);\r\nmutex_lock(&host->host_mutex);\r\nif (host->mrq) {\r\ndev_dbg(&(pdev->dev),\r\n"%s: Controller removed during transfer\n",\r\nmmc_hostname(mmc));\r\nrtsx_pci_complete_unfinished_transfer(pcr);\r\nhost->mrq->cmd->error = -ENOMEDIUM;\r\nif (host->mrq->stop)\r\nhost->mrq->stop->error = -ENOMEDIUM;\r\nmmc_request_done(mmc, host->mrq);\r\n}\r\nmutex_unlock(&host->host_mutex);\r\nmmc_remove_host(mmc);\r\nhost->eject = true;\r\nflush_workqueue(host->workq);\r\ndestroy_workqueue(host->workq);\r\nhost->workq = NULL;\r\nmmc_free_host(mmc);\r\ndev_dbg(&(pdev->dev),\r\n": Realtek PCI-E SDMMC controller has been removed\n");\r\nreturn 0;\r\n}
