// Seed: 361962431
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output supply0 id_2,
    input tri id_3,
    output wand id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri0 id_7,
    output uwire id_8,
    output wand id_9,
    input supply0 id_10,
    input tri1 id_11,
    output tri id_12,
    input wor id_13,
    input tri1 id_14,
    input supply1 id_15
);
  initial id_8 = 1;
  wire id_17;
endmodule
module module_1 (
    input  tri1  id_0,
    output uwire id_1,
    output uwire id_2
);
  module_0(
      id_0, id_0, id_1, id_0, id_2, id_0, id_2, id_2, id_2, id_2, id_0, id_0, id_1, id_0, id_0, id_0
  );
  assign id_2 = id_0;
endmodule
