
Loading design for application trce from file ecp3_ddr3_impl1.ncd.
Design name: ddr3_test_top
NCD version: 3.2
Vendor:      LATTICE
Device:      LFE3-35EA
Package:     FPBGA484
Speed:       8
Loading device for application trce from file 'ec5a71x74.nph' in environment: C:/lscc/1.3_20110802-1_3p.92/diamond/1.3/ispfpga.
Package Status:               Final          Version 1.59
Speed Hardware Data Status:   Final          Version 28.22
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond_1.3_Production (92)
Tue Oct 25 16:06:41 2011

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 5 -p -c -fullname -gt -sethld -sp 8 -sphld m -o ecp3_ddr3_impl1.twr ecp3_ddr3_impl1.ncd ecp3_ddr3_impl1.prf 
Design file:     ecp3_ddr3_impl1.ncd
Preference file: ecp3_ddr3_impl1.prf
Device,speed:    LFE3-35EA,8
Report level:    verbose report, limited to 5 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK PATH FROM CLKNET "clk_in_c" to CLKNET "sclk"
BLOCK PATH FROM CLKNET "clk_in_c" to CLKNET "u_ddr3_sdram_mem_top/clocking/clkos"
BLOCK PATH FROM CLKNET "sclk" to CLKNET "clk_in_c"
BLOCK PATH FROM CLKNET "u_ddr3_sdram_mem_top/sclk2x" to CLKNET "clk_in_c"
BLOCK PATH FROM CLKNET "clk_in_c" to CLKNET "u_ddr3_sdram_mem_top/eclk"
BLOCK PATH FROM CLKNET "u_ddr3_sdram_mem_top/clocking/clkos" to CLKNET "u_ddr3_sdram_mem_top/eclk"
BLOCK PATH FROM CLKNET "u_ddr3_sdram_mem_top/clocking/clkos" to CLKNET "sclk"
BLOCK PATH FROM CLKNET "u_ddr3_sdram_mem_top/sclk2x" to CLKNET "u_ddr3_sdram_mem_top/clocking/clkos"
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_in_c" 100.000000 MHz ;
            734 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.940ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/pll_control/timer_7  (from clk_in_c +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/pll_control/phase_2  (to clk_in_c +)
                   FF                        u_ddr3_sdram_mem_top/clocking/pll_control/phase_1

   Delay:               4.807ns  (14.2% logic, 85.8% route), 4 logic levels.

 Constraint Details:

      4.807ns physical path delay u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_109 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1378 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 9.747ns) by 4.940ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_109 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1378:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R49C34B.CLK to     R49C34B.Q0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_109 (from clk_in_c)
ROUTE         3     0.736     R49C34B.Q0 to     R49C32B.B1 u_ddr3_sdram_mem_top/clocking/pll_control/timer_7
CTOF_DEL    ---     0.147     R49C32B.B1 to     R49C32B.F1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1381
ROUTE         4     0.646     R49C32B.F1 to     R48C32C.C1 u_ddr3_sdram_mem_top/clocking/pll_control/N_48
CTOF_DEL    ---     0.147     R48C32C.C1 to     R48C32C.F1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377
ROUTE         3     0.549     R48C32C.F1 to     R48C32B.B0 u_ddr3_sdram_mem_top/clocking/pll_control/un1_state_4_i_o2
CTOF_DEL    ---     0.147     R48C32B.B0 to     R48C32B.F0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1911
ROUTE         2     2.192     R48C32B.F0 to      R36C5C.CE u_ddr3_sdram_mem_top/clocking/pll_control/N_59_i_0 (to clk_in_c)
                  --------
                    4.807   (14.2% logic, 85.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     2.031       L5.PADDI to    R49C34B.CLK clk_in_c
                  --------
                    2.031   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1378:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     2.031       L5.PADDI to     R36C5C.CLK clk_in_c
                  --------
                    2.031   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.940ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/pll_control/timer_7  (from clk_in_c +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/pll_control/phase_3  (to clk_in_c +)

   Delay:               4.807ns  (14.2% logic, 85.8% route), 4 logic levels.

 Constraint Details:

      4.807ns physical path delay u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_109 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1379 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 9.747ns) by 4.940ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_109 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1379:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R49C34B.CLK to     R49C34B.Q0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_109 (from clk_in_c)
ROUTE         3     0.736     R49C34B.Q0 to     R49C32B.B1 u_ddr3_sdram_mem_top/clocking/pll_control/timer_7
CTOF_DEL    ---     0.147     R49C32B.B1 to     R49C32B.F1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1381
ROUTE         4     0.646     R49C32B.F1 to     R48C32C.C1 u_ddr3_sdram_mem_top/clocking/pll_control/N_48
CTOF_DEL    ---     0.147     R48C32C.C1 to     R48C32C.F1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377
ROUTE         3     0.549     R48C32C.F1 to     R48C32B.B0 u_ddr3_sdram_mem_top/clocking/pll_control/un1_state_4_i_o2
CTOF_DEL    ---     0.147     R48C32B.B0 to     R48C32B.F0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1911
ROUTE         2     2.192     R48C32B.F0 to      R36C5A.CE u_ddr3_sdram_mem_top/clocking/pll_control/N_59_i_0 (to clk_in_c)
                  --------
                    4.807   (14.2% logic, 85.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_109:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     2.031       L5.PADDI to    R49C34B.CLK clk_in_c
                  --------
                    2.031   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1379:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     2.031       L5.PADDI to     R36C5A.CLK clk_in_c
                  --------
                    2.031   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/pll_control/timer_5  (from clk_in_c +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/pll_control/phase_2  (to clk_in_c +)
                   FF                        u_ddr3_sdram_mem_top/clocking/pll_control/phase_1

   Delay:               4.803ns  (14.2% logic, 85.8% route), 4 logic levels.

 Constraint Details:

      4.803ns physical path delay u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1378 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 9.747ns) by 4.944ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1378:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R49C34A.CLK to     R49C34A.Q0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108 (from clk_in_c)
ROUTE         3     0.732     R49C34A.Q0 to     R49C32B.D1 u_ddr3_sdram_mem_top/clocking/pll_control/timer_5
CTOF_DEL    ---     0.147     R49C32B.D1 to     R49C32B.F1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1381
ROUTE         4     0.646     R49C32B.F1 to     R48C32C.C1 u_ddr3_sdram_mem_top/clocking/pll_control/N_48
CTOF_DEL    ---     0.147     R48C32C.C1 to     R48C32C.F1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377
ROUTE         3     0.549     R48C32C.F1 to     R48C32B.B0 u_ddr3_sdram_mem_top/clocking/pll_control/un1_state_4_i_o2
CTOF_DEL    ---     0.147     R48C32B.B0 to     R48C32B.F0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1911
ROUTE         2     2.192     R48C32B.F0 to      R36C5C.CE u_ddr3_sdram_mem_top/clocking/pll_control/N_59_i_0 (to clk_in_c)
                  --------
                    4.803   (14.2% logic, 85.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     2.031       L5.PADDI to    R49C34A.CLK clk_in_c
                  --------
                    2.031   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1378:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     2.031       L5.PADDI to     R36C5C.CLK clk_in_c
                  --------
                    2.031   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.944ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/pll_control/timer_5  (from clk_in_c +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/pll_control/phase_3  (to clk_in_c +)

   Delay:               4.803ns  (14.2% logic, 85.8% route), 4 logic levels.

 Constraint Details:

      4.803ns physical path delay u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1379 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 9.747ns) by 4.944ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1379:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R49C34A.CLK to     R49C34A.Q0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108 (from clk_in_c)
ROUTE         3     0.732     R49C34A.Q0 to     R49C32B.D1 u_ddr3_sdram_mem_top/clocking/pll_control/timer_5
CTOF_DEL    ---     0.147     R49C32B.D1 to     R49C32B.F1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1381
ROUTE         4     0.646     R49C32B.F1 to     R48C32C.C1 u_ddr3_sdram_mem_top/clocking/pll_control/N_48
CTOF_DEL    ---     0.147     R48C32C.C1 to     R48C32C.F1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377
ROUTE         3     0.549     R48C32C.F1 to     R48C32B.B0 u_ddr3_sdram_mem_top/clocking/pll_control/un1_state_4_i_o2
CTOF_DEL    ---     0.147     R48C32B.B0 to     R48C32B.F0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1911
ROUTE         2     2.192     R48C32B.F0 to      R36C5A.CE u_ddr3_sdram_mem_top/clocking/pll_control/N_59_i_0 (to clk_in_c)
                  --------
                    4.803   (14.2% logic, 85.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     2.031       L5.PADDI to    R49C34A.CLK clk_in_c
                  --------
                    2.031   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1379:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     2.031       L5.PADDI to     R36C5A.CLK clk_in_c
                  --------
                    2.031   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 5.022ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/pll_control/timer_6  (from clk_in_c +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/pll_control/phase_2  (to clk_in_c +)
                   FF                        u_ddr3_sdram_mem_top/clocking/pll_control/phase_1

   Delay:               4.725ns  (14.5% logic, 85.5% route), 4 logic levels.

 Constraint Details:

      4.725ns physical path delay u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1378 meets
     10.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 9.747ns) by 5.022ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1378:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R49C34A.CLK to     R49C34A.Q1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108 (from clk_in_c)
ROUTE         3     0.654     R49C34A.Q1 to     R49C32B.C1 u_ddr3_sdram_mem_top/clocking/pll_control/timer_6
CTOF_DEL    ---     0.147     R49C32B.C1 to     R49C32B.F1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1381
ROUTE         4     0.646     R49C32B.F1 to     R48C32C.C1 u_ddr3_sdram_mem_top/clocking/pll_control/N_48
CTOF_DEL    ---     0.147     R48C32C.C1 to     R48C32C.F1 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377
ROUTE         3     0.549     R48C32C.F1 to     R48C32B.B0 u_ddr3_sdram_mem_top/clocking/pll_control/un1_state_4_i_o2
CTOF_DEL    ---     0.147     R48C32B.B0 to     R48C32B.F0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1911
ROUTE         2     2.192     R48C32B.F0 to      R36C5C.CE u_ddr3_sdram_mem_top/clocking/pll_control/N_59_i_0 (to clk_in_c)
                  --------
                    4.725   (14.5% logic, 85.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     2.031       L5.PADDI to    R49C34A.CLK clk_in_c
                  --------
                    2.031   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1378:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     2.031       L5.PADDI to     R36C5C.CLK clk_in_c
                  --------
                    2.031   (0.0% logic, 100.0% route), 0 logic levels.

Report:  197.628MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "sclk" 200.000000 MHz PAR_ADJ 40.000000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.124ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd1_valid_rep1  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/bnk_ad_1  (to sclk +)
                   FF                        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/bnk_ad_0

   Delay:               4.623ns  (18.0% logic, 82.0% route), 5 logic levels.

 Constraint Details:

      4.623ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_833 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_400 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 4.747ns) by 0.124ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_833 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R27C30B.CLK to     R27C30B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_833 (from sclk)
ROUTE         8     0.939     R27C30B.Q0 to     R23C27B.C0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cmd1_valid_rep1
CTOF_DEL    ---     0.147     R23C27B.C0 to     R23C27B.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1742
ROUTE         2     0.521     R23C27B.F0 to     R23C27C.B1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/q1_d_0_sqmuxa_1_1
CTOF_DEL    ---     0.147     R23C27C.B1 to     R23C27C.F1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1749
ROUTE         4     0.640     R23C27C.F1 to     R25C28C.C1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/q1_d_0_sqmuxa_1
CTOF_DEL    ---     0.147     R25C28C.C1 to     R25C28C.F1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1764
ROUTE         1     0.648     R25C28C.F1 to     R25C33C.C0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/N_7
CTOF_DEL    ---     0.147     R25C33C.C0 to     R25C33C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1765
ROUTE         2     1.044     R25C33C.F0 to     R29C27B.CE u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_bnk_ad5_0_i (to sclk)
                  --------
                    4.623   (18.0% logic, 82.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_833:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R27C30B.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R29C27B.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.130ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/busy_i_rep1  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/bnk_ad_1  (to sclk +)
                   FF                        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/bnk_ad_0

   Delay:               4.617ns  (18.0% logic, 82.0% route), 5 logic levels.

 Constraint Details:

      4.617ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1960 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_400 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 4.747ns) by 0.130ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1960 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R23C33A.CLK to     R23C33A.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1960 (from sclk)
ROUTE         5     0.933     R23C33A.Q0 to     R23C27B.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/busy_i_rep1
CTOF_DEL    ---     0.147     R23C27B.B0 to     R23C27B.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1742
ROUTE         2     0.521     R23C27B.F0 to     R23C27C.B1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/q1_d_0_sqmuxa_1_1
CTOF_DEL    ---     0.147     R23C27C.B1 to     R23C27C.F1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1749
ROUTE         4     0.640     R23C27C.F1 to     R25C28C.C1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/q1_d_0_sqmuxa_1
CTOF_DEL    ---     0.147     R25C28C.C1 to     R25C28C.F1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1764
ROUTE         1     0.648     R25C28C.F1 to     R25C33C.C0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/N_7
CTOF_DEL    ---     0.147     R25C33C.C0 to     R25C33C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1765
ROUTE         2     1.044     R25C33C.F0 to     R29C27B.CE u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_bnk_ad5_0_i (to sclk)
                  --------
                    4.617   (18.0% logic, 82.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1960:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R23C33A.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R29C27B.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.170ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd1_valid_rep1  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/bnk_ad_2  (to sclk +)

   Delay:               4.577ns  (18.2% logic, 81.8% route), 5 logic levels.

 Constraint Details:

      4.577ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_833 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_401 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 4.747ns) by 0.170ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_833 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R27C30B.CLK to     R27C30B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_833 (from sclk)
ROUTE         8     0.939     R27C30B.Q0 to     R23C27B.C0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cmd1_valid_rep1
CTOF_DEL    ---     0.147     R23C27B.C0 to     R23C27B.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1742
ROUTE         2     0.521     R23C27B.F0 to     R23C27C.B1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/q1_d_0_sqmuxa_1_1
CTOF_DEL    ---     0.147     R23C27C.B1 to     R23C27C.F1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1749
ROUTE         4     0.640     R23C27C.F1 to     R25C28C.C1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/q1_d_0_sqmuxa_1
CTOF_DEL    ---     0.147     R25C28C.C1 to     R25C28C.F1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1764
ROUTE         1     0.648     R25C28C.F1 to     R25C33C.C0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/N_7
CTOF_DEL    ---     0.147     R25C33C.C0 to     R25C33C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1765
ROUTE         2     0.998     R25C33C.F0 to     R30C27C.CE u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_bnk_ad5_0_i (to sclk)
                  --------
                    4.577   (18.2% logic, 81.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_833:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R27C30B.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R30C27C.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/busy_i_rep1  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/bnk_ad_2  (to sclk +)

   Delay:               4.571ns  (18.2% logic, 81.8% route), 5 logic levels.

 Constraint Details:

      4.571ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1960 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_401 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 4.747ns) by 0.176ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1960 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R23C33A.CLK to     R23C33A.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1960 (from sclk)
ROUTE         5     0.933     R23C33A.Q0 to     R23C27B.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/busy_i_rep1
CTOF_DEL    ---     0.147     R23C27B.B0 to     R23C27B.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1742
ROUTE         2     0.521     R23C27B.F0 to     R23C27C.B1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/q1_d_0_sqmuxa_1_1
CTOF_DEL    ---     0.147     R23C27C.B1 to     R23C27C.F1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1749
ROUTE         4     0.640     R23C27C.F1 to     R25C28C.C1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/q1_d_0_sqmuxa_1
CTOF_DEL    ---     0.147     R25C28C.C1 to     R25C28C.F1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1764
ROUTE         1     0.648     R25C28C.F1 to     R25C33C.C0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/N_7
CTOF_DEL    ---     0.147     R25C33C.C0 to     R25C33C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1765
ROUTE         2     0.998     R25C33C.F0 to     R30C27C.CE u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_bnk_ad5_0_i (to sclk)
                  --------
                    4.571   (18.2% logic, 81.8% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1960:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R23C33A.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R30C27C.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/active_1  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/bnk_ad_1  (to sclk +)
                   FF                        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/bnk_ad_0

   Delay:               4.531ns  (18.3% logic, 81.7% route), 5 logic levels.

 Constraint Details:

      4.531ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_818 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_400 meets
      5.000ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 4.747ns) by 0.216ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_818 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R29C26B.CLK to     R29C26B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_818 (from sclk)
ROUTE         6     0.834     R29C26B.Q0 to     R23C27C.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_active_1
CTOF_DEL    ---     0.147     R23C27C.B0 to     R23C27C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1749
ROUTE         2     0.534     R23C27C.F0 to     R23C27C.A1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_cdl_write_1_1
CTOF_DEL    ---     0.147     R23C27C.A1 to     R23C27C.F1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1749
ROUTE         4     0.640     R23C27C.F1 to     R25C28C.C1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/q1_d_0_sqmuxa_1
CTOF_DEL    ---     0.147     R25C28C.C1 to     R25C28C.F1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1764
ROUTE         1     0.648     R25C28C.F1 to     R25C33C.C0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/N_7
CTOF_DEL    ---     0.147     R25C33C.C0 to     R25C33C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_1765
ROUTE         2     1.044     R25C33C.F0 to     R29C27B.CE u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_bnk_ad5_0_i (to sclk)
                  --------
                    4.531   (18.3% logic, 81.7% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_818:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R29C26B.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/SLICE_400:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R29C27B.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  205.086MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "u_ddr3_sdram_mem_top/clocking/clkos" 400.000000 MHz ;
            12 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.500ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            u_ddr3_sdram_mem_top/clocking/clk_phase/SLICE_1354

   Delay:               2.000ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 0.702ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/clk_stop/pll_stop_ff  (from u_ddr3_sdram_mem_top/clocking/clkos -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/clk_stop/stop_gate_ff  (to u_ddr3_sdram_mem_top/clocking/clkos -)

   Delay:               1.545ns  (25.8% logic, 74.2% route), 2 logic levels.

 Constraint Details:

      1.545ns physical path delay u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1355 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 2.247ns) by 0.702ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1355 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251     R36C3A.CLK to      R36C3A.Q0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1355 (from u_ddr3_sdram_mem_top/clocking/clkos)
ROUTE         2     0.555      R36C3A.Q0 to      R36C2D.A0 u_ddr3_sdram_mem_top/clocking/clk_stop/pll_stop_ff
CTOF_DEL    ---     0.147      R36C2D.A0 to      R36C2D.F0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2015
ROUTE         1     0.592      R36C2D.F0 to      R36C2C.CE u_ddr3_sdram_mem_top/clocking/clk_stop/N_6 (to u_ddr3_sdram_mem_top/clocking/clkos)
                  --------
                    1.545   (25.8% logic, 74.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.059 PLL_R35C5.CLKOS to     R36C3A.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.059 PLL_R35C5.CLKOS to     R36C2C.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.816ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_1  (from u_ddr3_sdram_mem_top/clocking/clkos -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/clk_stop/stop_gate_ff  (to u_ddr3_sdram_mem_top/clocking/clkos -)

   Delay:               1.431ns  (27.8% logic, 72.2% route), 2 logic levels.

 Constraint Details:

      1.431ns physical path delay u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 2.247ns) by 0.816ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251     R36C3B.CLK to      R36C3B.Q1 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 (from u_ddr3_sdram_mem_top/clocking/clkos)
ROUTE         2     0.441      R36C3B.Q1 to      R36C2D.C0 u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_1
CTOF_DEL    ---     0.147      R36C2D.C0 to      R36C2D.F0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2015
ROUTE         1     0.592      R36C2D.F0 to      R36C2C.CE u_ddr3_sdram_mem_top/clocking/clk_stop/N_6 (to u_ddr3_sdram_mem_top/clocking/clkos)
                  --------
                    1.431   (27.8% logic, 72.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.059 PLL_R35C5.CLKOS to     R36C3B.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.059 PLL_R35C5.CLKOS to     R36C2C.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.932ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/clk_stop/stop_ref  (from u_ddr3_sdram_mem_top/clocking/clkos -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/clk_stop/stop_gate_ff  (to u_ddr3_sdram_mem_top/clocking/clkos -)

   Delay:               1.315ns  (30.3% logic, 69.7% route), 2 logic levels.

 Constraint Details:

      1.315ns physical path delay u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 2.247ns) by 0.932ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251     R36C2A.CLK to      R36C2A.Q0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360 (from u_ddr3_sdram_mem_top/clocking/clkos)
ROUTE         2     0.325      R36C2A.Q0 to      R36C2D.D0 u_ddr3_sdram_mem_top/clocking/clk_stop/stop_ref
CTOF_DEL    ---     0.147      R36C2D.D0 to      R36C2D.F0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2015
ROUTE         1     0.592      R36C2D.F0 to      R36C2C.CE u_ddr3_sdram_mem_top/clocking/clk_stop/N_6 (to u_ddr3_sdram_mem_top/clocking/clkos)
                  --------
                    1.315   (30.3% logic, 69.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.059 PLL_R35C5.CLKOS to     R36C2A.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.059 PLL_R35C5.CLKOS to     R36C2C.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.013ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/clk_stop/reset_datapath_ff2  (from u_ddr3_sdram_mem_top/clocking/clkos -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_1  (to u_ddr3_sdram_mem_top/clocking/clkos -)
                   FF                        u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_0

   Delay:               1.234ns  (32.3% logic, 67.7% route), 2 logic levels.

 Constraint Details:

      1.234ns physical path delay u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.253ns CE_SET requirement (totaling 2.247ns) by 1.013ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251     R36C3C.CLK to      R36C3C.Q1 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383 (from u_ddr3_sdram_mem_top/clocking/clkos)
ROUTE         1     0.514      R36C3C.Q1 to      R36C3D.B0 u_ddr3_sdram_mem_top/clocking/clk_stop/reset_datapath_ff2
CTOF_DEL    ---     0.147      R36C3D.B0 to      R36C3D.F0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2012
ROUTE         1     0.322      R36C3D.F0 to      R36C3B.CE u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem18 (to u_ddr3_sdram_mem_top/clocking/clkos)
                  --------
                    1.234   (32.3% logic, 67.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.059 PLL_R35C5.CLKOS to     R36C3C.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.059 PLL_R35C5.CLKOS to     R36C3B.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.565ns (weighted slack = 1.130ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/clk_stop/stop_gate_ff  (from u_ddr3_sdram_mem_top/clocking/clkos -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/clk_stop/stop_gate_ff_pos  (to u_ddr3_sdram_mem_top/clocking/clkos +)

   Delay:               0.551ns  (45.6% logic, 54.4% route), 1 logic levels.

 Constraint Details:

      0.551ns physical path delay u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1358 meets
      1.250ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 1.116ns) by 0.565ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1358:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251     R36C2C.CLK to      R36C2C.Q0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013 (from u_ddr3_sdram_mem_top/clocking/clkos)
ROUTE         2     0.300      R36C2C.Q0 to      R36C2B.M0 u_ddr3_sdram_mem_top/clocking/clk_stop/stop_gate_ff (to u_ddr3_sdram_mem_top/clocking/clkos)
                  --------
                    0.551   (45.6% logic, 54.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.059 PLL_R35C5.CLKOS to     R36C2C.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1358:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     1.059 PLL_R35C5.CLKOS to     R36C2B.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "u_ddr3_sdram_mem_top/sclk2x" 400.000000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.500ns
         The internal maximum frequency of the following component is 500.000 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    FSLICE     CLK            u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203

   Delay:               2.000ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 1.440ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p00  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.926ns  (26.2% logic, 73.8% route), 1 logic levels.

 Constraint Details:

      0.926ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 1.440ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R23C3A.CLK to      R23C3A.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.683      R23C3A.Q0 to      R22C3C.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.926   (26.2% logic, 73.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R23C3A.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R22C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p01  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.923ns  (42.3% logic, 57.7% route), 2 logic levels.

 Constraint Details:

      0.923ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2.439ns) by 1.516ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R14C3C.CLK to      R14C3C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.533      R14C3C.Q0 to      R13C3C.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk
CTOF_DEL    ---     0.147      R13C3C.B0 to      R13C3C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205
ROUTE         1     0.000      R13C3C.F0 to     R13C3C.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p01_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.923   (42.3% logic, 57.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R14C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R13C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.516ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p00  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p01  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.923ns  (42.3% logic, 57.7% route), 2 logic levels.

 Constraint Details:

      0.923ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2.439ns) by 1.516ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R22C3C.CLK to      R22C3C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.533      R22C3C.Q0 to      R22C3B.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p00
CTOF_DEL    ---     0.147      R22C3B.B0 to      R22C3B.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214
ROUTE         1     0.000      R22C3B.F0 to     R22C3B.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p01_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.923   (42.3% logic, 57.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R22C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R22C3B.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p00  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.741ns  (32.8% logic, 67.2% route), 1 logic levels.

 Constraint Details:

      0.741ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.134ns M_SET requirement (totaling 2.366ns) by 1.625ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R14C3C.CLK to      R14C3C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.498      R14C3C.Q0 to      R13C3B.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.741   (32.8% logic, 67.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R14C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R13C3B.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.715ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p01  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.724ns  (53.9% logic, 46.1% route), 2 logic levels.

 Constraint Details:

      0.724ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.061ns DIN_SET requirement (totaling 2.439ns) by 1.715ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R23C3A.CLK to      R23C3A.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.334      R23C3A.Q0 to      R22C3B.D0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk
CTOF_DEL    ---     0.147      R22C3B.D0 to      R22C3B.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214
ROUTE         1     0.000      R22C3B.F0 to     R22C3B.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p01_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.724   (53.9% logic, 46.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R23C3A.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R22C3B.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  500.000MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "*clocking/clkos" 400.000000 MHz PAR_ADJ 80.000000 ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "*sclk2x" 400.000000 MHz PAR_ADJ 80.000000 ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "reset_*" ;
            13 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXDELAY NET "*U1_ddr3_sdram_mem_io_top/ddr3_read_data_out*" 4.500000 nS ;
            64 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.462ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr3_read_data_out_22 meets
           4.500ns delay constraint by 2.038ns

           Delays             Connection(s)
           2.462ns     IOL_L12A.IPB to R49C5C.M0       

Report:    2.462ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr3_read_data_out_23 meets
           4.500ns delay constraint by 2.038ns

           Delays             Connection(s)
           2.462ns     IOL_L12A.INB to R49C5C.M1       

Report:    2.458ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr3_read_data_out_1 meets
           4.500ns delay constraint by 2.042ns

           Delays             Connection(s)
           2.458ns     IOL_L11A.INA to R41C4B.M1       

Report:    2.382ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr3_read_data_out_0 meets
           4.500ns delay constraint by 2.118ns

           Delays             Connection(s)
           2.382ns     IOL_L11A.IPA to R41C4B.M0       

Report:    2.347ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr3_read_data_out_29 meets
           4.500ns delay constraint by 2.153ns

           Delays             Connection(s)
           2.347ns     IOL_L17A.INA to R54C7B.M1       

Report:    2.462ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*U1_ddr3_sdram_mem_io_top/datavalid_o_*" 4.400000 nS ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.431ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/datavalid_o_0 meets
           4.400ns delay constraint by 1.969ns

           Delays             Connection(s)
           2.396ns DQS_L13.DATAVALID to R37C22A.C0      
           2.431ns DQS_L13.DATAVALID to R37C22B.M0      

Report:    2.328ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/datavalid_o_1 meets
           4.400ns delay constraint by 2.072ns

           Delays             Connection(s)
           2.177ns DQS_L22.DATAVALID to R37C22A.D1      
           2.328ns DQS_L22.DATAVALID to R37C22B.M1      

Report:    2.431ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*U1_ddr3_sdram_mem_io_top/ddrin_*" 2.500000 nS ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE FROM CELL "*/uddcntln" 2.000000 X ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.468ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/uddcntln  (from sclk +)
   Destination:    DQSDLLB    Port           u_ddr3_sdram_mem_top/clocking/Inst4_DQSDLLB(ASIC)  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               1.643ns  (14.8% logic, 85.2% route), 1 logic levels.

 Constraint Details:

      1.643ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1384 to u_ddr3_sdram_mem_top/clocking/Inst4_DQSDLLB meets
      5.000ns delay constraint less
     -0.126ns skew and
      0.000ns feedback compensation and
      0.015ns CNTL_SET requirement (totaling 5.111ns) by 3.468ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1384 to u_ddr3_sdram_mem_top/clocking/Inst4_DQSDLLB:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243    R32C20C.CLK to     R32C20C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1384 (from sclk)
ROUTE         1     1.400     R32C20C.Q0 to LDQSDLL.UDDCNT u_ddr3_sdram_mem_top/uddcntln (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    1.643   (14.8% logic, 85.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1384:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     1.059 PLL_R35C5.CLKOK to    R32C20C.CLK sclk
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/Inst4_DQSDLLB:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     1.185 PLL_R35C5.CLKOP to    LDQSDLL.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.642   (27.8% logic, 72.2% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


================================================================================
Preference: MAXDELAY TO CELL "*/dq_read_o_n0*" 5.000000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.553ns (weighted slack = 3.106ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_n0  (to sclk -)

   Delay:               0.816ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      0.816ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1209 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.553ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1209 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R23C2C.CLK to      R23C2C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1209 (from sclk)
ROUTE         3     0.573      R23C2C.Q0 to      R23C3B.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o (to sclk)
                  --------
                    0.816   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1209:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to     R23C2C.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to     R23C3B.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.554ns (weighted slack = 3.108ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_n0  (to sclk -)

   Delay:               0.815ns  (29.8% logic, 70.2% route), 1 logic levels.

 Constraint Details:

      0.815ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 2.369ns) by 1.554ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R14C2C.CLK to      R14C2C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200 (from sclk)
ROUTE         3     0.572      R14C2C.Q0 to      R14C3B.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o (to sclk)
                  --------
                    0.815   (29.8% logic, 70.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to     R14C2C.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.059 PLL_R35C5.CLKOK to     R14C3B.CLK sclk
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  527.983MHz is the maximum frequency for this preference.


================================================================================
Preference: MAXDELAY TO CELL "*/dq_read_o_t2_sclk*" 2.500000 ns ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.337ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p0  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               1.102ns  (35.4% logic, 64.6% route), 2 logic levels.

 Constraint Details:

      1.102ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1204 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling 2.439ns) by 1.337ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1204 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R14C2B.CLK to      R14C2B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1204 (from sclk)
ROUTE         1     0.712      R14C2B.Q0 to      R14C3C.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p0
CTOF_DEL    ---     0.147      R14C3C.B0 to      R14C3C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206
ROUTE         1     0.000      R14C3C.F0 to     R14C3C.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    1.102   (35.4% logic, 64.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1204:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     1.059 PLL_R35C5.CLKOK to     R14C2B.CLK sclk
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R14C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 1.501ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_n0  (from sclk -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.938ns  (42.4% logic, 57.6% route), 2 logic levels.

 Constraint Details:

      0.938ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling 2.439ns) by 1.501ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251     R14C3B.CLK to      R14C3B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202 (from sclk)
ROUTE         1     0.540      R14C3B.Q0 to      R14C3C.A0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_n0
CTOF_DEL    ---     0.147      R14C3C.A0 to      R14C3C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206
ROUTE         1     0.000      R14C3C.F0 to     R14C3C.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.938   (42.4% logic, 57.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     1.059 PLL_R35C5.CLKOK to     R14C3B.CLK sclk
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R14C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 1.514ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_n0  (from sclk -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.925ns  (43.0% logic, 57.0% route), 2 logic levels.

 Constraint Details:

      0.925ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling 2.439ns) by 1.514ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.251     R23C3B.CLK to      R23C3B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210 (from sclk)
ROUTE         1     0.527      R23C3B.Q0 to      R23C3A.A0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_n0
CTOF_DEL    ---     0.147      R23C3A.A0 to      R23C3A.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215
ROUTE         1     0.000      R23C3A.F0 to     R23C3A.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.925   (43.0% logic, 57.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     1.059 PLL_R35C5.CLKOK to     R23C3B.CLK sclk
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R23C3A.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 1.522ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p0  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.917ns  (42.5% logic, 57.5% route), 2 logic levels.

 Constraint Details:

      0.917ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1213 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling 2.439ns) by 1.522ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1213 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R23C3C.CLK to      R23C3C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1213 (from sclk)
ROUTE         1     0.527      R23C3C.Q0 to      R23C3A.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p0
CTOF_DEL    ---     0.147      R23C3A.B0 to      R23C3A.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215
ROUTE         1     0.000      R23C3A.F0 to     R23C3A.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.917   (42.5% logic, 57.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1213:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     1.059 PLL_R35C5.CLKOK to     R23C3C.CLK sclk
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R23C3A.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 1.719ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.720ns  (54.2% logic, 45.8% route), 2 logic levels.

 Constraint Details:

      0.720ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 meets
      2.500ns delay constraint less
      0.000ns skew and
      0.000ns feedback compensation and
      0.061ns DIN_SET requirement (totaling 2.439ns) by 1.719ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R14C2C.CLK to      R14C2C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200 (from sclk)
ROUTE         3     0.330      R14C2C.Q0 to      R14C3C.D0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o
CTOF_DEL    ---     0.147      R14C3C.D0 to      R14C3C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206
ROUTE         1     0.000      R14C3C.F0 to     R14C3C.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.720   (54.2% logic, 45.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     1.059 PLL_R35C5.CLKOK to     R14C2C.CLK sclk
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.457         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R14C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.516   (30.1% logic, 69.9% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

Report:  859.845MHz is the maximum frequency for this preference.


================================================================================
Preference: MAXDELAY TO CELL "*/dq_read_o_n00*" 2.500000 ns ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.172ns (weighted slack = 0.344ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p00  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_n00  (to u_ddr3_sdram_mem_top/sclk2x -)

   Delay:               0.947ns  (25.7% logic, 74.3% route), 1 logic levels.

 Constraint Details:

      0.947ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_2183 meets
      1.250ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 1.119ns) by 0.172ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_2183:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R13C3B.CLK to      R13C3B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.704      R13C3B.Q0 to      R13C3A.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p00 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.947   (25.7% logic, 74.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R13C3B.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_2183:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R13C3A.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.378ns (weighted slack = 0.756ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p00  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_n00  (to u_ddr3_sdram_mem_top/sclk2x -)

   Delay:               0.741ns  (32.8% logic, 67.2% route), 1 logic levels.

 Constraint Details:

      0.741ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_2182 meets
      1.250ns delay constraint less
      0.000ns skew and
      0.131ns M_SET requirement (totaling 1.119ns) by 0.378ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_2182:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.243     R22C3C.CLK to      R22C3C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.498      R22C3C.Q0 to      R22C2A.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p00 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.741   (32.8% logic, 67.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R22C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_2182:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     1.059 PLL_R35C5.CLKOP to     R22C2A.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:  463.822MHz is the maximum frequency for this preference.


================================================================================
Preference: MAXDELAY NET "*/dq_read_o_p01*" 0.550000 nS ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.341ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p01 meets
           0.550ns delay constraint by 0.209ns

           Delays             Connection(s)
           0.341ns        R22C3B.Q0 to R22C2A.D0       

Report:    0.306ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p01 meets
           0.550ns delay constraint by 0.244ns

           Delays             Connection(s)
           0.306ns        R13C3C.Q0 to R13C3A.D0       

Report:    0.000ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p01_2 meets
           0.550ns delay constraint by 0.550ns

           Delays             Connection(s)
           0.000ns        R22C3B.F0 to R22C3B.DI0      

Report:    0.000ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p01_2 meets
           0.550ns delay constraint by 0.550ns

           Delays             Connection(s)
           0.000ns        R13C3C.F0 to R13C3C.DI0      

Report:    0.341ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*/dq_read_o_n00*" 0.550000 nS ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.422ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_n00 meets
           0.550ns delay constraint by 0.128ns

           Delays             Connection(s)
           0.422ns        R22C2A.Q0 to R22C2A.C0       

Report:    0.422ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_n00 meets
           0.550ns delay constraint by 0.128ns

           Delays             Connection(s)
           0.422ns        R13C3A.Q0 to R13C3A.C0       

Report:    0.422ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*/dqs_read*" 0.615000 nS ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.437ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/dqs_read_1 meets
           0.615ns delay constraint by 0.178ns

           Delays             Connection(s)
           0.437ns        R22C2A.F0 to DQS_L22.READ    

Report:    0.437ns delay on u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/dqs_read_0 meets
           0.615ns delay constraint by 0.178ns

           Delays             Connection(s)
           0.437ns        R13C3A.F0 to DQS_L13.READ    

Report:    0.437ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*clocking/pll_phase*" 2.500000 nS ;
            4 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    2.229ns delay on u_ddr3_sdram_mem_top/clocking/pll_phase_0 meets
           2.500ns delay constraint by 0.271ns

           Delays             Connection(s)
           2.229ns       R48C32C.Q0 to PLL_R35C5.DFPAI0
           2.197ns       R48C32C.Q0 to PLL_R35C5.DRPAI0
           1.998ns       R48C32C.Q0 to R36C5A.C0       
           1.989ns       R48C32C.Q0 to R36C5C.C1       
           1.873ns       R48C32C.Q0 to R36C5C.D0       
           0.261ns       R48C32C.Q0 to R48C32C.C0      

Report:    0.548ns delay on u_ddr3_sdram_mem_top/clocking/pll_phase_1 meets
           2.500ns delay constraint by 1.952ns

           Delays             Connection(s)
           0.519ns        R36C5C.Q0 to PLL_R35C5.DFPAI1
           0.481ns        R36C5C.Q0 to PLL_R35C5.DRPAI1
           0.548ns        R36C5C.Q0 to R36C5A.B0       
           0.548ns        R36C5C.Q0 to R36C5C.B1       
           0.276ns        R36C5C.Q0 to R36C5C.C0       

Report:    0.538ns delay on u_ddr3_sdram_mem_top/clocking/pll_phase_3 meets
           2.500ns delay constraint by 1.962ns

           Delays             Connection(s)
           0.509ns        R36C5A.Q0 to PLL_R35C5.DRPAI3
           0.538ns        R36C5A.Q0 to R36C5D.B0       
           0.538ns        R36C5A.Q0 to R36C5A.A0       

Report:    0.514ns delay on u_ddr3_sdram_mem_top/clocking/pll_phase_2 meets
           2.500ns delay constraint by 1.986ns

           Delays             Connection(s)
           0.514ns        R36C5C.Q1 to PLL_R35C5.DFPAI2
           0.476ns        R36C5C.Q1 to PLL_R35C5.DRPAI2
           0.322ns        R36C5C.Q1 to R36C5A.D0       
           0.376ns        R36C5C.Q1 to R36C5C.A1       

Report:    2.229ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*dqclk1bar_ff" 0.650000 nS ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.325ns delay on u_ddr3_sdram_mem_top/clocking/clk_phase/dqclk1bar_ff meets
           0.650ns delay constraint by 0.325ns

           Delays             Connection(s)
           0.325ns        R34C2B.Q0 to R34C2D.D0       
           0.300ns        R34C2B.Q0 to R34C2A.M0       

Report:    0.325ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*eclk" 1.200000 nS ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.132ns delay on u_ddr3_sdram_mem_top/eclk meets
           1.200ns delay constraint by 0.068ns

           Delays             Connection(s)
           0.319ns LECLKSYNC2.ECLKO to DQS_L13.ECLKW   
           0.319ns LECLKSYNC2.ECLKO to DQS_L13.ECLK    
           0.319ns LECLKSYNC2.ECLKO to DQS_L22.ECLKW   
           0.319ns LECLKSYNC2.ECLKO to DQS_L22.ECLK    
           0.319ns LECLKSYNC2.ECLKO to IOL_L21B.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L26B.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L11B.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L24B.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L20B.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L20A.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L12B.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L18A.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L15B.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L17A.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L12A.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L21A.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L24A.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L11A.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L15A.ECLK   
           0.319ns LECLKSYNC2.ECLKO to IOL_L17B.ECLK   
           1.132ns LECLKSYNC2.ECLKO to R34C2B.CLK      

Report:    1.132ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*clocking/stop" 0.800000 nS ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    0.663ns delay on u_ddr3_sdram_mem_top/clocking/stop meets
           0.800ns delay constraint by 0.137ns

           Delays             Connection(s)
           0.663ns        R36C2C.F0 to LECLKSYNC2.STOP 

Report:    0.663ns is the maximum delay for this preference.


================================================================================
Preference: MAXDELAY NET "*clocking/clkos" 1.100000 nS ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report:    1.076ns delay on u_ddr3_sdram_mem_top/clocking/clkos meets
           1.100ns delay constraint by 0.024ns

           Delays             Connection(s)
           0.356ns  PLL_R35C5.CLKOS to LECLKSYNC2.ECLKI
           1.059ns  PLL_R35C5.CLKOS to R36C2C.CLK      
           1.059ns  PLL_R35C5.CLKOS to R36C3C.CLK      
           1.059ns  PLL_R35C5.CLKOS to R36C2A.CLK      
           1.059ns  PLL_R35C5.CLKOS to R36C3B.CLK      
           1.059ns  PLL_R35C5.CLKOS to R36C2B.CLK      
           1.059ns  PLL_R35C5.CLKOS to R36C3A.CLK      
           1.076ns  PLL_R35C5.CLKOS to R24C5A.M0       

Report:    1.076ns is the maximum delay for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 100.000000 MHz |             |             |
;                                       |  100.000 MHz|  197.628 MHz|   4  
                                        |             |             |
FREQUENCY NET "sclk" 200.000000 MHz     |             |             |
PAR_ADJ 40.000000 ;                     |  200.000 MHz|  205.086 MHz|   5  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3_sdram_mem_top/clocking/clkos"   |             |             |
400.000000 MHz ;                        |  400.000 MHz|  500.000 MHz|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3_sdram_mem_top/sclk2x"           |             |             |
400.000000 MHz ;                        |  400.000 MHz|  500.000 MHz|   2  
                                        |             |             |
FREQUENCY NET "*clocking/clkos"         |             |             |
400.000000 MHz PAR_ADJ 80.000000 ;      |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "*sclk2x" 400.000000 MHz  |             |             |
PAR_ADJ 80.000000 ;                     |            -|            -|   0  
                                        |             |             |
BLOCK PATH FROM PORT "reset_*" ;        |            -|            -|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*U1_ddr3_sdram_mem_io_top/ddr3_read_dat|             |             |
a_out*" 4.500000 nS ;                   |     4.500 ns|     2.462 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*U1_ddr3_sdram_mem_io_top/datavalid_o_*|             |             |
" 4.400000 nS ;                         |     4.400 ns|     2.431 ns|   0  
                                        |             |             |
MAXDELAY NET                            |             |             |
"*U1_ddr3_sdram_mem_io_top/ddrin_*"     |             |             |
2.500000 nS ;                           |            -|            -|   0  
                                        |             |             |
MULTICYCLE FROM CELL "*/uddcntln"       |             |             |
2.000000 X ;                            |     5.000 ns|     1.532 ns|   1  
                                        |             |             |
MAXDELAY TO CELL "*/dq_read_o_n0*"      |             |             |
5.000000 ns ;                           |  200.000 MHz|  527.983 MHz|   1  
                                        |             |             |
MAXDELAY TO CELL "*/dq_read_o_t2_sclk*" |             |             |
2.500000 ns ;                           |  400.000 MHz|  859.845 MHz|   2  
                                        |             |             |
MAXDELAY TO CELL "*/dq_read_o_n00*"     |             |             |
2.500000 ns ;                           |  400.000 MHz|  463.822 MHz|   1  
                                        |             |             |
MAXDELAY NET "*/dq_read_o_p01*"         |             |             |
0.550000 nS ;                           |     0.550 ns|     0.341 ns|   0  
                                        |             |             |
MAXDELAY NET "*/dq_read_o_n00*"         |             |             |
0.550000 nS ;                           |     0.550 ns|     0.422 ns|   0  
                                        |             |             |
MAXDELAY NET "*/dqs_read*" 0.615000 nS  |             |             |
;                                       |     0.615 ns|     0.437 ns|   0  
                                        |             |             |
MAXDELAY NET "*clocking/pll_phase*"     |             |             |
2.500000 nS ;                           |     2.500 ns|     2.229 ns|   0  
                                        |             |             |
MAXDELAY NET "*dqclk1bar_ff" 0.650000   |             |             |
nS ;                                    |     0.650 ns|     0.325 ns|   0  
                                        |             |             |
MAXDELAY NET "*eclk" 1.200000 nS ;      |     1.200 ns|     1.132 ns|   0  
                                        |             |             |
MAXDELAY NET "*clocking/stop" 0.800000  |             |             |
nS ;                                    |     0.800 ns|     0.663 ns|   0  
                                        |             |             |
MAXDELAY NET "*clocking/clkos" 1.100000 |             |             |
nS ;                                    |     1.100 ns|     1.076 ns|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 14 clocks:

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 28
   Covered under: FREQUENCY NET "clk_in_c" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: sclk   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOK
      Blocked under: BLOCK PATH FROM CLKNET "sclk" TO CLKNET "clk_in_c" ;

   Clock Domain: u_ddr3_sdram_mem_top/sclk2x   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOP

Clock Domain: sclk   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOK   Loads: 1524
   Covered under: FREQUENCY NET "sclk" 200.000000 MHz PAR_ADJ 40.000000 ;
   Covered under: MAXDELAY TO CELL "*/dq_read_o_n0*" 5.000000 ns ;

   Data transfers from:
   Clock Domain: clk_in_c   Source: clk_in.PAD
      Blocked under: BLOCK PATH FROM CLKNET "clk_in_c" TO CLKNET "sclk" ;

   Clock Domain: u_ddr3_sdram_mem_top/eclk   Source: u_ddr3_sdram_mem_top/clocking/sync.ECLKO
      Covered under: FREQUENCY NET "sclk" 200.000000 MHz PAR_ADJ 40.000000 ;   Transfers: 1

   Clock Domain: u_ddr3_sdram_mem_top/clocking/clkos   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOS

Clock Domain: u_ddr3_sdram_mem_top/eclk   Source: u_ddr3_sdram_mem_top/clocking/sync.ECLKO   Loads: 21
   Covered under: FREQUENCY NET "u_ddr3_sdram_mem_top/clocking/clkos" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_in_c   Source: clk_in.PAD

   Clock Domain: u_ddr3_sdram_mem_top/clocking/clkos   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOS

   Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/eclkdqsr_1   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.ECLKDQSR
      Covered under: Hardware guaranteed design   Transfers: 8

   Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/eclkdqsr_0   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.ECLKDQSR
      Covered under: Hardware guaranteed design   Transfers: 8

Clock Domain: u_ddr3_sdram_mem_top/clocking/clkos   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOS   Loads: 8
   Covered under: FREQUENCY NET "u_ddr3_sdram_mem_top/clocking/clkos" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_in_c   Source: clk_in.PAD

   Clock Domain: u_ddr3_sdram_mem_top/sclk2x   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOP

Clock Domain: u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/sclk2x   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOP   Loads: 10
   Covered under: FREQUENCY NET "u_ddr3_sdram_mem_top/sclk2x" 400.000000 MHz ;
   Covered under: MAXDELAY TO CELL "*/dq_read_o_n00*" 2.500000 ns ;

   Data transfers from:
   Clock Domain: sclk   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOK
      Covered under: MULTICYCLE FROM CELL "*/uddcntln" 2.000000 X ;   Transfers: 1
      Covered under: MAXDELAY TO CELL "*/dq_read_o_t2_sclk*" 2.500000 ns ;   Transfers: 6

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/dqclk1_1   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.DQCLK1   Loads: 10
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/dqclk0_1   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.DQCLK0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/eclkdqsr_1   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.ECLKDQSR   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/dqclk1_0   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.DQCLK1   Loads: 10
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/dqclk0_0   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.DQCLK0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/eclkdqsr_0   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.ECLKDQSR   Loads: 8
   No transfer within this clock domain is found


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

    0.325ns SLICE_0.Q1 to SLICE_2208.D0 data_0_cnt_20
    1.119ns SLICE_231.Q0 to SLICE_1983.C0 oled_c_0
    2.711ns SLICE_231.Q0 to oled_0.PADDO oled_c_0
    4.067ns SLICE_291.Q0 to oled_1.PADDO oled_c_1
    1.386ns u_ddr_ulogic/SLICE_286.Q0 to SLICE_1983.D0 err_det
    2.245ns SLICE_1983.F0 to oled_4.PADDO oled_c_4
    2.082ns dip_sw_5.PADDI to u_led_15seg_drv/SLICE_1661.D1 dip_sw_c_5
    2.198ns dip_sw_5.PADDI to u_led_15seg_drv/SLICE_1984.C0 dip_sw_c_5
    3.329ns SLICE_217.Q1 to oled_5.PADDO oled_c_5
    1.420ns u_led_15seg_drv/SLICE_326.Q0 to seg_5.PADDO seg_c_0
    1.257ns u_led_15seg_drv/SLICE_326.Q0 to seg_4.PADDO seg_c_0
    1.216ns u_led_15seg_drv/SLICE_326.Q0 to seg_3.PADDO seg_c_0
    1.053ns u_led_15seg_drv/SLICE_326.Q0 to seg_2.PADDO seg_c_0
    1.007ns u_led_15seg_drv/SLICE_326.Q0 to seg_1.PADDO seg_c_0
    0.844ns u_led_15seg_drv/SLICE_326.Q0 to seg_0.PADDO seg_c_0
    0.850ns u_led_15seg_drv/SLICE_326.Q1 to seg_6.PADDO seg_c_6
    1.027ns u_led_15seg_drv/SLICE_327.Q0 to seg_7.PADDO seg_c_7
    1.216ns u_led_15seg_drv/SLICE_327.Q1 to seg_8.PADDO seg_c_8
    1.190ns u_led_15seg_drv/SLICE_328.Q0 to seg_9.PADDO seg_c_9
    1.190ns u_led_15seg_drv/SLICE_328.Q1 to seg_10.PADDO seg_c_10
    0.850ns u_led_15seg_drv/SLICE_329.Q0 to seg_11.PADDO seg_c_11
    0.850ns u_led_15seg_drv/SLICE_329.Q1 to seg_12.PADDO seg_c_12
    1.196ns u_led_15seg_drv/SLICE_330.Q0 to seg_13.PADDO seg_c_13
    0.806ns u_led_15seg_drv/SLICE_330.Q1 to seg_14.PADDO seg_c_14
    1.966ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1420.C0 dip_sw_c_4
    1.966ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1420.C1 dip_sw_c_4
    2.039ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1421.A0 dip_sw_c_4
    2.039ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1421.A1 dip_sw_c_4
    1.850ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1422.D0 dip_sw_c_4
    1.850ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1422.D1 dip_sw_c_4
    1.732ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1423.C0 dip_sw_c_4
    1.732ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1423.C1 dip_sw_c_4
    2.283ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1424.D0 dip_sw_c_4
    2.283ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1424.D1 dip_sw_c_4
    2.127ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1425.C0 dip_sw_c_4
    2.127ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1425.C1 dip_sw_c_4
    2.273ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1426.D0 dip_sw_c_4
    2.273ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1426.D1 dip_sw_c_4
    2.069ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1427.D0 dip_sw_c_4
    2.069ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1427.D1 dip_sw_c_4
    2.504ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1428.A0 dip_sw_c_4
    2.504ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1428.A1 dip_sw_c_4
    2.504ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1429.A0 dip_sw_c_4
    2.504ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1429.A1 dip_sw_c_4
    2.290ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1430.A0 dip_sw_c_4
    2.290ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1430.A1 dip_sw_c_4
    2.290ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1431.A0 dip_sw_c_4
    2.290ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1431.A1 dip_sw_c_4
    2.261ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1432.A0 dip_sw_c_4
    2.261ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1432.A1 dip_sw_c_4
    2.711ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1433.D0 dip_sw_c_4
    2.711ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1433.D1 dip_sw_c_4
    2.477ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1434.B0 dip_sw_c_4
    2.477ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1434.B1 dip_sw_c_4
    2.261ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1435.A0 dip_sw_c_4
    2.261ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1435.A1 dip_sw_c_4
    1.966ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1436.C0 dip_sw_c_4
    1.966ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1436.C1 dip_sw_c_4
    2.066ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1437.A0 dip_sw_c_4
    2.066ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1437.A1 dip_sw_c_4
    1.732ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1438.C0 dip_sw_c_4
    1.732ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1438.C1 dip_sw_c_4
    1.966ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1439.C0 dip_sw_c_4
    1.966ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1439.C1 dip_sw_c_4
    2.066ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1440.A0 dip_sw_c_4
    2.066ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1440.A1 dip_sw_c_4
    2.011ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1441.D0 dip_sw_c_4
    2.011ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1441.D1 dip_sw_c_4
    2.270ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1442.A0 dip_sw_c_4
    2.270ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1442.A1 dip_sw_c_4
    2.069ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1443.D0 dip_sw_c_4
    2.069ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1443.D1 dip_sw_c_4
    2.519ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1444.A0 dip_sw_c_4
    2.519ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1444.A1 dip_sw_c_4
    2.519ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1445.A0 dip_sw_c_4
    2.519ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1445.A1 dip_sw_c_4
    2.507ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1446.D0 dip_sw_c_4
    2.507ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1446.D1 dip_sw_c_4
    2.519ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1447.A0 dip_sw_c_4
    2.519ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1447.A1 dip_sw_c_4
    2.283ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1448.D0 dip_sw_c_4
    2.283ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1448.D1 dip_sw_c_4
    2.694ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1449.A0 dip_sw_c_4
    2.694ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1449.A1 dip_sw_c_4
    2.490ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1450.A0 dip_sw_c_4
    2.490ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1450.A1 dip_sw_c_4
    2.490ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1451.A0 dip_sw_c_4
    2.490ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1451.A1 dip_sw_c_4
    1.333ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1602.B0 dip_sw_c_4
    1.333ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1602.B1 dip_sw_c_4
    1.568ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1603.B0 dip_sw_c_4
    1.568ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1603.B1 dip_sw_c_4
    1.351ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1604.A0 dip_sw_c_4
    1.351ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1604.A1 dip_sw_c_4
    1.552ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1605.B0 dip_sw_c_4
    1.552ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1605.B1 dip_sw_c_4
    1.333ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1606.B0 dip_sw_c_4
    1.333ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1606.B1 dip_sw_c_4
    1.771ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1607.B0 dip_sw_c_4
    1.771ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1607.B1 dip_sw_c_4
    1.498ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1608.C0 dip_sw_c_4
    1.498ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1608.C1 dip_sw_c_4
    1.351ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1609.A0 dip_sw_c_4
    1.351ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1609.A1 dip_sw_c_4
    1.346ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1610.A0 dip_sw_c_4
    1.346ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1610.A1 dip_sw_c_4
    1.498ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1611.C0 dip_sw_c_4
    1.498ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1611.C1 dip_sw_c_4
    1.611ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1612.D0 dip_sw_c_4
    1.611ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1612.D1 dip_sw_c_4
    1.498ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1613.C0 dip_sw_c_4
    1.498ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1613.C1 dip_sw_c_4
    1.611ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1614.D0 dip_sw_c_4
    1.611ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1614.D1 dip_sw_c_4
    1.792ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1615.B0 dip_sw_c_4
    1.792ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1615.B1 dip_sw_c_4
    1.130ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1616.D0 dip_sw_c_4
    1.130ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1616.D1 dip_sw_c_4
    1.985ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1617.B0 dip_sw_c_4
    1.985ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1617.B1 dip_sw_c_4
    1.537ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1618.B0 dip_sw_c_4
    1.537ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1618.B1 dip_sw_c_4
    1.568ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1619.B0 dip_sw_c_4
    1.568ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1619.B1 dip_sw_c_4
    1.611ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1620.D0 dip_sw_c_4
    1.611ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1620.D1 dip_sw_c_4
    1.552ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1621.B0 dip_sw_c_4
    1.552ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1621.B1 dip_sw_c_4
    1.537ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1622.B0 dip_sw_c_4
    1.537ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1622.B1 dip_sw_c_4
    1.792ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1623.B0 dip_sw_c_4
    1.792ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1623.B1 dip_sw_c_4
    1.771ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1624.B0 dip_sw_c_4
    1.771ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1624.B1 dip_sw_c_4
    1.158ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1625.D0 dip_sw_c_4
    1.158ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1625.D1 dip_sw_c_4
    1.333ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1626.B0 dip_sw_c_4
    1.333ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1626.B1 dip_sw_c_4
    1.367ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1627.D0 dip_sw_c_4
    1.367ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1627.D1 dip_sw_c_4
    1.611ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1628.D0 dip_sw_c_4
    1.611ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1628.D1 dip_sw_c_4
    1.379ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1629.A0 dip_sw_c_4
    1.379ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1629.A1 dip_sw_c_4
    1.611ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1630.D0 dip_sw_c_4
    1.611ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1630.D1 dip_sw_c_4
    1.792ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1631.B0 dip_sw_c_4
    1.792ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1631.B1 dip_sw_c_4
    1.158ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1632.D0 dip_sw_c_4
    1.158ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1632.D1 dip_sw_c_4
    1.985ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1633.B0 dip_sw_c_4
    1.985ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1633.B1 dip_sw_c_4
    1.527ns dip_sw_1.PADDI to u_ddr_ulogic/SLICE_265.B0 dip_sw_c_1
    1.527ns dip_sw_1.PADDI to u_ddr_ulogic/SLICE_265.B1 dip_sw_c_1
    1.353ns u_ddr_ulogic/SLICE_289.Q0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.D0 mem_rst_n
    1.253ns dip_sw_3.PADDI to u_ddr_ulogic/SLICE_1951.M0 dip_sw_c_3
    1.146ns dip_sw_2.PADDI to u_ddr_ulogic/SLICE_1663.M0 dip_sw_c_2
    1.542ns dip_sw_0.PADDI to u_ddr_ulogic/SLICE_265.A1 dip_sw_c_0
    1.988ns dip_sw_0.PADDI to u_ddr_ulogic/SLICE_1662.M0 dip_sw_c_0
    2.421ns u_ddr3_sdram_mem_top/clocking/filter_1/SLICE_1364.Q0 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1366.M1 u_ddr3_sdram_mem_top/clocking/out_q_Q
    2.233ns u_ddr3_sdram_mem_top/clocking/filter_0/SLICE_1365.Q0 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1366.M0 u_ddr3_sdram_mem_top/clocking/out_q_Q_0
    0.947ns u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383.Q0 to u_ddr3_sdram_mem_top/clocking/clk_phase/SLICE_1352.LSR u_ddr3_sdram_mem_top/dqsbufd_rst
    0.974ns u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383.Q0 to u_ddr3_sdram_mem_top/clocking/clk_phase/SLICE_1353.LSR u_ddr3_sdram_mem_top/dqsbufd_rst
    0.974ns u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383.Q0 to u_ddr3_sdram_mem_top/clocking/clk_phase/SLICE_1354.LSR u_ddr3_sdram_mem_top/dqsbufd_rst
    0.805ns u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383.Q0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2014.A0 u_ddr3_sdram_mem_top/dqsbufd_rst
    1.998ns u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1380.Q0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383.M0 u_ddr3_sdram_mem_top/clocking/pll_reset_datapath
    2.060ns u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1381.Q0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1355.M0 u_ddr3_sdram_mem_top/clocking/pll_stop
    0.000ns u_ddr3_sdram_mem_top/clocking/SLICE_1371.F0 to u_ddr3_sdram_mem_top/clocking/SLICE_1371.DI0 u_ddr3_sdram_mem_top/clocking/all_lock
    2.114ns u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1363.Q0 to u_ddr3_sdram_mem_top/SLICE_2023.M0 u_ddr3_sdram_mem_top/clocking/good_out
    0.692ns u_ddr3_sdram_mem_top/clocking/Inst4_DQSDLLB.LOCK to u_ddr3_sdram_mem_top/clocking/SLICE_1371.D0 u_ddr3_sdram_mem_top/clocking/ddrdll_lock
    0.000ns em_ddr_odt_0_MGIOL.IOLDO to em_ddr_odt_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr3_odt_int_0
    0.000ns em_ddr_cke_0_MGIOL.IOLDO to em_ddr_cke_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_cke_int_0
    0.000ns em_ddr_cs_n_0_MGIOL.IOLDO to em_ddr_cs_n_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_cs_n_int_0
    0.000ns em_ddr_addr_12_MGIOL.IOLDO to em_ddr_addr_12.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_12
    0.000ns em_ddr_addr_11_MGIOL.IOLDO to em_ddr_addr_11.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_11
    0.000ns em_ddr_addr_10_MGIOL.IOLDO to em_ddr_addr_10.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_10
    0.000ns em_ddr_addr_9_MGIOL.IOLDO to em_ddr_addr_9.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_9
    0.000ns em_ddr_addr_8_MGIOL.IOLDO to em_ddr_addr_8.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_8
    0.000ns em_ddr_addr_7_MGIOL.IOLDO to em_ddr_addr_7.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_7
    0.000ns em_ddr_addr_6_MGIOL.IOLDO to em_ddr_addr_6.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_6
    0.000ns em_ddr_addr_5_MGIOL.IOLDO to em_ddr_addr_5.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_5
    0.000ns em_ddr_addr_4_MGIOL.IOLDO to em_ddr_addr_4.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_4
    0.000ns em_ddr_addr_3_MGIOL.IOLDO to em_ddr_addr_3.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_3
    0.000ns em_ddr_addr_2_MGIOL.IOLDO to em_ddr_addr_2.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_2
    0.000ns em_ddr_addr_1_MGIOL.IOLDO to em_ddr_addr_1.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_1
    0.000ns em_ddr_addr_0_MGIOL.IOLDO to em_ddr_addr_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_0
    0.000ns em_ddr_ba_2_MGIOL.IOLDO to em_ddr_ba_2.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_ba_int_2
    0.000ns em_ddr_ba_1_MGIOL.IOLDO to em_ddr_ba_1.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_ba_int_1
    0.000ns em_ddr_ba_0_MGIOL.IOLDO to em_ddr_ba_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_ba_int_0
    0.000ns em_ddr_we_n_MGIOL.IOLDO to em_ddr_we_n.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_we_n_int
    0.000ns em_ddr_ras_n_MGIOL.IOLDO to em_ddr_ras_n.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_ras_n_int
    0.000ns em_ddr_cas_n_MGIOL.IOLDO to em_ddr_cas_n.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_cas_n_int
    0.000ns em_ddr_clk_0_MGIOL.IOLDO to em_ddr_clk_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr3_clk_0
    0.000ns em_ddr_dqs_1_MGIOL.IOLDO to em_ddr_dqs_1.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/dqsout
    0.000ns em_ddr_dqs_1.PADDI to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.DQSI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/dqsin
    0.000ns em_ddr_dqs_0_MGIOL.IOLDO to em_ddr_dqs_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/dqsout
    0.000ns em_ddr_dqs_0.PADDI to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.DQSI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/dqsin
    0.000ns em_ddr_dm_0_MGIOL.IOLDO to em_ddr_dm_0.IOLDO em_ddr_dm_c_0
    0.000ns em_ddr_dm_1_MGIOL.IOLDO to em_ddr_dm_1.IOLDO em_ddr_dm_c_1
    0.000ns em_ddr_data_6_MGIOL.IOLDO to em_ddr_data_6.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_6__bidi_cell/ddrout
    0.000ns em_ddr_data_6.PADDI to em_ddr_data_6_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_6__bidi_cell/ddrin_6
    0.000ns em_ddr_data_2_MGIOL.IOLDO to em_ddr_data_2.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_2__bidi_cell/ddrout
    0.000ns em_ddr_data_2.PADDI to em_ddr_data_2_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_2__bidi_cell/ddrin_2
    0.000ns em_ddr_data_0_MGIOL.IOLDO to em_ddr_data_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_0__bidi_cell/ddrout
    0.000ns em_ddr_data_0.PADDI to em_ddr_data_0_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_0__bidi_cell/ddrin_0
    0.000ns em_ddr_data_15_MGIOL.IOLDO to em_ddr_data_15.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_15__bidi_cell/ddrout
    0.000ns em_ddr_data_15.PADDI to em_ddr_data_15_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_15__bidi_cell/ddrin_15
    0.000ns em_ddr_data_13_MGIOL.IOLDO to em_ddr_data_13.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_13__bidi_cell/ddrout
    0.000ns em_ddr_data_13.PADDI to em_ddr_data_13_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_13__bidi_cell/ddrin_13
    0.000ns em_ddr_data_5_MGIOL.IOLDO to em_ddr_data_5.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_5__bidi_cell/ddrout
    0.000ns em_ddr_data_5.PADDI to em_ddr_data_5_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_5__bidi_cell/ddrin_5
    0.000ns em_ddr_data_7_MGIOL.IOLDO to em_ddr_data_7.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_7__bidi_cell/ddrout
    0.000ns em_ddr_data_7.PADDI to em_ddr_data_7_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_7__bidi_cell/ddrin_7
    0.000ns em_ddr_data_3_MGIOL.IOLDO to em_ddr_data_3.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_3__bidi_cell/ddrout
    0.000ns em_ddr_data_3.PADDI to em_ddr_data_3_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_3__bidi_cell/ddrin_3
    0.000ns em_ddr_data_11_MGIOL.IOLDO to em_ddr_data_11.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_11__bidi_cell/ddrout
    0.000ns em_ddr_data_11.PADDI to em_ddr_data_11_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_11__bidi_cell/ddrin_11
    0.000ns em_ddr_data_4_MGIOL.IOLDO to em_ddr_data_4.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_4__bidi_cell/ddrout
    0.000ns em_ddr_data_4.PADDI to em_ddr_data_4_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_4__bidi_cell/ddrin_4
    0.000ns em_ddr_data_10_MGIOL.IOLDO to em_ddr_data_10.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_10__bidi_cell/ddrout
    0.000ns em_ddr_data_10.PADDI to em_ddr_data_10_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_10__bidi_cell/ddrin_10
    0.000ns em_ddr_data_12_MGIOL.IOLDO to em_ddr_data_12.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_12__bidi_cell/ddrout
    0.000ns em_ddr_data_12.PADDI to em_ddr_data_12_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_12__bidi_cell/ddrin_12
    0.000ns em_ddr_data_8_MGIOL.IOLDO to em_ddr_data_8.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_8__bidi_cell/ddrout
    0.000ns em_ddr_data_8.PADDI to em_ddr_data_8_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_8__bidi_cell/ddrin_8
    0.000ns em_ddr_data_1_MGIOL.IOLDO to em_ddr_data_1.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_1__bidi_cell/ddrout
    0.000ns em_ddr_data_1.PADDI to em_ddr_data_1_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_1__bidi_cell/ddrin_1
    0.000ns em_ddr_data_9_MGIOL.IOLDO to em_ddr_data_9.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_9__bidi_cell/ddrout
    0.000ns em_ddr_data_9.PADDI to em_ddr_data_9_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_9__bidi_cell/ddrin_9
    0.000ns em_ddr_data_14_MGIOL.IOLDO to em_ddr_data_14.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_14__bidi_cell/ddrout
    0.000ns em_ddr_data_14.PADDI to em_ddr_data_14_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_14__bidi_cell/ddrin_14
    0.557ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1900.F0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.D1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/rst_cnt11_4
    0.533ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_953.Q0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/clocking_good_r
    0.255ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.F0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.C1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_reset_n_1_0
    0.740ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1906.F1 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.B1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/un2_ddr_reset_n_5
    2.960ns SLICE_292.Q0 to oled_3.PADDO oled_c_3
    4.258ns SLICE_291.Q1 to oled_2.PADDO oled_c_2
    1.111ns SLICE_242.Q1 to SLICE_2208.C0 data_1_cnt_20
    3.714ns SLICE_2208.F0 to oled_6.PADDO oled_c_6

--------------------------------------------------------------------------------


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22703 paths, 98 nets, and 14441 connections (98.4% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond_1.3_Production (92)
Tue Oct 25 16:06:42 2011

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 5 -p -c -fullname -gt -sethld -sp 8 -sphld m -o ecp3_ddr3_impl1.twr ecp3_ddr3_impl1.ncd ecp3_ddr3_impl1.prf 
Design file:     ecp3_ddr3_impl1.ncd
Preference file: ecp3_ddr3_impl1.prf
Device,speed:    LFE3-35EA,m
Report level:    verbose report, limited to 5 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK PATH FROM CLKNET "clk_in_c" to CLKNET "sclk"
BLOCK PATH FROM CLKNET "clk_in_c" to CLKNET "u_ddr3_sdram_mem_top/clocking/clkos"
BLOCK PATH FROM CLKNET "sclk" to CLKNET "clk_in_c"
BLOCK PATH FROM CLKNET "u_ddr3_sdram_mem_top/sclk2x" to CLKNET "clk_in_c"
BLOCK PATH FROM CLKNET "clk_in_c" to CLKNET "u_ddr3_sdram_mem_top/eclk"
BLOCK PATH FROM CLKNET "u_ddr3_sdram_mem_top/clocking/clkos" to CLKNET "u_ddr3_sdram_mem_top/eclk"
BLOCK PATH FROM CLKNET "u_ddr3_sdram_mem_top/clocking/clkos" to CLKNET "sclk"
BLOCK PATH FROM CLKNET "u_ddr3_sdram_mem_top/sclk2x" to CLKNET "u_ddr3_sdram_mem_top/clocking/clkos"
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_in_c" 100.000000 MHz ;
            734 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.201ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/pll_control/state_0  (from clk_in_c +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/pll_control/state_0  (to clk_in_c +)

   Delay:               0.190ns  (78.4% logic, 21.6% route), 2 logic levels.

 Constraint Details:

      0.190ns physical path delay u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1373 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1373 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.201ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1373 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1373:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093    R47C33B.CLK to     R47C33B.Q0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1373 (from clk_in_c)
ROUTE        11     0.041     R47C33B.Q0 to     R47C33B.D0 u_ddr3_sdram_mem_top/clocking/pll_control/state_0
CTOF_DEL    ---     0.056     R47C33B.D0 to     R47C33B.F0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1373
ROUTE         1     0.000     R47C33B.F0 to    R47C33B.DI0 u_ddr3_sdram_mem_top/clocking/pll_control/N_19 (to clk_in_c)
                  --------
                    0.190   (78.4% logic, 21.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.896       L5.PADDI to    R47C33B.CLK clk_in_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1373:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.896       L5.PADDI to    R47C33B.CLK clk_in_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/pll_control/phase_0  (from clk_in_c +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/pll_control/phase_0  (to clk_in_c +)

   Delay:               0.217ns  (68.7% logic, 31.3% route), 2 logic levels.

 Constraint Details:

      0.217ns physical path delay u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.228ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093    R48C32C.CLK to     R48C32C.Q0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377 (from clk_in_c)
ROUTE         6     0.068     R48C32C.Q0 to     R48C32C.C0 u_ddr3_sdram_mem_top/clocking/pll_phase_0
CTOF_DEL    ---     0.056     R48C32C.C0 to     R48C32C.F0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377
ROUTE         1     0.000     R48C32C.F0 to    R48C32C.DI0 u_ddr3_sdram_mem_top/clocking/pll_control/N_61_i_i (to clk_in_c)
                  --------
                    0.217   (68.7% logic, 31.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.896       L5.PADDI to    R48C32C.CLK clk_in_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1377:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.896       L5.PADDI to    R48C32C.CLK clk_in_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.228ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/pll_control/retry_cnt_3  (from clk_in_c +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/pll_control/retry_cnt_3  (to clk_in_c +)

   Delay:               0.217ns  (68.7% logic, 31.3% route), 2 logic levels.

 Constraint Details:

      0.217ns physical path delay u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_112 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_112 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.228ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_112 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093    R50C33C.CLK to     R50C33C.Q0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_112 (from clk_in_c)
ROUTE         2     0.068     R50C33C.Q0 to     R50C33C.C0 u_ddr3_sdram_mem_top/clocking/pll_control/retry_cnt_3
CTOF_DEL    ---     0.056     R50C33C.C0 to     R50C33C.F0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_112
ROUTE         1     0.000     R50C33C.F0 to    R50C33C.DI0 u_ddr3_sdram_mem_top/clocking/pll_control/retry_cnt_s_3 (to clk_in_c)
                  --------
                    0.217   (68.7% logic, 31.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.896       L5.PADDI to    R50C33C.CLK clk_in_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_112:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.896       L5.PADDI to    R50C33C.CLK clk_in_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.229ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/pll_control/timer_3  (from clk_in_c +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/pll_control/timer_3  (to clk_in_c +)

   Delay:               0.218ns  (68.3% logic, 31.7% route), 2 logic levels.

 Constraint Details:

      0.218ns physical path delay u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_107 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_107 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.229ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_107 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093    R49C33C.CLK to     R49C33C.Q0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_107 (from clk_in_c)
ROUTE         6     0.069     R49C33C.Q0 to     R49C33C.C0 u_ddr3_sdram_mem_top/clocking/pll_control/timer_3
CTOF_DEL    ---     0.056     R49C33C.C0 to     R49C33C.F0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_107
ROUTE         1     0.000     R49C33C.F0 to    R49C33C.DI0 u_ddr3_sdram_mem_top/clocking/pll_control/timer_s_3 (to clk_in_c)
                  --------
                    0.218   (68.3% logic, 31.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.896       L5.PADDI to    R49C33C.CLK clk_in_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.896       L5.PADDI to    R49C33C.CLK clk_in_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.230ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/pll_control/state_6  (from clk_in_c +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/pll_control/state_6  (to clk_in_c +)

   Delay:               0.219ns  (68.0% logic, 32.0% route), 2 logic levels.

 Constraint Details:

      0.219ns physical path delay u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1376 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1376 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.230ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1376 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1376:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093    R47C34C.CLK to     R47C34C.Q0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1376 (from clk_in_c)
ROUTE         9     0.070     R47C34C.Q0 to     R47C34C.C0 u_ddr3_sdram_mem_top/clocking/pll_control/state_6
CTOF_DEL    ---     0.056     R47C34C.C0 to     R47C34C.F0 u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1376
ROUTE         1     0.000     R47C34C.F0 to    R47C34C.DI0 u_ddr3_sdram_mem_top/clocking/pll_control/N_33 (to clk_in_c)
                  --------
                    0.219   (68.0% logic, 32.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1376:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.896       L5.PADDI to    R47C34C.CLK clk_in_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1376:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        28     0.896       L5.PADDI to    R47C34C.CLK clk_in_c
                  --------
                    0.896   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "sclk" 200.000000 MHz PAR_ADJ 40.000000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.129ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d_12  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/RAM0  (to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WCK_INT +)

   Delay:               0.233ns  (39.9% logic, 60.1% route), 2 logic levels.

 Constraint Details:

      0.233ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_706 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0.0 meets
      0.104ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling 0.104ns) by 0.129ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_706 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093    R31C19B.CLK to     R31C19B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_706 (from sclk)
ROUTE        39     0.140     R31C19B.Q0 to     R30C19C.C0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d_12
ZERO_DEL    ---     0.000     R30C19C.C0 to  R30C19C.WADO2 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0
ROUTE         1     0.000  R30C19C.WADO2 to   R30C19A.WAD2 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WAD2_INT (to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WCK_INT)
                  --------
                    0.233   (39.9% logic, 60.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_706:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to    R31C19B.CLK sclk
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to    R30C19C.CLK sclk
ZERO_DEL    ---     0.000    R30C19C.CLK to   R30C19C.WCKO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0
ROUTE         2     0.000   R30C19C.WCKO to    R30C19A.WCK u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WCK_INT
                  --------
                    0.754   (38.1% logic, 61.9% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 0.141ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d_11  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/RAM0  (to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WCK_INT +)

   Delay:               0.245ns  (38.0% logic, 62.0% route), 2 logic levels.

 Constraint Details:

      0.245ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_705 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0.0 meets
      0.104ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling 0.104ns) by 0.141ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_705 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093    R30C18B.CLK to     R30C18B.Q1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_705 (from sclk)
ROUTE        38     0.152     R30C18B.Q1 to     R30C19C.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d_11
ZERO_DEL    ---     0.000     R30C19C.B0 to  R30C19C.WADO1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0
ROUTE         1     0.000  R30C19C.WADO1 to   R30C19A.WAD1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WAD1_INT (to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WCK_INT)
                  --------
                    0.245   (38.0% logic, 62.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to    R30C18B.CLK sclk
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to    R30C19C.CLK sclk
ZERO_DEL    ---     0.000    R30C19C.CLK to   R30C19C.WCKO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0
ROUTE         2     0.000   R30C19C.WCKO to    R30C19A.WCK u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WCK_INT
                  --------
                    0.754   (38.1% logic, 61.9% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 0.149ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d_10  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/RAM0  (to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WCK_INT +)

   Delay:               0.253ns  (36.8% logic, 63.2% route), 2 logic levels.

 Constraint Details:

      0.253ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_705 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0.0 meets
      0.104ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling 0.104ns) by 0.149ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_705 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093    R30C18B.CLK to     R30C18B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_705 (from sclk)
ROUTE        39     0.160     R30C18B.Q0 to     R30C19C.A0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d_10
ZERO_DEL    ---     0.000     R30C19C.A0 to  R30C19C.WADO0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0
ROUTE         1     0.000  R30C19C.WADO0 to   R30C19A.WAD0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WAD0_INT (to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WCK_INT)
                  --------
                    0.253   (36.8% logic, 63.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_705:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to    R30C18B.CLK sclk
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0.0:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to    R30C19C.CLK sclk
ZERO_DEL    ---     0.000    R30C19C.CLK to   R30C19C.WCKO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0
ROUTE         2     0.000   R30C19C.WCKO to    R30C19A.WCK u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_0/WCK_INT
                  --------
                    0.754   (38.1% logic, 61.9% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 0.166ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_addr_cmd_blk/ddr_ba_m_d_p2_1  (from sclk +)
   Destination:    IREG_ODDR  Data in        em_ddr_ba_1_MGIOL  (to sclk +)

   Delay:               0.209ns  (44.5% logic, 55.5% route), 1 logic levels.

 Constraint Details:

      0.209ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_addr_cmd_blk/SLICE_1115 to em_ddr_ba_1_MGIOL meets
      0.027ns ONEGB_HLD and
      0.000ns delay constraint less
     -0.016ns skew requirement (totaling 0.043ns) by 0.166ns

IOL_T4A attributes: FINE=FDEL0

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_addr_cmd_blk/SLICE_1115 to em_ddr_ba_1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093      R2C4C.CLK to       R2C4C.Q1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_addr_cmd_blk/SLICE_1115 (from sclk)
ROUTE         2     0.116       R2C4C.Q1 to  IOL_T4A.ONEGB u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_ba_db_1 (to sclk)
                  --------
                    0.209   (44.5% logic, 55.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_addr_cmd_blk/SLICE_1115:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.467 PLL_R35C5.CLKOK to      R2C4C.CLK sclk
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to em_ddr_ba_1_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.483 PLL_R35C5.CLKOK to    IOL_T4A.CLK sclk
                  --------
                    0.483   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.180ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d_24  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1/RAM1  (to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1/WCK_INT +)
                   FF                        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1/RAM1

   Delay:               0.242ns  (38.4% logic, 61.6% route), 2 logic levels.

 Constraint Details:

      0.242ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_712 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1 meets
      0.062ns WD_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling 0.062ns) by 0.180ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_712 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093    R31C18A.CLK to     R31C18A.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_712 (from sclk)
ROUTE         2     0.149     R31C18A.Q0 to     R30C20C.D1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/addr_d_24
ZERO_DEL    ---     0.000     R30C20C.D1 to   R30C20C.WDO3 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1.2
ROUTE         1     0.000   R30C20C.WDO3 to    R30C20B.WD1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1/WD3_INT (to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1/WCK_INT)
                  --------
                    0.242   (38.4% logic, 61.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/SLICE_712:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to    R31C18A.CLK sclk
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to    R30C20C.CLK sclk
ZERO_DEL    ---     0.000    R30C20C.CLK to   R30C20C.WCKO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1.2
ROUTE         2     0.000   R30C20C.WCKO to    R30C20B.WCK u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/U1_row_addr_tab/pmi_distributed_dpram/mem_0_1/WCK_INT
                  --------
                    0.754   (38.1% logic, 61.9% route), 3 logic levels.

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


================================================================================
Preference: FREQUENCY NET "u_ddr3_sdram_mem_top/clocking/clkos" 400.000000 MHz ;
            12 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.162ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/clk_stop/stop_ref  (from u_ddr3_sdram_mem_top/clocking/clkos -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/clk_stop/stop_ref  (to u_ddr3_sdram_mem_top/clocking/clkos -)

   Delay:               0.192ns  (79.2% logic, 20.8% route), 2 logic levels.

 Constraint Details:

      0.192ns physical path delay u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360 meets
      0.030ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.030ns) by 0.162ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R36C2A.CLK to      R36C2A.Q0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360 (from u_ddr3_sdram_mem_top/clocking/clkos)
ROUTE         2     0.040      R36C2A.Q0 to      R36C2A.D0 u_ddr3_sdram_mem_top/clocking/clk_stop/stop_ref
CTOF_DEL    ---     0.056      R36C2A.D0 to      R36C2A.F0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360
ROUTE         1     0.000      R36C2A.F0 to     R36C2A.DI0 u_ddr3_sdram_mem_top/clocking/clk_stop/stop_ref_i (to u_ddr3_sdram_mem_top/clocking/clkos)
                  --------
                    0.192   (79.2% logic, 20.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.467 PLL_R35C5.CLKOS to     R36C2A.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1360:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.467 PLL_R35C5.CLKOS to     R36C2A.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_0  (from u_ddr3_sdram_mem_top/clocking/clkos -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_1  (to u_ddr3_sdram_mem_top/clocking/clkos -)

   Delay:               0.184ns  (52.2% logic, 47.8% route), 1 logic levels.

 Constraint Details:

      0.184ns physical path delay u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.191ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R36C3B.CLK to      R36C3B.Q0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 (from u_ddr3_sdram_mem_top/clocking/clkos)
ROUTE         2     0.088      R36C3B.Q0 to      R36C3B.M1 u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_0 (to u_ddr3_sdram_mem_top/clocking/clkos)
                  --------
                    0.184   (52.2% logic, 47.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.467 PLL_R35C5.CLKOS to     R36C3B.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.467 PLL_R35C5.CLKOS to     R36C3B.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/clk_stop/reset_datapath_ff  (from u_ddr3_sdram_mem_top/clocking/clkos -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/clk_stop/reset_datapath_ff2  (to u_ddr3_sdram_mem_top/clocking/clkos -)

   Delay:               0.186ns  (51.6% logic, 48.4% route), 1 logic levels.

 Constraint Details:

      0.186ns physical path delay u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.193ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R36C3C.CLK to      R36C3C.Q0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383 (from u_ddr3_sdram_mem_top/clocking/clkos)
ROUTE         8     0.090      R36C3C.Q0 to      R36C3C.M1 u_ddr3_sdram_mem_top/dqsbufd_rst (to u_ddr3_sdram_mem_top/clocking/clkos)
                  --------
                    0.186   (51.6% logic, 48.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.467 PLL_R35C5.CLKOS to     R36C3C.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.467 PLL_R35C5.CLKOS to     R36C3C.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.227ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_1  (from u_ddr3_sdram_mem_top/clocking/clkos -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_0  (to u_ddr3_sdram_mem_top/clocking/clkos -)

   Delay:               0.257ns  (59.1% logic, 40.9% route), 2 logic levels.

 Constraint Details:

      0.257ns physical path delay u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 meets
      0.030ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.030ns) by 0.227ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R36C3B.CLK to      R36C3B.Q1 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359 (from u_ddr3_sdram_mem_top/clocking/clkos)
ROUTE         2     0.105      R36C3B.Q1 to      R36C3B.C0 u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_1
CTOF_DEL    ---     0.056      R36C3B.C0 to      R36C3B.F0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359
ROUTE         1     0.000      R36C3B.F0 to     R36C3B.DI0 u_ddr3_sdram_mem_top/clocking/clk_stop/stop_mem_i_1 (to u_ddr3_sdram_mem_top/clocking/clkos)
                  --------
                    0.257   (59.1% logic, 40.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.467 PLL_R35C5.CLKOS to     R36C3B.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1359:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.467 PLL_R35C5.CLKOS to     R36C3B.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.289ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/clocking/clk_stop/pll_stop_ff  (from u_ddr3_sdram_mem_top/clocking/clkos -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/clocking/clk_stop/stop_gate_ff  (to u_ddr3_sdram_mem_top/clocking/clkos -)

   Delay:               0.282ns  (34.0% logic, 66.0% route), 1 logic levels.

 Constraint Details:

      0.282ns physical path delay u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1355 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013 meets
     -0.007ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.007ns) by 0.289ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1355 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R36C3A.CLK to      R36C3A.Q0 u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1355 (from u_ddr3_sdram_mem_top/clocking/clkos)
ROUTE         2     0.186      R36C3A.Q0 to      R36C2C.M0 u_ddr3_sdram_mem_top/clocking/clk_stop/pll_stop_ff (to u_ddr3_sdram_mem_top/clocking/clkos)
                  --------
                    0.282   (34.0% logic, 66.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1355:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.467 PLL_R35C5.CLKOS to     R36C3A.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2013:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         8     0.467 PLL_R35C5.CLKOS to     R36C2C.CLK u_ddr3_sdram_mem_top/clocking/clkos
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "u_ddr3_sdram_mem_top/sclk2x" 400.000000 MHz ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p01  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.226ns  (65.9% logic, 34.1% route), 2 logic levels.

 Constraint Details:

      0.226ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.237ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093     R23C3A.CLK to      R23C3A.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.077      R23C3A.Q0 to      R22C3B.D0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk
CTOF_DEL    ---     0.056      R22C3B.D0 to      R22C3B.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214
ROUTE         1     0.000      R22C3B.F0 to     R22C3B.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p01_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.226   (65.9% logic, 34.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R23C3A.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R22C3B.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p00  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p01  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.226ns  (65.9% logic, 34.1% route), 2 logic levels.

 Constraint Details:

      0.226ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.237ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093     R13C3B.CLK to      R13C3B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.077      R13C3B.Q0 to      R13C3C.D0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p00
CTOF_DEL    ---     0.056      R13C3C.D0 to      R13C3C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205
ROUTE         1     0.000      R13C3C.F0 to     R13C3C.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p01_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.226   (65.9% logic, 34.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R13C3B.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R13C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.293ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p00  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.245ns  (38.0% logic, 62.0% route), 1 logic levels.

 Constraint Details:

      0.245ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203 meets
     -0.048ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.048ns) by 0.293ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093     R14C3C.CLK to      R14C3C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.152      R14C3C.Q0 to      R13C3B.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.245   (38.0% logic, 62.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R14C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R13C3B.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p01  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.299ns  (49.8% logic, 50.2% route), 2 logic levels.

 Constraint Details:

      0.299ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.310ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093     R14C3C.CLK to      R14C3C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.150      R14C3C.Q0 to      R13C3C.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk
CTOF_DEL    ---     0.056      R13C3C.B0 to      R13C3C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205
ROUTE         1     0.000      R13C3C.F0 to     R13C3C.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p01_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.299   (49.8% logic, 50.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R14C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1205:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R13C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p00  (from u_ddr3_sdram_mem_top/sclk2x +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p01  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.299ns  (49.8% logic, 50.2% route), 2 logic levels.

 Constraint Details:

      0.299ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.011ns) by 0.310ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093     R22C3C.CLK to      R22C3C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212 (from u_ddr3_sdram_mem_top/sclk2x)
ROUTE         2     0.150      R22C3C.Q0 to      R22C3B.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p00
CTOF_DEL    ---     0.056      R22C3B.B0 to      R22C3B.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214
ROUTE         1     0.000      R22C3B.F0 to     R22C3B.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p01_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.299   (49.8% logic, 50.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R22C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1214:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R22C3B.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.467   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "*clocking/clkos" 400.000000 MHz PAR_ADJ 80.000000 ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "*sclk2x" 400.000000 MHz PAR_ADJ 80.000000 ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: BLOCK PATH FROM PORT "reset_*" ;
            13 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MULTICYCLE FROM CELL "*/uddcntln" 2.000000 X ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.462ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/uddcntln  (from sclk +)
   Destination:    DQSDLLB    Port           u_ddr3_sdram_mem_top/clocking/Inst4_DQSDLLB(ASIC)  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.552ns  (16.8% logic, 83.2% route), 1 logic levels.

 Constraint Details:

      0.552ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1384 to u_ddr3_sdram_mem_top/clocking/Inst4_DQSDLLB meets
      0.025ns CNTL_HLD and
      0.000ns delay constraint less
     -0.065ns skew less
      0.000ns feedback compensation requirement (totaling 0.090ns) by 0.462ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1384 to u_ddr3_sdram_mem_top/clocking/Inst4_DQSDLLB:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093    R32C20C.CLK to     R32C20C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1384 (from sclk)
ROUTE         1     0.459     R32C20C.Q0 to LDQSDLL.UDDCNT u_ddr3_sdram_mem_top/uddcntln (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.552   (16.8% logic, 83.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1384:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to    R32C20C.CLK sclk
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/clocking/Inst4_DQSDLLB:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     0.532 PLL_R35C5.CLKOP to    LDQSDLL.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.819   (35.0% logic, 65.0% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


================================================================================
Preference: MAXDELAY TO CELL "*/dq_read_o_n0*" 5.000000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: MAXDELAY TO CELL "*/dq_read_o_t2_sclk*" 2.500000 ns ;
            6 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.237ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.226ns  (65.9% logic, 34.1% route), 2 logic levels.

 Constraint Details:

      0.226ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1209 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling -0.011ns) by 0.237ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1209 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093     R23C2C.CLK to      R23C2C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1209 (from sclk)
ROUTE         3     0.077      R23C2C.Q0 to      R23C3A.D0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o
CTOF_DEL    ---     0.056      R23C3A.D0 to      R23C3A.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215
ROUTE         1     0.000      R23C3A.F0 to     R23C3A.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.226   (65.9% logic, 34.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1209:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to     R23C2C.CLK sclk
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R23C3A.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 0.238ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.227ns  (65.6% logic, 34.4% route), 2 logic levels.

 Constraint Details:

      0.227ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling -0.011ns) by 0.238ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093     R14C2C.CLK to      R14C2C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200 (from sclk)
ROUTE         3     0.078      R14C2C.Q0 to      R14C3C.D0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o
CTOF_DEL    ---     0.056      R14C3C.D0 to      R14C3C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206
ROUTE         1     0.000      R14C3C.F0 to     R14C3C.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.227   (65.6% logic, 34.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to     R14C2C.CLK sclk
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R14C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 0.308ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p0  (from sclk +)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.297ns  (50.2% logic, 49.8% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1213 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling -0.011ns) by 0.308ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1213 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.093     R23C3C.CLK to      R23C3C.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1213 (from sclk)
ROUTE         1     0.148      R23C3C.Q0 to      R23C3A.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p0
CTOF_DEL    ---     0.056      R23C3A.B0 to      R23C3A.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215
ROUTE         1     0.000      R23C3A.F0 to     R23C3A.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.297   (50.2% logic, 49.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1213:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to     R23C3C.CLK sclk
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R23C3A.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 0.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_n0  (from sclk -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.299ns  (50.8% logic, 49.2% route), 2 logic levels.

 Constraint Details:

      0.299ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling -0.011ns) by 0.310ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R14C3B.CLK to      R14C3B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202 (from sclk)
ROUTE         1     0.147      R14C3B.Q0 to      R14C3C.A0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_n0
CTOF_DEL    ---     0.056      R14C3C.A0 to      R14C3C.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206
ROUTE         1     0.000      R14C3C.F0 to     R14C3C.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_t2_sclk_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.299   (50.8% logic, 49.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to     R14C3B.CLK sclk
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1206:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R14C3C.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 


Passed: The following path meets requirements by 0.331ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_n0  (from sclk -)
   Destination:    FF         Data in        u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk  (to u_ddr3_sdram_mem_top/sclk2x +)

   Delay:               0.320ns  (47.5% logic, 52.5% route), 2 logic levels.

 Constraint Details:

      0.320ns physical path delay u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215 meets
     -0.011ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew less
      0.000ns feedback compensation requirement (totaling -0.011ns) by 0.331ns

 Physical Path Details:

      Data path u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.096     R23C3B.CLK to      R23C3B.Q0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210 (from sclk)
ROUTE         1     0.168      R23C3B.Q0 to      R23C3A.A0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_n0
CTOF_DEL    ---     0.056      R23C3A.A0 to      R23C3A.F0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215
ROUTE         1     0.000      R23C3A.F0 to     R23C3A.DI0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_t2_sclk_2 (to u_ddr3_sdram_mem_top/sclk2x)
                  --------
                    0.320   (47.5% logic, 52.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OK_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOK u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE       999     0.467 PLL_R35C5.CLKOK to     R23C3B.CLK sclk
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

      Source Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

      Destination Clock Path clk_in to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1215:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.287         L5.PAD to       L5.PADDI clk_in
ROUTE        28     0.000       L5.PADDI to PLL_R35C5.CLKI clk_in_c
CLKI2OP_DE  ---     0.000 PLL_R35C5.CLKI to PLL_R35C5.CLKOP u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE        10     0.467 PLL_R35C5.CLKOP to     R23C3A.CLK u_ddr3_sdram_mem_top/sclk2x
                  --------
                    0.754   (38.1% logic, 61.9% route), 2 logic levels.

PLL_R35C5.CLKOP attributes: 

      Destination Clock f/b:

   Name    Fanout   Delay (ns)          Site               Resource
CLKFB2IFB_  ---     0.000 PLL_R35C5.CLKF to PLL_R35C5.CLKINTFB u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0
ROUTE         1     0.000 PLL_R35C5.CLKINTFB to PLL_R35C5.CLKF u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t
                  --------
                    0.000   (0.0% logic, 0.0% route), 1 logic levels.

PLL_R35C5.CLKINTFB attributes: 

Report:    0.226ns is the minimum delay for this preference.


================================================================================
Preference: MAXDELAY TO CELL "*/dq_read_o_n00*" 2.500000 ns ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_in_c" 100.000000 MHz |             |             |
;                                       |            -|            -|   2  
                                        |             |             |
FREQUENCY NET "sclk" 200.000000 MHz     |             |             |
PAR_ADJ 40.000000 ;                     |            -|            -|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3_sdram_mem_top/clocking/clkos"   |             |             |
400.000000 MHz ;                        |            -|            -|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"u_ddr3_sdram_mem_top/sclk2x"           |             |             |
400.000000 MHz ;                        |            -|            -|   2  
                                        |             |             |
FREQUENCY NET "*clocking/clkos"         |             |             |
400.000000 MHz PAR_ADJ 80.000000 ;      |            -|            -|   0  
                                        |             |             |
FREQUENCY NET "*sclk2x" 400.000000 MHz  |             |             |
PAR_ADJ 80.000000 ;                     |            -|            -|   0  
                                        |             |             |
BLOCK PATH FROM PORT "reset_*" ;        |            -|            -|   0  
                                        |             |             |
MULTICYCLE FROM CELL "*/uddcntln"       |             |             |
2.000000 X ;                            |            -|            -|   1  
                                        |             |             |
MAXDELAY TO CELL "*/dq_read_o_n0*"      |             |             |
5.000000 ns ;                           |            -|            -|   0  
                                        |             |             |
MAXDELAY TO CELL "*/dq_read_o_t2_sclk*" |             |             |
2.500000 ns ;                           |     0.000 ns|     0.226 ns|   2  
                                        |             |             |
MAXDELAY TO CELL "*/dq_read_o_n00*"     |             |             |
2.500000 ns ;                           |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 14 clocks:

Clock Domain: clk_in_c   Source: clk_in.PAD   Loads: 28
   Covered under: FREQUENCY NET "clk_in_c" 100.000000 MHz ;

   Data transfers from:
   Clock Domain: sclk   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOK
      Blocked under: BLOCK PATH FROM CLKNET "sclk" TO CLKNET "clk_in_c" ;

   Clock Domain: u_ddr3_sdram_mem_top/sclk2x   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOP

Clock Domain: sclk   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOK   Loads: 1524
   Covered under: FREQUENCY NET "sclk" 200.000000 MHz PAR_ADJ 40.000000 ;

   Data transfers from:
   Clock Domain: clk_in_c   Source: clk_in.PAD
      Blocked under: BLOCK PATH FROM CLKNET "clk_in_c" TO CLKNET "sclk" ;

   Clock Domain: u_ddr3_sdram_mem_top/eclk   Source: u_ddr3_sdram_mem_top/clocking/sync.ECLKO
      Covered under: FREQUENCY NET "sclk" 200.000000 MHz PAR_ADJ 40.000000 ;   Transfers: 1

   Clock Domain: u_ddr3_sdram_mem_top/clocking/clkos   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOS

Clock Domain: u_ddr3_sdram_mem_top/eclk   Source: u_ddr3_sdram_mem_top/clocking/sync.ECLKO   Loads: 21
   Covered under: FREQUENCY NET "u_ddr3_sdram_mem_top/clocking/clkos" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_in_c   Source: clk_in.PAD

   Clock Domain: u_ddr3_sdram_mem_top/clocking/clkos   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOS

   Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/eclkdqsr_1   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.ECLKDQSR
      Covered under: Hardware guaranteed design   Transfers: 8

   Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/eclkdqsr_0   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.ECLKDQSR
      Covered under: Hardware guaranteed design   Transfers: 8

Clock Domain: u_ddr3_sdram_mem_top/clocking/clkos   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOS   Loads: 8
   Covered under: FREQUENCY NET "u_ddr3_sdram_mem_top/clocking/clkos" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: clk_in_c   Source: clk_in.PAD

   Clock Domain: u_ddr3_sdram_mem_top/sclk2x   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOP

Clock Domain: u_ddr3_sdram_mem_top/clocking/pll/CLKFB_t   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKINTFB   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/sclk2x   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOP   Loads: 10
   Covered under: FREQUENCY NET "u_ddr3_sdram_mem_top/sclk2x" 400.000000 MHz ;

   Data transfers from:
   Clock Domain: sclk   Source: u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOK
      Covered under: MULTICYCLE FROM CELL "*/uddcntln" 2.000000 X ;   Transfers: 1
      Covered under: MAXDELAY TO CELL "*/dq_read_o_t2_sclk*" 2.500000 ns ;   Transfers: 6

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/dqclk1_1   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.DQCLK1   Loads: 10
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/dqclk0_1   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.DQCLK0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/eclkdqsr_1   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.ECLKDQSR   Loads: 8
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/dqclk1_0   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.DQCLK1   Loads: 10
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/dqclk0_0   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.DQCLK0   Loads: 10
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/dqsw   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.DQSW   Loads: 1
   No transfer within this clock domain is found

Clock Domain: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/eclkdqsr_0   Source: u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.ECLKDQSR   Loads: 8
   No transfer within this clock domain is found


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

    0.144ns SLICE_0.Q1 to SLICE_2208.D0 data_0_cnt_20
    0.489ns SLICE_231.Q0 to SLICE_1983.C0 oled_c_0
    1.248ns SLICE_231.Q0 to oled_0.PADDO oled_c_0
    1.888ns SLICE_291.Q0 to oled_1.PADDO oled_c_1
    0.640ns u_ddr_ulogic/SLICE_286.Q0 to SLICE_1983.D0 err_det
    1.035ns SLICE_1983.F0 to oled_4.PADDO oled_c_4
    0.973ns dip_sw_5.PADDI to u_led_15seg_drv/SLICE_1661.D1 dip_sw_c_5
    1.007ns dip_sw_5.PADDI to u_led_15seg_drv/SLICE_1984.C0 dip_sw_c_5
    1.536ns SLICE_217.Q1 to oled_5.PADDO oled_c_5
    0.645ns u_led_15seg_drv/SLICE_326.Q0 to seg_5.PADDO seg_c_0
    0.576ns u_led_15seg_drv/SLICE_326.Q0 to seg_4.PADDO seg_c_0
    0.550ns u_led_15seg_drv/SLICE_326.Q0 to seg_3.PADDO seg_c_0
    0.481ns u_led_15seg_drv/SLICE_326.Q0 to seg_2.PADDO seg_c_0
    0.451ns u_led_15seg_drv/SLICE_326.Q0 to seg_1.PADDO seg_c_0
    0.382ns u_led_15seg_drv/SLICE_326.Q0 to seg_0.PADDO seg_c_0
    0.387ns u_led_15seg_drv/SLICE_326.Q1 to seg_6.PADDO seg_c_6
    0.471ns u_led_15seg_drv/SLICE_327.Q0 to seg_7.PADDO seg_c_7
    0.554ns u_led_15seg_drv/SLICE_327.Q1 to seg_8.PADDO seg_c_8
    0.540ns u_led_15seg_drv/SLICE_328.Q0 to seg_9.PADDO seg_c_9
    0.540ns u_led_15seg_drv/SLICE_328.Q1 to seg_10.PADDO seg_c_10
    0.387ns u_led_15seg_drv/SLICE_329.Q0 to seg_11.PADDO seg_c_11
    0.387ns u_led_15seg_drv/SLICE_329.Q1 to seg_12.PADDO seg_c_12
    0.535ns u_led_15seg_drv/SLICE_330.Q0 to seg_13.PADDO seg_c_13
    0.359ns u_led_15seg_drv/SLICE_330.Q1 to seg_14.PADDO seg_c_14
    0.916ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1420.C0 dip_sw_c_4
    0.916ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1420.C1 dip_sw_c_4
    0.931ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1421.A0 dip_sw_c_4
    0.931ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1421.A1 dip_sw_c_4
    0.882ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1422.D0 dip_sw_c_4
    0.882ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1422.D1 dip_sw_c_4
    0.797ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1423.C0 dip_sw_c_4
    0.797ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1423.C1 dip_sw_c_4
    1.092ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1424.D0 dip_sw_c_4
    1.092ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1424.D1 dip_sw_c_4
    0.976ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1425.C0 dip_sw_c_4
    0.976ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1425.C1 dip_sw_c_4
    1.084ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1426.D0 dip_sw_c_4
    1.084ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1426.D1 dip_sw_c_4
    0.989ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1427.D0 dip_sw_c_4
    0.989ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1427.D1 dip_sw_c_4
    1.168ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1428.A0 dip_sw_c_4
    1.168ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1428.A1 dip_sw_c_4
    1.168ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1429.A0 dip_sw_c_4
    1.168ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1429.A1 dip_sw_c_4
    1.065ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1430.A0 dip_sw_c_4
    1.065ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1430.A1 dip_sw_c_4
    1.065ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1431.A0 dip_sw_c_4
    1.065ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1431.A1 dip_sw_c_4
    1.040ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1432.A0 dip_sw_c_4
    1.040ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1432.A1 dip_sw_c_4
    1.298ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1433.D0 dip_sw_c_4
    1.298ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1433.D1 dip_sw_c_4
    1.155ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1434.B0 dip_sw_c_4
    1.155ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1434.B1 dip_sw_c_4
    1.040ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1435.A0 dip_sw_c_4
    1.040ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1435.A1 dip_sw_c_4
    0.916ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1436.C0 dip_sw_c_4
    0.916ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1436.C1 dip_sw_c_4
    0.954ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1437.A0 dip_sw_c_4
    0.954ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1437.A1 dip_sw_c_4
    0.797ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1438.C0 dip_sw_c_4
    0.797ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1438.C1 dip_sw_c_4
    0.916ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1439.C0 dip_sw_c_4
    0.916ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1439.C1 dip_sw_c_4
    0.954ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1440.A0 dip_sw_c_4
    0.954ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1440.A1 dip_sw_c_4
    0.942ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1441.D0 dip_sw_c_4
    0.942ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1441.D1 dip_sw_c_4
    1.049ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1442.A0 dip_sw_c_4
    1.049ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1442.A1 dip_sw_c_4
    0.989ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1443.D0 dip_sw_c_4
    0.989ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1443.D1 dip_sw_c_4
    1.180ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1444.A0 dip_sw_c_4
    1.180ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1444.A1 dip_sw_c_4
    1.180ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1445.A0 dip_sw_c_4
    1.180ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1445.A1 dip_sw_c_4
    1.203ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1446.D0 dip_sw_c_4
    1.203ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1446.D1 dip_sw_c_4
    1.180ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1447.A0 dip_sw_c_4
    1.180ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1447.A1 dip_sw_c_4
    1.092ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1448.D0 dip_sw_c_4
    1.092ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1448.D1 dip_sw_c_4
    1.250ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1449.A0 dip_sw_c_4
    1.250ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1449.A1 dip_sw_c_4
    1.155ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1450.A0 dip_sw_c_4
    1.155ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1450.A1 dip_sw_c_4
    1.155ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1451.A0 dip_sw_c_4
    1.155ns dip_sw_4.PADDI to u_ddr_ulogic/U_data_gen_chk/SLICE_1451.A1 dip_sw_c_4
    0.613ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1602.B0 dip_sw_c_4
    0.613ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1602.B1 dip_sw_c_4
    0.717ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1603.B0 dip_sw_c_4
    0.717ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1603.B1 dip_sw_c_4
    0.820ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1604.A0 dip_sw_c_4
    0.820ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1604.A1 dip_sw_c_4
    0.720ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1605.B0 dip_sw_c_4
    0.720ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1605.B1 dip_sw_c_4
    0.613ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1606.B0 dip_sw_c_4
    0.613ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1606.B1 dip_sw_c_4
    0.827ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1607.B0 dip_sw_c_4
    0.827ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1607.B1 dip_sw_c_4
    0.995ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1608.C0 dip_sw_c_4
    0.995ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1608.C1 dip_sw_c_4
    0.820ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1609.A0 dip_sw_c_4
    0.820ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1609.A1 dip_sw_c_4
    0.613ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1610.A0 dip_sw_c_4
    0.613ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1610.A1 dip_sw_c_4
    0.995ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1611.C0 dip_sw_c_4
    0.995ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1611.C1 dip_sw_c_4
    1.076ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1612.D0 dip_sw_c_4
    1.076ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1612.D1 dip_sw_c_4
    0.995ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1613.C0 dip_sw_c_4
    0.995ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1613.C1 dip_sw_c_4
    1.076ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1614.D0 dip_sw_c_4
    1.076ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1614.D1 dip_sw_c_4
    0.828ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1615.B0 dip_sw_c_4
    0.828ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1615.B1 dip_sw_c_4
    0.744ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1616.D0 dip_sw_c_4
    0.744ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1616.D1 dip_sw_c_4
    0.930ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1617.B0 dip_sw_c_4
    0.930ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1617.B1 dip_sw_c_4
    0.708ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1618.B0 dip_sw_c_4
    0.708ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1618.B1 dip_sw_c_4
    0.717ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1619.B0 dip_sw_c_4
    0.717ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1619.B1 dip_sw_c_4
    1.076ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1620.D0 dip_sw_c_4
    1.076ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1620.D1 dip_sw_c_4
    0.720ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1621.B0 dip_sw_c_4
    0.720ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1621.B1 dip_sw_c_4
    0.708ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1622.B0 dip_sw_c_4
    0.708ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1622.B1 dip_sw_c_4
    0.828ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1623.B0 dip_sw_c_4
    0.828ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1623.B1 dip_sw_c_4
    0.827ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1624.B0 dip_sw_c_4
    0.827ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1624.B1 dip_sw_c_4
    0.848ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1625.D0 dip_sw_c_4
    0.848ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1625.D1 dip_sw_c_4
    0.613ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1626.B0 dip_sw_c_4
    0.613ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1626.B1 dip_sw_c_4
    0.949ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1627.D0 dip_sw_c_4
    0.949ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1627.D1 dip_sw_c_4
    1.076ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1628.D0 dip_sw_c_4
    1.076ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1628.D1 dip_sw_c_4
    0.924ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1629.A0 dip_sw_c_4
    0.924ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1629.A1 dip_sw_c_4
    1.076ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1630.D0 dip_sw_c_4
    1.076ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1630.D1 dip_sw_c_4
    0.828ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1631.B0 dip_sw_c_4
    0.828ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1631.B1 dip_sw_c_4
    0.848ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1632.D0 dip_sw_c_4
    0.848ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1632.D1 dip_sw_c_4
    0.930ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1633.B0 dip_sw_c_4
    0.930ns dip_sw_4.PADDI to u_ddr_ulogic/SLICE_1633.B1 dip_sw_c_4
    0.684ns dip_sw_1.PADDI to u_ddr_ulogic/SLICE_265.B0 dip_sw_c_1
    0.684ns dip_sw_1.PADDI to u_ddr_ulogic/SLICE_265.B1 dip_sw_c_1
    0.633ns u_ddr_ulogic/SLICE_289.Q0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.D0 mem_rst_n
    0.571ns dip_sw_3.PADDI to u_ddr_ulogic/SLICE_1951.M0 dip_sw_c_3
    0.522ns dip_sw_2.PADDI to u_ddr_ulogic/SLICE_1663.M0 dip_sw_c_2
    0.685ns dip_sw_0.PADDI to u_ddr_ulogic/SLICE_265.A1 dip_sw_c_0
    0.904ns dip_sw_0.PADDI to u_ddr_ulogic/SLICE_1662.M0 dip_sw_c_0
    1.110ns u_ddr3_sdram_mem_top/clocking/filter_1/SLICE_1364.Q0 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1366.M1 u_ddr3_sdram_mem_top/clocking/out_q_Q
    1.039ns u_ddr3_sdram_mem_top/clocking/filter_0/SLICE_1365.Q0 to u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1366.M0 u_ddr3_sdram_mem_top/clocking/out_q_Q_0
    0.437ns u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383.Q0 to u_ddr3_sdram_mem_top/clocking/clk_phase/SLICE_1352.LSR u_ddr3_sdram_mem_top/dqsbufd_rst
    0.455ns u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383.Q0 to u_ddr3_sdram_mem_top/clocking/clk_phase/SLICE_1353.LSR u_ddr3_sdram_mem_top/dqsbufd_rst
    0.455ns u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383.Q0 to u_ddr3_sdram_mem_top/clocking/clk_phase/SLICE_1354.LSR u_ddr3_sdram_mem_top/dqsbufd_rst
    0.351ns u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383.Q0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_2014.A0 u_ddr3_sdram_mem_top/dqsbufd_rst
    0.487ns u_ddr3_sdram_mem_top/clocking/pll/PLLInst_0.CLKOS to u_ddr3_sdram_mem_top/clocking/clk_phase/SLICE_1352.M0 u_ddr3_sdram_mem_top/clocking/clkos
    0.924ns u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1380.Q0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1383.M0 u_ddr3_sdram_mem_top/clocking/pll_reset_datapath
    0.956ns u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1381.Q0 to u_ddr3_sdram_mem_top/clocking/clk_stop/SLICE_1355.M0 u_ddr3_sdram_mem_top/clocking/pll_stop
    0.223ns u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1379.Q0 to u_ddr3_sdram_mem_top/clocking/pll/SLICE_2022.B0 u_ddr3_sdram_mem_top/clocking/pll_phase_3
    0.000ns u_ddr3_sdram_mem_top/clocking/SLICE_1371.F0 to u_ddr3_sdram_mem_top/clocking/SLICE_1371.DI0 u_ddr3_sdram_mem_top/clocking/all_lock
    0.981ns u_ddr3_sdram_mem_top/clocking/pll_control/SLICE_1363.Q0 to u_ddr3_sdram_mem_top/SLICE_2023.M0 u_ddr3_sdram_mem_top/clocking/good_out
    0.303ns u_ddr3_sdram_mem_top/clocking/Inst4_DQSDLLB.LOCK to u_ddr3_sdram_mem_top/clocking/SLICE_1371.D0 u_ddr3_sdram_mem_top/clocking/ddrdll_lock
    0.000ns em_ddr_odt_0_MGIOL.IOLDO to em_ddr_odt_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr3_odt_int_0
    0.000ns em_ddr_cke_0_MGIOL.IOLDO to em_ddr_cke_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_cke_int_0
    0.000ns em_ddr_cs_n_0_MGIOL.IOLDO to em_ddr_cs_n_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_cs_n_int_0
    0.000ns em_ddr_addr_12_MGIOL.IOLDO to em_ddr_addr_12.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_12
    0.000ns em_ddr_addr_11_MGIOL.IOLDO to em_ddr_addr_11.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_11
    0.000ns em_ddr_addr_10_MGIOL.IOLDO to em_ddr_addr_10.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_10
    0.000ns em_ddr_addr_9_MGIOL.IOLDO to em_ddr_addr_9.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_9
    0.000ns em_ddr_addr_8_MGIOL.IOLDO to em_ddr_addr_8.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_8
    0.000ns em_ddr_addr_7_MGIOL.IOLDO to em_ddr_addr_7.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_7
    0.000ns em_ddr_addr_6_MGIOL.IOLDO to em_ddr_addr_6.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_6
    0.000ns em_ddr_addr_5_MGIOL.IOLDO to em_ddr_addr_5.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_5
    0.000ns em_ddr_addr_4_MGIOL.IOLDO to em_ddr_addr_4.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_4
    0.000ns em_ddr_addr_3_MGIOL.IOLDO to em_ddr_addr_3.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_3
    0.000ns em_ddr_addr_2_MGIOL.IOLDO to em_ddr_addr_2.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_2
    0.000ns em_ddr_addr_1_MGIOL.IOLDO to em_ddr_addr_1.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_1
    0.000ns em_ddr_addr_0_MGIOL.IOLDO to em_ddr_addr_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_addr_int_0
    0.000ns em_ddr_ba_2_MGIOL.IOLDO to em_ddr_ba_2.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_ba_int_2
    0.000ns em_ddr_ba_1_MGIOL.IOLDO to em_ddr_ba_1.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_ba_int_1
    0.000ns em_ddr_ba_0_MGIOL.IOLDO to em_ddr_ba_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_ba_int_0
    0.000ns em_ddr_we_n_MGIOL.IOLDO to em_ddr_we_n.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_we_n_int
    0.000ns em_ddr_ras_n_MGIOL.IOLDO to em_ddr_ras_n.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_ras_n_int
    0.000ns em_ddr_cas_n_MGIOL.IOLDO to em_ddr_cas_n.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_cas_n_int
    0.000ns em_ddr_clk_0_MGIOL.IOLDO to em_ddr_clk_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr3_clk_0
    0.218ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1212.Q0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_2182.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o_p00
    0.258ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1209.Q0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/SLICE_1210.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_1/dq_read_o
    0.315ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1203.Q0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_2183.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o_p00
    0.256ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1200.Q0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/SLICE_1202.M0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/read_pulse_delay_0/dq_read_o
    0.000ns em_ddr_dqs_1_MGIOL.IOLDO to em_ddr_dqs_1.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/dqsout
    0.000ns em_ddr_dqs_1.PADDI to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/U1_DQSBUFD.DQSI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_1__bidi_dqs/dqsin
    0.000ns em_ddr_dqs_0_MGIOL.IOLDO to em_ddr_dqs_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/dqsout
    0.000ns em_ddr_dqs_0.PADDI to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/U1_DQSBUFD.DQSI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_dqs_io/u_0__bidi_dqs/dqsin
    0.000ns em_ddr_dm_0_MGIOL.IOLDO to em_ddr_dm_0.IOLDO em_ddr_dm_c_0
    0.000ns em_ddr_dm_1_MGIOL.IOLDO to em_ddr_dm_1.IOLDO em_ddr_dm_c_1
    0.000ns em_ddr_data_6_MGIOL.IOLDO to em_ddr_data_6.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_6__bidi_cell/ddrout
    0.000ns em_ddr_data_6.PADDI to em_ddr_data_6_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_6__bidi_cell/ddrin_6
    0.000ns em_ddr_data_2_MGIOL.IOLDO to em_ddr_data_2.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_2__bidi_cell/ddrout
    0.000ns em_ddr_data_2.PADDI to em_ddr_data_2_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_2__bidi_cell/ddrin_2
    0.000ns em_ddr_data_0_MGIOL.IOLDO to em_ddr_data_0.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_0__bidi_cell/ddrout
    0.000ns em_ddr_data_0.PADDI to em_ddr_data_0_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_0__bidi_cell/ddrin_0
    0.000ns em_ddr_data_15_MGIOL.IOLDO to em_ddr_data_15.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_15__bidi_cell/ddrout
    0.000ns em_ddr_data_15.PADDI to em_ddr_data_15_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_15__bidi_cell/ddrin_15
    0.000ns em_ddr_data_13_MGIOL.IOLDO to em_ddr_data_13.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_13__bidi_cell/ddrout
    0.000ns em_ddr_data_13.PADDI to em_ddr_data_13_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_13__bidi_cell/ddrin_13
    0.000ns em_ddr_data_5_MGIOL.IOLDO to em_ddr_data_5.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_5__bidi_cell/ddrout
    0.000ns em_ddr_data_5.PADDI to em_ddr_data_5_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_5__bidi_cell/ddrin_5
    0.000ns em_ddr_data_7_MGIOL.IOLDO to em_ddr_data_7.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_7__bidi_cell/ddrout
    0.000ns em_ddr_data_7.PADDI to em_ddr_data_7_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_7__bidi_cell/ddrin_7
    0.000ns em_ddr_data_3_MGIOL.IOLDO to em_ddr_data_3.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_3__bidi_cell/ddrout
    0.000ns em_ddr_data_3.PADDI to em_ddr_data_3_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_3__bidi_cell/ddrin_3
    0.000ns em_ddr_data_11_MGIOL.IOLDO to em_ddr_data_11.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_11__bidi_cell/ddrout
    0.000ns em_ddr_data_11.PADDI to em_ddr_data_11_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_11__bidi_cell/ddrin_11
    0.000ns em_ddr_data_4_MGIOL.IOLDO to em_ddr_data_4.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_4__bidi_cell/ddrout
    0.000ns em_ddr_data_4.PADDI to em_ddr_data_4_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_4__bidi_cell/ddrin_4
    0.000ns em_ddr_data_10_MGIOL.IOLDO to em_ddr_data_10.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_10__bidi_cell/ddrout
    0.000ns em_ddr_data_10.PADDI to em_ddr_data_10_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_10__bidi_cell/ddrin_10
    0.000ns em_ddr_data_12_MGIOL.IOLDO to em_ddr_data_12.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_12__bidi_cell/ddrout
    0.000ns em_ddr_data_12.PADDI to em_ddr_data_12_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_12__bidi_cell/ddrin_12
    0.000ns em_ddr_data_8_MGIOL.IOLDO to em_ddr_data_8.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_8__bidi_cell/ddrout
    0.000ns em_ddr_data_8.PADDI to em_ddr_data_8_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_8__bidi_cell/ddrin_8
    0.000ns em_ddr_data_1_MGIOL.IOLDO to em_ddr_data_1.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_1__bidi_cell/ddrout
    0.000ns em_ddr_data_1.PADDI to em_ddr_data_1_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_1__bidi_cell/ddrin_1
    0.000ns em_ddr_data_9_MGIOL.IOLDO to em_ddr_data_9.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_9__bidi_cell/ddrout
    0.000ns em_ddr_data_9.PADDI to em_ddr_data_9_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_9__bidi_cell/ddrin_9
    0.000ns em_ddr_data_14_MGIOL.IOLDO to em_ddr_data_14.IOLDO u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_14__bidi_cell/ddrout
    0.000ns em_ddr_data_14.PADDI to em_ddr_data_14_MGIOL.DI u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/U1_ddr3_data_io/u_14__bidi_cell/ddrin_14
    0.254ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1900.F0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.D1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/rst_cnt11_4
    0.220ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_953.Q0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.B0 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/clocking_good_r
    0.092ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.F0 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.C1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/ddr_reset_n_1_0
    0.361ns u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1906.F1 to u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/SLICE_1896.B1 u_ddr3_sdram_mem_top/U1_ddr3core/U1_ddr3_sdram_mem_io_top/un2_ddr_reset_n_5
    1.374ns SLICE_292.Q0 to oled_3.PADDO oled_c_3
    1.972ns SLICE_291.Q1 to oled_2.PADDO oled_c_2
    0.481ns SLICE_242.Q1 to SLICE_2208.C0 data_1_cnt_20
    1.721ns SLICE_2208.F0 to oled_6.PADDO oled_c_6

--------------------------------------------------------------------------------


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22699 paths, 18 nets, and 14435 connections (98.3% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

