{
  "abstract" : "Perform basic arithmetic and logical functions on 128-bit vectors.",
  "codeExamples" : [

  ],
  "contentHash" : "0be922cf95d4e8aaf2c2642215b8191d1f177113db80658b3f56d91d2a2abc7b",
  "crawledAt" : "2025-12-02T16:18:06Z",
  "id" : "71A9B091-DADA-4F41-9173-4EA26FCF8E62",
  "kind" : "collection",
  "language" : "swift",
  "module" : "Accelerate",
  "overview" : "## Overview\n\nvBasicOps.h declares a set of basic arithmetic and logical functions on 128-bit vectors, using the integer types from vecLibTypes.h.\n\nThe function names begin with “v,” followed by a mnemonic for the type of operation, e.g. “S” or “U” for signed or unsigned, then the width of the operation, then the name of the operation. For example, `vS8Divide` performs division of signed 8-bit values packed into 128-bit vectors.",
  "rawMarkdown" : "---\nsource: https:\/\/developer.apple.com\/documentation\/Accelerate\/vbasicops\ncrawled: 2025-12-02T16:18:06Z\n---\n\n# vBasicOps\n\n**API Collection**\n\nPerform basic arithmetic and logical functions on 128-bit vectors.\n\n## Overview\n\nvBasicOps.h declares a set of basic arithmetic and logical functions on 128-bit vectors, using the integer types from vecLibTypes.h.\n\nThe function names begin with “v,” followed by a mnemonic for the type of operation, e.g. “S” or “U” for signed or unsigned, then the width of the operation, then the name of the operation. For example, `vS8Divide` performs division of signed 8-bit values packed into 128-bit vectors.\n\n## Shift and Rotate Functions (from vBasicOps.h)\n\n- **vLL128Shift(_:_:)**: 128-bit logical left shift.\n- **vLR128Shift(_:_:)**: 128-bit logical right shift.\n- **vLL64Shift(_:_:)**: 64-bit logical left shift.\n- **vLL64Shift2(_:_:)**: 64-bit logical left shift with two shift factors.\n- **vLR64Shift(_:_:)**: 64-bit logical right shift.\n- **vLR64Shift2(_:_:)**: 64-bit logical right shift with two shift factors.\n- **vA64Shift(_:_:)**: 64-bit arithmetic (signed) shift.\n- **vA64Shift2(_:_:)**: 64-bit arithmetic (signed) shift with two shift factors.\n- **vA128Shift(_:_:)**: 128-bit arithmetic (signed) shift.\n- **vL64Rotate(_:_:)**: 64-bit left rotate.\n- **vR64Rotate(_:_:)**: 64-bit right rotate.\n- **vL64Rotate2(_:_:)**: 64-bit left rotate with two rotation factors.\n- **vR64Rotate2(_:_:)**: 64-bit right rotate with two rotation factors.\n- **vL128Rotate(_:_:)**: 128-bit left rotate.\n- **vR128Rotate(_:_:)**: 128-bit right rotate.\n\n## Integer Arithmetic Functions (from vBasicOps.h)\n\n- **vU64Add**: Unsigned 64-bit addition (modular arithmetic).\n- **vU64AddS(_:_:)**: Unsigned 64-bit addition with saturation (clipping).\n- **vS64Add**: Signed 64-bit addition (modular arithmetic).\n- **vS64AddS(_:_:)**: Signed 64-bit addition with saturation (clipping).\n- **vU128Add(_:_:)**: Unsigned 128-bit addition (modular arithmetic).\n- **vU128AddS(_:_:)**: Unsigned 128-bit addition with saturation (clipping).\n- **vS128Add(_:_:)**: Signed 128-bit addition (modular arithmetic).\n- **vS128AddS(_:_:)**: Signed 128-bit addition with saturation (clipping).\n- **vU64Sub**: Unsigned 64-bit subtraction (modular arithmetic).\n- **vU64SubS(_:_:)**: Unsigned 64-bit subtraction with saturation (clipping).\n- **vS64Sub**: Signed 64-bit subtraction (modular arithmetic).\n- **vS64SubS(_:_:)**: Signed 64-bit subtraction with saturation (clipping).\n- **vU128Sub(_:_:)**: Unsigned 128-bit subtraction (modular arithmetic).\n- **vU128SubS(_:_:)**: Unsigned 128-bit subtraction with saturation (clipping).\n- **vS128Sub(_:_:)**: Signed 128-bit subtraction (modular arithmetic).\n- **vS128SubS(_:_:)**: Signed 128-bit subtraction with saturation (clipping).\n- **vU8HalfMultiply(_:_:)**: Unsigned 8-bit multiplication; results are same width as multiplicands.\n- **vS8HalfMultiply(_:_:)**: Signed 8-bit multiplication; results are same width as multiplicands.\n- **vU16HalfMultiply**: Unsigned 16-bit multiplication; results are same width as multiplicands.\n- **vS16HalfMultiply**: Signed 16-bit multiplication; results are same width as multiplicands.\n- **vU32HalfMultiply(_:_:)**: Unsigned 32-bit multiplication; results are same width as multiplicands.\n- **vS32HalfMultiply(_:_:)**: Signed 32-bit multiplication; results are same width as multiplicands.\n- **vU64HalfMultiply(_:_:)**: Unsigned 64-bit multiplication; results are same width as multiplicands.\n- **vS64HalfMultiply(_:_:)**: Signed 64-bit multiplication; results are same width as multiplicands.\n- **vU128HalfMultiply(_:_:)**: Unsigned 128-bit multiplication; results are same width as multiplicands.\n- **vS128HalfMultiply(_:_:)**: Signed 128-bit multiplication; results are same width as multiplicands.\n- **vU32FullMulEven(_:_:)**: Unsigned 32-bit multiplication; results are twice as wide as multiplicands, even-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.\n- **vU32FullMulOdd(_:_:)**: Unsigned 32-bit multiplication; results are twice as wide as multiplicands, odd-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.\n- **vS32FullMulEven(_:_:)**: Signed 32-bit multiplication; results are twice as wide as multiplicands, even-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.\n- **vS32FullMulOdd(_:_:)**: Signed 32-bit multiplication; results are twice as wide as multiplicands, odd-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.\n- **vU64FullMulEven(_:_:)**: Unsigned 64-bit multiplication; results are twice as wide as multiplicands, even-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.\n- **vU64FullMulOdd(_:_:)**: Unsigned 64-bit multiplication; results are twice as wide as multiplicands, odd-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.\n- **vS64FullMulEven(_:_:)**: Signed 64-bit multiplication; results are twice as wide as multiplicands, even-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.\n- **vS64FullMulOdd(_:_:)**: Signed 64-bit multiplication; results are twice as wide as multiplicands, odd-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.\n- **vU8Divide(_:_:_:)**: Unsigned 8-bit division.\n- **vS8Divide(_:_:_:)**: Signed 8-bit division.\n- **vU16Divide(_:_:_:)**: Unsigned 16-bit division.\n- **vS16Divide(_:_:_:)**: Signed 16-bit division.\n- **vU32Divide(_:_:_:)**: Unsigned 32-bit division.\n- **vS32Divide(_:_:_:)**: Signed 32-bit division.\n- **vU64Divide(_:_:_:)**: Unsigned 64-bit division.\n- **vS64Divide(_:_:_:)**: Signed 64-bit division.\n- **vU128Divide(_:_:_:)**: Unsigned 128-bit division.\n- **vS128Divide(_:_:_:)**: Signed 128-bit division.\n\n",
  "sections" : [
    {
      "content" : "",
      "items" : [
        {
          "description" : "128-bit logical left shift.",
          "name" : "vLL128Shift(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vLL128Shift(_:_:)"
        },
        {
          "description" : "128-bit logical right shift.",
          "name" : "vLR128Shift(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vLR128Shift(_:_:)"
        },
        {
          "description" : "64-bit logical left shift.",
          "name" : "vLL64Shift(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vLL64Shift(_:_:)"
        },
        {
          "description" : "64-bit logical left shift with two shift factors.",
          "name" : "vLL64Shift2(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vLL64Shift2(_:_:)"
        },
        {
          "description" : "64-bit logical right shift.",
          "name" : "vLR64Shift(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vLR64Shift(_:_:)"
        },
        {
          "description" : "64-bit logical right shift with two shift factors.",
          "name" : "vLR64Shift2(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vLR64Shift2(_:_:)"
        },
        {
          "description" : "64-bit arithmetic (signed) shift.",
          "name" : "vA64Shift(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vA64Shift(_:_:)"
        },
        {
          "description" : "64-bit arithmetic (signed) shift with two shift factors.",
          "name" : "vA64Shift2(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vA64Shift2(_:_:)"
        },
        {
          "description" : "128-bit arithmetic (signed) shift.",
          "name" : "vA128Shift(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vA128Shift(_:_:)"
        },
        {
          "description" : "64-bit left rotate.",
          "name" : "vL64Rotate(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vL64Rotate(_:_:)"
        },
        {
          "description" : "64-bit right rotate.",
          "name" : "vR64Rotate(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vR64Rotate(_:_:)"
        },
        {
          "description" : "64-bit left rotate with two rotation factors.",
          "name" : "vL64Rotate2(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vL64Rotate2(_:_:)"
        },
        {
          "description" : "64-bit right rotate with two rotation factors.",
          "name" : "vR64Rotate2(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vR64Rotate2(_:_:)"
        },
        {
          "description" : "128-bit left rotate.",
          "name" : "vL128Rotate(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vL128Rotate(_:_:)"
        },
        {
          "description" : "128-bit right rotate.",
          "name" : "vR128Rotate(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vR128Rotate(_:_:)"
        }
      ],
      "title" : "Shift and Rotate Functions (from vBasicOps.h)"
    },
    {
      "content" : "",
      "items" : [
        {
          "description" : "Unsigned 64-bit addition (modular arithmetic).",
          "name" : "vU64Add",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU64Add"
        },
        {
          "description" : "Unsigned 64-bit addition with saturation (clipping).",
          "name" : "vU64AddS(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU64AddS(_:_:)"
        },
        {
          "description" : "Signed 64-bit addition (modular arithmetic).",
          "name" : "vS64Add",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS64Add"
        },
        {
          "description" : "Signed 64-bit addition with saturation (clipping).",
          "name" : "vS64AddS(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS64AddS(_:_:)"
        },
        {
          "description" : "Unsigned 128-bit addition (modular arithmetic).",
          "name" : "vU128Add(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU128Add(_:_:)"
        },
        {
          "description" : "Unsigned 128-bit addition with saturation (clipping).",
          "name" : "vU128AddS(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU128AddS(_:_:)"
        },
        {
          "description" : "Signed 128-bit addition (modular arithmetic).",
          "name" : "vS128Add(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS128Add(_:_:)"
        },
        {
          "description" : "Signed 128-bit addition with saturation (clipping).",
          "name" : "vS128AddS(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS128AddS(_:_:)"
        },
        {
          "description" : "Unsigned 64-bit subtraction (modular arithmetic).",
          "name" : "vU64Sub",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU64Sub"
        },
        {
          "description" : "Unsigned 64-bit subtraction with saturation (clipping).",
          "name" : "vU64SubS(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU64SubS(_:_:)"
        },
        {
          "description" : "Signed 64-bit subtraction (modular arithmetic).",
          "name" : "vS64Sub",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS64Sub"
        },
        {
          "description" : "Signed 64-bit subtraction with saturation (clipping).",
          "name" : "vS64SubS(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS64SubS(_:_:)"
        },
        {
          "description" : "Unsigned 128-bit subtraction (modular arithmetic).",
          "name" : "vU128Sub(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU128Sub(_:_:)"
        },
        {
          "description" : "Unsigned 128-bit subtraction with saturation (clipping).",
          "name" : "vU128SubS(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU128SubS(_:_:)"
        },
        {
          "description" : "Signed 128-bit subtraction (modular arithmetic).",
          "name" : "vS128Sub(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS128Sub(_:_:)"
        },
        {
          "description" : "Signed 128-bit subtraction with saturation (clipping).",
          "name" : "vS128SubS(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS128SubS(_:_:)"
        },
        {
          "description" : "Unsigned 8-bit multiplication; results are same width as multiplicands.",
          "name" : "vU8HalfMultiply(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU8HalfMultiply(_:_:)"
        },
        {
          "description" : "Signed 8-bit multiplication; results are same width as multiplicands.",
          "name" : "vS8HalfMultiply(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS8HalfMultiply(_:_:)"
        },
        {
          "description" : "Unsigned 16-bit multiplication; results are same width as multiplicands.",
          "name" : "vU16HalfMultiply",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU16HalfMultiply"
        },
        {
          "description" : "Signed 16-bit multiplication; results are same width as multiplicands.",
          "name" : "vS16HalfMultiply",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS16HalfMultiply"
        },
        {
          "description" : "Unsigned 32-bit multiplication; results are same width as multiplicands.",
          "name" : "vU32HalfMultiply(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU32HalfMultiply(_:_:)"
        },
        {
          "description" : "Signed 32-bit multiplication; results are same width as multiplicands.",
          "name" : "vS32HalfMultiply(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS32HalfMultiply(_:_:)"
        },
        {
          "description" : "Unsigned 64-bit multiplication; results are same width as multiplicands.",
          "name" : "vU64HalfMultiply(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU64HalfMultiply(_:_:)"
        },
        {
          "description" : "Signed 64-bit multiplication; results are same width as multiplicands.",
          "name" : "vS64HalfMultiply(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS64HalfMultiply(_:_:)"
        },
        {
          "description" : "Unsigned 128-bit multiplication; results are same width as multiplicands.",
          "name" : "vU128HalfMultiply(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU128HalfMultiply(_:_:)"
        },
        {
          "description" : "Signed 128-bit multiplication; results are same width as multiplicands.",
          "name" : "vS128HalfMultiply(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS128HalfMultiply(_:_:)"
        },
        {
          "description" : "Unsigned 32-bit multiplication; results are twice as wide as multiplicands, even-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.",
          "name" : "vU32FullMulEven(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU32FullMulEven(_:_:)"
        },
        {
          "description" : "Unsigned 32-bit multiplication; results are twice as wide as multiplicands, odd-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.",
          "name" : "vU32FullMulOdd(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU32FullMulOdd(_:_:)"
        },
        {
          "description" : "Signed 32-bit multiplication; results are twice as wide as multiplicands, even-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.",
          "name" : "vS32FullMulEven(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS32FullMulEven(_:_:)"
        },
        {
          "description" : "Signed 32-bit multiplication; results are twice as wide as multiplicands, odd-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.",
          "name" : "vS32FullMulOdd(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS32FullMulOdd(_:_:)"
        },
        {
          "description" : "Unsigned 64-bit multiplication; results are twice as wide as multiplicands, even-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.",
          "name" : "vU64FullMulEven(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU64FullMulEven(_:_:)"
        },
        {
          "description" : "Unsigned 64-bit multiplication; results are twice as wide as multiplicands, odd-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.",
          "name" : "vU64FullMulOdd(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU64FullMulOdd(_:_:)"
        },
        {
          "description" : "Signed 64-bit multiplication; results are twice as wide as multiplicands, even-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.",
          "name" : "vS64FullMulEven(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS64FullMulEven(_:_:)"
        },
        {
          "description" : "Signed 64-bit multiplication; results are twice as wide as multiplicands, odd-numbered elements of multiplicand vectors are used.  Note the big-endian convention: the leftmost element is element 0.",
          "name" : "vS64FullMulOdd(_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS64FullMulOdd(_:_:)"
        },
        {
          "description" : "Unsigned 8-bit division.",
          "name" : "vU8Divide(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU8Divide(_:_:_:)"
        },
        {
          "description" : "Signed 8-bit division.",
          "name" : "vS8Divide(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS8Divide(_:_:_:)"
        },
        {
          "description" : "Unsigned 16-bit division.",
          "name" : "vU16Divide(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU16Divide(_:_:_:)"
        },
        {
          "description" : "Signed 16-bit division.",
          "name" : "vS16Divide(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS16Divide(_:_:_:)"
        },
        {
          "description" : "Unsigned 32-bit division.",
          "name" : "vU32Divide(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU32Divide(_:_:_:)"
        },
        {
          "description" : "Signed 32-bit division.",
          "name" : "vS32Divide(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS32Divide(_:_:_:)"
        },
        {
          "description" : "Unsigned 64-bit division.",
          "name" : "vU64Divide(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU64Divide(_:_:_:)"
        },
        {
          "description" : "Signed 64-bit division.",
          "name" : "vS64Divide(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS64Divide(_:_:_:)"
        },
        {
          "description" : "Unsigned 128-bit division.",
          "name" : "vU128Divide(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vU128Divide(_:_:_:)"
        },
        {
          "description" : "Signed 128-bit division.",
          "name" : "vS128Divide(_:_:_:)",
          "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vS128Divide(_:_:_:)"
        }
      ],
      "title" : "Integer Arithmetic Functions (from vBasicOps.h)"
    }
  ],
  "source" : "appleJSON",
  "title" : "vBasicOps",
  "url" : "https:\/\/developer.apple.com\/documentation\/Accelerate\/vbasicops"
}