// Seed: 2772388346
module module_0 (
    input wor id_0,
    input wor id_1
);
  assign id_3[1] = id_0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input uwire id_2,
    input tri1 id_3
);
  wire id_5;
  wire id_6;
  wire id_7;
  module_0(
      id_3, id_1
  );
endmodule
module module_2 (
    input wor id_0,
    input uwire id_1,
    input uwire id_2,
    input tri id_3,
    input wand id_4,
    input wire id_5,
    input wor id_6,
    output wor id_7,
    input uwire id_8,
    output uwire id_9,
    input uwire id_10,
    output supply0 id_11,
    input tri id_12,
    input tri id_13
    , id_21,
    input supply1 id_14,
    output wire id_15,
    input wire id_16,
    input supply0 id_17,
    input supply1 id_18
    , id_22,
    input wand id_19
);
  if (1) supply1 id_23 = 1'b0;
  assign id_21 = 1 == id_18;
endmodule
module module_3 (
    output tri0 id_0,
    input wor id_1,
    input wand id_2,
    output wand id_3,
    input wire id_4,
    output uwire id_5,
    input uwire id_6,
    input supply0 id_7,
    output uwire id_8,
    output supply1 id_9,
    output supply0 id_10,
    input wand id_11
    , id_14,
    input wire id_12
);
  assign id_8 = id_2;
  module_2(
      id_6,
      id_4,
      id_6,
      id_7,
      id_6,
      id_11,
      id_6,
      id_5,
      id_4,
      id_3,
      id_12,
      id_3,
      id_4,
      id_1,
      id_11,
      id_3,
      id_6,
      id_1,
      id_4,
      id_1
  );
endmodule
