***********************************************************************
                                                                       
                     synopsys_dc_setup.tcl                             
                                                                       
***********************************************************************
***********************************************************************
       NOTE>>> You MUST fix the design which have multiple ports
               Use the following command
               set_fix_multiple_port_nets -all -buffer_constants
************************************************************************
***********************************************************************
       NOTE>>> Use the old compile_fix_multiple_port_nets
               because reoptimize_design does not honor
               the set_fix_multiple_port_nets command
************************************************************************
#******************************************************************************
#**                            08_chip_finish                                **
#**                       additional decap/filler                            **
#**                            DRC & LVS                                     **
#**            Extract Delay(.sdf) & Parasitic Output(.dspf)                 **
#**                      Extract Netlist(.v) & GDSII                         **
#******************************************************************************
echo "***********************************************************************"
***********************************************************************
echo "                                                                       "
                                                                       
echo "                       08_chip_finish.tcl                              "
                       08_chip_finish.tcl                              
echo "                                                                       "
                                                                       
echo "***********************************************************************"
***********************************************************************
# Set Step
set step "08_chip_finish"
08_chip_finish
# source the user_design_setup & common_lib_setup
source ./icc_scripts/user_scripts/user_design_setup.tcl
***********************************************************************
                                                                       
                      user_design_setup.tcl                            
                                                                       
***********************************************************************
1
source ./icc_scripts/common_lib_setup.tcl
***********************************************************************
                                                                       
                       common_lib_setup.tcl                            
                                                                       
***********************************************************************
# Clear existing mw library and re-make dir
set _mw_lib ./mw_db/${TOP_MODULE}_${step}
./mw_db/khu_sensor_pad_08_chip_finish
if {[file exist $_mw_lib]} {
        sh mv $_mw_lib ./mw_db/old/${TOP_MODULE}_${step}_${back}
}
copy_mw_lib -from ./mw_db/${TOP_MODULE}_07_route_opt -to $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

Successfully updated library ./mw_db/khu_sensor_pad_08_chip_finish ref-control-file
1
# Open Library and Cell
set_mw_technology_file -technology $TECH_FILE $_mw_lib
Warning: Top library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/khu_sensor_pad_08_chip_finish' in reference library control file is inconsistent with current library path '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish'. (MW-212)
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
        Main Library (khu_sensor_pad_08_chip_finish)|   Reference Library (std150e_prim_050504)
        Upper Layer     MET6 (130, 130)   |     MET6 (10, 40)    (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
        Main Library (khu_sensor_pad_08_chip_finish)|   Reference Library (std150e_prim_050504)
        Upper Layer     MET6 (130, 130)   |     MET6 (10, 40)    (MWLIBP-324)
Technology data dumped to ./mw_db/khu_sensor_pad_08_chip_finish.tf_replaced completely.
Start to load technology file ./TECH/std150e_prim_6m.techgen.tf.
Warning: Layer 'ACT' is missing the attribute 'minSpacing'. (line 173) (TFCHK-014)
Warning: Layer 'ACT' is missing the attribute 'minWidth'. (line 173) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minSpacing'. (line 236) (TFCHK-014)
Warning: Layer 'LDIO' is missing the attribute 'minWidth'. (line 236) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minSpacing'. (line 246) (TFCHK-014)
Warning: Layer 'CHBD' is missing the attribute 'minWidth'. (line 246) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minSpacing'. (line 287) (TFCHK-014)
Warning: Layer 'NPLUS' is missing the attribute 'minWidth'. (line 287) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minSpacing'. (line 297) (TFCHK-014)
Warning: Layer 'PPLUS' is missing the attribute 'minWidth'. (line 297) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minSpacing'. (line 687) (TFCHK-014)
Warning: Layer 'PAD' is missing the attribute 'minWidth'. (line 687) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minSpacing'. (line 697) (TFCHK-014)
Warning: Layer 'STEXT' is missing the attribute 'minWidth'. (line 697) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minSpacing'. (line 707) (TFCHK-014)
Warning: Layer 'PTEXT' is missing the attribute 'minWidth'. (line 707) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minSpacing'. (line 717) (TFCHK-014)
Warning: Layer 'M1TEXT' is missing the attribute 'minWidth'. (line 717) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minSpacing'. (line 727) (TFCHK-014)
Warning: Layer 'M2TEXT' is missing the attribute 'minWidth'. (line 727) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minSpacing'. (line 737) (TFCHK-014)
Warning: Layer 'M3TEXT' is missing the attribute 'minWidth'. (line 737) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minSpacing'. (line 747) (TFCHK-014)
Warning: Layer 'M4TEXT' is missing the attribute 'minWidth'. (line 747) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minSpacing'. (line 757) (TFCHK-014)
Warning: Layer 'M5TEXT' is missing the attribute 'minWidth'. (line 757) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minSpacing'. (line 767) (TFCHK-014)
Warning: Layer 'M6TEXT' is missing the attribute 'minWidth'. (line 767) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minSpacing'. (line 777) (TFCHK-014)
Warning: Layer 'BOUND' is missing the attribute 'minWidth'. (line 777) (TFCHK-014)
Warning: FringeCap 1 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 992) (TFCHK-067)
Warning: FringeCap 3 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1010) (TFCHK-067)
Warning: FringeCap 6 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1037) (TFCHK-067)
Warning: FringeCap 10 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1073) (TFCHK-067)
Warning: FringeCap 15 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1118) (TFCHK-067)
Warning: FringeCap 21 attribute 'layer2' is assigned a non-metal, non-poly layer 'ACT'. (line 1171) (TFCHK-067)
Warning: Layer 'MET1' has a pitch 0.4 that does not match the recommended wire-to-via pitch 0.34. (TFCHK-049)
Warning: Layer 'MET2' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the recommended wire-to-via pitch 0.4. (TFCHK-049)
Warning: Layer 'MET3' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Warning: Layer 'MET4' has a pitch 0.44 that does not match the doubled pitch 0.88 or tripled pitch 1.32. (TFCHK-050)
Warning: Layer 'MET5' has a pitch 0.4 that does not match the doubled pitch 0.8 or tripled pitch 1.2. (TFCHK-050)
Technology file ./TECH/std150e_prim_6m.techgen.tf has been loaded successfully.
1
set_mw_lib_reference $_mw_lib -mw_reference_library $MW_REF_LIB_DIRS

------------------- Internal Reference Library Settings -----------------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011


------------------- Control File Reference Library Settings -----------

Library    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420
  Reference    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011
-------------------------------------------------------------------------

1
open_mw_lib $_mw_lib
Warning: Reference Library Inconsistent With Main Library
Reference Library: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504 (MWLIBP-300)
Warning: Inconsistent Number Of Metal Layers:
        6 (Main Library) <==> 7 (Reference Library). (MWLIBP-301)
Warning: Inconsistent Data for Contact Code 10
        Main Library (khu_sensor_pad_08_chip_finish)|   Reference Library (std150e_prim_050504)
        Upper Layer     MET6 (130, 130)   |     MET6 (10, 40)    (MWLIBP-324)
Warning: Inconsistent Data for Contact Code 11
        Main Library (khu_sensor_pad_08_chip_finish)|   Reference Library (std150e_prim_050504)
        Upper Layer     MET6 (130, 130)   |     MET6 (10, 40)    (MWLIBP-324)
{khu_sensor_pad_08_chip_finish}
remove_mw_cel   [remove_from_collection [get_mw_cel *] [get_mw_cel $TOP_MODULE]]        -all_versions -all_view -verbose
Information: Removed design 01_before_shield.CEL. (MWUI-068)
1
open_mw_cel $TOP_MODULE
Information: Opened "khu_sensor_pad.CEL;1" from "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/mw_db/khu_sensor_pad_08_chip_finish" library. (MWUI-068)
{khu_sensor_pad}
link
1
current_design $TOP_MODULE
khu_sensor_pad
# Read scenario file
remove_sdc
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db'
Loading db file '/Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb'
Loading db file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db'
Loading db file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/gtech.db'
Loading db file '/Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/standard.sldb'
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_prim_050504. (PSYN-878)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420. (PSYN-878)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_wst_105_p125' technology 
        library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Warning: 'VDD15FIN' pin on 'pvpp15hf_p' cell in the 'std150e_bst_135_n040' technology 
        library is missing in the '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_power_6lm_070420' physical library. (PSYN-200)
Information: linking reference library : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011. (PSYN-878)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'cgnd1_hd' cell in the 'std150e_wst_105_p125' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'cgnd2_hd' cell in the 'std150e_wst_105_p125' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'cgnd3_hd' cell in the 'std150e_wst_105_p125' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'cgnd4_hd' cell in the 'std150e_wst_105_p125' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library is being 
        marked as "dont_use". (PSYN-039)
Warning: The 'cgnd6_hd' cell in the 'std150e_wst_105_p125' technology library does not 
        have corresponding physical cell description. (PSYN-024)
Note - message 'PSYN-039' limit (5) exceeded.  Remainder will be suppressed.
Note - message 'PSYN-024' limit (5) exceeded.  Remainder will be suppressed.
Warning: Could not find a valid driver for the hierarchical Power net 'VDD'. (MWDC-285)
Warning: Could not find a valid driver for the hierarchical Ground net 'VSS'. (MWDC-285)
Current scenario is func1_wst.
Information: Loading local_link_library attribute {std150e_wst_105_p125.db, std150e_bst_135_n040.db}. (MWDC-290)

  Linking design 'khu_sensor_pad'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (285 designs)             khu_sensor_pad.CEL, etc
  std150e_wst_105_p125 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db
  std150e_bst_135_n040 (library) /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_bst_135_n040.db
  dw_foundation.sldb (library) /Tools/Synopsys/ICC_2017/icc/N-2017.09/libraries/syn/dw_foundation.sldb
  std150e_wst_105_p125 (library) /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db
  std150e_bst_135_n040 (library) /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_bst_135_n040_astro.db

Information: scenario: func1_wst
1
remove_scenario -all
Information: Removed scenario func1_wst from memory. (UID-1024)
Information: Removed scenario funccts_wst from memory. (UID-1024)
1
sh sed -i 's/ ${STD_WST}/ ${STD_WST}.db:${STD_WST}/' $FUNC1_SDC
# After placement, delete max_delay constraints. It is only for placing 
# clock gating cell and gated register in proximity.
sh sed -i '/set_max_delay/,+1 d' $FUNC1_SDC
source $ICC_MCMM_SCENARIOS_FILE
Warning: Discarding all scenario specific information previously defined in this session. (UID-1008)
Current scenario is: func1_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Information: The design has horizontal rows, and Y-symmetry has been used for sites. (MWDC-217)
Floorplan loading succeeded.
Error: unknown command 'khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/sensor_core/clk_gate_o_MPR121_REG_ADDR_reg_0/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/sensor_core/clk_gate_r_ads_run_set_done_reg/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/ENCLK]' (CMD-005)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd1_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place3 in scenario func1_wst
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Warning: Some objects from '_sel229' were of the incorrect class. (SEL-010)

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Warning: Net 'i_CLK' is connected to a pad cell and other cells. (PSYN-086)
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)

TLU+ File = /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 19:19:19 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             12.00   {0 6}                         {i_CLK}   func1_wst
clk_half        24.00   {0 12}              G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                func1_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     func1_wst
--------------------------------------------------------------------------------
Current scenario is: funccts_wst
Information: Setting sdc_version outside of an SDC file has no effect (SDC-1)
Error: unknown command 'khu_sensor_top/sensor_core/clk_gate_r_ads_ch2_data_out_reg_0/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/sensor_core/clk_gate_r_mpr_first_param_reg_0/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/sensor_core/clk_gate_o_MPR121_REG_ADDR_reg_0/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/sensor_core/clk_gate_r_ads_run_set_done_reg/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_reg_0/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/ads1292_filter/iir_hpf/add/clk_gate_z_reg_0/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/ads1292_filter/iir_hpf/mult/clk_gate_b_e_reg/ENCLK]' (CMD-005)
Error: unknown command 'khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/ENCLK]' (CMD-005)
***********************************************************************
                                                                       
    Check consistency between the Milkyway library and the TLUPlus     
                                                                       
***********************************************************************

Sanity check for TLU+ vs MW-Tech files:
 mapping_file: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/MAP/L13_CELL_6LM.map
 number of unique tlu+ files in mcmm mode: 1
  /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/TLUP/sec060328_0003_0.13um_L13G__InternalRule-set_PROC_Astro-TLUp_N/L13G/TLUP/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup

--------- Sanity Check on TLUPlus Files -------------
1. Checking the conducting layer names in ITF and mapping file ... 
[ Passed! ]
2. Checking the via layer names in ITF and mapping file ... 
[ Passed! ]
3. Checking the consistency of Min Width and Min Spacing between MW-tech and ITF ... 
[ Passed! ]
----------------- Check Ends ------------------
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Using operating conditions 'V105WTP1250' found in library 'std150e_wst_105_p125'.
Warning: Some objects from '_sel466' were of the incorrect class. (SEL-010)
Warning: You have provided ambiguous libraries:
    /Tools/Library/samsung013/sec050915_0050_STD150E_regular_DK_Synopsys_N/sec150e_synopsys/syn/STD150E/std150e_wst_105_p125.db:std150e_wst_105_p125
    /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/MilkyWay/std150e_60poi_io_6lm_071011/LM/std150e_wst_105_p125_astro.db:std150e_wst_105_p125
  Both are characterized for voltage 1.050000V, process 1.000000, temperature 125.000000
  and contain the same lib_cell names (e.g. ivd1_hd).
  The latter library will be ignored. (MV-086)
  Ambiguity is evident at icc_place3 in scenario func1_wst
Information: Start timing update for routes parasitic extraction. (RCEX-023)
Information: End timing update for routes parasitic extraction. (RCEX-023)
Information: All the nets in the design are routed. Extraction of all the nets has been performed. (RCEX-201)
 
****************************************
Report : clocks
Design : khu_sensor_pad
Scenario(s): funccts_wst
Version: N-2017.09
Date   : Tue Nov 17 19:19:20 2020
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources   Scenario
--------------------------------------------------------------------------------
clk             12.00   {0 6}                         {i_CLK}   funccts_wst
clk_half        24.00   {0 12}              G         {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                                                funccts_wst
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
                                                                     Scenario
--------------------------------------------------------------------------------
clk_half      i_CLK          {khu_sensor_top/divider_by_2/o_CLK_DIV_2}
                                            clk            divide_by(2)
                                                                     funccts_wst
--------------------------------------------------------------------------------
set_active_scenario $CHIP_FINISH_SCN
Information: Scenario funccts_wst is no longer active. (UID-1022)
Warning: Current scenario changed to 'func1_wst'. (UID-1009)
1
# Optimization Common Session Options - set in all sessions
source ./icc_scripts/common_route_opt_env.tcl
***********************************************************************
                                                                       
                      common_route_opt_env.tcl                         
                                                                       
***********************************************************************
Information: Existing back annotation will be deleted.   (UID-1006)
Warning: The design has already been assigned layer constraints and we will overwrite the constraints. (RT-064)
***********************************************************************
                                                                       
                   130nm_ocv_margin.pnr.tcl                            
                                                                       
***********************************************************************
Current scenario is: func1_wst
Current design is 'khu_sensor_pad'.
Information: Updating graph... (UID-83)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

Current design is 'khu_sensor_pad'.
#Source antenna rule
source $ANTENNA_RULE
1
report_antenna_rules
## 
## define_antenna_rule mw_lib -mode mode \
##   -diode_mode diode_mode [-metal_ratio metal_ratio]\
##   [-cut_ratio cut_ratio] [-metal_pratio metal_pratio]\
##   [-metal_nratio metal_nratio] [-cut_pratio cut_pratio]\
##   [-cut_nratio cut_nratio] [-protected_metal_scale metal_scale]\
##   [-cut_area_to_gate_diffusion_length_ratio cut_gate_diffusion_length_ratio] [-metal_area_to_pgate_diffusion_length_ratio metal_pgate_diffusion_length_ratio]\
##   [-metal_area_to_ngate_diffusion_length_ratio metal_ngate_diffusion_length_ratio] [-cut_area_to_pgate_diffusion_length_ratio cut_pgate_diffusion_length_ratio]\
##   [-cut_area_to_ngate_diffusion_length_ratio cut_ngate_diffusion_length_ratio] [-metal_area_to_gate_diffusion_length_ratio metal_gate_diffusion_length_ratio]\
##   [-protected_cut_scale cut_scale]\
##   [-name rule_name]
## mode
##  1, 4 : ignore all lower-layer segments
##  2, 5 : include lower-layer segments to the input pins
##  3, 6 : include all lower-layer segments
##  1, 2, 3 : polygon area
##  4, 5, 6 : sidewall area
## diode_mode (output pin)
##  0 : output pin cannot protect antenna.
##  1 : output pin can provide unlimited protection.
##  2 : limited diode protection; the diode ratio is defined
##     by define_antenna_layer_rule & dbDefineDiodeProtection (CLF)
##     If antenna has multiple diode pins, the max antenna ratio
##     is the one with the largest diode ratio.
##  3 : limited diode protection. If antenna has multiple diode pins, 
##     the max antenna ratio is sum of all diode ratios.
##  4 : limited diode protection. The max antenna ratio is calculated
##     from the total diode protection on the antenna, which is the
##     sum of the diode protection of all diodes.
##  5 : limited diode protection. The equivalent gate area is calculated
##      from the maximum diode-protection value of all diodes.
##  6 : limited diode protection. The equivalent gate area is calculated
##      from the sum of the diode protection of all diodes.
##  7 : limited diode protection. The equivalent metal area is calculated
##      from the maximum diode-protection value of all diodes.
##  8 : limited diode protection. The equivalent metal area is calculated
##      from the sum of the diode protection of all diodes.
## 
## define_antenna_layer_rule mw_lib -mode mode \
##   -layer layer_name -ratio ratio \
##   -diode_ratio {v0 v1 v2 v3 [v4]}\
##   -name rule_name
## ratio
##  max. antenna ratio with no diode protection
##      MIN((dp > v0) ? ((dp + v1 ) * v2 + v3), v4) : ratio 
##  max. antenna ratio with (diode protection == dp)
 
 

set lib [current_mw_lib]
remove_antenna_rules $lib
define_antenna_rule $lib -mode 1 -diode_mode 2 -metal_ratio 100 -cut_ratio 20
define_antenna_layer_rule $lib -mode 1 -layer "MET1" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET2" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET3" -ratio 100 -diode_ratio {0.203 0 400 3700}
define_antenna_layer_rule $lib -mode 1 -layer "MET4" -ratio 100 -diode_ratio {0.203 0 8000 50000}
define_antenna_layer_rule $lib -mode 1 -layer "VIA1" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA2" -ratio 5 -diode_ratio {0.203 0 83.33 75}
define_antenna_layer_rule $lib -mode 1 -layer "VIA3" -ratio 5 -diode_ratio {0.203 0 83.33 75}

1
set_route_zrt_detail_options -antenna true
1
# Search & Repair
verify_zrt_route
Found antenna rule mode 1, diode mode 2:
        metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0   metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09 layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
        layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09 layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
        layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09 layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
        layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09 layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
        layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09   layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
        layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09   layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
        layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09   layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4


Start checking for open nets ... 

Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 31415 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   70  Alloctr   71  Proc 2610 
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{diode_cell_hd} }  
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.

Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 2/100 Partitions, Violations =  0
Checked 5/100 Partitions, Violations =  0
Checked 8/100 Partitions, Violations =  0
Checked 12/100 Partitions, Violations = 0
Checked 16/100 Partitions, Violations = 0
Checked 22/100 Partitions, Violations = 0
Checked 24/100 Partitions, Violations = 0
Checked 28/100 Partitions, Violations = 0
Checked 32/100 Partitions, Violations = 0
Checked 36/100 Partitions, Violations = 0
Checked 42/100 Partitions, Violations = 0
Checked 44/100 Partitions, Violations = 0
Checked 48/100 Partitions, Violations = 0
Checked 52/100 Partitions, Violations = 0
Checked 56/100 Partitions, Violations = 0
Checked 62/100 Partitions, Violations = 0
Checked 64/100 Partitions, Violations = 0
Checked 68/100 Partitions, Violations = 0
Checked 72/100 Partitions, Violations = 15
Checked 76/100 Partitions, Violations = 15
Checked 82/100 Partitions, Violations = 16
Checked 84/100 Partitions, Violations = 16
Checked 88/100 Partitions, Violations = 16
[DRC CHECK] Elapsed real time: 0:00:11 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:11 total=0:00:11
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   88  Alloctr   89  Proc 2610 
Start net based rule analysis
Antenna DRC for net khu_sensor_top/ads1292_filter/w_clk_p_G2B14I4; Net top lay MET4
        ICell khu_sensor_top/ads1292_filter/iir_lpf/add/clk_gate_z_e_reg_0/latch; master port CK
                Antenna/diode mode 1/2; wlay MET4; gArea 0.25799999; allowed ratio/ratio 100.00000000/142.58604431
        ICell khu_sensor_top/ads1292_filter/clk_gate_r_converter_f2i_a_stb_reg/latch; master port CK
                Antenna/diode mode 1/2; wlay MET4; gArea 0.25799999; allowed ratio/ratio 100.00000000/142.58604431
        ICell khu_sensor_top/ads1292_filter/clk_gate_r_counter_reg_0/latch; master port CK
                Antenna/diode mode 1/2; wlay MET4; gArea 0.25799999; allowed ratio/ratio 100.00000000/142.58604431
Antenna DRC for net khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/w_clk_p_G2B14I3; Net top lay MET4
        ICell khu_sensor_top/ads1292_filter/iir_notch/mult_1/clk_gate_z_e_reg_0/latch; master port CK
                Antenna/diode mode 1/2; wlay MET4; gArea 0.08600000; allowed ratio/ratio 100.00000000/412.23254395
Found 4 antenna instance ports
End net based rule analysis
[Antenna analysis] Elapsed real time: 0:00:00 
[Antenna analysis] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Antenna analysis] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Antenna analysis] Total (MB): Used   88  Alloctr   89  Proc 2610 
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      8
        Diff net spacing : 1
        Less than minimum area : 2
        Short : 4
        Soft spacing (shielding) : 1


Total Wire Length =                    1160920 micron
Total Number of Contacts =             250151
Total Number of Wires =                209565
Total Number of PtConns =              744
Total Number of Routed Wires =       209565
Total Routed Wire Length =           1160729 micron
Total Number of Routed Contacts =       250151
        Layer           MET1 :      46854 micron
        Layer           MET2 :     376714 micron
        Layer           MET3 :     498930 micron
        Layer           MET4 :     238421 micron
        Layer           MET5 :          0 micron
        Layer           MET6 :          0 micron
        Via           FVIA45 :          1
        Via            VIA34 :        372
        Via        VIA34_2x1 :      27018
        Via   VIA34(rot)_1x2 :         12
        Via   VIA34(rot)_2x1 :          5
        Via        VIA34_1x2 :       3356
        Via            VIA23 :       2563
        Via       VIA23(rot) :          3
        Via        VIA23_1x2 :      76017
        Via   VIA23(rot)_2x1 :         13
        Via   VIA23(rot)_1x2 :        330
        Via        VIA23_2x1 :      25855
        Via            VIA12 :      75931
        Via       VIA12(rot) :       2980
        Via        VIA12_2x1 :       5115
        Via   VIA12(rot)_1x2 :      10922
        Via   VIA12(rot)_2x1 :       1757
        Via        VIA12_1x2 :      17901

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 67.28% (168302 / 250151 vias)
 
    Layer VIA1       = 31.15% (35695  / 114606  vias)
        Weight 1     = 31.15% (35695   vias)
        Un-optimized = 68.85% (78911   vias)
    Layer VIA2       = 97.55% (102215 / 104781  vias)
        Weight 1     = 97.55% (102215  vias)
        Un-optimized =  2.45% (2566    vias)
    Layer VIA3       = 98.79% (30391  / 30763   vias)
        Weight 1     = 98.79% (30391   vias)
        Un-optimized =  1.21% (372     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 67.28% (168301 / 250151 vias)
 
    Layer VIA1       = 31.15% (35695  / 114606  vias)
    Layer VIA2       = 97.55% (102215 / 104781  vias)
    Layer VIA3       = 98.79% (30391  / 30763   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 67.28% (168302 / 250151 vias)
 
    Layer VIA1       = 31.15% (35695  / 114606  vias)
        Weight 1     = 31.15% (35695   vias)
        Un-optimized = 68.85% (78911   vias)
    Layer VIA2       = 97.55% (102215 / 104781  vias)
        Weight 1     = 97.55% (102215  vias)
        Un-optimized =  2.45% (2566    vias)
    Layer VIA3       = 98.79% (30391  / 30763   vias)
        Weight 1     = 98.79% (30391   vias)
        Un-optimized =  1.21% (372     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 


Verify Summary:

Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 8
Total number of antenna violations = 4
Total number of voltage-area violations = no voltage-areas defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked

1
route_zrt_detail -inc true -initial_drc_from_input true
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : khu_sensor_pad
Scenario(s): func1_wst
Version: N-2017.09
Date   : Tue Nov 17 19:19:49 2020
****************************************

 * Some/all delay information is back-annotated.
        Scenario            : func1_wst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : 125/125

Information: Percent of Arnoldi-based delays = 94.33% on scenario func1_wst

  Startpoint: khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch
            (gating element for clock clk)
  Scenario: func1_wst
  Path Group: **clock_gating_default**
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg_1_/CK (fd2qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/r_counter_reg_1_/Q (fd2qd1_hd)
                                                          0.61 @     1.36 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place71/Y (ivd1_hd)
                                                          0.56 @     1.92 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place80/Y (ivd1_hd)
                                                          0.62 @     2.54 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place69/Y (ivd1_hd)
                                                          0.67 @     3.21 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1060/Y (nd2d1_hd)
                                                          0.43 @     3.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1045/Y (nr2d1_hd)
                                                          0.43 @     4.07 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U1041/Y (ao21d1_hd)
                                                          0.51 @     4.58 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U7/Y (oa21d2_hd)
                                                          0.38 @     4.96 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U4/Y (scg6d2_hd)
                                                          0.54 @     5.51 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U27/Y (nd2d1_hd)
                                                          0.26 @     5.77 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/icc_place410/Y (ivd4_hd)
                                                          0.54 @     6.31 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U581/Y (ao21d1_hd)
                                                          0.25 @     6.56 f    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U578/Y (oa22d1_hd)
                                                          0.30 @     6.87 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/U577/Y (scg6d1_hd)
                                                          0.70 @     7.56 r    1.05
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/EN (SNPS_CLOCK_GATE_HIGH_iir_notch_5)
                                                          0.00       7.56 r    
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/EN (cglpd1_hd)
                                                          0.18 @     7.74 r    1.05
  data arrival time                                                  7.74      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  clock reconvergence pessimism                           0.00      12.75      
  clock uncertainty                                      -0.48      12.27      
  khu_sensor_top/ads1292_filter/iir_notch/clk_gate_r_add_1_B_reg/latch/CK (cglpd1_hd)
                                                          0.00      12.27 r    
  clock gating setup time                                -0.10      12.17      
  data required time                                                12.17      
  ------------------------------------------------------------------------------------
  data required time                                                12.17      
  data arrival time                                                 -7.74      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        4.43      


  Startpoint: ADS1292_DRDY
              (input port clocked by clk)
  Endpoint: khu_sensor_top/ads1292_controller/r_pstate_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: REGIN
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  input external delay                                    0.35       1.10 f    
  ADS1292_DRDY (in)                                       0.00       1.10 f    
  pad27/Y (phic_p)                                        1.57 @     2.67 f    1.05
  khu_sensor_top/ADS1292_DRDY (khu_sensor_top)            0.00       2.67 f    
  khu_sensor_top/ads1292_controller/i_ADS1292_DRDY (ads1292_controller)
                                                          0.00       2.67 f    
  khu_sensor_top/ads1292_controller/U284/Y (ao21d1_hd)
                                                          0.38 @     3.06 r    1.05
  khu_sensor_top/ads1292_controller/U273/Y (oa22d1_hd)
                                                          0.29 @     3.35 f    1.05
  khu_sensor_top/ads1292_controller/U272/Y (nr4d1_hd)     0.35 @     3.70 r    1.05
  khu_sensor_top/ads1292_controller/U271/Y (scg15d1_hd)
                                                          0.28 @     3.98 f    1.05
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/D (fd2qd1_hd)
                                                          0.03 @     4.01 f    1.05
  data arrival time                                                  4.01      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  clock reconvergence pessimism                           0.00      12.75      
  clock uncertainty                                      -0.48      12.27      
  khu_sensor_top/ads1292_controller/r_pstate_reg_0_/CK (fd2qd1_hd)
                                                          0.00      12.27 r    
  library setup time                                     -0.01      12.26      
  data required time                                                12.26      
  ------------------------------------------------------------------------------------
  data required time                                                12.26      
  data arrival time                                                 -4.01      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        8.25      


  Startpoint: khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MPR121_SCL (output port clocked by clk)
  Scenario: func1_wst
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/CK (fd1qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o_reg_reg/Q (fd1qd1_hd)
                                                          0.65 @     1.40 r    1.05
  khu_sensor_top/mpr121_controller/i2c_master/icc_place14/Y (ivd1_hd)
                                                          0.18 @     1.58 f    1.05
  khu_sensor_top/mpr121_controller/i2c_master/scl_o (i2c_master)
                                                          0.00       1.58 f    
  khu_sensor_top/mpr121_controller/o_I2C_SCL_OUT (mpr121_controller)
                                                          0.00       1.58 f    
  khu_sensor_top/MPR121_SCL_OUT (khu_sensor_top)          0.00       1.58 f    
  icc_place11/Y (ivd2_hd)                                 0.53 @     2.11 r    1.05
  pad43/PAD (phbct12_p)                                   3.31 @     5.42 r    1.05
  MPR121_SCL (inout)                                      0.00       5.42 r    
  data arrival time                                                  5.42      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  clock reconvergence pessimism                           0.00      12.75      
  clock uncertainty                                      -0.48      12.27      
  output external delay                                  -0.50      11.77      
  data required time                                                11.77      
  ------------------------------------------------------------------------------------
  data required time                                                11.77      
  data arrival time                                                 -5.42      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        6.35      


  Startpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Scenario: func1_wst
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path      Voltage
  ------------------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00      
  clock network delay (ideal)                             0.75       0.75      
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_21_/CK (fd3qd1_hd)
                                                          0.00       0.75 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/a_m_reg_21_/Q (fd3qd1_hd)
                                                          0.86 @     1.61 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/A[21] (float_adder_0_DW_cmp_6)
                                                          0.00       1.61 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U30/Y (nr2d1_hd)
                                                          0.27 @     1.88 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U28/Y (nr2d1_hd)
                                                          0.18 @     2.06 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U20/Y (nd2d1_hd)
                                                          0.16 @     2.21 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U19/Y (oa21d1_hd)
                                                          0.24 @     2.46 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U153/Y (ao21d1_hd)
                                                          0.24 @     2.70 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/U1/Y (oa21d2_hd)
                                                          0.18 @     2.89 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/gte_x_5/GE_LT_GT_LE (float_adder_0_DW_cmp_6)
                                                          0.00       2.89 r    
  khu_sensor_top/ads1292_filter/iir_hpf/add/U497/Y (ivd4_hd)
                                                          0.15 @     3.04 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U4/Y (nd2d6_hd)
                                                          0.14 @     3.18 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place70/Y (ivd12_hd)
                                                          0.09 @     3.27 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/icc_place64/Y (ivd4_hd)
                                                          0.07 @     3.34 r    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/U694/Y (ao22d4_hd)
                                                          0.11 @     3.46 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/I2[0] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00       3.46 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U66/Y (clkxo2d1_hd)
                                                          0.36 @     3.82 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U97/CO (fad2_hd)
                                                          0.31 @     4.12 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U102/CO (fad4_hd)
                                                          0.26 @     4.39 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U26/CO (fad4_hd)
                                                          0.26 @     4.64 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U25/CO (fad4_hd)
                                                          0.26 @     4.91 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U24/CO (fad4_hd)
                                                          0.25 @     5.16 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U23/CO (fad2_hd)
                                                          0.27 @     5.43 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U22/CO (fad1_hd)
                                                          0.37 @     5.80 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U21/CO (fad1_hd)
                                                          0.38 @     6.18 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U101/CO (fad1_hd)
                                                          0.42 @     6.60 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U73/CO (fad2_hd)
                                                          0.33 @     6.93 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U72/CO (fad2_hd)
                                                          0.30 @     7.23 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U96/CO (fad4_hd)
                                                          0.26 @     7.49 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U95/CO (fad4_hd)
                                                          0.26 @     7.76 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U76/CO (fad4_hd)
                                                          0.26 @     8.02 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U75/CO (fad4_hd)
                                                          0.25 @     8.27 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U104/CO (fad4_hd)
                                                          0.25 @     8.53 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U100/CO (fad4_hd)
                                                          0.26 @     8.78 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U70/CO (fad4_hd)
                                                          0.26 @     9.04 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U60/CO (fad4_hd)
                                                          0.25 @     9.29 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U74/CO (fad4_hd)
                                                          0.25 @     9.55 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U8/CO (fad4_hd)
                                                          0.26 @     9.81 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U7/CO (fad4_hd)
                                                          0.27 @    10.07 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U71/CO (fad4_hd)
                                                          0.25 @    10.32 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U99/CO (fad1_hd)
                                                          0.38 @    10.70 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U103/CO (fad1_hd)
                                                          0.40 @    11.11 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U68/CO (fad1_hd)
                                                          0.38 @    11.48 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U69/CO (fad1_hd)
                                                          0.39 @    11.88 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/U98/Y (clkxo2d1_hd)
                                                          0.34 @    12.22 f    1.05
  khu_sensor_top/ads1292_filter/iir_hpf/add/DP_OP_46_224_9810/O1[27] (float_adder_0_DP_OP_46_224_9810_0)
                                                          0.00      12.22 f    
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/D (fd3qd1_hd)
                                                          0.01 @    12.23 f    1.05
  data arrival time                                                 12.23      

  clock clk (rise edge)                                  12.00      12.00      
  clock network delay (ideal)                             0.75      12.75      
  clock reconvergence pessimism                           0.00      12.75      
  clock uncertainty                                      -0.48      12.27      
  khu_sensor_top/ads1292_filter/iir_hpf/add/sum_reg_27_/CK (fd3qd1_hd)
                                                          0.00      12.27 r    
  library setup time                                     -0.01      12.26      
  data required time                                                12.26      
  ------------------------------------------------------------------------------------
  data required time                                                12.26      
  data arrival time                                                -12.23      
  ------------------------------------------------------------------------------------
  slack (MET)                                                        0.03      


GART: Updated design time.
GART: Transferring timing data to the router....
GART: Done transferring timing data to the router.
Found antenna rule mode 1, diode mode 2:
        metal ratio 100, cut ratio 20,metal gate diffusion length based ratio 0 cut gate length based ratio 0   metal pratio 0, cut pratio 0, metal gate diffusion length based pratio 0, cut gate diffusion length based pratio 0      metal nratio 0, cut nratio 0, metal nratio 0, cut nratio 0
        layer MET1: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09 layer MET1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
        layer MET2: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09 layer MET2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
        layer MET3: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09 layer MET3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 400 3700}
        layer MET4: max ratio 100 max pratio 2.14748e+09 max nratio 2.14748e+09 layer MET4: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 8000 50000}
        layer VIA1: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09   layer VIA1: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
        layer VIA2: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09   layer VIA2: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
        layer VIA3: max ratio 5 max pratio 2.14748e+09 max nratio 2.14748e+09   layer VIA3: max gate length based ratio 0 max gate length based pratio 0 max gate length based nratio 0, diode ratio {0.203 0 83.33 75}
Cell Min-Routing-Layer = MET1
Cell Max-Routing-Layer = MET4
Printing options for 'set_route_zrt_common_options'
-concurrent_redundant_via_mode                          :        reserve_space       
-connect_within_pins_by_layer_name                      :        {{MET1 via_wire_standard_cell_pins} }
-reshield_modified_nets                                 :        reshield            
-wide_macro_pin_as_fat_wire                             :        true                

Printing options for 'set_route_zrt_detail_options'
-antenna                                                :        true                
-default_gate_size                                      :        0.020000            
-diode_libcell_names                                    :        {{diode_cell_hd} }  
-insert_diodes_during_routing                           :        true                
-repair_shorts_over_macros_effort_level                 :        low                 
-timing_driven                                          :        true                
-use_default_width_for_min_area_min_len_stub            :        true                

[Dr init] Elapsed real time: 0:00:03 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Dr init] Stage (MB): Used   83  Alloctr   83  Proc    0 
[Dr init] Total (MB): Used   87  Alloctr   88  Proc 2594 
Warning: No antenna diodes found, or could not link them. (ZRT-302)
Warning: Antenna diode insertion will be off. (ZRT-301)
Total number of nets = 31415, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Routing in incremental mode, starting from iteration 52

*****Start reporting antenna related parameters*****
  Antenna/diode mode:
    Antenna mode 1; diode mode 2
      Metal lay (MET1)0; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA1)1; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET2)1; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA2)2; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET3)2; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 400.000 3700.000 0.000)
      Cut lay (VIA3)3; maxRatio 5.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 83.330 75.000 0.000)
      Metal lay (MET4)3; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000; vector (0.203 0.000 8000.000 50000.000 0.000)
      Cut lay (VIA4)4; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET5)4; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
      Cut lay (VIA5)5; maxRatio 20.000 maxPRatio 2147483647.000 maxNRatio 2147483647.000
      Metal lay (MET6)5; maxRatio 100.000 maxPRatio 2147483648.000 maxNRatio 2147483648.000
  Accumulate from metal to cut == false
  Accumulate from cut to metal == false
  Top lay antenna ratio fix threshold == -1
  Antenna max pin count threshold == -1
  Check PG net == false
  MergeGate == true
  Break antenna to port mode == float
  Break antenna to macro pin mode == normal
*****End reporting antenna related parameters*****
Warning: Skipping antenna analysis for net ADS1292_DRDY. The pin ADS1292_DRDY on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net ADS1292_MISO. The pin ADS1292_MISO on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_CLK. The pin i_CLK on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net i_RSTN. The pin i_RSTN on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SDA. The pin MPR121_SDA on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net MPR121_SCL. The pin MPR121_SCL on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Warning: Skipping antenna analysis for net UART_RXD. The pin UART_RXD on cell khu_sensor_pad does not have enough gate area information. (ZRT-311)
Skipping antenna analysis for 7 nets as they don't have enough gate area info.
Start DR iteration 52: non-uniform partition
Routed  1/15 Partitions, Violations =   41
Routed  2/15 Partitions, Violations =   36
Routed  3/15 Partitions, Violations =   36
Routed  4/15 Partitions, Violations =   35
Routed  5/15 Partitions, Violations =   35
Routed  6/15 Partitions, Violations =   30
Routed  7/15 Partitions, Violations =   28
Routed  8/15 Partitions, Violations =   25
Routed  9/15 Partitions, Violations =   25
Routed  10/15 Partitions, Violations =  21
Routed  11/15 Partitions, Violations =  21
Routed  12/15 Partitions, Violations =  19
Routed  13/15 Partitions, Violations =  18
Routed  14/15 Partitions, Violations =  17
Routed  15/15 Partitions, Violations =  16

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        @@@@ Total number of instance ports with antenna violations =   4

        Diff net spacing : 5
        Less than minimum area : 2
        Short : 8
        Soft spacing : 1

[Iter 52] Elapsed real time: 0:00:04 
[Iter 52] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 52] Stage (MB): Used   90  Alloctr   90  Proc    0 
[Iter 52] Total (MB): Used   94  Alloctr   95  Proc 2594 

End DR iteration 52 with 15 parts

Start DR iteration 53: non-uniform partition
Routed  1/14 Partitions, Violations =   42
Routed  2/14 Partitions, Violations =   41
Routed  3/14 Partitions, Violations =   41
Routed  4/14 Partitions, Violations =   40
Routed  5/14 Partitions, Violations =   40
Routed  6/14 Partitions, Violations =   33
Routed  7/14 Partitions, Violations =   31
Routed  8/14 Partitions, Violations =   28
Routed  9/14 Partitions, Violations =   26
Routed  10/14 Partitions, Violations =  24
Routed  11/14 Partitions, Violations =  19
Routed  12/14 Partitions, Violations =  17
Routed  13/14 Partitions, Violations =  16
Routed  14/14 Partitions, Violations =  16

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        @@@@ Total number of instance ports with antenna violations =   4

        Diff net spacing : 5
        Less than minimum area : 2
        Short : 8
        Soft spacing : 1

[Iter 53] Elapsed real time: 0:00:04 
[Iter 53] Elapsed cpu  time: sys=0:00:00 usr=0:00:04 total=0:00:04
[Iter 53] Stage (MB): Used   90  Alloctr   90  Proc    0 
[Iter 53] Total (MB): Used   94  Alloctr   95  Proc 2594 

End DR iteration 53 with 14 parts

Start DR iteration 54: non-uniform partition
Routed  1/13 Partitions, Violations =   43
Routed  2/13 Partitions, Violations =   39
Routed  3/13 Partitions, Violations =   39
Routed  4/13 Partitions, Violations =   39
Routed  5/13 Partitions, Violations =   39
Routed  6/13 Partitions, Violations =   31
Routed  7/13 Partitions, Violations =   27
Routed  8/13 Partitions, Violations =   25
Routed  9/13 Partitions, Violations =   22
Routed  10/13 Partitions, Violations =  20
Routed  11/13 Partitions, Violations =  17
Routed  12/13 Partitions, Violations =  17
Routed  13/13 Partitions, Violations =  16

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        @@@@ Total number of instance ports with antenna violations =   4

        Diff net spacing : 5
        Less than minimum area : 2
        Short : 8
        Soft spacing : 1

[Iter 54] Elapsed real time: 0:00:05 
[Iter 54] Elapsed cpu  time: sys=0:00:00 usr=0:00:05 total=0:00:05
[Iter 54] Stage (MB): Used   90  Alloctr   90  Proc    0 
[Iter 54] Total (MB): Used   94  Alloctr   95  Proc 2594 

End DR iteration 54 with 13 parts

Start DR iteration 55: non-uniform partition
Routed  1/13 Partitions, Violations =   44
Routed  2/13 Partitions, Violations =   42
Routed  3/13 Partitions, Violations =   34
Routed  4/13 Partitions, Violations =   33
Routed  5/13 Partitions, Violations =   33
Routed  6/13 Partitions, Violations =   33
Routed  7/13 Partitions, Violations =   30
Routed  8/13 Partitions, Violations =   26
Routed  9/13 Partitions, Violations =   24
Routed  10/13 Partitions, Violations =  22
Routed  11/13 Partitions, Violations =  20
Routed  12/13 Partitions, Violations =  18
Routed  13/13 Partitions, Violations =  18

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      18
        @@@@ Total number of instance ports with antenna violations =   4

        Diff net spacing : 5
        Less than minimum area : 2
        Short : 8
        Soft spacing : 1
        Internal-only types : 2

[Iter 55] Elapsed real time: 0:00:06 
[Iter 55] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 55] Stage (MB): Used   90  Alloctr   90  Proc    0 
[Iter 55] Total (MB): Used   94  Alloctr   95  Proc 2594 

End DR iteration 55 with 13 parts

Start DR iteration 56: non-uniform partition
Routed  1/13 Partitions, Violations =   40
Routed  2/13 Partitions, Violations =   39
Routed  3/13 Partitions, Violations =   37
Routed  4/13 Partitions, Violations =   37
Routed  5/13 Partitions, Violations =   37
Routed  6/13 Partitions, Violations =   33
Routed  7/13 Partitions, Violations =   28
Routed  8/13 Partitions, Violations =   27
Routed  9/13 Partitions, Violations =   25
Routed  10/13 Partitions, Violations =  23
Routed  11/13 Partitions, Violations =  19
Routed  12/13 Partitions, Violations =  17
Routed  13/13 Partitions, Violations =  16

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        @@@@ Total number of instance ports with antenna violations =   7

        Diff net spacing : 5
        Less than minimum area : 2
        Short : 8
        Soft spacing : 1

[Iter 56] Elapsed real time: 0:00:06 
[Iter 56] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 56] Stage (MB): Used   90  Alloctr   90  Proc    0 
[Iter 56] Total (MB): Used   94  Alloctr   95  Proc 2594 

End DR iteration 56 with 13 parts

Start DR iteration 57: non-uniform partition
Routed  1/18 Partitions, Violations =   59
Routed  2/18 Partitions, Violations =   53
Routed  3/18 Partitions, Violations =   45
Routed  4/18 Partitions, Violations =   45
Routed  5/18 Partitions, Violations =   45
Routed  6/18 Partitions, Violations =   45
Routed  7/18 Partitions, Violations =   43
Routed  8/18 Partitions, Violations =   41
Routed  9/18 Partitions, Violations =   36
Routed  10/18 Partitions, Violations =  32
Routed  11/18 Partitions, Violations =  30
Routed  12/18 Partitions, Violations =  28
Routed  13/18 Partitions, Violations =  23
Routed  14/18 Partitions, Violations =  22
Routed  15/18 Partitions, Violations =  21
Routed  16/18 Partitions, Violations =  20
Routed  17/18 Partitions, Violations =  19
Routed  18/18 Partitions, Violations =  18

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      18
        @@@@ Total number of instance ports with antenna violations =   5

        Diff net spacing : 5
        Less than minimum area : 3
        Short : 8
        Soft spacing : 1
        Internal-only types : 1

[Iter 57] Elapsed real time: 0:00:07 
[Iter 57] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 57] Stage (MB): Used   90  Alloctr   90  Proc    0 
[Iter 57] Total (MB): Used   94  Alloctr   95  Proc 2594 

End DR iteration 57 with 18 parts

        @@@@ Total nets not meeting constraints =       3

Stop DR since not converging

Information: Discarded 1 drcs of internal-only type. (ZRT-306)
[DR] Elapsed real time: 0:00:07 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR] Stage (MB): Used   79  Alloctr   79  Proc    0 
[DR] Total (MB): Used   82  Alloctr   83  Proc 2594 
[DR: Done] Elapsed real time: 0:00:07 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[DR: Done] Stage (MB): Used   79  Alloctr   79  Proc    0 
[DR: Done] Total (MB): Used   82  Alloctr   83  Proc 2594 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 8 aligned/redundant DRCs. (ZRT-305)

DR finished with 9 violations and 5 instance ports antenna violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9
        Diff net spacing : 1
        Less than minimum area : 3
        Short : 4
        Soft spacing : 1



Total Wire Length =                    1160916 micron
Total Number of Contacts =             250140
Total Number of Wires =                208555
Total Number of PtConns =              741
Total Number of Routed Wires =       208555
Total Routed Wire Length =           1160727 micron
Total Number of Routed Contacts =       250140
        Layer           MET1 :      46850 micron
        Layer           MET2 :     376824 micron
        Layer           MET3 :     498955 micron
        Layer           MET4 :     238287 micron
        Layer           MET5 :          0 micron
        Layer           MET6 :          0 micron
        Via           FVIA45 :          1
        Via            VIA34 :        381
        Via        VIA34_2x1 :      27006
        Via   VIA34(rot)_1x2 :         12
        Via   VIA34(rot)_2x1 :          5
        Via        VIA34_1x2 :       3353
        Via            VIA23 :       2577
        Via       VIA23(rot) :          4
        Via        VIA23_1x2 :      76004
        Via   VIA23(rot)_2x1 :         12
        Via   VIA23(rot)_1x2 :        330
        Via        VIA23_2x1 :      25851
        Via            VIA12 :      75933
        Via       VIA12(rot) :       2980
        Via        VIA12_2x1 :       5115
        Via   VIA12(rot)_1x2 :      10921
        Via   VIA12(rot)_2x1 :       1757
        Via        VIA12_1x2 :      17898

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate = 67.27% (168265 / 250140 vias)
 
    Layer VIA1       = 31.14% (35691  / 114604  vias)
        Weight 1     = 31.14% (35691   vias)
        Un-optimized = 68.86% (78913   vias)
    Layer VIA2       = 97.54% (102197 / 104778  vias)
        Weight 1     = 97.54% (102197  vias)
        Un-optimized =  2.46% (2581    vias)
    Layer VIA3       = 98.76% (30376  / 30757   vias)
        Weight 1     = 98.76% (30376   vias)
        Un-optimized =  1.24% (381     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 
  Total double via conversion rate    = 67.27% (168264 / 250140 vias)
 
    Layer VIA1       = 31.14% (35691  / 114604  vias)
    Layer VIA2       = 97.54% (102197 / 104778  vias)
    Layer VIA3       = 98.76% (30376  / 30757   vias)
    Layer VIA4       =  0.00% (0      / 1       vias)
 
  The optimized via conversion rate based on total routed via count = 67.27% (168265 / 250140 vias)
 
    Layer VIA1       = 31.14% (35691  / 114604  vias)
        Weight 1     = 31.14% (35691   vias)
        Un-optimized = 68.86% (78913   vias)
    Layer VIA2       = 97.54% (102197 / 104778  vias)
        Weight 1     = 97.54% (102197  vias)
        Un-optimized =  2.46% (2581    vias)
    Layer VIA3       = 98.76% (30376  / 30757   vias)
        Weight 1     = 98.76% (30376   vias)
        Un-optimized =  1.24% (381     vias)
    Layer VIA4       = 100.00% (1      / 1       vias)
        Weight 1     = 100.00% (1       vias)
        Un-optimized =  0.00% (0       vias)
 

Total number of nets = 31415
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 9
Total number of antenna violations = 7
Total number of voltage-area violations = no voltage-areas defined
Special ECO iteration 1 ended with 0 qualifying violations.
Topology ECO iteration 1 ended with 0 qualifying violations.
Updating the database ...
Information: RC extraction has been freed. (PSYN-503)
1
# Connect Power & Grounding in extraction and update timing
derive_pg_connection -power_net  $MW_R_POWER_NET    -power_pin  $MW_POWER_PORT
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -ground_net $MW_R_GROUND_NET   -ground_pin $MW_GROUND_PORT
Information: connected 0 power ports and 0 ground ports
1
derive_pg_connection -power_net  $MW_R_POWER_NET    -ground_net $MW_R_GROUND_NET -tie
reconnected total 0 tie highs and 0 tie lows
1
# Intermediate Save
# Use timing driven SnR.
set_route_zrt_global_options -timing_driven true
1
set_route_zrt_track_options  -timing_driven true
1
set_route_zrt_detail_options -timing_driven true
1
save_mw_cel
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
puts "SEC_INFO: CEL was saved. You can open CEL with read_only !!"
SEC_INFO: CEL was saved. You can open CEL with read_only !!
# Running extraction and updating the timing
extract_rc -coupling_cap

Warning: Pin PAD of reference cell phis_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phic_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phob12_p has no physical location. (APL-028)
Warning: Pin PAD of reference cell phbct24_p has no physical location. (APL-028)
  Loading design 'khu_sensor_pad'


Information: Setting a dont_touch attribute on net 'ADS1292_DRDY' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MISO' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_RXD' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_RSTN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/async_rstn_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'i_CLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'async_rstn_glitch_synchronizer/i_CLK' because it is connected to a pad cell. (PSYN-088)
Note - message 'PSYN-086' limit (1) exceeded.  Remainder will be suppressed.
Information: Setting a dont_touch attribute on net 'MPR121_SDA' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'MPR121_SCL' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_CSN' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_START' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_RESET' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_MOSI' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'ADS1292_SCLK' because it is connected to a pad cell. (PSYN-088)
Information: Setting a dont_touch attribute on net 'UART_TXD' because it is connected to a pad cell. (PSYN-088)


Information: Library Manufacturing Grid(GridResolution) : 10
Information: Time Unit from Milkyway design library: 'ns' 
Information: Design Library and main library timing units are matched - 1.000 ns. 
Information: Resistance Unit from Milkyway design library: 'kohm' 
Information: Design Library and main library resistance units are matched - 1.000 kohm. 
Information: Capacitance Unit from Milkyway design library: 'pf' 
Information: Design Library and main library capacitance units are matched - 1.000 pf. 
Warning: Inconsistent library data found for layer GPOLY. (RCEX-018)
Information: Layer MET5 is ignored for resistance and capacitance computation. (RCEX-019)
Information: Layer MET6 is ignored for resistance and capacitance computation. (RCEX-019)
Information: The distance unit in Capacitance and Resistance is 1 micron. (RCEX-007)
Information: The RC model used is detail route TLU+. (RCEX-015)
Information: Start mixed mode parasitic extraction. (RCEX-023)
Information: Start rc extraction...
Information: Parasitic source is LPE. (RCEX-040)
Information: Parasitic mode is RealRC. (RCEX-041)
Information: Extraction derate is 125/125(from scenario func1_wst). (RCEX-043)
Information: Extraction derate is 125/125(from scenario funccts_wst). (RCEX-043)
Information: Coupling capacitances are explicitly created. (RCEX-044)
Information: Start back annotation for parasitic extraction. (RCEX-023)
Information: End back annotation for parasitic extraction. (RCEX-023)
Information: Start timing update for parasitic extraction. (RCEX-023)
Information: End timing update for parasitic extraction. (RCEX-023)
Information: End parasitic extraction. (RCEX-023)
1
update_timing
        Scenario            : func1_wst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : 125/125
Information: Updating design information... (UID-85)

************************************************************
SI options:
Delta Delay Computation:           true
Static Noise Computation:          true
Timing window analysis for SI:     false
Min Delta Delay for SI:            true
Analysis Effort:                   medium
Max Transition Mode:               normal_slew
Static Noise Thresholds:           0.35 (0.37V) above low
                                   0.35 (0.37V) below high
Route xtalk prevention:            true
Route xtalk prevention threshold:  0.25
************************************************************

1
# Report
set REPORTS_STEP_DIR $REPORTS_DIR/${step}
./reports/08_chip_finish
if {[file exist $REPORTS_STEP_DIR]} {
        sh rm -rf $REPORTS_STEP_DIR
}
sh mkdir $REPORTS_STEP_DIR
set legalize_support_phys_only_cell true
true
create_qor_snapshot -show_all -significant_digits 4 -name $step
Current scenario is: func1_wst
Information: Timer is not in zero interconnect delay mode. (TIM-176)
***********************************************
Report          : create_qor_snapshot (08_chip_finish)
Design          : khu_sensor_pad
Version         : N-2017.09
Date            : Tue Nov 17 19:20:30 2020
Time unit       : 1.0e-09 Second(ns)
Capacitance unit: 1.0e-12 Farad(pF)
Voltage unit    : 1 Volt
Power unit      : 1.0e-03 Watt(mW)
Location        : /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot
***********************************************
No. of scenario = 1
s1 = func1_wst
--------------------------------------------------
WNS of each timing group:                       s1 
--------------------------------------------------
**clock_gating_default**                    4.4303 
REGIN                                       8.2468 
REGOUT                                      6.3526 
clk                                         0.0339 
--------------------------------------------------
Setup WNS:                                  0.0339 
Setup TNS:                                     0.0
Number of setup violations:                      0  
Hold WNS:                                   0.0000  
Hold TNS:                                   0.0000  
Number of hold violations:                       0  
Number of max trans violations:                  0  
Number of max cap violations:                    0  
Number of min pulse width violations:            0  
Route drc violations:                           16
--------------------------------------------------
Area:                                        90809
Cell count:                                  29084
Buf/inv cell count:                           5931
Std cell utilization:                       41.19%
CPU/ELAPSE(hr):                          0.03/0.05
Mem(Mb):                                      1029
Host name:                               vlsi-dist.khu.ac.kr
--------------------------------------------------
Histogram:             s1 
--------------------------------------------------
Max violations:         0 
   above ~ -0.7  ---    0 
    -0.6 ~ -0.7  ---    0 
    -0.5 ~ -0.6  ---    0 
    -0.4 ~ -0.5  ---    0 
    -0.3 ~ -0.4  ---    0 
    -0.2 ~ -0.3  ---    0 
    -0.1 ~ -0.2  ---    0 
       0 ~ -0.1  ---    0 
--------------------------------------------------
Min violations:         0 
  -0.06 ~ above  ---    0 
  -0.05 ~ -0.06  ---    0 
  -0.04 ~ -0.05  ---    0 
  -0.03 ~ -0.04  ---    0 
  -0.02 ~ -0.03  ---    0 
  -0.01 ~ -0.02  ---    0 
      0 ~ -0.01  ---    0 
--------------------------------------------------
Current scenario is: func1_wst
Snapshot (08_chip_finish) is created and stored under "/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/snapshot" directory
1
redirect -file $REPORTS_STEP_DIR/snap.rpt       { report_qor_snapshot -name $step -save_as snap.rpt }
redirect -file $REPORTS_STEP_DIR/hfn.rpt { report_net_fanout -threshold 100 }
redirect -file $REPORTS_STEP_DIR/qor.rpt -tee   { report_qor -scenario [all_scenarios] -significant_digits 4 }
Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): func1_wst funccts_wst
Version: N-2017.09
Date   : Tue Nov 17 19:20:30 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            13.0000
  Critical Path Length:        6.9870
  Critical Path Slack:         4.4303
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.9132
  Critical Path Slack:         8.2468
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        4.6674
  Critical Path Slack:         6.3526
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            40.0000
  Critical Path Length:       11.4761
  Critical Path Slack:         0.0339
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6612
  Leaf Cell Count:              29084
  Buf/Inv Cell Count:            5931
  Buf Cell Count:                1548
  Inv Cell Count:                4383
  CT Buf/Inv Cell Count:          600
  Combinational Cell Count:     23697
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      53454.6778
  Noncombinational Area:   37354.6680
  Buf/Inv Area:             6134.6706
  Total Buffer Area:        2102.3284
  Total Inverter Area:      4032.3423
  Macro/Black Box Area:        0.0000
  Net Area:                  847.4182
  Net XLength        :    570872.7500
  Net YLength        :    613398.5625
  -----------------------------------
  Cell Area:               90809.3458
  Design Area:             91656.7640
  Net Length        :    1184271.2500


  Design Rules
  -----------------------------------
  Total Number of Nets:         31653
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:            126.7208
  -----------------------------------------
  Overall Compile Time:            128.1865
  Overall Compile Wall Clock Time: 128.5710

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)


  Scenario: func1_wst  (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)
  Design (Hold)  WNS: 0.0000  TNS: 0.0000  Number of Violating Paths: 0  (with Crosstalk delta delays)

  --------------------------------------------------------------------


1
redirect -file $REPORTS_STEP_DIR/physical.sum -tee { report_design -physical -nosplit }
 
****************************************
Report : design
        -physical
Design : khu_sensor_pad
Version: N-2017.09
Date   : Tue Nov 17 19:20:30 2020
****************************************

        Scenario            : func1_wst
        Parasitic source    : LPE
        Parasitic mode      : RealRC
        Extraction mode     : MIN_MAX
        Extraction derating : 125/125
****************************** P&R Summary ********************************
Date : Tue Nov 17 19:20:30 2020
Machine Host Name: vlsi-dist.khu.ac.kr
Working Directory: /home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis
Library Name:      khu_sensor_pad_08_chip_finish
Cell Name:         khu_sensor_pad.CEL;1
Design Statistics:
    Number of Module Cells:        29028
    Number of Pins:                164100
    Number of IO Pad Cells:        56
    Number of IO Pins:             13
    Number of Nets:                31415
    Average Pins Per Net (Signal): 3.13847

Chip Utilization:
    Total Std Cell Area:           431525.95
    Total Pad Cell Area:           462403.20
    Core Size:     width 1024.76, height 1022.40; area 1047714.62
    Pad Core Size: width 1124.76, height 1124.76; area 1265085.06
    Chip Size:     width 1400.00, height 1400.00; area 1960000.00
    Std cells utilization:         41.19% 
    Cell/Core Ratio:               41.19%
    Cell/Chip Ratio:               45.61%
    Number of Cell Rows:            284

Master Instantiation:
        MasterName      Type    InstCount
        =================================
        ivd1_hd         STD     2849
        fd3qd1_hd       STD     2506
        nd2d1_hd        STD     2041
        fd2qd1_hd       STD     2041
        oa22d1_hd       STD     2029
        xn2d1_hd        STD     1929
        fad1_hd         STD     1740
        nr2d1_hd        STD     1407
        scg2d2_hd       STD     1148
        nid2_hd         STD     1136
        ao22d1_hd       STD     1066
        oa21d1_hd       STD     777
        ivd2_hd         STD     640
        had1_hd         STD     552
        oa211d1_hd      STD     502
        ao21d1_hd       STD     470
        ivd4_hd         STD     417
        nid1_hd         STD     383
        nr4d1_hd        STD     296
        ad2d1_hd        STD     288
        nd3d1_hd        STD     266
        clkxo2d2_hd     STD     230
        nd4d1_hd        STD     210
        nr3d1_hd        STD     201
        ivd6_hd         STD     199
        nr2bd1_hd       STD     194
        or2d1_hd        STD     194
        fd3qd2_hd       STD     194
        nd2bd1_hd       STD     184
        fds2eqd1_hd     STD     181
        cglpd1_hd       STD     174
        clkxo2d1_hd     STD     150
        scg4d1_hd       STD     144
        scg6d1_hd       STD     132
        fd1eqd1_hd      STD     131
        ao211d1_hd      STD     91
        ivd8_hd         STD     91
        mx2d1_hd        STD     88
        scg13d1_hd      STD     85
        ivd12_hd        STD     82
        ivd3_hd         STD     79
        clknd2d4_hd     STD     78
        scg15d1_hd      STD     70
        oa22ad1_hd      STD     66
        fad4_hd         STD     63
        nr2ad1_hd       STD     62
        scg14d1_hd      STD     61
        fd1qd1_hd       STD     56
        oa22d2_hd       STD     55
        scg16d1_hd      STD     53
        nr2d4_hd        STD     52
        nd3bd1_hd       STD     42
        or4d1_hd        STD     42
        scg17d1_hd      STD     42
        clknd2d2_hd     STD     42
        oa21d2_hd       STD     35
        fd2d1_hd        STD     34
        scg20d1_hd      STD     32
        ad4d1_hd        STD     28
        scg5d1_hd       STD     27
        or2d2_hd        STD     26
        xo3d1_hd        STD     23
        fds2d1_hd       STD     21
        ivd16_hd        STD     21
        scg18d1_hd      STD     20
        nr2d2_hd        STD     20
        scg22d1_hd      STD     19
        scg9d1_hd       STD     18
        ad3d1_hd        STD     18
        fad2_hd         STD     17
        ao21d2_hd       STD     16
        scg10d1_hd      STD     15
        scg12d1_hd      STD     15
        oa211d2_hd      STD     15
        nr4d2_hd        STD     14
        fd2qd2_hd       STD     14
        ad2d2_hd        STD     14
        ao22d2_hd       STD     12
        nr2d6_hd        STD     12
        scg20d2_hd      STD     12
        fd2qd4_hd       STD     11
        ao21d4_hd       STD     11
        scg2d1_hd       STD     10
        scg21d1_hd      STD     9
        mx2id1_hd       STD     9
        or3d1_hd        STD     8
        nid4_hd         STD     8
        nid8_hd         STD     8
        scg22d2_hd      STD     8
        ad2d4_hd        STD     8
        nr3ad1_hd       STD     8
        nid12_hd        STD     8
        fds2eqd2_hd     STD     7
        ao22d4_hd       STD     7
        fd1qd2_hd       STD     6
        scg11d1_hd      STD     5
        nd2d2_hd        STD     5
        or2d4_hd        STD     5
        oa21d4_hd       STD     5
        fd1eqd2_hd      STD     5
        nr3d2_hd        STD     4
        ao22ad1_hd      STD     4
        fj2d1_hd        STD     4
        oa22d4_hd       STD     4
        ivd20_hd        STD     4
        scg8d1_hd       STD     3
        nd3d2_hd        STD     3
        nid6_hd         STD     3
        or3d2_hd        STD     3
        nr4d4_hd        STD     3
        nd2d6_hd        STD     3
        mx4d1_hd        STD     2
        nr3d4_hd        STD     2
        or2d8_hd        STD     2
        ad2bd2_hd       STD     2
        xn2d2_hd        STD     2
        or2d6_hd        STD     2
        nd2d4_hd        STD     2
        ad3d2_hd        STD     2
        oa211d4_hd      STD     2
        scg16d2_hd      STD     2
        xo2d4_hd        STD     2
        nid3_hd         STD     2
        oa31d1_hd       STD     1
        oa32d1_hd       STD     1
        clkmx2d1_hd     STD     1
        ao211d2_hd      STD     1
        clknd2d3_hd     STD     1
        fd3d1_hd        STD     1
        ao31d1_hd       STD     1
        scg6d2_hd       STD     1
        or2bd2_hd       STD     1
        ad2bd4_hd       STD     1
        ao211d4_hd      STD     1
        clkad2d2_hd     STD     1
        clknd2d6_hd     STD     1
        ad2d6_hd        STD     1
        ft2d4_hd        STD     1
        ivd24_hd        STD     1
        iofillerh5_p    IO      48
        iofillerh10_p   IO      22
        vssoh_p         IO      12
        vdd33oph_p      IO      10
        vssiph_p        IO      8
        vdd12ih_p       IO      8
        phob12_p        IO      6
        vdd12ih_core_p  IO      5
        iofillerh30_p   IO      4
        phic_p          IO      3
        phbct12_p       IO      2
        phbct24_p       IO      1
        phis_p          IO      1
        =================================

Timing/Optimization Information:

Global Routing Information:
    layer MET1, dir Hor, min width = 0.16, min space = 0.16 pitch = 0.40
    layer MET2, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET3, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET4, dir Ver, min width = 0.20, min space = 0.20 pitch = 0.44
    layer MET5, dir Hor, min width = 0.20, min space = 0.20 pitch = 0.40
    layer MET6, dir Ver, min width = 0.44, min space = 0.44 pitch = 0.88
     
    Average gCell capacity  3.38         on layer (1)    MET1
    Average gCell capacity  5.61         on layer (2)    MET2
    Average gCell capacity  6.34         on layer (3)    MET3
    Average gCell capacity  5.95         on layer (4)    MET4
    Average gCell capacity  6.33         on layer (5)    MET5
    Average gCell capacity  0.00         on layer (6)    MET6
     
    Initial. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
    Initial. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
    Initial. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
     
    phase1. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
    phase1. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
    phase1. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
     
    phase2. Both Dirs: Overflow =  1423 Max = 11 GRCs =   677 (0.22%)
    phase2. H routing: Overflow =   168 Max =  3 (GRCs =  8) GRCs =   135 (0.09%)
    phase2. V routing: Overflow =  1255 Max = 11 (GRCs =  1) GRCs =   542 (0.36%)
     
    Total Wire Length = 133.41
    Layer MET1 wire length = 0.00
    Layer MET2 wire length = 0.00
    Layer MET3 wire length = 133.41
    Layer MET4 wire length = 0.00
    Layer MET5 wire length = 0.00
    Layer MET6 wire length = 0.00
    Total Number of Contacts = 38
    Via VIA12 count = 15
    Via VIA23 count = 23
    Via VIA34 count = 0
    Via VIA45 count = 0
    Via VIA56 count = 0
     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2718

Track Assignment Information:
    Number of wires with overlap after iteration 0 = 27 of 45

    Number of wires with overlap after iteration 1 = 27 of 47

    Total MET1 wire length: 0.0
    Total MET2 wire length: 17.8
    Total MET3 wire length: 135.6
    Total MET4 wire length: 4.0
    Total MET5 wire length: 0.0
    Total MET6 wire length: 0.0
    Total wire length: 157.4

    Elapsed real time: 0:00:00
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:00 total = 0:00:00
    Total Proc Memory(MB): 2718

Detailed Routing Information:
    

    ---------- Detail route ----------

     
    Iteration 52: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        @@@@ Total number of instance ports with antenna violations =   4
     
    Iteration 53: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        @@@@ Total number of instance ports with antenna violations =   4
     
    Iteration 54: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        @@@@ Total number of instance ports with antenna violations =   4
     
    Iteration 55: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      18
        @@@@ Total number of instance ports with antenna violations =   4
     
    Iteration 56: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      16
        @@@@ Total number of instance ports with antenna violations =   7
     
    Iteration 57: DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      18
        @@@@ Total number of instance ports with antenna violations =   5
     
    Elapsed real time: 0:00:07
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:07 total = 0:00:07
    Total Proc Memory(MB): 2594
     
    Cumulative run time upto current stage: Elapsed = 0:00:07 CPU = 0:00:07
     
    DR finished with 0 open nets, of which 0 are frozen
    DR finished with 9 violations
     
    DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      9
        Diff net spacing : 1
        Less than minimum area : 3
        Short : 4
        Soft spacing : 1
    Total number of nets = 31415
    0 open nets, of which 0 are frozen
    Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                     0 ports without pins of 0 cells connected to 0 nets
                                     0 ports of 0 cover cells connected to 0 non-pg nets
    Total number of DRCs = 9
    Total number of antenna violations = 7
    Total number of voltage-area violations = no voltage-areas defined
    

     
    Elapsed real time: 0:00:01
    Elapsed cpu time: sys = 0:00:00 usr = 0:00:01 total = 0:00:01
    Total Proc Memory(MB): 2594
     
    Cumulative run time upto current stage: Elapsed = 0:00:08 CPU = 0:00:08
     
    Total Wire Length =                    1160916 micron
    Total Number of Contacts =             250140
    Total Number of Wires =                208555
    Total Number of PtConns =              741
    Total Number of Routed Wires =       208555
    Total Routed Wire Length =           1160727 micron
    Total Number of Routed Contacts =       250140
        Layer           MET1 :      46850 micron
        Layer           MET2 :     376824 micron
        Layer           MET3 :     498955 micron
        Layer           MET4 :     238287 micron
        Layer           MET5 :          0 micron
        Layer           MET6 :          0 micron
        Via           FVIA45 :          1
        Via            VIA34 :        381
        Via        VIA34_2x1 :      27006
        Via   VIA34(rot)_1x2 :         12
        Via   VIA34(rot)_2x1 :          5
        Via        VIA34_1x2 :       3353
        Via            VIA23 :       2577
        Via       VIA23(rot) :          4
        Via        VIA23_1x2 :      76004
        Via   VIA23(rot)_2x1 :         12
        Via   VIA23(rot)_1x2 :        330
        Via        VIA23_2x1 :      25851
        Via            VIA12 :      75933
        Via       VIA12(rot) :       2980
        Via        VIA12_2x1 :       5115
        Via   VIA12(rot)_1x2 :      10921
        Via   VIA12(rot)_2x1 :       1757
        Via        VIA12_1x2 :      17898
     
    Redundant via conversion report:
    --------------------------------

      Total optimized via conversion rate = 67.27% (168265 / 250140 vias)
     
        Layer VIA1       = 31.14% (35691  / 114604  vias)
            Weight 1     = 31.14% (35691   vias)
            Un-optimized = 68.86% (78913   vias)
        Layer VIA2       = 97.54% (102197 / 104778  vias)
            Weight 1     = 97.54% (102197  vias)
            Un-optimized =  2.46% (2581    vias)
        Layer VIA3       = 98.76% (30376  / 30757   vias)
            Weight 1     = 98.76% (30376   vias)
            Un-optimized =  1.24% (381     vias)
        Layer VIA4       = 100.00% (1      / 1       vias)
            Weight 1     = 100.00% (1       vias)
            Un-optimized =  0.00% (0       vias)
     
      Total double via conversion rate    = 67.27% (168264 / 250140 vias)
     
        Layer VIA1       = 31.14% (35691  / 114604  vias)
        Layer VIA2       = 97.54% (102197 / 104778  vias)
        Layer VIA3       = 98.76% (30376  / 30757   vias)
        Layer VIA4       =  0.00% (0      / 1       vias)
     
      The optimized via conversion rate based on total routed via count = 67.27% (168265 / 250140 vias)
     
        Layer VIA1       = 31.14% (35691  / 114604  vias)
            Weight 1     = 31.14% (35691   vias)
            Un-optimized = 68.86% (78913   vias)
        Layer VIA2       = 97.54% (102197 / 104778  vias)
            Weight 1     = 97.54% (102197  vias)
            Un-optimized =  2.46% (2581    vias)
        Layer VIA3       = 98.76% (30376  / 30757   vias)
            Weight 1     = 98.76% (30376   vias)
            Un-optimized =  1.24% (381     vias)
        Layer VIA4       = 100.00% (1      / 1       vias)
            Weight 1     = 100.00% (1       vias)
            Un-optimized =  0.00% (0       vias)
     

DRC information: 
      Less than minimum area: 3 
      Soft spacing: 1 
      Short: 4 
      Diff net spacing: 1 
      Antenna: 7 
      Total error number: 16

Ring Wiring Statistics:
    metal3 Wire Length(count):               4236.64(4)
    metal4 Wire Length(count):               4212.44(4)
    metal5 Wire Length(count):               2215.42(2)
    metal6 Wire Length(count):               2226.56(2)
  ==============================================
    Total Wire Length(count):               12891.06(12)
    Number of via3 Contacts:              8
    Number of via5 Contacts:              4
  ==============================================
    Total Number of Contacts:       12

Stripe Wiring Statistics:
    metal5 Wire Length(count):              50855.04(48)
    metal6 Wire Length(count):              50564.64(48)
  ==============================================
    Total Wire Length(count):              101419.68(96)
    Number of via3 Contacts:             96
    Number of via4 Contacts:            192
    Number of via5 Contacts:           1248
  ==============================================
    Total Number of Contacts:     1536

User Wiring Statistics:

PG follow-pin Wiring Statistics:
    metal1 Wire Length(count):             435886.87(599)
    metal5 Wire Length(count):                 63.12(304)
  ==============================================
    Total Wire Length(count):              435949.99(903)
    Number of via1 Contacts:           7202
    Number of via2 Contacts:           7145
    Number of via3 Contacts:           7145
    Number of via4 Contacts:           6695
    Number of via5 Contacts:           6358
  ==============================================
    Total Number of Contacts:    34545

Signal Wiring Statistics:
    metal1 Wire Length(count):              46851.27(3020)
    metal2 Wire Length(count):             376995.38(114422)
    metal3 Wire Length(count):             498960.59(73764)
    metal4 Wire Length(count):             238287.31(18527)
  ==============================================
    Total Wire Length(count):             1161094.55(209733)

      Mask Name      Contact Code    Number Of Contacts    Percentage
        via1           VIA12(2)             78913              68.9
        via1_1x2       VIA12(2)             19655              17.2
        via1_2x1       VIA12(2)             16036                14
 Default via for layer via1:                   68.9%
 Yield-optmized via for layer via1:            31.1%

        via2           VIA23(4)              2581              2.46
        via2_2x1       VIA23(4)             26181                25
        via2_1x2       VIA23(4)             76016              72.5
 Default via for layer via2:                   2.46%
 Yield-optmized via for layer via2:            97.5%

        via3           VIA34(6)               381              1.24
        via3_1x2       VIA34(6)              3358              10.9
        via3_2x1       VIA34(6)             27018              87.8
 Default via for layer via3:                   1.24%
 Yield-optmized via for layer via3:            98.8%

        via4          FVIA45(9)                 1               100

 Double Via rate for all layers:           67.3%
  ==============================================
    Total Number of Contacts:    250140

  Horizontal/Vertical Wire Distribution:
    Layer      Hor. Wire (% of Hor.)     Ver. Wire (% of Ver.)
    metal1         46778.35 ( 8.35%)            72.92 ( 0.01%)
    metal2         14583.72 ( 2.60%)        362411.66 (60.33%)
    metal3        496669.35 (88.63%)          2291.24 ( 0.38%)
    metal4          2333.35 ( 0.42%)        235953.96 (39.28%)
  ==============================================================
    Total         560364.77                 600729.78
1
redirect -file $REPORTS_STEP_DIR/vth_use.rpt -tee { report_threshold_voltage_group }
********************************************************************************
                        Threshold Voltage Group Report                         

Vth Group                All                Blackbox           Non-blackbox
Name                    cells                cells                cells
********************************************************************************
undefined           29084 (100.00%)         43 (100.00%)      29041 (100.00%)   
********************************************************************************

Vth Group                All                Blackbox           Non-blackbox
Name                  cell area            cell area            cell area
********************************************************************************
undefined        90809.35 (100.00%)       0.00   (0.00%)   90809.35 (100.00%)   
********************************************************************************
1
redirect -file $REPORTS_STEP_DIR/check_legality { check_legality -verbose }
redirect -file $REPORTS_STEP_DIR/constraints.rpt { report_constraint    -scenario [all_scenarios] -all_violators -nosplit -significant_digits 4 }
redirect -file $REPORTS_STEP_DIR/max_timing.rpt {
        report_timing -significant_digits 4     -delay max -transition_time  -capacitance       -max_paths 20 -nets -input_pins         -physical -attributes -nosplit -derate -crosstalk_delta -derate -path full_clock_expanded
}
redirect -file $REPORTS_STEP_DIR/min_timing.rpt {
        report_timing -significant_digits 4     -delay min -transition_time  -capacitance       -max_paths 20 -nets -input_pins         -physical -attributes -nosplit -crosstalk_delta -derate -path full_clock_expanded
}
report_clock_gating -style > $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating_check -significant_digits 4 >> $REPORTS_STEP_DIR/clock_gating.rpt
report_clock_gating -structure >> $REPORTS_STEP_DIR/clock_gating.rpt
report_timing -max_paths 10 -to [get_pins -hierarchical "clk_gate*"]    > $REPORTS_STEP_DIR/clock_gating_max_paths.rpt
Warning: No pin objects matched 'clk_gate*' (SEL-004)
redirect -file $REPORTS_STEP_DIR/power.rpt {
        report_power -verbose
}
# To verify CRPR
#redirect -file $REPORTS_DIR/${step}/crpr.rpt { report_crpr }
# delete "snapshot" directory called by create_qor_snapshot command
sh rm -rf snapshot/
# Save
change_names -rule verilog -hier
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set verilogout_no_tri true
true
save_mw_cel -as ${TOP_MODULE}
Information: Performing CEL netlist consistency check. (MWDC-118)
Information: CEL consistency check PASSED. (MWDC-119)
Information: Saved design named khu_sensor_pad. (UIG-5)
1
# Check LVS
verify_lvs -max_error 500
Create error cell khu_sensor_pad_lvs.err ...

-- LVS START : --
Total area error in layer 0 is 0.  Elapsed =    0:00:00, CPU =    0:00:00
Total area error in layer 1 is 0.  Elapsed =    0:00:01, CPU =    0:00:01
ERROR : area  [(615.560,137.420), (615.820,137.620)]    0.0520 um sqr.
ERROR : area  [(1047.560,137.420), (1047.820,137.620)]  0.0520 um sqr.
ERROR : area  [(1262.380,751.560), (1262.580,751.820)]  0.0520 um sqr.
ERROR : area  [(108.540,1043.090), (108.740,1043.350)]  0.0520 um sqr.
ERROR : area  [(137.420,1100.180), (137.620,1100.440)]  0.0520 um sqr.
ERROR : area  [(588.180,1262.380), (588.440,1262.580)]  0.0520 um sqr.
ERROR : area  [(940.180,1262.380), (940.440,1262.580)]  0.0520 um sqr.
ERROR : area  [(1204.180,1262.380), (1204.440,1262.580)]        0.0520 um sqr.
Total area error in layer 2 is 8.  Elapsed =    0:00:01, CPU =    0:00:01
ERROR : area  [(626.390,417.920), (626.650,418.120)]    0.0520 um sqr.
ERROR : area  [(108.510,1043.120), (108.770,1043.320)]  0.0520 um sqr.
Total area error in layer 3 is 2.  Elapsed =    0:00:02, CPU =    0:00:01
Total area error in layer 4 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 5 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 6 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 7 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 8 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 9 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 10 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 11 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 12 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 13 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 14 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
Total area error in layer 15 is 0.  Elapsed =    0:00:02, CPU =    0:00:02
ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/spi_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_tx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/uart_rx/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_command_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/r_lstate_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_21_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_22_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_14_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_19_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_20_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_17_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_12_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_6_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_ads_lstate_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_uart_data_rx_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_8_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_18_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_10_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/r_ads_data_out_reg_23_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_ads_clk_counter_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_hpf/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_lpf/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/uart_controller/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/converter_i2f/add_x_2/U2 CO doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/divider_by_2/o_CLK_DIV_2_reg QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_mpr_lstate_reg_0_ Q doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/sensor_core/r_mpr_lstate_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/ads1292_filter/iir_notch/async_rst_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_2_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_0_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_1_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst async_rstn_glitch_synchronizer/async_rstn_synchronizer/I_0 Y doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_4_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_5_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_3_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_6_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_8_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_7_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_16_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_10_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_15_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_9_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_12_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_14_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_11_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst khu_sensor_top/mpr121_controller/i2c_master/delay_reg_reg_13_ QN doesn't connect to any net.

ERROR : OUTPUT PortInst pad21 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad27 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad37 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad2 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad51 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad46 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad43 PO doesn't connect to any net.

ERROR : OUTPUT PortInst pad4 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad9 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad5 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad3 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad13 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad7 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad12 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad6 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad8 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad1 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad35 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad42 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad39 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad34 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad29 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad41 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad31 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad40 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad30 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad38 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad36 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad32 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad25 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad17 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad28 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad23 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad19 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad22 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad18 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad26 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad20 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad15 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad56 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad44 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad55 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad47 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad45 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad54 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad49 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad53 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad48 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad52 CDL doesn't connect to any net.

ERROR : OUTPUT PortInst pad50 CDL doesn't connect to any net.

** Total Floating ports are 119.
** Total Floating Nets are 0.
** Total SHORT Nets are 0.
** Total OPEN Nets are 0.
** Total Electrical Equivalent Error are 0.
** Total Must Joint Error are 0.

-- LVS END : --
Elapsed =    0:00:02, CPU =    0:00:02
Update error cell ...
1
# Write outputs
write_verilog ./outputs/${TOP_MODULE}.vg        -no_corner_pad_cells -no_pad_filler_cells -diode_ports  -no_core_filler_cells -no_flip_chip_bump_cells -wire_declaration
Generating description for top level cell.
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_124_5628_0
Processing module converter_f2i_DP_OP_16_123_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_1
Processing module float_multiplier_0_DP_OP_119_173_3501_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_136_9258_0
Processing module float_adder_0_DP_OP_124_135_3630_0
Processing module float_adder_0_DP_OP_128_133_6503_0
Processing module float_adder_0_DP_OP_127_132_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_1
Processing module float_multiplier_1_DP_OP_119_180_3191_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_1
Processing module float_multiplier_2_DP_OP_119_187_9062_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_1
Processing module float_multiplier_3_DP_OP_119_194_7833_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_151_7776_0
Processing module float_adder_1_DP_OP_124_150_2934_0
Processing module float_adder_1_DP_OP_128_148_9478_0
Processing module float_adder_1_DP_OP_127_147_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_157_130_0
Processing module float_adder_2_DP_OP_124_156_2886_0
Processing module float_adder_2_DP_OP_128_154_1832_0
Processing module float_adder_2_DP_OP_127_153_5618_0
Processing module float_adder_2_DW_cmp_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_1
Processing module float_multiplier_4_DP_OP_119_201_9179_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_1
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_169_7074_0
Processing module float_adder_3_DP_OP_124_168_2670_0
Processing module float_adder_3_DP_OP_128_166_4319_0
Processing module float_adder_3_DP_OP_127_165_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_125_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_3
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_39
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:00, CPU =    0:00:00
Write verilog completed successfully.
1
write_verilog ./outputs/${TOP_MODULE}.sim.v     -no_corner_pad_cells -no_pad_filler_cells -diode_ports  -no_core_filler_cells -no_flip_chip_bump_cells -wire_declaration        -no_tap_cells -no_unconnected_cells
Generating description for top level cell.
Processing module ads1292_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_3
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_2
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_1
Processing module SNPS_CLOCK_GATE_HIGH_spi_master_0
Processing module spi_master_DW01_inc_0
Processing module async_rstn_synchronizer_0
Processing module spi_master
Processing module async_rstn_synchronizer_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_controller_0
Processing module ads1292_controller
Processing module ads1292_filter_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_f2i_0
Processing module converter_f2i_DP_OP_17_124_5628_0
Processing module converter_f2i_DP_OP_16_123_4860_0
Processing module converter_f2i_DW01_sub_0
Processing module converter_f2i
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_hpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_0
Processing module float_multiplier_0_DW_mult_uns_1
Processing module float_multiplier_0_DP_OP_119_173_3501_0
Processing module float_multiplier_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_0_1
Processing module float_multiplier_0
Processing module float_adder_0_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_0
Processing module float_adder_0_DW_cmp_6
Processing module float_adder_0_DP_OP_46_224_9810_0
Processing module float_adder_0_DP_OP_139_212_6578_0
Processing module float_adder_0_DP_OP_125_136_9258_0
Processing module float_adder_0_DP_OP_124_135_3630_0
Processing module float_adder_0_DP_OP_128_133_6503_0
Processing module float_adder_0_DP_OP_127_132_7863_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_0_1
Processing module float_adder_0
Processing module async_rst_synchronizer_0
Processing module async_rstn_synchronizer_2
Processing module iir_hpf
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_0
Processing module float_multiplier_1_DW_mult_uns_1
Processing module float_multiplier_1_DP_OP_119_180_3191_0
Processing module float_multiplier_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_1_1
Processing module float_multiplier_1
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_0
Processing module float_multiplier_2_DW_mult_uns_1
Processing module float_multiplier_2_DP_OP_119_187_9062_0
Processing module float_multiplier_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_2_1
Processing module float_multiplier_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_0
Processing module float_multiplier_3_DW_mult_uns_1
Processing module float_multiplier_3_DP_OP_119_194_7833_0
Processing module float_multiplier_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_3_1
Processing module float_multiplier_3
Processing module float_adder_1_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_0
Processing module float_adder_1_DW_cmp_6
Processing module float_adder_1_DP_OP_46_228_9786_0
Processing module float_adder_1_DP_OP_139_215_3862_0
Processing module float_adder_1_DP_OP_125_151_7776_0
Processing module float_adder_1_DP_OP_124_150_2934_0
Processing module float_adder_1_DP_OP_128_148_9478_0
Processing module float_adder_1_DP_OP_127_147_5666_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_1_1
Processing module float_adder_1
Processing module float_adder_2_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_1
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_0
Processing module float_adder_2_DP_OP_46_232_75_0
Processing module float_adder_2_DP_OP_139_218_18_0
Processing module float_adder_2_DP_OP_125_157_130_0
Processing module float_adder_2_DP_OP_124_156_2886_0
Processing module float_adder_2_DP_OP_128_154_1832_0
Processing module float_adder_2_DP_OP_127_153_5618_0
Processing module float_adder_2_DW_cmp_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_2_2
Processing module float_adder_2
Processing module async_rst_synchronizer_1
Processing module async_rstn_synchronizer_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_8
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_7
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_6
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_5
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_notch_1
Processing module iir_notch
Processing module async_rst_synchronizer_2
Processing module async_rstn_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_4
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_3
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_2
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_1
Processing module SNPS_CLOCK_GATE_HIGH_iir_lpf_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_0
Processing module float_multiplier_4_DW_mult_uns_1
Processing module float_multiplier_4_DP_OP_119_201_9179_0
Processing module float_multiplier_4_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_4_1
Processing module float_multiplier_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_0
Processing module float_multiplier_5_DW_mult_uns_1
Processing module float_multiplier_5_DP_OP_119_208_9725_0
Processing module float_multiplier_5_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_9
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_7
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_6
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_5
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_4
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_3
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_2
Processing module SNPS_CLOCK_GATE_HIGH_float_multiplier_5_1
Processing module float_multiplier_5
Processing module float_adder_3_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_0
Processing module float_adder_3_DW_cmp_6
Processing module float_adder_3_DP_OP_46_236_7011_0
Processing module float_adder_3_DP_OP_139_221_5626_0
Processing module float_adder_3_DP_OP_125_169_7074_0
Processing module float_adder_3_DP_OP_124_168_2670_0
Processing module float_adder_3_DP_OP_128_166_4319_0
Processing module float_adder_3_DP_OP_127_165_6903_0
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_11
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_7
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_6
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_5
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_4
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_3
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_2
Processing module SNPS_CLOCK_GATE_HIGH_float_adder_3_1
Processing module float_adder_3
Processing module iir_lpf
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_4
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_3
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_2
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_1
Processing module SNPS_CLOCK_GATE_HIGH_converter_i2f_0
Processing module converter_i2f_DP_OP_47_125_1108_0
Processing module converter_i2f_DW01_sub_0
Processing module converter_i2f_DW01_inc_0
Processing module converter_i2f
Processing module async_rst_synchronizer_3
Processing module async_rstn_synchronizer_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_7
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_6
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_5
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_4
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_3
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_2
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_1
Processing module SNPS_CLOCK_GATE_HIGH_ads1292_filter_0
Processing module ads1292_filter
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_4
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_mpr121_controller_0
Processing module mpr121_controller_DW01_inc_0
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_3
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_1
Processing module SNPS_CLOCK_GATE_HIGH_i2c_master_0
Processing module i2c_master_DW01_dec_0
Processing module async_rstn_synchronizer_6
Processing module i2c_master
Processing module async_rstn_synchronizer_7
Processing module mpr121_controller
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_5
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_3
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_2
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_1
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_0
Processing module async_rst_synchronizer_4
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_13
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_12
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_11
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_10
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_9
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_8
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_7
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_6
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_39
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_23
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_22
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_19
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_17
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_16
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_15
Processing module SNPS_CLOCK_GATE_HIGH_sensor_core_14
Processing module sensor_core
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_3
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_2
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_controller_0
Processing module SNPS_CLOCK_GATE_HIGH_uart_rx_0
Processing module uart_rx_DW01_inc_0
Processing module async_rst_synchronizer_5
Processing module uart_rx
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_1
Processing module SNPS_CLOCK_GATE_HIGH_uart_tx_0
Processing module uart_tx_DW01_inc_0
Processing module async_rst_synchronizer_6
Processing module uart_tx
Processing module async_rstn_synchronizer_8
Processing module async_rst_synchronizer
Processing module uart_controller
Processing module divider_by_2
Processing module async_rstn_synchronizer_9
Processing module async_rstn_glitch_synchronizer_0
Processing module khu_sensor_top
Processing module async_rstn_synchronizer
Processing module async_rstn_glitch_synchronizer
Processing module khu_sensor_pad
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
1
# It is impossible because layer.map file is damaged!
set_write_stream_options -child_depth 0 -map_layer $STREAM_OUT_MAP      -output_pin {geometry text}     -keep_data_type -max_name_length 128
1
write_stream -lib_name ./mw_db/${TOP_MODULE}_${step} -format gds -cells $TOP_MODULE     ./outputs/${TOP_MODULE}.gds_depth0
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
Error: only one library can be opened as main library. (MWUI-209)
0
set_write_stream_options -child_depth 30 -map_layer $STREAM_OUT_MAP     -output_pin {geometry text}     -keep_data_type -max_name_length 128
1
write_stream -lib_name ./mw_db/${TOP_MODULE}_${step} -format gds -cells $TOP_MODULE     ./outputs/${TOP_MODULE}.${step}.gds_depth30
Warning: No Fill/Notch/Gap cell would be output! (MWSTRM-082)
Error: only one library can be opened as main library. (MWUI-209)
0
write_def -nondefault_rule -rows_tracks_gcells -vias -all_vias -components -pins -blockages     -regions_groups -specialnets -nets -diode_pins -output ./outputs/${TOP_MODULE}.def
Output DEF file
Information: Writing ROWS statement (DDEFW-014)
Information: Completed ROWS statement  (DDEFW-016)
Information: Writing TRACKS statement (DDEFW-014)
Information: Completed TRACKS statement  (DDEFW-016)
Information: Writing GCELLGRID statement (DDEFW-014)
Information: Completed GCELLGRID statement  (DDEFW-016)
Information: Writing VIAS section (DDEFW-014)
Information: Completed VIAS section  (DDEFW-016)
Information: Writing NONDEFAULTRULES statement (DDEFW-014)
Information: Completed NONDEFAULTRULES statement  (DDEFW-016)
Information: Writing COMPONENTS section (DDEFW-014)
Information: Completed COMPONENTS 1000/29158 (DDEFW-015)
Information: Completed COMPONENTS 2000/29158 (DDEFW-015)
Information: Completed COMPONENTS 3000/29158 (DDEFW-015)
Information: Completed COMPONENTS 4000/29158 (DDEFW-015)
Information: Completed COMPONENTS 5000/29158 (DDEFW-015)
Information: Completed COMPONENTS 6000/29158 (DDEFW-015)
Information: Completed COMPONENTS 7000/29158 (DDEFW-015)
Information: Completed COMPONENTS 8000/29158 (DDEFW-015)
Information: Completed COMPONENTS 9000/29158 (DDEFW-015)
Information: Completed COMPONENTS 10000/29158 (DDEFW-015)
Information: Completed COMPONENTS 11000/29158 (DDEFW-015)
Information: Completed COMPONENTS 12000/29158 (DDEFW-015)
Information: Completed COMPONENTS 13000/29158 (DDEFW-015)
Information: Completed COMPONENTS 14000/29158 (DDEFW-015)
Information: Completed COMPONENTS 15000/29158 (DDEFW-015)
Information: Completed COMPONENTS 16000/29158 (DDEFW-015)
Information: Completed COMPONENTS 17000/29158 (DDEFW-015)
Information: Completed COMPONENTS 18000/29158 (DDEFW-015)
Information: Completed COMPONENTS 19000/29158 (DDEFW-015)
Information: Completed COMPONENTS 20000/29158 (DDEFW-015)
Information: Completed COMPONENTS 21000/29158 (DDEFW-015)
Information: Completed COMPONENTS 22000/29158 (DDEFW-015)
Information: Completed COMPONENTS 23000/29158 (DDEFW-015)
Information: Completed COMPONENTS 24000/29158 (DDEFW-015)
Information: Completed COMPONENTS 25000/29158 (DDEFW-015)
Information: Completed COMPONENTS 26000/29158 (DDEFW-015)
Information: Completed COMPONENTS 27000/29158 (DDEFW-015)
Information: Completed COMPONENTS 28000/29158 (DDEFW-015)
Information: Completed COMPONENTS 29000/29158 (DDEFW-015)
Information: Completed COMPONENTS section  (DDEFW-016)
Information: Writing PINS section (DDEFW-014)
Information: Completed PINS section  (DDEFW-016)
Information: Writing SPECIALNETS section (DDEFW-014)
Information: Completed SPECIALNETS section  (DDEFW-016)
Information: Writing NETS section (DDEFW-014)
Information: Completed NETS 1000/31414 (DDEFW-015)
Information: Completed NETS 2000/31414 (DDEFW-015)
Information: Completed NETS 3000/31414 (DDEFW-015)
Information: Completed NETS 4000/31414 (DDEFW-015)
Information: Completed NETS 5000/31414 (DDEFW-015)
Information: Completed NETS 6000/31414 (DDEFW-015)
Information: Completed NETS 7000/31414 (DDEFW-015)
Information: Completed NETS 8000/31414 (DDEFW-015)
Information: Completed NETS 9000/31414 (DDEFW-015)
Information: Completed NETS 10000/31414 (DDEFW-015)
Information: Completed NETS 11000/31414 (DDEFW-015)
Information: Completed NETS 12000/31414 (DDEFW-015)
Information: Completed NETS 13000/31414 (DDEFW-015)
Information: Completed NETS 14000/31414 (DDEFW-015)
Information: Completed NETS 15000/31414 (DDEFW-015)
Information: Completed NETS 16000/31414 (DDEFW-015)
Information: Completed NETS 17000/31414 (DDEFW-015)
Information: Completed NETS 18000/31414 (DDEFW-015)
Information: Completed NETS 19000/31414 (DDEFW-015)
Information: Completed NETS 20000/31414 (DDEFW-015)
Information: Completed NETS 21000/31414 (DDEFW-015)
Information: Completed NETS 22000/31414 (DDEFW-015)
Information: Completed NETS 23000/31414 (DDEFW-015)
Information: Completed NETS 24000/31414 (DDEFW-015)
Information: Completed NETS 25000/31414 (DDEFW-015)
Information: Completed NETS 26000/31414 (DDEFW-015)
Information: Completed NETS 27000/31414 (DDEFW-015)
Information: Completed NETS 28000/31414 (DDEFW-015)
Information: Completed NETS 29000/31414 (DDEFW-015)
Information: Completed NETS 30000/31414 (DDEFW-015)
Information: Completed NETS 31000/31414 (DDEFW-015)
Information: Completed NETS section  (DDEFW-016)
DEF output completed
1
write_sdf ./outputs/$TOP_MODULE.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/VLSI_graduated_2020/2015104027/khu_sensor/03_Physical_Synthesis/outputs/khu_sensor_pad.sdf'. (WT-3)
1
write_sdc ./outputs/$TOP_MODULE.sdc
1
write_parasitics -format SPEF -output ./outputs/${TOP_MODULE}.spef
Information: design is either fully routed or in placement stage.
Writing SPEF to ./outputs/L13_CELL_WST_6LM_DUMMY_V8.0_R_vari_Hole_Rev3.0.tlup_125.khu_sensor_pad.spef ...
1
remove_power_domain -all
Warning: Nothing implicitly matched '*' (SEL-003)
0
ungroup -all -flatten -force
Information: Updating database...
Information: Updating top database 'khu_sensor_pad.CEL;1'. (MWDC-255)
1
set_app_var verilogout_no_tri true
true
write_verilog -no_corner_pad_cells -no_pad_filler_cells -no_core_filler_cells   -no_flip_chip_bump_cells -no_cover_cells -diode_ports -output_net_name_for_tie  -pg_ports -no_tap_cells -no_chip_cells  -split_bus ./outputs/${TOP_MODULE}.lvs.v
Generating description for top level cell.
Processing module khu_sensor_pad
Elapsed =    0:00:01, CPU =    0:00:00
Write verilog completed successfully.
1
start_gui
Information: Visibility is turned ON for cells and cell contents because the task is set to Block Implementation (GUI-026)
Preparing data for query................... 
#exit
icc_shell> report_crpr
Error: Required argument '-to' was not found (CMD-007)
Error: Required argument '-from' was not found (CMD-007)
icc_shell> exit

Thank you...

