// Seed: 798459991
module module_0 (
    input tri1 id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    output tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output supply1 id_8,
    output wand id_9,
    output wire id_10,
    output wand id_11
);
  assign id_4 = 1;
endmodule
module module_1 (
    input  tri0  id_0,
    input  tri1  id_1
    , id_5,
    output uwire id_2,
    output tri1  id_3
);
  logic [7:0] id_6;
  module_0(
      id_1, id_0, id_2, id_1, id_2, id_3, id_1, id_0, id_2, id_3, id_3, id_3
  );
  assign id_6[1] = 1'b0;
endmodule
