
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /users/cad/xilinx/Vitis_HLS/2022.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/users/cad/xilinx/Vitis_HLS/2022.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'jhchen22' on host 'ic22' (Linux_x86_64 version 3.10.0-1160.45.1.el7.x86_64) on Sun Sep 17 16:07:22 CST 2023
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0'
Sourcing Tcl script 'run_hls.tcl'
INFO: [HLS 200-1510] Running: open_project -reset proj_irmb_stage0_kernel 
INFO: [HLS 200-10] Opening and resetting project '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel'.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1510] Running: add_files kernel_iRMB_stage0.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_iRMB_stage0.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_mspatch.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_mspatch.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_DW_conv.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_DW_conv.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_se.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_se.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_proj.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_proj.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb kernel_iRMB_stage0_test.cpp 
INFO: [HLS 200-10] Adding test bench file 'kernel_iRMB_stage0_test.cpp' to the project
INFO: [HLS 200-1510] Running: set_top kernel_irmb_stage0 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-435] Setting 'open_solution -flow_target vivado' configuration: config_interface -m_axi_latency=0
INFO: [HLS 200-1510] Running: set_part xcu250-figd2104-2L-e 
INFO: [HLS 200-1611] Setting target device to 'xcu250-figd2104-2L-e'
INFO: [HLS 200-1510] Running: create_clock -period 50 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 50ns.
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../kernel_iRMB_stage0_test.cpp in debug mode
   Compiling ../../../../kernel_proj.cpp in debug mode
   Compiling ../../../../kernel_se.cpp in debug mode
   Compiling ../../../../kernel_DW_conv.cpp in debug mode
   Compiling ../../../../kernel_mspatch.cpp in debug mode
   Compiling ../../../../kernel_iRMB_stage0.cpp in debug mode
   Generating csim.exe
384
96
768
367.373 560.206 582.81 367.83
660.101 1003.54 1055.35 671.644
855.841 1306.76 1393.41 887.566
625.869 962.043 1031.36 653.759
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 28.23 seconds. CPU system time: 2.52 seconds. Elapsed time: 31.1 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Analyzing design file 'kernel_proj.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_se.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_DW_conv.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_mspatch.cpp' ... 
INFO: [HLS 200-10] Analyzing design file 'kernel_iRMB_stage0.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 122.96 seconds. CPU system time: 7.56 seconds. Elapsed time: 131.45 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_141_3' (kernel_proj.cpp:141:20) in function 'store_result' completely with a factor of 24 (kernel_proj.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_144_4' (kernel_proj.cpp:144:20) in function 'store_result' completely with a factor of 2 (kernel_proj.cpp:134:0)
INFO: [HLS 214-186] Unrolling loop 'In_Channel' (kernel_proj.cpp:120:21) in function 'compute_conv' completely with a factor of 24 (kernel_proj.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_2' (kernel_proj.cpp:73:19) in function 'compute_conv' completely with a factor of 2 (kernel_proj.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_76_3' (kernel_proj.cpp:76:19) in function 'compute_conv' completely with a factor of 24 (kernel_proj.cpp:60:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_48_3' (kernel_proj.cpp:48:19) in function 'load_input' completely with a factor of 24 (kernel_proj.cpp:37:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_250_4' (kernel_se.cpp:250:20) in function 'compute_mul' completely with a factor of 24 (kernel_se.cpp:239:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_228_2' (kernel_se.cpp:228:20) in function 'compute_sigmoid' completely with a factor of 24 (kernel_se.cpp:224:0)
INFO: [HLS 214-186] Unrolling loop 'init_out' (kernel_se.cpp:175:5) in function 'compute_conv_expand' completely with a factor of 24 (kernel_se.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_1' (kernel_se.cpp:178:20) in function 'compute_conv_expand' completely with a factor of 2 (kernel_se.cpp:165:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_152_2' (kernel_se.cpp:152:20) in function 'compute_silu' completely with a factor of 24 (kernel_se.cpp:148:0)
INFO: [HLS 214-186] Unrolling loop 'In_Channel' (kernel_se.cpp:137:13) in function 'compute_conv_reduce' completely with a factor of 24 (kernel_se.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'init_out' (kernel_se.cpp:100:5) in function 'compute_conv_reduce' completely with a factor of 24 (kernel_se.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_1' (kernel_se.cpp:103:20) in function 'compute_conv_reduce' completely with a factor of 2 (kernel_se.cpp:91:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_78_8' (kernel_se.cpp:78:22) in function 'load_input_mean' completely with a factor of 2 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_9' (kernel_se.cpp:81:19) in function 'load_input_mean' completely with a factor of 24 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_63_5' (kernel_se.cpp:63:19) in function 'load_input_mean' completely with a factor of 4 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_66_6' (kernel_se.cpp:66:19) in function 'load_input_mean' completely with a factor of 24 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_69_7' (kernel_se.cpp:69:19) in function 'load_input_mean' completely with a factor of 2 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_46_3' (kernel_se.cpp:46:19) in function 'load_input_mean' completely with a factor of 24 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_49_4' (kernel_se.cpp:49:19) in function 'load_input_mean' completely with a factor of 2 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'init_sum' (kernel_se.cpp:29:5) in function 'load_input_mean' completely with a factor of 2 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_32_1' (kernel_se.cpp:32:19) in function 'load_input_mean' completely with a factor of 24 (kernel_se.cpp:23:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_267_3' (kernel_DW_conv.cpp:267:20) in function 'compute_act' completely with a factor of 24 (kernel_DW_conv.cpp:255:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_6' (kernel_DW_conv.cpp:243:20) in function 'compute_norm' completely with a factor of 24 (kernel_DW_conv.cpp:195:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_225_3' (kernel_DW_conv.cpp:225:20) in function 'compute_norm' completely with a factor of 24 (kernel_DW_conv.cpp:195:0)
INFO: [HLS 214-186] Unrolling loop 'Output_Channel' (kernel_DW_conv.cpp:170:25) in function 'compute_conv' completely with a factor of 24 (kernel_DW_conv.cpp:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_136_6' (kernel_DW_conv.cpp:136:20) in function 'compute_conv' completely with a factor of 24 (kernel_DW_conv.cpp:95:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_80_3' (kernel_DW_conv.cpp:80:19) in function 'compute_padding' completely with a factor of 24 (kernel_DW_conv.cpp:69:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_3' (kernel_DW_conv.cpp:57:19) in function 'load_input' completely with a factor of 24 (kernel_DW_conv.cpp:46:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_194_4' (kernel_mspatch.cpp:194:20) in function 'compute_batchnorm' completely with a factor of 24 (kernel_mspatch.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'output_channel' (kernel_mspatch.cpp:165:25) in function 'compute_conv' completely with a factor of 24 (kernel_mspatch.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'input_channel' (kernel_mspatch.cpp:169:29) in function 'compute_conv' completely with a factor of 3 (kernel_mspatch.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_6' (kernel_mspatch.cpp:132:20) in function 'compute_conv' completely with a factor of 24 (kernel_mspatch.cpp:89:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_4' (kernel_mspatch.cpp:74:19) in function 'padding_input' completely with a factor of 3 (kernel_mspatch.cpp:64:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_52_1' (kernel_mspatch.cpp:52:22) in function 'load_norm' completely with a factor of 24 (kernel_mspatch.cpp:51:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_39_3' (kernel_mspatch.cpp:39:19) in function 'load_input' completely with a factor of 3 (kernel_mspatch.cpp:28:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_3' (kernel_iRMB_stage0.cpp:36:19) in function 'init_out' completely with a factor of 4 (kernel_iRMB_stage0.cpp:25:0)
INFO: [HLS 214-178] Inlining function 'init_out(float*, float*, float*)' into 'kernel_irmb_stage0' (kernel_iRMB_stage0.cpp:51:0)
INFO: [HLS 214-178] Inlining function 'kernel_se' into 'kernel_irmb_stage0' (kernel_iRMB_stage0.cpp:51:0)
INFO: [HLS 214-248] Applying array_partition to 'kernel.8': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'bias.4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'bias.2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'image': Complete partitioning on dimension 1. (kernel_mspatch.cpp:213:8)
INFO: [HLS 214-248] Applying array_partition to 'in_pad': Complete partitioning on dimension 1. (kernel_mspatch.cpp:215:8)
INFO: [HLS 214-248] Applying array_partition to 'conv_result': Complete partitioning on dimension 1. (kernel_mspatch.cpp:217:8)
INFO: [HLS 214-248] Applying array_partition to 'in': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:292:8)
INFO: [HLS 214-248] Applying array_partition to 'in_pad': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:294:8)
INFO: [HLS 214-248] Applying array_partition to 'afterConv': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:296:8)
INFO: [HLS 214-248] Applying array_partition to 'afterNorm': Complete partitioning on dimension 1. (kernel_DW_conv.cpp:298:8)
INFO: [HLS 214-248] Applying array_partition to 'in': Complete partitioning on dimension 1. (kernel_proj.cpp:166:8)
INFO: [HLS 214-248] Applying array_partition to 'out': Complete partitioning on dimension 1. (kernel_proj.cpp:168:8)
INFO: [HLS 214-248] Applying array_partition to 'in.i': Complete partitioning on dimension 1. (kernel_se.cpp:268:8)
INFO: [HLS 214-248] Applying array_partition to 'mean.i': Complete partitioning on dimension 1. (kernel_se.cpp:270:8)
INFO: [HLS 214-248] Applying array_partition to 'reduce_conv.i': Complete partitioning on dimension 1. (kernel_se.cpp:272:8)
INFO: [HLS 214-248] Applying array_partition to 'silu.i': Complete partitioning on dimension 1. (kernel_se.cpp:274:8)
INFO: [HLS 214-248] Applying array_partition to 'expand_conv.i': Complete partitioning on dimension 1. (kernel_se.cpp:276:8)
INFO: [HLS 214-248] Applying array_partition to 'sigmoid.i': Complete partitioning on dimension 1. (kernel_se.cpp:278:8)
INFO: [HLS 214-248] Applying array_partition to 'msp_out': Complete partitioning on dimension 1. (kernel_iRMB_stage0.cpp:57:8)
INFO: [HLS 214-248] Applying array_partition to 'dw_conv_out': Complete partitioning on dimension 1. (kernel_iRMB_stage0.cpp:59:8)
INFO: [HLS 214-248] Applying array_partition to 'se_out': Complete partitioning on dimension 1. (kernel_iRMB_stage0.cpp:61:8)
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_23': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_22': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_21': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_20': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_19': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_18': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_17': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_16': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_15': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_14': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_13': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_12': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_11': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_10': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_9': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_8': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_7': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_6': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_5': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_4': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_3': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_2': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_1': Complete partitioning on dimension 1.
INFO: [HLS 214-248] Applying array_partition to 'kernel.5_0': Complete partitioning on dimension 1.
INFO: [HLS 214-115] Multiple burst reads of length 96 and bit width 32 has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_mspatch.cpp:55:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 9480 seconds. CPU system time: 17.35 seconds. Elapsed time: 9497.72 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 776.172 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 527.66 seconds. CPU system time: 0.8 seconds. Elapsed time: 528.68 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 56.35 seconds. CPU system time: 0.35 seconds. Elapsed time: 57.36 seconds; current allocated memory: 1.445 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_138_2' (kernel_proj.cpp:138) in function 'store_result' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_71_3' (kernel_mspatch.cpp:71) in function 'padding_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_36_2' (kernel_mspatch.cpp:36) in function 'load_input.4' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_45_2' (kernel_proj.cpp:45) in function 'load_input.3' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_54_2' (kernel_DW_conv.cpp:54) in function 'load_input' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_77_2' (kernel_DW_conv.cpp:77) in function 'compute_padding' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_222_2' (kernel_DW_conv.cpp:222) in function 'compute_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_240_5' (kernel_DW_conv.cpp:240) in function 'compute_norm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_70_1' (kernel_proj.cpp:70) in function 'compute_conv.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Out_Column' (kernel_proj.cpp:112) in function 'compute_conv.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_133_5' (kernel_DW_conv.cpp:133) in function 'compute_conv.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Out_Column' (kernel_DW_conv.cpp:157) in function 'compute_conv.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_129_5' (kernel_mspatch.cpp:129) in function 'compute_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'column' (kernel_mspatch.cpp:153) in function 'compute_conv' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_191_3' (kernel_mspatch.cpp:191) in function 'compute_batchnorm' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_264_2' (kernel_DW_conv.cpp:264) in function 'compute_act' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_43_2' (kernel_se.cpp:43) in function 'load_input_mean' automatically.
INFO: [XFORM 203-510] Pipelining loop 'compute_mean' (kernel_se.cpp:26) in function 'load_input_mean' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_149_1' (kernel_se.cpp:149) in function 'compute_silu' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_225_1' (kernel_se.cpp:225) in function 'compute_sigmoid' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_244_2' (kernel_se.cpp:244) in function 'compute_mul' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Batch' (kernel_se.cpp:129) in function 'compute_conv_reduce' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Output_Channel' (kernel_se.cpp:208) in function 'compute_conv_expand' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_33_2' (kernel_iRMB_stage0.cpp:33) in function 'kernel_irmb_stage0' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_244_2' (kernel_se.cpp:244) in function 'compute_mul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Batch' (kernel_se.cpp:129) in function 'compute_conv_reduce' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Output_Channel' (kernel_se.cpp:208) in function 'compute_conv_expand' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Out_Column' (kernel_proj.cpp:112) in function 'compute_conv.2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Out_Column' (kernel_DW_conv.cpp:157) in function 'compute_conv.1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'column' (kernel_mspatch.cpp:153) in function 'compute_conv' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_247_3' (kernel_se.cpp:247) in function 'compute_mul' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Output_Channel' (kernel_se.cpp:133) in function 'compute_conv_reduce' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'In_Channel' (kernel_se.cpp:212) in function 'compute_conv_expand' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Output_Channel' (kernel_proj.cpp:116) in function 'compute_conv.2' completely with a factor of 24.
INFO: [HLS 200-489] Unrolling loop 'Kernel_Row' (kernel_DW_conv.cpp:161) in function 'compute_conv.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Kernel_Col' (kernel_DW_conv.cpp:168) in function 'compute_conv.1' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'kernel_row' (kernel_mspatch.cpp:157) in function 'compute_conv' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'kernel_column' (kernel_mspatch.cpp:161) in function 'compute_conv' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'mean' (kernel_mspatch.cpp:220) automatically.
INFO: [XFORM 203-102] Partitioning array 'var' (kernel_mspatch.cpp:221) automatically.
INFO: [XFORM 203-102] Partitioning array 'gamma' (kernel_mspatch.cpp:222) automatically.
INFO: [XFORM 203-102] Partitioning array 'beta' (kernel_mspatch.cpp:223) automatically.
INFO: [XFORM 203-102] Partitioning array 'image' (kernel_mspatch.cpp:213) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'image.1' (kernel_mspatch.cpp:213) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_pad' (kernel_mspatch.cpp:215) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_pad.1' (kernel_mspatch.cpp:215) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_result' (kernel_mspatch.cpp:217) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'conv_result.1' (kernel_mspatch.cpp:217) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_pad' (kernel_DW_conv.cpp:294) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in_pad_1' (kernel_DW_conv.cpp:294) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'afterConv' (kernel_DW_conv.cpp:296) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'afterConv.1' (kernel_DW_conv.cpp:296) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'afterNorm' (kernel_DW_conv.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'afterNorm.1' (kernel_DW_conv.cpp:298) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in' (kernel_proj.cpp:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in.1' (kernel_proj.cpp:166) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out' (kernel_proj.cpp:168) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'out.1' (kernel_proj.cpp:168) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in' (kernel_se.cpp:268) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'in.2' (kernel_se.cpp:268) in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'mean' (kernel_se.cpp:270) automatically.
INFO: [XFORM 203-102] Partitioning array 'mean.1' (kernel_se.cpp:270) automatically.
INFO: [XFORM 203-102] Partitioning array 'reduce_conv' (kernel_se.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'reduce_conv.1' (kernel_se.cpp:272) automatically.
INFO: [XFORM 203-102] Partitioning array 'silu' (kernel_se.cpp:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'silu.1' (kernel_se.cpp:274) automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_mspatch.1' (kernel_mspatch.cpp:212:5), detected/extracted 5 process function(s): 
	 'load_input.4'
	 'load_norm'
	 'padding_input'
	 'compute_conv'
	 'compute_batchnorm'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_DW_conv' (kernel_DW_conv.cpp:289:5), detected/extracted 5 process function(s): 
	 'load_input'
	 'compute_padding'
	 'compute_conv.1'
	 'compute_norm'
	 'compute_act'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_proj.1' (kernel_proj.cpp:163:5), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'load_input.3'
	 'compute_conv.2'
	 'store_result'.
INFO: [XFORM 203-11] Balancing expressions in function 'padding_input' (kernel_mspatch.cpp:65:19)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'compute_padding' (kernel_DW_conv.cpp:71:19)...3 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 853.3 seconds. CPU system time: 1.75 seconds. Elapsed time: 855.77 seconds; current allocated memory: 2.451 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_135_1' (kernel_proj.cpp:135:32) in function 'store_result'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_68_2' (kernel_mspatch.cpp:68:28) in function 'padding_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_65_1' (kernel_mspatch.cpp:65:31) in function 'padding_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'load_data' (kernel_se.cpp:40:14) in function 'load_input_mean'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_33_1' (kernel_mspatch.cpp:33:28) in function 'load_input.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_mspatch.cpp:30:14) in function 'load_input.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_42_1' (kernel_proj.cpp:42:28) in function 'load_input.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_proj.cpp:39:14) in function 'load_input.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_51_1' (kernel_DW_conv.cpp:51:28) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_in' (kernel_DW_conv.cpp:48:14) in function 'load_input'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_30_1' (kernel_iRMB_stage0.cpp:30:28) in function 'kernel_irmb_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_output' (kernel_iRMB_stage0.cpp:27:14) in function 'kernel_irmb_stage0'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_74_1' (kernel_DW_conv.cpp:74:28) in function 'compute_padding'.
INFO: [XFORM 203-541] Flattening a loop nest 'Padding' (kernel_DW_conv.cpp:71:14) in function 'compute_padding'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_219_1' (kernel_DW_conv.cpp:219:29) in function 'compute_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_output' (kernel_DW_conv.cpp:216:14) in function 'compute_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_237_4' (kernel_DW_conv.cpp:237:29) in function 'compute_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch_norm' (kernel_DW_conv.cpp:234:14) in function 'compute_norm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_241_1' (kernel_se.cpp:241:32) in function 'compute_mul'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_se.cpp:204:14) in function 'compute_conv_expand'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_out' (kernel_proj.cpp:67:14) in function 'compute_conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_proj.cpp:108:18) in function 'compute_conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_proj.cpp:104:14) in function 'compute_conv.2'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_130_4' (kernel_DW_conv.cpp:130:29) in function 'compute_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_output' (kernel_DW_conv.cpp:127:14) in function 'compute_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Out_Row' (kernel_DW_conv.cpp:153:18) in function 'compute_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Batch' (kernel_DW_conv.cpp:149:14) in function 'compute_conv.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_126_4' (kernel_mspatch.cpp:126:29) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'init_out' (kernel_mspatch.cpp:123:14) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'row' (kernel_mspatch.cpp:149:18) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'batch' (kernel_mspatch.cpp:145:14) in function 'compute_conv'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_188_2' (kernel_mspatch.cpp:188:29) in function 'compute_batchnorm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_185_1' (kernel_mspatch.cpp:185:32) in function 'compute_batchnorm'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_261_1' (kernel_DW_conv.cpp:261:29) in function 'compute_act'.
INFO: [XFORM 203-541] Flattening a loop nest 'relu' (kernel_DW_conv.cpp:258:14) in function 'compute_act'.
INFO: [HLS 200-472] Inferring partial write operation for 'image_pad_0.0' (kernel_mspatch.cpp:80:47)
INFO: [HLS 200-472] Inferring partial write operation for 'image_pad_0.0' (kernel_mspatch.cpp:78:47)
INFO: [HLS 200-472] Inferring partial write operation for 'in_0.0' (kernel_se.cpp:52:17)
INFO: [HLS 200-472] Inferring partial write operation for 'in_0.0' (kernel_mspatch.cpp:42:17)
INFO: [HLS 200-472] Inferring partial write operation for 'in_0.0' (kernel_proj.cpp:51:17)
INFO: [HLS 200-472] Inferring partial write operation for 'in_0' (kernel_DW_conv.cpp:60:17)
INFO: [HLS 200-472] Inferring partial write operation for 'in_pad_0.0' (kernel_DW_conv.cpp:86:44)
INFO: [HLS 200-472] Inferring partial write operation for 'in_pad_0.0' (kernel_DW_conv.cpp:84:44)
INFO: [HLS 200-472] Inferring partial write operation for 'afterNorm_0.0' (kernel_DW_conv.cpp:228:24)
INFO: [HLS 200-472] Inferring partial write operation for 'afterNorm_0.0' (kernel_DW_conv.cpp:246:24)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0' (kernel_se.cpp:181:12)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0' (kernel_se.cpp:218:36)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0.0' (kernel_proj.cpp:79:18)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0.0' (kernel_proj.cpp:123:31)
INFO: [HLS 200-472] Inferring partial write operation for 'afterConv_0.0' (kernel_DW_conv.cpp:139:24)
INFO: [HLS 200-472] Inferring partial write operation for 'afterConv_0.0' (kernel_DW_conv.cpp:178:37)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0.0' (kernel_mspatch.cpp:137:41)
INFO: [HLS 200-472] Inferring partial write operation for 'out_0.0' (kernel_mspatch.cpp:172:24)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INTERNAL-INFO: never seen llvm instruction 'dexp'(522)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1554.62 seconds. CPU system time: 2.45 seconds. Elapsed time: 1557.29 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_irmb_stage0' ...
WARNING: [SYN 201-103] Legalizing function name 'load_input.4' to 'load_input_4'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mspatch.1' to 'kernel_mspatch_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.1_Pipeline_init_output_VITIS_LOOP_130_4_VITIS_LOOP_133_5' to 'compute_conv_1_Pipeline_init_output_VITIS_LOOP_130_4_VITIS_LOOP_133_5'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.1_Pipeline_Batch_Out_Row_Out_Column' to 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.1' to 'compute_conv_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_input.3' to 'load_input_3'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.2_Pipeline_init_out_VITIS_LOOP_70_1' to 'compute_conv_2_Pipeline_init_out_VITIS_LOOP_70_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.2_Pipeline_Batch_Out_Row_Out_Column' to 'compute_conv_2_Pipeline_Batch_Out_Row_Out_Column'.
WARNING: [SYN 201-103] Legalizing function name 'compute_conv.2' to 'compute_conv_2'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_proj.1' to 'kernel_proj_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'.
WARNING: [HLS 200-885] The II Violation in module 'load_input_4' (loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'): Unable to schedule bus request operation ('gmem0_load_1_req', kernel_mspatch.cpp:42) on port 'gmem0' (kernel_mspatch.cpp:42) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input_4' (loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'): Unable to schedule bus request operation ('gmem0_load_2_req', kernel_mspatch.cpp:42) on port 'gmem0' (kernel_mspatch.cpp:42) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 12, loop 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3045.8 seconds. CPU system time: 6.09 seconds. Elapsed time: 3052.05 seconds; current allocated memory: 3.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 3.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 3.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 3.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'padding_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_65_1_VITIS_LOOP_68_2_VITIS_LOOP_71_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_65_1_VITIS_LOOP_68_2_VITIS_LOOP_71_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 3.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 3.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_Pipeline_init_out_VITIS_LOOP_126_4_VITIS_LOOP_129_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_out_VITIS_LOOP_126_4_VITIS_LOOP_129_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_out_VITIS_LOOP_126_4_VITIS_LOOP_129_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 3.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 3.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_Pipeline_batch_row_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'batch_row_column'.
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to enforce a carried dependence constraint (II = 1, distance = 16, offset = 1) between 'store' operation ('out_0_0_addr_write_ln172', kernel_mspatch.cpp:172) of variable 'add145_24_2_2', kernel_mspatch.cpp:172 on array 'out_0_0' and 'load' operation ('out_0_0_load', kernel_mspatch.cpp:172) on array 'out_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to schedule 'load' operation ('in_0_0_load_6', kernel_mspatch.cpp:172) on array 'in_0_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to schedule 'load' operation ('in_0_0_load_8', kernel_mspatch.cpp:172) on array 'in_0_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_Pipeline_batch_row_column' (loop 'batch_row_column'): Unable to schedule 'load' operation ('in_0_0_load_10', kernel_mspatch.cpp:172) on array 'in_0_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 32, loop 'batch_row_column'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.47 seconds; current allocated memory: 3.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.07 seconds; current allocated memory: 3.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.988 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 3.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_batchnorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_185_1_VITIS_LOOP_188_2_VITIS_LOOP_191_3': control-flow is too complicated to be pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 854.86 seconds. CPU system time: 1.96 seconds. Elapsed time: 856.79 seconds; current allocated memory: 4.450 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 353.12 seconds. CPU system time: 1 seconds. Elapsed time: 354.8 seconds; current allocated memory: 4.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mspatch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO mean_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO var_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO gamma_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_0 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_1 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_2 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_3 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_4 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_5 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_6 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_7 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_8 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_9 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_10 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_11 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_12 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_13 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_14 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_15 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_16 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_17 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_18 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_19 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_20 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_21 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_22 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
WARNING: [HLS 200-1020] Increasing the depth of FIFO beta_23 (from load_norm_U0 to compute_batchnorm_U0) to 4 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 349.12 seconds. CPU system time: 0.98 seconds. Elapsed time: 351.61 seconds; current allocated memory: 4.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.19 seconds; current allocated memory: 4.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_51_1_VITIS_LOOP_54_2'.
WARNING: [HLS 200-885] The II Violation in module 'load_input' (loop 'init_in_VITIS_LOOP_51_1_VITIS_LOOP_54_2'): Unable to schedule 'store' operation ('in_0_addr_1_write_ln60', kernel_DW_conv.cpp:60) of variable 'tmp_s', kernel_DW_conv.cpp:60 on array 'in_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input' (loop 'init_in_VITIS_LOOP_51_1_VITIS_LOOP_54_2'): Unable to schedule 'store' operation ('in_0_addr_3_write_ln60', kernel_DW_conv.cpp:60) of variable 'tmp_70', kernel_DW_conv.cpp:60 on array 'in_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input' (loop 'init_in_VITIS_LOOP_51_1_VITIS_LOOP_54_2'): Unable to schedule 'store' operation ('in_0_addr_5_write_ln60', kernel_DW_conv.cpp:60) of variable 'tmp_72', kernel_DW_conv.cpp:60 on array 'in_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input' (loop 'init_in_VITIS_LOOP_51_1_VITIS_LOOP_54_2'): Unable to schedule 'store' operation ('in_0_addr_7_write_ln60', kernel_DW_conv.cpp:60) of variable 'tmp_74', kernel_DW_conv.cpp:60 on array 'in_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'load_input' (loop 'init_in_VITIS_LOOP_51_1_VITIS_LOOP_54_2'): Unable to schedule 'store' operation ('in_0_addr_21_write_ln60', kernel_DW_conv.cpp:60) of variable 'tmp_88', kernel_DW_conv.cpp:60 on array 'in_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 12, loop 'init_in_VITIS_LOOP_51_1_VITIS_LOOP_54_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 7.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.64 seconds; current allocated memory: 4.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 4.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'.
WARNING: [HLS 200-885] The II Violation in module 'compute_padding' (loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'): Unable to schedule 'load' operation ('in_0_load_1', kernel_DW_conv.cpp:86) on array 'in_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_padding' (loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'): Unable to schedule 'load' operation ('in_0_load_3', kernel_DW_conv.cpp:86) on array 'in_0' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_padding' (loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'): Unable to schedule 'load' operation ('in_0_load_5', kernel_DW_conv.cpp:86) on array 'in_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_padding' (loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'): Unable to schedule 'load' operation ('in_0_load_7', kernel_DW_conv.cpp:86) on array 'in_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_padding' (loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'): Unable to schedule 'load' operation ('in_0_load_21', kernel_DW_conv.cpp:86) on array 'in_0' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'in_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 12, Depth = 13, loop 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.19 seconds; current allocated memory: 4.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 4.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_1_Pipeline_init_output_VITIS_LOOP_130_4_VITIS_LOOP_133_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_output_VITIS_LOOP_130_4_VITIS_LOOP_133_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_output_VITIS_LOOP_130_4_VITIS_LOOP_133_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1.07 seconds; current allocated memory: 4.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 4.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_Out_Row_Out_Column'.
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_0_load_1', kernel_DW_conv.cpp:178) on array 'in_pad_0_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'in_pad_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_1_load_3', kernel_DW_conv.cpp:178) on array 'in_pad_0_1' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'in_pad_0_1'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_0_load_5', kernel_DW_conv.cpp:178) on array 'in_pad_0_0' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'in_pad_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to schedule 'load' operation ('in_pad_0_0_load_7', kernel_DW_conv.cpp:178) on array 'in_pad_0_0' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'in_pad_0_0'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 12, loop 'Batch_Out_Row_Out_Column'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 89.7 seconds. CPU system time: 0.09 seconds. Elapsed time: 89.91 seconds; current allocated memory: 4.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3.47 seconds. CPU system time: 0 seconds. Elapsed time: 3.53 seconds; current allocated memory: 4.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.48 seconds; current allocated memory: 4.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 4.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_norm_Pipeline_init_output_VITIS_LOOP_219_1_VITIS_LOOP_222_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_output_VITIS_LOOP_219_1_VITIS_LOOP_222_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_output_VITIS_LOOP_219_1_VITIS_LOOP_222_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 4.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 4.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_VITIS_LOOP_240_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_norm_VITIS_LOOP_237_4_VITIS_LOOP_240_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'Batch_norm_VITIS_LOOP_237_4_VITIS_LOOP_240_5'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.39 seconds; current allocated memory: 4.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0 seconds. Elapsed time: 0.98 seconds; current allocated memory: 4.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.36 seconds; current allocated memory: 4.575 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 4.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_act' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'relu_VITIS_LOOP_261_1_VITIS_LOOP_264_2': control-flow is too complicated to be pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2322.41 seconds. CPU system time: 36.34 seconds. Elapsed time: 2358.69 seconds; current allocated memory: 5.655 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 708.12 seconds. CPU system time: 2.62 seconds. Elapsed time: 712.36 seconds; current allocated memory: 5.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 703.5 seconds. CPU system time: 1.86 seconds. Elapsed time: 707.18 seconds; current allocated memory: 5.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.34 seconds. CPU system time: 0 seconds. Elapsed time: 2.41 seconds; current allocated memory: 5.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_mean_Pipeline_load_data_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'load_data_VITIS_LOOP_43_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'load_data_VITIS_LOOP_43_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 8.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 9.18 seconds; current allocated memory: 5.717 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.82 seconds; current allocated memory: 5.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_mean_Pipeline_compute_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'compute_mean'.
WARNING: [HLS 200-880] The II Violation in module 'load_input_mean_Pipeline_compute_mean' (loop 'compute_mean'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('sum', kernel_se.cpp:72) and 'fadd' operation ('sum', kernel_se.cpp:72).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_input_mean_Pipeline_compute_mean' (loop 'compute_mean'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('sum', kernel_se.cpp:72) and 'fadd' operation ('sum', kernel_se.cpp:72).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'load_input_mean_Pipeline_compute_mean' (loop 'compute_mean'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('sum', kernel_se.cpp:72) and 'fadd' operation ('sum', kernel_se.cpp:72).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 5, loop 'compute_mean'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 5.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.78 seconds; current allocated memory: 5.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.07 seconds; current allocated memory: 5.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 5.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch'.
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce' (loop 'Batch'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'fadd' operation ('add1', kernel_se.cpp:143) and 'fadd' operation ('add', kernel_se.cpp:140).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce' (loop 'Batch'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'fadd' operation ('add1', kernel_se.cpp:143) and 'fadd' operation ('add', kernel_se.cpp:140).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce' (loop 'Batch'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'fadd' operation ('add1', kernel_se.cpp:143) and 'fadd' operation ('add', kernel_se.cpp:140).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce' (loop 'Batch'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'fadd' operation ('add1', kernel_se.cpp:143) and 'fadd' operation ('add', kernel_se.cpp:140).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce' (loop 'Batch'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'fadd' operation ('add1', kernel_se.cpp:143) and 'fadd' operation ('add', kernel_se.cpp:140).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce' (loop 'Batch'): Unable to enforce a carried dependence constraint (II = 23, distance = 1, offset = 1) between 'fadd' operation ('add1', kernel_se.cpp:143) and 'fadd' operation ('add', kernel_se.cpp:140).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_reduce' (loop 'Batch'): Unable to enforce a carried dependence constraint (II = 24, distance = 1, offset = 1) between 'fadd' operation ('add1', kernel_se.cpp:143) and 'fadd' operation ('add', kernel_se.cpp:140).
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 25, Depth = 26, loop 'Batch'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 4.9 seconds; current allocated memory: 5.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.32 seconds; current allocated memory: 5.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_silu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_149_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'VITIS_LOOP_149_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.89 seconds; current allocated memory: 5.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 5.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_expand_Pipeline_Batch_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_Output_Channel'.
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_expand_Pipeline_Batch_Output_Channel' (loop 'Batch_Output_Channel'): Unable to enforce a carried dependence constraint (II = 1, distance = 24, offset = 1) between 'store' operation ('out_0_addr_write_ln218', kernel_se.cpp:218) of variable 'add', kernel_se.cpp:218 on array 'out_0' and 'load' operation ('out_0_load', kernel_se.cpp:215) on array 'out_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 26, loop 'Batch_Output_Channel'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.27 seconds; current allocated memory: 5.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 5.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_expand' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 5.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 5.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_sigmoid_Pipeline_VITIS_LOOP_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_225_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_225_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 5.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 5.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0 seconds. Elapsed time: 1.01 seconds; current allocated memory: 5.780 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 5.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_1_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_1_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'in1_0_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_241_1_VITIS_LOOP_244_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_241_1_VITIS_LOOP_244_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 17.8 seconds. CPU system time: 0.08 seconds. Elapsed time: 18.08 seconds; current allocated memory: 5.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 13.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.26 seconds; current allocated memory: 5.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 12.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 13.12 seconds; current allocated memory: 5.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 5.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_input_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_in_VITIS_LOOP_42_1_VITIS_LOOP_45_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_in_VITIS_LOOP_42_1_VITIS_LOOP_45_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.58 seconds; current allocated memory: 5.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 5.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_2_Pipeline_init_out_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_out_VITIS_LOOP_70_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_out_VITIS_LOOP_70_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 5.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 5.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_2_Pipeline_Batch_Out_Row_Out_Column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Batch_Out_Row_Out_Column'.
WARNING: [HLS 200-880] The II Violation in module 'compute_conv_2_Pipeline_Batch_Out_Row_Out_Column' (loop 'Batch_Out_Row_Out_Column'): Unable to enforce a carried dependence constraint (II = 1, distance = 16, offset = 1) between 'store' operation ('out_0_0_addr_write_ln123', kernel_proj.cpp:123) of variable 'add96_22_968', kernel_proj.cpp:123 on array 'out_0_0' and 'load' operation ('out_0_0_load', kernel_proj.cpp:123) on array 'out_0_0'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 26, loop 'Batch_Out_Row_Out_Column'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.13 seconds; current allocated memory: 5.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 2.23 seconds; current allocated memory: 5.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.11 seconds; current allocated memory: 5.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.89 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 5.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_135_1_VITIS_LOOP_138_2'.
WARNING: [HLS 200-885] The II Violation in module 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2' (loop 'VITIS_LOOP_135_1_VITIS_LOOP_138_2'): Unable to schedule bus request operation ('gmem0_addr_1_req', kernel_proj.cpp:147) on port 'gmem0' (kernel_proj.cpp:147) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2' (loop 'VITIS_LOOP_135_1_VITIS_LOOP_138_2'): Unable to schedule bus request operation ('gmem0_addr_2_req', kernel_proj.cpp:147) on port 'gmem0' (kernel_proj.cpp:147) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2' (loop 'VITIS_LOOP_135_1_VITIS_LOOP_138_2'): Unable to schedule bus request operation ('gmem0_addr_3_req', kernel_proj.cpp:147) on port 'gmem0' (kernel_proj.cpp:147) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2' (loop 'VITIS_LOOP_135_1_VITIS_LOOP_138_2'): Unable to schedule bus request operation ('gmem0_addr_4_req', kernel_proj.cpp:147) on port 'gmem0' (kernel_proj.cpp:147) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2' (loop 'VITIS_LOOP_135_1_VITIS_LOOP_138_2'): Unable to schedule bus request operation ('gmem0_addr_35_req', kernel_proj.cpp:147) on port 'gmem0' (kernel_proj.cpp:147) due to limited memory ports (II = 35). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2' (loop 'VITIS_LOOP_135_1_VITIS_LOOP_138_2'): Unable to schedule bus request operation ('gmem0_addr_43_req', kernel_proj.cpp:147) on port 'gmem0' (kernel_proj.cpp:147) due to limited memory ports (II = 43). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2' (loop 'VITIS_LOOP_135_1_VITIS_LOOP_138_2'): Unable to schedule bus request operation ('gmem0_addr_47_req', kernel_proj.cpp:147) on port 'gmem0' (kernel_proj.cpp:147) due to limited memory ports (II = 47). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2022.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 48, Depth = 55, loop 'VITIS_LOOP_135_1_VITIS_LOOP_138_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 4.09 seconds; current allocated memory: 5.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 5.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 5.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 5.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_proj_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.3 seconds; current allocated memory: 5.905 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.84 seconds. CPU system time: 0 seconds. Elapsed time: 1.9 seconds; current allocated memory: 5.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_irmb_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_output_VITIS_LOOP_30_1_VITIS_LOOP_33_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'init_output_VITIS_LOOP_30_1_VITIS_LOOP_33_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 16.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 17.04 seconds; current allocated memory: 6.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 27.48 seconds. CPU system time: 0.13 seconds. Elapsed time: 27.98 seconds; current allocated memory: 6.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_4' pipeline 'init_in_VITIS_LOOP_33_1_VITIS_LOOP_36_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 18.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 18.63 seconds; current allocated memory: 6.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_norm' is 6147 from HDL expression: ((1'b1 == ap_CS_fsm_state103) & (m_axi_gmem1_RVALID == 1'b1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 6.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'padding_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'padding_input' pipeline 'VITIS_LOOP_65_1_VITIS_LOOP_68_2_VITIS_LOOP_71_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'padding_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 6.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_Pipeline_init_out_VITIS_LOOP_126_4_VITIS_LOOP_129_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_Pipeline_init_out_VITIS_LOOP_126_4_VITIS_LOOP_129_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 6.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_Pipeline_batch_row_column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_Pipeline_batch_row_column' pipeline 'batch_row_column' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 130 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 30 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_Pipeline_batch_row_column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 6.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 6.21 seconds; current allocated memory: 6.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_batchnorm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_batchnorm' is 24801 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_5_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_batchnorm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 216.44 seconds. CPU system time: 0.79 seconds. Elapsed time: 217.62 seconds; current allocated memory: 6.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mspatch_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mspatch_1/m_axi_gmem1_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mspatch_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 356.1 seconds. CPU system time: 2.52 seconds. Elapsed time: 360.65 seconds; current allocated memory: 6.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_40064_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_41664_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43264_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_44864_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_46464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48064_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_49664_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_51264_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_52811_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_54411_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_56011_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_57611_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_59211_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_60811_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_62411_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64011_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_65611_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_67211_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_68811_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_70411_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_72011_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_73611_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_75211_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_76811_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.84 seconds. CPU system time: 0.09 seconds. Elapsed time: 8.32 seconds; current allocated memory: 6.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_padding' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_padding' pipeline 'Padding_VITIS_LOOP_74_1_VITIS_LOOP_77_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_padding'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.62 seconds; current allocated memory: 6.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_1_Pipeline_init_output_VITIS_LOOP_130_4_VITIS_LOOP_133_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_1_Pipeline_init_output_VITIS_LOOP_130_4_VITIS_LOOP_133_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.46 seconds; current allocated memory: 6.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column' pipeline 'Batch_Out_Row_Out_Column' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 42 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 72 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_1_Pipeline_Batch_Out_Row_Out_Column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 6.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 6.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 6.44 seconds; current allocated memory: 6.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_norm_Pipeline_init_output_VITIS_LOOP_219_1_VITIS_LOOP_222_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_norm_Pipeline_init_output_VITIS_LOOP_219_1_VITIS_LOOP_222_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 6.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_VITIS_LOOP_240_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_VITIS_LOOP_240_5' pipeline 'Batch_norm_VITIS_LOOP_237_4_VITIS_LOOP_240_5' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_2_max_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_VITIS_LOOP_240_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 6.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_norm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_norm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.44 seconds; current allocated memory: 6.842 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_act' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_act' is 24603 from HDL expression: ap_rst
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_act'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 426.8 seconds. CPU system time: 1.83 seconds. Elapsed time: 428.84 seconds; current allocated memory: 7.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_DW_conv' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_DW_conv'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 717.42 seconds. CPU system time: 3.81 seconds. Elapsed time: 726.15 seconds; current allocated memory: 8.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_mean_Pipeline_load_data_VITIS_LOOP_43_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_1127_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1287_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1448_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1608_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_164_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1768_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1928_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2088_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2248_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2408_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2568_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2729_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_2889_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3049_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3209_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_325_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3369_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3529_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3689_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_3849_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4009_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4169_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4329_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4489_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4649_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4809_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_486_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4969_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5129_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_52810_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_54410_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_56010_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_57610_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_59210_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_60810_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_62410_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64010_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_646_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_65610_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_67210_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_68810_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_70410_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_72010_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_73610_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_75210_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_76810_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_807_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_967_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_mean_Pipeline_load_data_VITIS_LOOP_43_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.4 seconds. CPU system time: 0.13 seconds. Elapsed time: 13.2 seconds; current allocated memory: 8.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_mean_Pipeline_compute_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_input_mean_Pipeline_compute_mean' pipeline 'compute_mean' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_mean_Pipeline_compute_mean'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.43 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 8.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_mean' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 26 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_mean'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.89 seconds; current allocated memory: 8.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_reduce' pipeline 'Batch' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.06 seconds; current allocated memory: 8.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_silu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_silu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 4.37 seconds; current allocated memory: 8.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_expand_Pipeline_Batch_Output_Channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_expand_Pipeline_Batch_Output_Channel' pipeline 'Batch_Output_Channel' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 13 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 25 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_245_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_expand_Pipeline_Batch_Output_Channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.31 seconds; current allocated memory: 8.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_expand' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_expand'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 8.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_sigmoid_Pipeline_VITIS_LOOP_225_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_sigmoid_Pipeline_VITIS_LOOP_225_1' pipeline 'VITIS_LOOP_225_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_1_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_5_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dexp_64ns_64ns_64_3_full_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_sigmoid_Pipeline_VITIS_LOOP_225_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 8.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_sigmoid' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_sigmoid'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.87 seconds; current allocated memory: 8.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_mul' pipeline 'VITIS_LOOP_241_1_VITIS_LOOP_244_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_mul' is 49152 from HDL expression: ((icmp_ln241_fu_17928_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_mul'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 66.23 seconds. CPU system time: 0.85 seconds. Elapsed time: 67.2 seconds; current allocated memory: 10.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 20.79 seconds. CPU system time: 0.35 seconds. Elapsed time: 21.89 seconds; current allocated memory: 10.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_input_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_40064_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_41664_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_43264_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_44864_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_46464_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_48064_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_49664_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_51264_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_52811_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_54411_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_56011_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_57611_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_59211_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_60811_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_62411_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64011_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_65611_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_67211_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_68811_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_70411_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_72011_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_73611_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_75211_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_76811_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_input_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.1 seconds; current allocated memory: 10.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_2_Pipeline_init_out_VITIS_LOOP_70_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_2_Pipeline_init_out_VITIS_LOOP_70_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 10.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_2_Pipeline_Batch_Out_Row_Out_Column' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_conv_2_Pipeline_Batch_Out_Row_Out_Column' pipeline 'Batch_Out_Row_Out_Column' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'compute_conv_2_Pipeline_Batch_Out_Row_Out_Column' is 18432, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)), ((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_full_dsp_1': 288 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_max_dsp_1': 12 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_22_32_1_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_2_Pipeline_Batch_Out_Row_Out_Column'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 10.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_conv_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 8.53 seconds; current allocated memory: 10.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2' pipeline 'VITIS_LOOP_135_1_VITIS_LOOP_138_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.54 seconds; current allocated memory: 10.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_result' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_result'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.97 seconds; current allocated memory: 10.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_proj_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_proj_1/m_axi_gmem0_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_proj_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.31 seconds; current allocated memory: 10.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_irmb_stage0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/in1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/in2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_irmb_stage0/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_irmb_stage0' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'in1', 'in2' and 'out_r' to AXI-Lite port control.
INFO: [RTGEN 206-104] Estimated max fanout for 'kernel_irmb_stage0' is 49152 from HDL expression: (1'b1 == ap_CS_fsm_state3)
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_irmb_stage0'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 40.55 seconds. CPU system time: 0.5 seconds. Elapsed time: 41.31 seconds; current allocated memory: 11.225 GB.
INFO: [HLS 200-741] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mean_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'mean_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'var_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gamma_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_0_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_1_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_2_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_3_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_4_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_5_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_6_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_7_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_8_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_9_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_10_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_11_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_12_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_13_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_14_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_15_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_16_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_17_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_18_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_19_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_20_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_21_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_22_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'beta_23_U(kernel_irmb_stage0_fifo_w32_d4_S)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_DW_conv_in_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_in_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_DW_conv_in_pad_0_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_in_pad_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_DW_conv_in_pad_22_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_in_pad_22_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO kernel_irmb_stage0_kernel_DW_conv_afterConv_0_RAM_AUTO_1R1W_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_afterConv_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO kernel_irmb_stage0_kernel_DW_conv_afterConv_9_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_DW_conv_afterConv_9_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-741] Implementing PIPO kernel_irmb_stage0_kernel_proj_1_in_0_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_kernel_proj_1_in_0_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'buffer_result_c_U(kernel_irmb_stage0_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_in_0_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_in_2_2_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'kernel_irmb_stage0_expand_conv_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 56.37 seconds. CPU system time: 1.3 seconds. Elapsed time: 63.67 seconds; current allocated memory: 11.350 GB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 40.22 seconds. CPU system time: 0.17 seconds. Elapsed time: 40.55 seconds; current allocated memory: 11.475 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_irmb_stage0.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_irmb_stage0.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 27.40 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23242.6 seconds. CPU system time: 95.43 seconds. Elapsed time: 23374.8 seconds; current allocated memory: 10.717 GB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/users/cad/xilinx/Vitis_HLS/2022.1/tps/lnx64/gcc-8.3.0/bin/g++"
   Compiling kernel_iRMB_stage0_test.cpp_pre.cpp.tb.cpp
   Compiling kernel_mspatch.cpp_pre.cpp.tb.cpp
   Compiling kernel_DW_conv.cpp_pre.cpp.tb.cpp
   Compiling kernel_se.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_irmb_stage0.cpp
   Compiling kernel_iRMB_stage0.cpp_pre.cpp.tb.cpp
   Compiling kernel_proj.cpp_pre.cpp.tb.cpp
   Compiling apatb_kernel_irmb_stage0_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
384
96
768
367.373 560.206 582.81 367.83
660.101 1003.54 1055.35 671.644
855.841 1306.76 1393.41 887.566
625.869 962.043 1031.36 653.759
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_vivado_gen_ip.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3244.961 ; gain = 2.023 ; free physical = 44283 ; free virtual = 151590
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/users/cad/xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fcmp_32ns_32ns_1_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fcmp_32ns_32ns_1_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fcmp_32ns_32ns_1_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip'...
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 22:40:49 2023...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /users/cad/xilinx/Vivado/2022.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_kernel_irmb_stage0_top glbl -Oenable_linking_all_libraries -prj kernel_irmb_stage0.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s kernel_irmb_stage0 
Multi-threading is on. Using 62 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fcmp_32ns_32ns_1_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fcmp_32ns_32ns_1_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/ip/xil_defaultlib/kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_expand_conv_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_expand_conv_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_4009_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_4009_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_kernel_irmb_stage0_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_967_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_967_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_5129_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_5129_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_486_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_486_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_VITIS_LOOP_240_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_norm_Pipeline_Batch_norm_VITIS_LOOP_237_4_VITIS_LOOP_240_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_807_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_807_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_245_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_245_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_57611_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_57611_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_56011_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_56011_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_73611_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_73611_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_expand.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_expand
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_4169_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_4169_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_46464_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_46464_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_59211_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_59211_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_act
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_pad_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_pad_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_expand_Pipeline_Batch_Output_Channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_expand_Pipeline_Batch_Output_Channel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_store_result_Pipeline_VITIS_LOOP_135_1_VITIS_LOOP_138_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_3049_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_3049_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_3369_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_3369_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_entry_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_entry_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_52811_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_52811_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_mean_Pipeline_load_data_VITIS_LOOP_43_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_mean_Pipeline_load_data_VITIS_LOOP_43_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_pad_22_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_pad_22_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_40064_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_40064_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_4809_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_4809_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_2248_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_2248_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_64010_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_64010_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_norm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_proj_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_proj_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_164_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_164_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_64011_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_64011_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fifo_w32_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fifo_w32_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fifo_w32_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_43264_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_43264_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_1127_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_1127_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_afterConv_9_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_afterConv_9_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_60811_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_60811_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_norm_Pipeline_init_output_VITIS_LOOP_219_1_VITIS_LOOP_222_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_norm_Pipeline_init_output_VITIS_LOOP_219_1_VITIS_LOOP_222_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_1608_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_1608_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_75210_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_75210_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_51264_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_51264_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_48064_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_48064_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_pad_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_pad_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_22_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_22_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_4489_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_4489_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_60810_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_60810_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_44864_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_44864_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_afterConv_9_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_afterConv_9_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_batchnorm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_batchnorm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_3529_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_3529_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_57610_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_57610_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_Pipeline_init_out_VITIS_LOOP_126_4_VITIS_LOOP_129_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_Pipeline_init_out_VITIS_LOOP_126_4_VITIS_LOOP_129_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_in_2_2_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_in_2_2_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_72011_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_72011_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_54410_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_54410_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_proj_1_in_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_proj_1_in_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_in_pad_22_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_in_pad_22_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_image_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_2889_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_2889_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_1928_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_1928_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_62410_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_62410_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_3209_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_3209_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_3689_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_3689_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_sigmoid.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_sigmoid
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_load
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_store
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_write
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_srl
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem0_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_70410_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_70410_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_75211_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_75211_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_41664_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_41664_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_conv_result_6_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_56010_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_56010_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_store_result.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_store_result
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_2088_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_2088_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_646_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_646_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_1768_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_1768_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_sigmoid_Pipeline_VITIS_LOOP_225_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_sigmoid_Pipeline_VITIS_LOOP_225_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fcmp_32ns_32ns_1_1_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fcmp_32ns_32ns_1_1_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_padding_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_padding_input
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_68811_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_68811_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_2729_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_2729_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_1287_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_1287_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_68810_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_68810_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_Pipeline_batch_row_column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_Pipeline_batch_row_column
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_76810_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_76810_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_afterConv_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_afterConv_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_49664_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_49664_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_4969_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_4969_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_65610_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_65610_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_mean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_mean
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_mul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_reduce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_reduce
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_325_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_325_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_65611_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_65611_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_1448_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_1448_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_73610_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_73610_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_load_input_mean_Pipeline_compute_mean.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_load_input_mean_Pipeline_compute_mean
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_silu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_silu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_load
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_store
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_flushManager
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_write
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_gmem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_padding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_padding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_62411_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_62411_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_mspatch_1_in_pad_0_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_proj_1_in_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_proj_1_in_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_52810_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_52810_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_72010_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_72010_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_in_0_RAM_1WNR_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_in_0_RAM_1WNR_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_4649_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_4649_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_kernel_DW_conv_afterConv_0_RAM_AUTO_1R1W_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_kernel_DW_conv_afterConv_0_RAM_AUTO_1R1W_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_norm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_norm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_3849_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_3849_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_2408_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_2408_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_2568_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_2568_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_67211_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_67211_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fifo_w64_d4_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fifo_w64_d4_S_shiftReg
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_fifo_w64_d4_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_2_Pipeline_init_out_VITIS_LOOP_70_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_2_Pipeline_init_out_VITIS_LOOP_70_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_70411_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_70411_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_4329_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_4329_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_67210_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_67210_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_54411_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_54411_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_76811_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_76811_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_compute_conv_1_Pipeline_init_output_VITIS_LOOP_130_4_VITIS_LOOP_133_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_compute_conv_1_Pipeline_init_output_VITIS_LOOP_130_4_VITIS_LOOP_133_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_mux_59210_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module kernel_irmb_stage0_mux_59210_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 33 differs from formal bit length 32 for port 'm_axis_result_tdata' [/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1.v:29]
WARNING: [VRFC 10-3091] actual bit length 65 differs from formal bit length 64 for port 'm_axis_result_tdata' [/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1.v:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package mult_gen_v12_0_18.dsp_pkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.kernel_irmb_stage0_in_0_RAM_1WNR...
Compiling module xil_defaultlib.kernel_irmb_stage0_in_2_2_RAM_AU...
Compiling module xil_defaultlib.kernel_irmb_stage0_expand_conv_R...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_flow_control_...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_4
Compiling module xil_defaultlib.kernel_irmb_stage0_load_norm
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_22_32_1_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_padding_input
Compiling module xil_defaultlib.kernel_irmb_stage0_flow_control_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu250-...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fadd_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_fadd_32ns_32n...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fmul_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_fmul_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fsub_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_fsub_32ns_32n...
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_w=64,a_fw=53,o...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(a_w=64,a_ew...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fptrunc_64ns_...
Compiling module xil_defaultlib.kernel_irmb_stage0_fptrunc_64ns_...
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="ki...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(a_fw=24,op_delay...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv_exp [\flt_to_flt_conv_exp(r_w=64,r_ew...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_to_flt_conv [\flt_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fpext_32ns_64...
Compiling module xil_defaultlib.kernel_irmb_stage0_fpext_32ns_64...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_14.alignment [\alignment(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=47,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.addsub_dsp [\addsub_dsp(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.addsub [\addsub(c_xdevicefamily="virtexu...]
Compiling architecture rtl of entity floating_point_v7_1_14.align_add [\align_add(c_xdevicefamily="virt...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture rtl of entity floating_point_v7_1_14.mux4 [\mux4(c_xdevicefamily="virtexupl...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq [\compare_eq(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp [\flt_add_exp(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dadd_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_dadd_64ns_64n...
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=45,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=38,length=0)\]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e2_wrapper [\dsp48e2_wrapper(a_width=26,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e2_dbl [\fix_mult_dsp48e2_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dmul_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_dmul_64ns_64n...
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=53,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=54,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div_mant [\flt_div_mant(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=26,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_div [\flt_div(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_ddiv_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_ddiv_64ns_64n...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=51,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=49,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=6,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=43,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=41,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=39,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=37,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=35,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=15,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=15,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=19,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=20,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=21,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=21,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=20,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=22,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=29,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=31,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=28)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=33,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=34,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=35,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=36,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=37,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=38,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=39,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=36,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=40,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=41,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=42,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=43,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=40,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=44,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=45,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=42,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=47,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=44,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=49,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=46,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=50,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=51,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=52,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=53,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=50,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=55,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=56,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=57,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=58,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant_addsub [\flt_sqrt_mant_addsub(c_xdevicef...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_sqrt_mant [\flt_sqrt_mant(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=11,length=2,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_sqrt_exp [\flt_sqrt_exp(c_xdevicefamily="n...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture virtex of entity floating_point_v7_1_14.flt_sqrt [\flt_sqrt(c_xdevicefamily="virte...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dsqrt_64ns_64...
Compiling module xil_defaultlib.kernel_irmb_stage0_dsqrt_64ns_64...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_batch...
Compiling module xil_defaultlib.kernel_irmb_stage0_fifo_w32_d4_S...
Compiling module xil_defaultlib.kernel_irmb_stage0_fifo_w32_d4_S
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_mspatc...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_40064_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_41664_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_43264_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_44864_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_46464_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_48064_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_49664_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_51264_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_52811_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_54411_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_56011_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_57611_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_59211_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_60811_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_62411_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_64011_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_65611_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_67211_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_68811_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_70411_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_72011_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_73611_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_75211_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_76811_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_paddi...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_norm_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_norm_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_norm
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_14.fp_cmp [\fp_cmp(c_xdevicefamily="virtexu...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_fcmp_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_fcmp_32ns_32n...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_act
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_DW_con...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_164_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_4009_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_325_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_4169_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_486_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_4329_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_646_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_4489_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_807_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_4649_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_967_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_4809_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_1127_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_4969_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_1287_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_5129_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_1448_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_52810_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_1608_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_54410_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_1768_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_56010_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_1928_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_57610_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_2088_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_59210_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_2248_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_60810_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_2408_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_62410_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_2568_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_64010_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_2729_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_65610_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_2889_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_67210_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_3049_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_68810_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_3209_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_70410_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_3369_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_72010_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_3529_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_73610_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_3689_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_75210_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_3849_32_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_76810_32_...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_me...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_me...
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_me...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_silu
Compiling module xil_defaultlib.kernel_irmb_stage0_mux_245_32_1_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=104,length=0)\]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=49,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=59,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=105,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_specialcase [\flt_exp_specialcase(c_xdevicefa...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=13,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.delay_s [\delay_s(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.zero_det_sel [\zero_det_sel(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=67,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.shift_msb_first [\shift_msb_first(result_width=67...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=69,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_to_fix_conv [\flt_to_fix_conv(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_ccm [\flt_exp_ccm(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=66,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_e2A [\flt_exp_e2A(c_xdevicefamily="vi...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture dsp48e2_v of entity unisim.DSP48E2 [\DSP48E2(acascreg=0,alumodereg=0...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=26,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=58,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.delay_line [\delay_line(c_xdevicefamily="vir...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.op_resize [\op_resize(ai_width=33,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_18.dsp [\dsp(c_xdevicefamily="virtexuplu...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=71,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.multadd [\multadd(c_xdevicefamily="virtex...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_dp_poly [\flt_exp_dp_poly(c_xdevicefamily...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_exp_e2zmzm1 [\flt_exp_e2zmzm1(c_xdevicefamily...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_14.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110010010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110000111100")(0...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_log_addsub [\flt_log_addsub(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_ne_im [\compare_ne_im(c_xdevicefamily="...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=64)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp_recomb [\flt_exp_recomb(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_exp [\flt_exp(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.kernel_irmb_stage0_dexp_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_dexp_64ns_64n...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_sigmo...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_sigmo...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_mul
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_proj_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_proj_1...
Compiling module xil_defaultlib.kernel_irmb_stage0_entry_proc
Compiling module xil_defaultlib.kernel_irmb_stage0_load_input_3
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_compute_conv_...
Compiling module xil_defaultlib.kernel_irmb_stage0_store_result_...
Compiling module xil_defaultlib.kernel_irmb_stage0_store_result
Compiling module xil_defaultlib.kernel_irmb_stage0_fifo_w64_d4_S...
Compiling module xil_defaultlib.kernel_irmb_stage0_fifo_w64_d4_S
Compiling module xil_defaultlib.kernel_irmb_stage0_kernel_proj_1
Compiling module xil_defaultlib.kernel_irmb_stage0_control_s_axi
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_l...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_t...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_w...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem0_m_axi(C...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_m...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_l...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_s...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_f...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_t...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_w...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi_r...
Compiling module xil_defaultlib.kernel_irmb_stage0_gmem1_m_axi(C...
Compiling module xil_defaultlib.kernel_irmb_stage0
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=17)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=224)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=26)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=3)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=5)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=12)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=25)
Compiling module xil_defaultlib.upc_loop_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=48)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_kernel_irmb_stage0_top
Compiling module work.glbl
Built simulation snapshot kernel_irmb_stage0

****** xsim v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/kernel_irmb_stage0/xsim_script.tcl
# xsim {kernel_irmb_stage0} -autoloadwcfg -tclbatch {kernel_irmb_stage0.tcl}
Time resolution is 1 ps
source kernel_irmb_stage0.tcl
## run all
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8646/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8646/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8646/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8646/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8646/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8646/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8645/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8645/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8645/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8645/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8645/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8645/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8644/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8644/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8644/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8644/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8644/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8644/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8643/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8643/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8643/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8643/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8643/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8643/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8642/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8642/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8642/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8642/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8642/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8642/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8641/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8641/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8641/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8641/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8641/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8641/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8640/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8640/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8640/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8640/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8640/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8640/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8639/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8639/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8639/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8639/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8639/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8639/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8638/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8638/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8638/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8638/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8638/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8638/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8637/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8637/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8637/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8637/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8637/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8637/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8636/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8636/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8636/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8636/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8636/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8636/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8635/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8635/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8635/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8635/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8635/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8635/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8634/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8634/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8634/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8634/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8634/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8634/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8633/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8633/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8633/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8633/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8633/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8633/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8632/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8632/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8632/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8632/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8632/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8632/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8631/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8631/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8631/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8631/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8631/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8631/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8630/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8630/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8630/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8630/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8630/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8630/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8629/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8629/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8629/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8629/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8629/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8629/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8628/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8628/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8628/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8628/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8628/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8628/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8627/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8627/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8627/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8627/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8627/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8627/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8626/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8626/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8626/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8626/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8626/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8626/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8625/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8625/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8625/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8625/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8625/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8625/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8624/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8624/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8624/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8624/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8624/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8624/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8623/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8623/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8623/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8623/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8623/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_sigmoid_fu_19408/grp_compute_sigmoid_Pipeline_VITIS_LOOP_225_1_fu_610/dexp_64ns_64ns_64_3_full_dsp_1_U8623/kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip_u/inst/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/i_no_versal_es1_workaround/DSP/prcs_carryinsel_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "225000"
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 58875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 59875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 60875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 61875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 62875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 63875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 64875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U75/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U76/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U77/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U78/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U79/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U80/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U81/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U82/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U83/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U84/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U85/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U86/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U87/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U88/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U89/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U90/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U91/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U92/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U93/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U94/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U95/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U96/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U97/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U98/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U99/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U100/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U101/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U102/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U103/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U104/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U105/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U106/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U107/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U108/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U109/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U110/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U111/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U112/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U113/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U114/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U115/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U116/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U117/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U118/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U119/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U120/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U121/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U122/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U123/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U124/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U125/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U126/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U127/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U128/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U129/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U130/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U131/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U132/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U133/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U134/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U135/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U136/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U137/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U138/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U139/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U140/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U141/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U142/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U143/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U144/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U145/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U146/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U147/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U148/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U149/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U150/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U151/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U152/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U153/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U154/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U155/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U156/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U157/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U158/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U159/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U160/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U161/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U162/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U163/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U164/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U165/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U166/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U167/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U168/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U169/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U170/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U171/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U172/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U173/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U174/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U175/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U176/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U177/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U178/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U179/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U180/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U181/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U182/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U183/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U184/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U185/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U186/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U187/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U188/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U189/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U190/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U191/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U192/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U193/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 65925 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U194/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U195/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U196/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U197/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U198/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U199/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U200/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U201/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_conv_U0/grp_compute_conv_Pipeline_batch_row_column_fu_212/fadd_32ns_32ns_32_1_full_dsp_1_U202/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66625 ns  Iteration: 219  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 66975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67075 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67525 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 67975 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68425 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 68875 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69325 ns  Iteration: 271  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 69775 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70225 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70675 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 70975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71125 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71575 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 71925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72025 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72475 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 72925 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73375 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 73825 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74275 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 74725 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75175 ns  Iteration: 280  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75625 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 75975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76075 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76525 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 76975 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77475 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 77925 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78375 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 78825 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79275 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 79725 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80175 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80625 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 80975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81075 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81525 ns  Iteration: 239  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 81975 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82425 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 82875 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83325 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 83775 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84225 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84675 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 84975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85125 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85575 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 85925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86025 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86475 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 86925 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87375 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 87825 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88325 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 88775 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89225 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89675 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 89975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90125 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90575 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 90925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91025 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91475 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 91925 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92375 ns  Iteration: 239  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 92825 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93275 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 93725 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94175 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94625 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 94975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95075 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95525 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 95975 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96425 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 96875 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97325 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 97775 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98225 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98675 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 98975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99175 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99625 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 99975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100075 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100525 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100975 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101425 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 101875 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102325 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 102775 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103225 ns  Iteration: 239  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103675 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 103975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104125 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104575 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 104925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105025 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105475 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 105925 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106375 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 106825 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107275 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 107725 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108175 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108625 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 108975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109075 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109525 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 109875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110025 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110475 ns  Iteration: 246  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 110925 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111375 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 111825 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112275 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 112725 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113175 ns  Iteration: 248  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113625 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 113975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114075 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114525 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 114975 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115425 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 115875 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116325 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 116775 ns  Iteration: 238  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117225 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117675 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 117975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118125 ns  Iteration: 248  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118575 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 118925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119025 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119475 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 119925 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120375 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 120875 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121325 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 121775 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122225 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122675 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 122975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123125 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123575 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 123925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124025 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124475 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 124925 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125375 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 125825 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126275 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 126725 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127175 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127625 ns  Iteration: 271  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 127975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128075 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128525 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 128975 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129425 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 129875 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130325 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 130775 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131225 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 131725 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132175 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132625 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 132975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133075 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133525 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 133975 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134425 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 134875 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135325 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 135775 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136225 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136675 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 136975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137125 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137575 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 137925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138025 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138475 ns  Iteration: 271  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 138925 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139375 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 139825 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140275 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 140725 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141175 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141625 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 141975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142075 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142575 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 142925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143025 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143475 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 143925 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144375 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 144825 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145275 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 145725 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146175 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146625 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 146975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147075 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147525 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 147975 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148425 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 148875 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149325 ns  Iteration: 271  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 149775 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150225 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150675 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 150975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151125 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151575 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 151925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152025 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152475 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 152925 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153425 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 153875 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154325 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 154775 ns  Iteration: 246  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155225 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155675 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156125 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156575 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 156925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157025 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157475 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 157925 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158375 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 158825 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159275 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 159725 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160175 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160625 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 160975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161075 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161525 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 161975 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162425 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 162875 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163325 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 163775 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164275 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 164725 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165175 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165625 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 165975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166075 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166525 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 166975 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167425 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 167875 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168325 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 168775 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169225 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169675 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 169975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170125 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170575 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 170925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171025 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171475 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 171925 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172375 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 172825 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173275 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 173725 ns  Iteration: 247  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174175 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174625 ns  Iteration: 270  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 174975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175125 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175575 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 175925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176025 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176475 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 176925 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177375 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 177825 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178275 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 178725 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179175 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179625 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 179975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180075 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180525 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 180975 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181425 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 181875 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182325 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 182775 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183225 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183675 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 183975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184125 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184575 ns  Iteration: 247  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 184925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185025 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185475 ns  Iteration: 270  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 185975 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186425 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 186875 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187325 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 187775 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188225 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188675 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 188975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189125 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189575 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 189925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190025 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190475 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 190925 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191375 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 191825 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192275 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 192725 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193175 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193625 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 193975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194075 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194525 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 194975 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195425 ns  Iteration: 247  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 195875 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196325 ns  Iteration: 270  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 196825 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197275 ns  Iteration: 270  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 197725 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198175 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198625 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 198975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199075 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199525 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 199975 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200425 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 200875 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201325 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 201775 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202225 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202675 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 202975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203125 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203575 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 203925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204025 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204475 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 204925 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205375 ns  Iteration: 275  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 205825 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206275 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 206725 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207175 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207675 ns  Iteration: 37  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 207975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208125 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208575 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 208925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209025 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209475 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 209925 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210375 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 210825 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211275 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 211725 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212175 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212625 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 212975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213075 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213525 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 213975 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214425 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 214875 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215325 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 215775 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216225 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216675 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 216975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217125 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217575 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 217925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218025 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218525 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 218975 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219425 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 219875 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220325 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 220775 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221225 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221675 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 221975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222125 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222575 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 222925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223025 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223475 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 223925 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224375 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 224825 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225275 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 225725 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226175 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226625 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 226975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227075 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227525 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 227975 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228425 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 228875 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229375 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 229825 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230275 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 230725 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231175 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231625 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 231975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232075 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232525 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 232975 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233425 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 233875 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234325 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 234775 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235225 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235675 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 235975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236125 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236575 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 236925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237025 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237475 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 237925 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238375 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 238825 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239275 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 239725 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240225 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240675 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 240975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241125 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241575 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 241925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242025 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242475 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 242925 ns  Iteration: 271  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243375 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 243825 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244275 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 244725 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245175 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245625 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 245975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246075 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246525 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 246975 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247425 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 247875 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248325 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 248775 ns  Iteration: 280  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249225 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249675 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 249975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250125 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250575 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 250925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251075 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251525 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 251975 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252425 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 252875 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253325 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 253775 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254225 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254675 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 254975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255125 ns  Iteration: 239  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255575 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 255925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256025 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256475 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 256925 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257375 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 257825 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258275 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 258725 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259175 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259625 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 259975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260075 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260525 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 260975 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261425 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 261925 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262375 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 262825 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263275 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 263725 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264175 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264625 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 264975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265075 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265525 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 265975 ns  Iteration: 239  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266425 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 266875 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267325 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 267775 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268225 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268675 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 268975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269125 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269575 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 269925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270025 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270475 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 270925 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271375 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 271825 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272275 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 272775 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273225 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273675 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 273975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274125 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274575 ns  Iteration: 244  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 274925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275025 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275475 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 275925 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276375 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 276825 ns  Iteration: 239  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277275 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 277725 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278175 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278625 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 278975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279075 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279525 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 279975 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280425 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 280875 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281325 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 281775 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282225 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282675 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 282975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283125 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283625 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 283975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284075 ns  Iteration: 246  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284525 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 284975 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285425 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 285875 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286325 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 286775 ns  Iteration: 248  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287225 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287675 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 287975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288125 ns  Iteration: 249  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288575 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 288925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289025 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289475 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 289925 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290375 ns  Iteration: 238  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 290825 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291275 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 291725 ns  Iteration: 248  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292175 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292625 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 292975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293075 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293525 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 293975 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294475 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 294925 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295375 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 295825 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296275 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 296725 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297175 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297625 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 297975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298075 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298525 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 298975 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299425 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 299875 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300325 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 300775 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301225 ns  Iteration: 271  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301675 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 301975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302125 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302575 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 302925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303025 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303475 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 303925 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304375 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 304825 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305325 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 305775 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306225 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306675 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 306975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307125 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307575 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 307925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308025 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308475 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 308925 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309375 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 309825 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310275 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 310725 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311175 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311625 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 311975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312075 ns  Iteration: 271  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312525 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 312975 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313425 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 313875 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314325 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 314775 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315225 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315675 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 315975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316175 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316625 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 316975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317075 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317525 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 317975 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318425 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 318875 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319325 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 319775 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320225 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320675 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 320975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321125 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321575 ns  Iteration: 277  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 321925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322025 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322475 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 322925 ns  Iteration: 271  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323375 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 323825 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324275 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 324725 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325175 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325625 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 325975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326075 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326525 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 326875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327025 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327475 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 327925 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328375 ns  Iteration: 246  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 328825 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329275 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 329725 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330175 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330625 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 330975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331075 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331525 ns  Iteration: 269  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 331975 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332425 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 332875 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333325 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 333775 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334225 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334675 ns  Iteration: 267  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 334975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335125 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335575 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 335925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336025 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336475 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 336925 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337375 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 337875 ns  Iteration: 30  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338325 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 338775 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339225 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339675 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 339975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340125 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340575 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 340925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341025 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341475 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 341925 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342375 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 342825 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343275 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 343725 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344175 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344625 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 344975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345075 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345525 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 345975 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346425 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 346875 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347325 ns  Iteration: 247  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 347775 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348225 ns  Iteration: 270  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 348725 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349175 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349625 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 349975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350075 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350525 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 350975 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351425 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 351875 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352325 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 352775 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353225 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353675 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 353975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354125 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354575 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 354925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355025 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355475 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 355925 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356375 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 356825 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357275 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 357725 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358175 ns  Iteration: 247  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358625 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 358975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359075 ns  Iteration: 270  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359575 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 359925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360025 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360475 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 360925 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361375 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 361825 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362275 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 362725 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363175 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363625 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 363975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364075 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364525 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 364975 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365425 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 365875 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366325 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 366775 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367225 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367675 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 367975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368125 ns  Iteration: 256  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368575 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 368925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369025 ns  Iteration: 247  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369475 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 369925 ns  Iteration: 270  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370425 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 370875 ns  Iteration: 270  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371325 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 371775 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372225 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372675 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 372975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373125 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373575 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 373925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374025 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374475 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 374925 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375375 ns  Iteration: 273  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 375825 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376275 ns  Iteration: 252  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 376725 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377175 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377625 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 377975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378075 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378525 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 378975 ns  Iteration: 275  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379425 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 379875 ns  Iteration: 263  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380325 ns  Iteration: 262  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 380775 ns  Iteration: 255  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381275 ns  Iteration: 37  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 381725 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382175 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382625 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 382975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383075 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383525 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 383975 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384425 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 384875 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385325 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 385775 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386225 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386675 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 386975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387125 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387575 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 387925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388025 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388475 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 388925 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389375 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 389825 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390275 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 390725 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391175 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391625 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 391975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392125 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392575 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 392925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393025 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393475 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 393925 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394375 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 394825 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395275 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 395725 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396175 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396625 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 396975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397075 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397525 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 397975 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398425 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 398875 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399325 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 399775 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400225 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400675 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 400975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401125 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401575 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 401925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402025 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402475 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 402975 ns  Iteration: 34  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403425 ns  Iteration: 261  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 403875 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404325 ns  Iteration: 254  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 404775 ns  Iteration: 250  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405075001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405125 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405225 ns  Iteration: 245  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405525001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405575 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405675 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 405975001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406025 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406125 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406425001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406475 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406575 ns  Iteration: 260  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406875001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 406925 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407025 ns  Iteration: 264  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407325001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407375 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407475 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407775001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407825 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 407925 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408225001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408275 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408375 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408675001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408725 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 408825 ns  Iteration: 268  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409125001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409175 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409275 ns  Iteration: 259  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409575001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409625 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 409725 ns  Iteration: 265  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410025001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410075 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410175 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410475001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410525 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410625 ns  Iteration: 257  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410925001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 410975 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411075 ns  Iteration: 253  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411375001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411425 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411525 ns  Iteration: 274  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411825001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411875 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 411975 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412275001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412325 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412425 ns  Iteration: 251  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412725001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412775 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 412875 ns  Iteration: 266  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413175001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413225 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413325 ns  Iteration: 258  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/fsub_32ns_32ns_32_1_full_dsp_1_U351/kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413625001 ps  Iteration: 13  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dmul_64ns_64ns_64_2_max_dsp_1_U425/kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip_u/inst/i_synth/mult/OP/i_non_prim/R_AND_R/logic/R_AND_R/dsp48_e1/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 413675 ns  Iteration: 19  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_mspatch_1_fu_16112/compute_batchnorm_U0/dadd_64ns_64ns_64_1_full_dsp_1_U401/kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/i_no_versal_es1_workaround/dsp48e1_add/DSP48E1_ADD/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 478875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 479875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 480875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 481875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 482875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 483875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 484875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 485875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486125 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3184/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3185/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3186/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3187/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3188/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3189/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3190/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3191/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3192/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3193/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3194/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3195/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3196/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3197/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3198/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3199/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3200/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3201/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3202/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3203/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3204/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3205/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3206/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486325 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3207/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3208/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3224/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3225/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3226/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3227/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3209/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3210/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3211/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3212/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3213/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3214/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3215/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3216/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3217/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3218/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3219/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3220/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3221/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3222/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 486425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_DW_conv_fu_16890/compute_conv_1_U0/grp_compute_conv_1_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U3223/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7244/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7245/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7246/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7247/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7248/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7249/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7250/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7251/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7252/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7253/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7254/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7255/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7256/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7257/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7258/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7259/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7260/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7261/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 532175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7262/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8157/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8158/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8159/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8160/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8161/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8162/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8163/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8164/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8165/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8166/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8167/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8168/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8169/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8170/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8171/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8172/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8173/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8174/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8175/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8176/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8177/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8178/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8179/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 534825 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_reduce_fu_19250/fadd_32ns_32ns_32_1_full_dsp_1_U8180/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 536825 ns  Iteration: 16  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8386/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 540525 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8374/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 540575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8375/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 540675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8376/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 540775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8377/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 540875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8378/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 540975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8379/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 541075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8380/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 541175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8381/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 541275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8382/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 541375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8383/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 541475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8384/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 541575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_compute_conv_expand_fu_19354/grp_compute_conv_expand_Pipeline_Batch_Output_Channel_fu_896/fadd_32ns_32ns_32_1_full_dsp_1_U8385/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 543025 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7243/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 543175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7241/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 543175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7242/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 543375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7239/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 543375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7240/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 543425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7237/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 543425 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7238/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 543625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7237/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 543625 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_load_input_mean_fu_18430/grp_load_input_mean_Pipeline_compute_mean_fu_7992/fadd_32ns_32ns_32_1_full_dsp_1_U7238/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10528/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10529/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10530/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10531/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10532/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10533/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10534/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10535/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10536/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10537/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10538/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10539/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10540/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10541/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10542/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10543/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10544/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10545/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10546/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10547/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10548/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10549/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10550/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10551/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10552/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10553/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10554/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10555/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10556/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10557/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10558/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10559/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10560/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10561/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10562/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10563/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10564/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10565/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10566/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10567/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10568/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10569/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10570/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10571/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10572/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10573/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10574/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10575/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10576/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10577/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10578/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10579/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10580/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10581/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10582/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10583/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10584/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10585/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10586/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10587/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10588/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10589/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10590/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10591/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10592/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10593/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10594/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10595/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10596/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10597/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10598/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549875 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10599/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10600/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10601/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10602/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10603/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10604/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10605/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10606/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10607/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10608/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10609/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10610/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10611/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10612/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10613/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10614/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10615/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10616/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10617/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10618/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10619/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10620/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10621/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10622/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 549975 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10623/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10624/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10625/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10626/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10627/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10628/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10629/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10630/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10631/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10632/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10633/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10634/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10635/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10636/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10637/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10638/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10639/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10640/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10641/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10642/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10643/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10644/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10645/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10646/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550075 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10647/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10648/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10649/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10650/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10651/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10652/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10653/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10654/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10655/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10656/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10657/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10658/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10659/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10660/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10661/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10662/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10663/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10664/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10665/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10666/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10667/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10668/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10669/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10670/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550175 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10671/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10672/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10673/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10674/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10675/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10676/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10677/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10678/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10679/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10680/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10681/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10682/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10683/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10684/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10685/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10686/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10687/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10688/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10689/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10690/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10691/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10692/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10693/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10694/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550275 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10695/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10696/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10697/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10698/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10699/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10700/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10701/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10702/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10703/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10704/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10705/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10706/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10707/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10708/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10709/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10710/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10711/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10712/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10713/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10714/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10715/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10716/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10717/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10718/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550375 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10719/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10720/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10721/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10722/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10723/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10724/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10725/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10726/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10727/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10728/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10729/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10730/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10731/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10732/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10733/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10734/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10735/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10736/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10737/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10738/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10739/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10740/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10741/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10742/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550475 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10743/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10744/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10745/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10746/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10747/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10748/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10749/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10750/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10751/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10752/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10753/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10754/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10755/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10756/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10757/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10758/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10759/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10760/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10761/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10762/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10763/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10764/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10765/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10766/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550575 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10767/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10768/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10769/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10770/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10771/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10772/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10773/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10774/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10775/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10776/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10777/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10778/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10779/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10780/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10781/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10782/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10783/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10784/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10785/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10786/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10787/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10788/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10789/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10790/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550675 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10791/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10792/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10793/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10794/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10795/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10796/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10797/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10798/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10799/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10800/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10801/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10802/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10803/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10804/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10805/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10806/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10807/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10808/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10809/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10810/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10811/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10812/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10813/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10814/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 550775 ns  Iteration: 18  Process: /apatb_kernel_irmb_stage0_top/AESL_inst_kernel_irmb_stage0/grp_kernel_proj_1_fu_20260/compute_conv_2_U0/grp_compute_conv_2_Pipeline_Batch_Out_Row_Out_Column_fu_296/fadd_32ns_32ns_32_1_full_dsp_1_U10815/kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip_u/inst/i_synth/addsub_op/ADDSUB/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/i_no_versal_es1_workaround/DSP/prcs_opmode_drc  File: /users/cad/xilinx/Vivado/2022.1/data/vhdl/src/unisims/primitive/DSP48E1.vhd
// RTL Simulation : 1 / 1 [100.00%] @ "660275000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 660575 ns : File "/users/student/mr111/jhchen22/ViT_HLS/iRMB_stage0/proj_irmb_stage0_kernel/solution1/sim/verilog/kernel_irmb_stage0.autotb.v" Line 641
run: Time (s): cpu = 00:00:00.18 ; elapsed = 00:06:23 . Memory (MB): peak = 2642.383 ; gain = 0.000 ; free physical = 43030 ; free virtual = 150832
## quit
INFO: xsimkernel Simulation Memory Usage: 1738036 KB (Peak: 1968452 KB), Simulation CPU Usage: 385310 ms
INFO: [Common 17-206] Exiting xsim at Sun Sep 17 23:02:50 2023...
INFO: [COSIM 212-316] Starting C post checking ...
384
96
768
367.373 560.206 582.81 367.83
660.101 1003.54 1055.35 671.644
855.841 1306.76 1393.41 887.566
625.869 962.043 1031.36 653.759
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3100.41 seconds. CPU system time: 588.53 seconds. Elapsed time: 1524.13 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: export_design 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 3247.902 ; gain = 2.023 ; free physical = 43415 ; free virtual = 151303
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/users/cad/xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dadd_64ns_64ns_64_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_ddiv_64ns_64ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dexp_64ns_64ns_64_3_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dmul_64ns_64ns_64_2_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_dsqrt_64ns_64ns_64_5_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fadd_32ns_32ns_32_1_full_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fcmp_32ns_32ns_1_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fcmp_32ns_32ns_1_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fcmp_32ns_32ns_1_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fmul_32ns_32ns_32_1_max_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fpext_32ns_64_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fptrunc_64ns_32_1_no_dsp_1_ip'...
WARNING: [IP_Flow 19-4832] The IP name 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_irmb_stage0_fsub_32ns_32ns_32_1_full_dsp_1_ip'...
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/users/cad/xilinx/Vivado/2022.1/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 23:07:53 2023...
INFO: [HLS 200-802] Generated output file proj_irmb_stage0_kernel/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 283.23 seconds. CPU system time: 7.45 seconds. Elapsed time: 307.1 seconds; current allocated memory: 64.000 MB.
INFO: [HLS 200-112] Total CPU user time: 26663.5 seconds. Total CPU system time: 696.41 seconds. Total elapsed time: 25247.2 seconds; peak allocated memory: 11.475 GB.
INFO: [Common 17-206] Exiting vitis_hls at Sun Sep 17 23:08:09 2023...
