static T_1 F_1 ( unsigned int V_1 , unsigned int V_2 , T_1 * V_3 )\r\n{\r\nint V_4 ;\r\nint V_5 = 0 ;\r\nfor ( V_4 = 0 ; V_4 < V_2 ; ++ V_4 ) {\r\nV_3 [ V_4 ] = F_2 ( V_1 + V_4 ) ;\r\nV_5 += V_3 [ V_4 ] ;\r\n}\r\nreturn V_5 ;\r\n}\r\nstatic T_1 F_3 ( unsigned int V_1 , unsigned int V_2 , T_1 * V_6 )\r\n{\r\nint V_4 ;\r\nint V_5 = 0 ;\r\nfor ( V_4 = 0 ; V_4 < V_2 ; ++ V_4 ) {\r\nF_4 ( V_6 [ V_4 ] , V_1 + V_4 ) ;\r\nV_5 += V_6 [ V_4 ] ;\r\n}\r\nreturn V_5 ;\r\n}\r\nT_1 F_5 ( unsigned int V_1 , unsigned int V_2 , T_1 * V_3 )\r\n{\r\nif ( V_2 == 0 )\r\nreturn 0 ;\r\nif ( V_1 >= V_7 && V_1 <= V_8 ) {\r\nif ( F_6 ( V_1 + V_2 - 1 > V_8 ) )\r\nreturn 0 ;\r\nreturn F_7 ( V_9 , V_1 , V_2 ,\r\nV_3 ) ;\r\n}\r\nif ( F_6 ( V_1 + V_2 > V_7 &&\r\nV_1 < V_7 ) )\r\nreturn 0 ;\r\nreturn F_1 ( V_1 , V_2 , V_3 ) ;\r\n}\r\nT_1 F_8 ( unsigned int V_1 , unsigned int V_2 , T_1 * V_6 )\r\n{\r\nif ( V_2 == 0 )\r\nreturn 0 ;\r\nif ( V_1 >= V_7 && V_1 <= V_8 ) {\r\nif ( F_6 ( V_1 + V_2 - 1 > V_8 ) )\r\nreturn 0 ;\r\nreturn F_7 ( V_10 , V_1 , V_2 ,\r\nV_6 ) ;\r\n}\r\nif ( F_6 ( V_1 + V_2 > V_7 &&\r\nV_1 < V_7 ) )\r\nreturn 0 ;\r\nreturn F_3 ( V_1 , V_2 , V_6 ) ;\r\n}\r\nvoid F_9 ( void )\r\n{\r\nF_10 () ;\r\n}\r\nvoid F_11 ( void )\r\n{\r\nF_12 () ;\r\n}\r\nT_1 F_5 ( unsigned int V_1 , unsigned int V_2 , T_1 * V_3 )\r\n{\r\nreturn F_1 ( V_1 , V_2 , V_3 ) ;\r\n}\r\nT_1 F_8 ( unsigned int V_1 , unsigned int V_2 , T_1 * V_6 )\r\n{\r\nreturn F_3 ( V_1 , V_2 , V_6 ) ;\r\n}\r\nvoid F_9 ( void )\r\n{\r\n}\r\nvoid F_11 ( void )\r\n{\r\n}
