0.7
2020.2
May 22 2024
19:03:11
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/PacketFetch/HDL/PACKET_FETCH.v,1729226499,verilog,,C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/PacketFetch/HDL/PACKET_FETCH_SIM.v,,PACKET_FETCH,,,,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/PacketFetch/HDL/PACKET_FETCH_SIM.v,1729223536,verilog,,,,PACKET_FETCH_SIM,,,,,,,,
C:/Users/OkuhiraShunri/Documents/verilog/DDP/vivado/PeripheralCircuit_sim/PacketFetch/PacketFetch_sim.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
