
styrmodulen.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000048  00800100  00000b0e  00000ba2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000b0e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000004d  00800148  00800148  00000bea  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000bea  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000c1c  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000120  00000000  00000000  00000c5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00000aed  00000000  00000000  00000d7c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000002d4  00000000  00000000  00001869  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000132e  00000000  00000000  00001b3d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000002e8  00000000  00000000  00002e6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000105fa  00000000  00000000  00003154  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000006b1  00000000  00000000  0001374e  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000148  00000000  00000000  00013dff  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00003f0e  00000000  00000000  00013f47  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	54 c0       	rjmp	.+168    	; 0xaa <__ctors_end>
   2:	00 00       	nop
   4:	4e c4       	rjmp	.+2204   	; 0x8a2 <__vector_1>
   6:	00 00       	nop
   8:	0c c3       	rjmp	.+1560   	; 0x622 <__vector_2>
   a:	00 00       	nop
   c:	32 c3       	rjmp	.+1636   	; 0x672 <__vector_3>
   e:	00 00       	nop
  10:	69 c0       	rjmp	.+210    	; 0xe4 <__bad_interrupt>
  12:	00 00       	nop
  14:	67 c0       	rjmp	.+206    	; 0xe4 <__bad_interrupt>
  16:	00 00       	nop
  18:	65 c0       	rjmp	.+202    	; 0xe4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	63 c0       	rjmp	.+198    	; 0xe4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	61 c0       	rjmp	.+194    	; 0xe4 <__bad_interrupt>
  22:	00 00       	nop
  24:	5f c0       	rjmp	.+190    	; 0xe4 <__bad_interrupt>
  26:	00 00       	nop
  28:	5d c0       	rjmp	.+186    	; 0xe4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	5b c0       	rjmp	.+182    	; 0xe4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	59 c0       	rjmp	.+178    	; 0xe4 <__bad_interrupt>
  32:	00 00       	nop
  34:	bc c2       	rjmp	.+1400   	; 0x5ae <__vector_13>
  36:	00 00       	nop
  38:	55 c0       	rjmp	.+170    	; 0xe4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	53 c0       	rjmp	.+166    	; 0xe4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	51 c0       	rjmp	.+162    	; 0xe4 <__bad_interrupt>
  42:	00 00       	nop
  44:	4f c0       	rjmp	.+158    	; 0xe4 <__bad_interrupt>
  46:	00 00       	nop
  48:	4d c0       	rjmp	.+154    	; 0xe4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	4b c0       	rjmp	.+150    	; 0xe4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	49 c0       	rjmp	.+146    	; 0xe4 <__bad_interrupt>
  52:	00 00       	nop
  54:	47 c0       	rjmp	.+142    	; 0xe4 <__bad_interrupt>
  56:	00 00       	nop
  58:	45 c0       	rjmp	.+138    	; 0xe4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	43 c0       	rjmp	.+134    	; 0xe4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	41 c0       	rjmp	.+130    	; 0xe4 <__bad_interrupt>
  62:	00 00       	nop
  64:	3f c0       	rjmp	.+126    	; 0xe4 <__bad_interrupt>
  66:	00 00       	nop
  68:	3d c0       	rjmp	.+122    	; 0xe4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	3b c0       	rjmp	.+118    	; 0xe4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	39 c0       	rjmp	.+114    	; 0xe4 <__bad_interrupt>
  72:	00 00       	nop
  74:	37 c0       	rjmp	.+110    	; 0xe4 <__bad_interrupt>
  76:	00 00       	nop
  78:	35 c0       	rjmp	.+106    	; 0xe4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	33 c0       	rjmp	.+102    	; 0xe4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	31 c0       	rjmp	.+98     	; 0xe4 <__bad_interrupt>
  82:	00 00       	nop
  84:	2f c0       	rjmp	.+94     	; 0xe4 <__bad_interrupt>
  86:	00 00       	nop
  88:	2d c0       	rjmp	.+90     	; 0xe4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	a3 04       	cpc	r10, r3
  8e:	a8 04       	cpc	r10, r8
  90:	b4 04       	cpc	r11, r4
  92:	c0 04       	cpc	r12, r0
  94:	c4 04       	cpc	r12, r4
  96:	c8 04       	cpc	r12, r8
  98:	04 05       	cpc	r16, r4
  9a:	cc 04       	cpc	r12, r12
  9c:	d0 04       	cpc	r13, r0
  9e:	d5 04       	cpc	r13, r5
  a0:	dd 04       	cpc	r13, r13
  a2:	e5 04       	cpc	r14, r5
  a4:	ed 04       	cpc	r14, r13
  a6:	f5 04       	cpc	r15, r5
  a8:	fd 04       	cpc	r15, r13

000000aa <__ctors_end>:
  aa:	11 24       	eor	r1, r1
  ac:	1f be       	out	0x3f, r1	; 63
  ae:	cf ef       	ldi	r28, 0xFF	; 255
  b0:	d0 e4       	ldi	r29, 0x40	; 64
  b2:	de bf       	out	0x3e, r29	; 62
  b4:	cd bf       	out	0x3d, r28	; 61

000000b6 <__do_copy_data>:
  b6:	11 e0       	ldi	r17, 0x01	; 1
  b8:	a0 e0       	ldi	r26, 0x00	; 0
  ba:	b1 e0       	ldi	r27, 0x01	; 1
  bc:	ee e0       	ldi	r30, 0x0E	; 14
  be:	fb e0       	ldi	r31, 0x0B	; 11
  c0:	00 e0       	ldi	r16, 0x00	; 0
  c2:	0b bf       	out	0x3b, r16	; 59
  c4:	02 c0       	rjmp	.+4      	; 0xca <__do_copy_data+0x14>
  c6:	07 90       	elpm	r0, Z+
  c8:	0d 92       	st	X+, r0
  ca:	a8 34       	cpi	r26, 0x48	; 72
  cc:	b1 07       	cpc	r27, r17
  ce:	d9 f7       	brne	.-10     	; 0xc6 <__do_copy_data+0x10>

000000d0 <__do_clear_bss>:
  d0:	21 e0       	ldi	r18, 0x01	; 1
  d2:	a8 e4       	ldi	r26, 0x48	; 72
  d4:	b1 e0       	ldi	r27, 0x01	; 1
  d6:	01 c0       	rjmp	.+2      	; 0xda <.do_clear_bss_start>

000000d8 <.do_clear_bss_loop>:
  d8:	1d 92       	st	X+, r1

000000da <.do_clear_bss_start>:
  da:	a5 39       	cpi	r26, 0x95	; 149
  dc:	b2 07       	cpc	r27, r18
  de:	e1 f7       	brne	.-8      	; 0xd8 <.do_clear_bss_loop>
  e0:	95 d4       	rcall	.+2346   	; 0xa0c <main>
  e2:	13 c5       	rjmp	.+2598   	; 0xb0a <_exit>

000000e4 <__bad_interrupt>:
  e4:	8d cf       	rjmp	.-230    	; 0x0 <__vectors>

000000e6 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  e6:	08 95       	ret

000000e8 <linje_get_error>:


void drive_forward(void){
	PORTB &= ~(1 << motor_dir_left) | (1 << motor_dir_right);
	motor_left = left;
	motor_right = right;
  e8:	a0 91 88 01 	lds	r26, 0x0188
  ec:	b0 91 89 01 	lds	r27, 0x0189
  f0:	95 e0       	ldi	r25, 0x05	; 5
  f2:	40 e0       	ldi	r20, 0x00	; 0
  f4:	50 e0       	ldi	r21, 0x00	; 0
  f6:	60 e0       	ldi	r22, 0x00	; 0
  f8:	70 e0       	ldi	r23, 0x00	; 0
  fa:	80 e0       	ldi	r24, 0x00	; 0
  fc:	9d 01       	movw	r18, r26
  fe:	04 2e       	mov	r0, r20
 100:	02 c0       	rjmp	.+4      	; 0x106 <linje_get_error+0x1e>
 102:	35 95       	asr	r19
 104:	27 95       	ror	r18
 106:	0a 94       	dec	r0
 108:	e2 f7       	brpl	.-8      	; 0x102 <linje_get_error+0x1a>
 10a:	e2 2f       	mov	r30, r18
 10c:	e3 70       	andi	r30, 0x03	; 3
 10e:	e9 9f       	mul	r30, r25
 110:	80 0d       	add	r24, r0
 112:	11 24       	eor	r1, r1
 114:	23 70       	andi	r18, 0x03	; 3
 116:	33 27       	eor	r19, r19
 118:	62 0f       	add	r22, r18
 11a:	73 1f       	adc	r23, r19
 11c:	4e 5f       	subi	r20, 0xFE	; 254
 11e:	5f 4f       	sbci	r21, 0xFF	; 255
 120:	91 50       	subi	r25, 0x01	; 1
 122:	46 31       	cpi	r20, 0x16	; 22
 124:	51 05       	cpc	r21, r1
 126:	51 f7       	brne	.-44     	; 0xfc <linje_get_error+0x14>
 128:	08 2e       	mov	r0, r24
 12a:	00 0c       	add	r0, r0
 12c:	99 0b       	sbc	r25, r25
 12e:	bd d4       	rcall	.+2426   	; 0xaaa <__divmodhi4>
 130:	86 2f       	mov	r24, r22
 132:	08 95       	ret

00000134 <manual_drive>:
 134:	80 91 62 01 	lds	r24, 0x0162
 138:	90 91 63 01 	lds	r25, 0x0163
 13c:	00 97       	sbiw	r24, 0x00	; 0
 13e:	21 f4       	brne	.+8      	; 0x148 <manual_drive+0x14>
 140:	15 b8       	out	0x05, r1	; 5
 142:	17 bc       	out	0x27, r1	; 39
 144:	18 bc       	out	0x28, r1	; 40
 146:	08 95       	ret
 148:	81 30       	cpi	r24, 0x01	; 1
 14a:	91 05       	cpc	r25, r1
 14c:	49 f4       	brne	.+18     	; 0x160 <manual_drive+0x2c>
 14e:	85 b1       	in	r24, 0x05	; 5
 150:	15 b8       	out	0x05, r1	; 5
 152:	80 91 70 01 	lds	r24, 0x0170
 156:	87 bd       	out	0x27, r24	; 39
 158:	80 91 6e 01 	lds	r24, 0x016E
 15c:	88 bd       	out	0x28, r24	; 40
 15e:	08 95       	ret
 160:	82 30       	cpi	r24, 0x02	; 2
 162:	91 05       	cpc	r25, r1
 164:	59 f4       	brne	.+22     	; 0x17c <manual_drive+0x48>
 166:	85 b1       	in	r24, 0x05	; 5
 168:	80 66       	ori	r24, 0x60	; 96
 16a:	85 b9       	out	0x05, r24	; 5
 16c:	80 91 70 01 	lds	r24, 0x0170
 170:	8d 50       	subi	r24, 0x0D	; 13
 172:	87 bd       	out	0x27, r24	; 39
 174:	80 91 6e 01 	lds	r24, 0x016E
 178:	88 bd       	out	0x28, r24	; 40
 17a:	08 95       	ret
 17c:	83 30       	cpi	r24, 0x03	; 3
 17e:	91 05       	cpc	r25, r1
 180:	81 f4       	brne	.+32     	; 0x1a2 <manual_drive+0x6e>
 182:	85 b1       	in	r24, 0x05	; 5
 184:	15 b8       	out	0x05, r1	; 5
 186:	80 91 70 01 	lds	r24, 0x0170
 18a:	87 bd       	out	0x27, r24	; 39
 18c:	80 91 6e 01 	lds	r24, 0x016E
 190:	90 91 6f 01 	lds	r25, 0x016F
 194:	99 23       	and	r25, r25
 196:	0c f4       	brge	.+2      	; 0x19a <manual_drive+0x66>
 198:	01 96       	adiw	r24, 0x01	; 1
 19a:	95 95       	asr	r25
 19c:	87 95       	ror	r24
 19e:	88 bd       	out	0x28, r24	; 40
 1a0:	08 95       	ret
 1a2:	84 30       	cpi	r24, 0x04	; 4
 1a4:	91 05       	cpc	r25, r1
 1a6:	81 f4       	brne	.+32     	; 0x1c8 <manual_drive+0x94>
 1a8:	85 b1       	in	r24, 0x05	; 5
 1aa:	85 b9       	out	0x05, r24	; 5
 1ac:	80 91 70 01 	lds	r24, 0x0170
 1b0:	90 91 71 01 	lds	r25, 0x0171
 1b4:	99 23       	and	r25, r25
 1b6:	0c f4       	brge	.+2      	; 0x1ba <manual_drive+0x86>
 1b8:	01 96       	adiw	r24, 0x01	; 1
 1ba:	95 95       	asr	r25
 1bc:	87 95       	ror	r24
 1be:	87 bd       	out	0x27, r24	; 39
 1c0:	80 91 6e 01 	lds	r24, 0x016E
 1c4:	88 bd       	out	0x28, r24	; 40
 1c6:	08 95       	ret
 1c8:	85 30       	cpi	r24, 0x05	; 5
 1ca:	91 05       	cpc	r25, r1
 1cc:	51 f4       	brne	.+20     	; 0x1e2 <manual_drive+0xae>
 1ce:	85 b1       	in	r24, 0x05	; 5
 1d0:	15 b8       	out	0x05, r1	; 5
 1d2:	2e 9a       	sbi	0x05, 6	; 5
 1d4:	80 91 70 01 	lds	r24, 0x0170
 1d8:	87 bd       	out	0x27, r24	; 39
 1da:	80 91 6e 01 	lds	r24, 0x016E
 1de:	88 bd       	out	0x28, r24	; 40
 1e0:	08 95       	ret
 1e2:	06 97       	sbiw	r24, 0x06	; 6
 1e4:	49 f4       	brne	.+18     	; 0x1f8 <manual_drive+0xc4>
 1e6:	2e 98       	cbi	0x05, 6	; 5
 1e8:	2d 9a       	sbi	0x05, 5	; 5
 1ea:	80 91 70 01 	lds	r24, 0x0170
 1ee:	87 bd       	out	0x27, r24	; 39
 1f0:	80 91 6e 01 	lds	r24, 0x016E
 1f4:	88 bd       	out	0x28, r24	; 40
 1f6:	08 95       	ret
 1f8:	10 92 63 01 	sts	0x0163, r1
 1fc:	10 92 62 01 	sts	0x0162, r1
 200:	08 95       	ret

00000202 <labyreg>:
 202:	f8 94       	cli
 204:	80 91 8a 01 	lds	r24, 0x018A
 208:	90 91 8b 01 	lds	r25, 0x018B
 20c:	20 91 76 01 	lds	r18, 0x0176
 210:	30 91 77 01 	lds	r19, 0x0177
 214:	78 94       	sei
 216:	82 1b       	sub	r24, r18
 218:	93 0b       	sbc	r25, r19
 21a:	90 93 92 01 	sts	0x0192, r25
 21e:	80 93 91 01 	sts	0x0191, r24
 222:	20 91 60 01 	lds	r18, 0x0160
 226:	30 91 61 01 	lds	r19, 0x0161
 22a:	ac 01       	movw	r20, r24
 22c:	42 1b       	sub	r20, r18
 22e:	53 0b       	sbc	r21, r19
 230:	50 93 5f 01 	sts	0x015F, r21
 234:	40 93 5e 01 	sts	0x015E, r20
 238:	20 91 44 01 	lds	r18, 0x0144
 23c:	30 91 45 01 	lds	r19, 0x0145
 240:	82 9f       	mul	r24, r18
 242:	b0 01       	movw	r22, r0
 244:	83 9f       	mul	r24, r19
 246:	70 0d       	add	r23, r0
 248:	92 9f       	mul	r25, r18
 24a:	70 0d       	add	r23, r0
 24c:	11 24       	eor	r1, r1
 24e:	e0 91 42 01 	lds	r30, 0x0142
 252:	f0 91 43 01 	lds	r31, 0x0143
 256:	4e 9f       	mul	r20, r30
 258:	90 01       	movw	r18, r0
 25a:	4f 9f       	mul	r20, r31
 25c:	30 0d       	add	r19, r0
 25e:	5e 9f       	mul	r21, r30
 260:	30 0d       	add	r19, r0
 262:	11 24       	eor	r1, r1
 264:	26 0f       	add	r18, r22
 266:	37 1f       	adc	r19, r23
 268:	30 93 8f 01 	sts	0x018F, r19
 26c:	20 93 8e 01 	sts	0x018E, r18
 270:	90 93 61 01 	sts	0x0161, r25
 274:	80 93 60 01 	sts	0x0160, r24
 278:	12 16       	cp	r1, r18
 27a:	13 06       	cpc	r1, r19
 27c:	44 f4       	brge	.+16     	; 0x28e <labyreg+0x8c>
 27e:	80 91 70 01 	lds	r24, 0x0170
 282:	82 1b       	sub	r24, r18
 284:	87 bd       	out	0x27, r24	; 39
 286:	80 91 6e 01 	lds	r24, 0x016E
 28a:	88 bd       	out	0x28, r24	; 40
 28c:	08 95       	ret
 28e:	33 23       	and	r19, r19
 290:	54 f4       	brge	.+20     	; 0x2a6 <labyreg+0xa4>
 292:	80 91 70 01 	lds	r24, 0x0170
 296:	87 bd       	out	0x27, r24	; 39
 298:	90 91 8e 01 	lds	r25, 0x018E
 29c:	80 91 6e 01 	lds	r24, 0x016E
 2a0:	89 0f       	add	r24, r25
 2a2:	88 bd       	out	0x28, r24	; 40
 2a4:	08 95       	ret
 2a6:	23 2b       	or	r18, r19
 2a8:	31 f4       	brne	.+12     	; 0x2b6 <labyreg+0xb4>
 2aa:	80 91 70 01 	lds	r24, 0x0170
 2ae:	87 bd       	out	0x27, r24	; 39
 2b0:	80 91 6e 01 	lds	r24, 0x016E
 2b4:	88 bd       	out	0x28, r24	; 40
 2b6:	08 95       	ret

000002b8 <linje>:
 2b8:	f8 94       	cli
 2ba:	20 91 54 01 	lds	r18, 0x0154
 2be:	30 91 55 01 	lds	r19, 0x0155
 2c2:	78 94       	sei
 2c4:	80 91 5c 01 	lds	r24, 0x015C
 2c8:	90 91 5d 01 	lds	r25, 0x015D
 2cc:	82 1b       	sub	r24, r18
 2ce:	93 0b       	sbc	r25, r19
 2d0:	90 93 5b 01 	sts	0x015B, r25
 2d4:	80 93 5a 01 	sts	0x015A, r24
 2d8:	20 91 56 01 	lds	r18, 0x0156
 2dc:	30 91 57 01 	lds	r19, 0x0157
 2e0:	ac 01       	movw	r20, r24
 2e2:	42 1b       	sub	r20, r18
 2e4:	53 0b       	sbc	r21, r19
 2e6:	50 93 5f 01 	sts	0x015F, r21
 2ea:	40 93 5e 01 	sts	0x015E, r20
 2ee:	20 91 40 01 	lds	r18, 0x0140
 2f2:	30 91 41 01 	lds	r19, 0x0141
 2f6:	82 9f       	mul	r24, r18
 2f8:	b0 01       	movw	r22, r0
 2fa:	83 9f       	mul	r24, r19
 2fc:	70 0d       	add	r23, r0
 2fe:	92 9f       	mul	r25, r18
 300:	70 0d       	add	r23, r0
 302:	11 24       	eor	r1, r1
 304:	e0 91 3e 01 	lds	r30, 0x013E
 308:	f0 91 3f 01 	lds	r31, 0x013F
 30c:	4e 9f       	mul	r20, r30
 30e:	90 01       	movw	r18, r0
 310:	4f 9f       	mul	r20, r31
 312:	30 0d       	add	r19, r0
 314:	5e 9f       	mul	r21, r30
 316:	30 0d       	add	r19, r0
 318:	11 24       	eor	r1, r1
 31a:	26 0f       	add	r18, r22
 31c:	37 1f       	adc	r19, r23
 31e:	30 93 59 01 	sts	0x0159, r19
 322:	20 93 58 01 	sts	0x0158, r18
 326:	90 93 57 01 	sts	0x0157, r25
 32a:	80 93 56 01 	sts	0x0156, r24
 32e:	40 91 70 01 	lds	r20, 0x0170
 332:	50 91 71 01 	lds	r21, 0x0171
 336:	ca 01       	movw	r24, r20
 338:	88 0f       	add	r24, r24
 33a:	99 1f       	adc	r25, r25
 33c:	84 0f       	add	r24, r20
 33e:	95 1f       	adc	r25, r21
 340:	99 23       	and	r25, r25
 342:	0c f4       	brge	.+2      	; 0x346 <linje+0x8e>
 344:	03 96       	adiw	r24, 0x03	; 3
 346:	95 95       	asr	r25
 348:	87 95       	ror	r24
 34a:	95 95       	asr	r25
 34c:	87 95       	ror	r24
 34e:	82 17       	cp	r24, r18
 350:	93 07       	cpc	r25, r19
 352:	2c f4       	brge	.+10     	; 0x35e <linje+0xa6>
 354:	90 93 59 01 	sts	0x0159, r25
 358:	80 93 58 01 	sts	0x0158, r24
 35c:	26 c0       	rjmp	.+76     	; 0x3aa <linje+0xf2>
 35e:	80 91 6e 01 	lds	r24, 0x016E
 362:	90 91 6f 01 	lds	r25, 0x016F
 366:	bc 01       	movw	r22, r24
 368:	66 0f       	add	r22, r22
 36a:	77 1f       	adc	r23, r23
 36c:	68 0f       	add	r22, r24
 36e:	79 1f       	adc	r23, r25
 370:	77 23       	and	r23, r23
 372:	14 f4       	brge	.+4      	; 0x378 <linje+0xc0>
 374:	6d 5f       	subi	r22, 0xFD	; 253
 376:	7f 4f       	sbci	r23, 0xFF	; 255
 378:	75 95       	asr	r23
 37a:	67 95       	ror	r22
 37c:	75 95       	asr	r23
 37e:	67 95       	ror	r22
 380:	26 17       	cp	r18, r22
 382:	37 07       	cpc	r19, r23
 384:	94 f4       	brge	.+36     	; 0x3aa <linje+0xf2>
 386:	9c 01       	movw	r18, r24
 388:	22 0f       	add	r18, r18
 38a:	33 1f       	adc	r19, r19
 38c:	82 0f       	add	r24, r18
 38e:	93 1f       	adc	r25, r19
 390:	91 95       	neg	r25
 392:	81 95       	neg	r24
 394:	91 09       	sbc	r25, r1
 396:	0a f4       	brpl	.+2      	; 0x39a <linje+0xe2>
 398:	03 96       	adiw	r24, 0x03	; 3
 39a:	95 95       	asr	r25
 39c:	87 95       	ror	r24
 39e:	95 95       	asr	r25
 3a0:	87 95       	ror	r24
 3a2:	90 93 59 01 	sts	0x0159, r25
 3a6:	80 93 58 01 	sts	0x0158, r24
 3aa:	80 91 58 01 	lds	r24, 0x0158
 3ae:	90 91 59 01 	lds	r25, 0x0159
 3b2:	99 23       	and	r25, r25
 3b4:	2c f4       	brge	.+10     	; 0x3c0 <linje+0x108>
 3b6:	48 0f       	add	r20, r24
 3b8:	47 bd       	out	0x27, r20	; 39
 3ba:	80 91 6e 01 	lds	r24, 0x016E
 3be:	88 bd       	out	0x28, r24	; 40
 3c0:	20 91 58 01 	lds	r18, 0x0158
 3c4:	30 91 59 01 	lds	r19, 0x0159
 3c8:	12 16       	cp	r1, r18
 3ca:	13 06       	cpc	r1, r19
 3cc:	3c f4       	brge	.+14     	; 0x3dc <linje+0x124>
 3ce:	80 91 6e 01 	lds	r24, 0x016E
 3d2:	82 1b       	sub	r24, r18
 3d4:	88 bd       	out	0x28, r24	; 40
 3d6:	80 91 70 01 	lds	r24, 0x0170
 3da:	87 bd       	out	0x27, r24	; 39
 3dc:	80 91 58 01 	lds	r24, 0x0158
 3e0:	90 91 59 01 	lds	r25, 0x0159
 3e4:	89 2b       	or	r24, r25
 3e6:	31 f4       	brne	.+12     	; 0x3f4 <linje+0x13c>
 3e8:	80 91 70 01 	lds	r24, 0x0170
 3ec:	87 bd       	out	0x27, r24	; 39
 3ee:	80 91 6e 01 	lds	r24, 0x016E
 3f2:	88 bd       	out	0x28, r24	; 40
 3f4:	08 95       	ret

000003f6 <linje_main>:
 3f6:	78 de       	rcall	.-784    	; 0xe8 <linje_get_error>
 3f8:	08 2e       	mov	r0, r24
 3fa:	00 0c       	add	r0, r0
 3fc:	99 0b       	sbc	r25, r25
 3fe:	90 93 55 01 	sts	0x0155, r25
 402:	80 93 54 01 	sts	0x0154, r24
 406:	58 cf       	rjmp	.-336    	; 0x2b8 <linje>
 408:	08 95       	ret

0000040a <turn_left>:
 40a:	2e 98       	cbi	0x05, 6	; 5
 40c:	2d 9a       	sbi	0x05, 5	; 5
 40e:	80 91 70 01 	lds	r24, 0x0170
 412:	87 bd       	out	0x27, r24	; 39
 414:	80 91 6e 01 	lds	r24, 0x016E
 418:	88 bd       	out	0x28, r24	; 40
 41a:	08 95       	ret

0000041c <turn_right>:
 41c:	2e 9a       	sbi	0x05, 6	; 5
 41e:	2d 98       	cbi	0x05, 5	; 5
 420:	80 91 70 01 	lds	r24, 0x0170
 424:	87 bd       	out	0x27, r24	; 39
 426:	80 91 6e 01 	lds	r24, 0x016E
 42a:	88 bd       	out	0x28, r24	; 40
 42c:	08 95       	ret

0000042e <waypoint_lab>:
}
// Snabb dator LOL!

void waypoint_lab(void){
	
	if(!ongoing_turn && sensor_front > 15){    //---kör fram i korsningen för att prepa sväng
 42e:	80 91 52 01 	lds	r24, 0x0152
 432:	81 11       	cpse	r24, r1
 434:	17 c0       	rjmp	.+46     	; 0x464 <waypoint_lab+0x36>
 436:	80 91 3c 01 	lds	r24, 0x013C
 43a:	90 91 3d 01 	lds	r25, 0x013D
 43e:	40 97       	sbiw	r24, 0x10	; 16
 440:	5c f0       	brlt	.+22     	; 0x458 <waypoint_lab+0x2a>
		PORTB &= (0 << motor_dir_left) | (0 << motor_dir_right);
 442:	85 b1       	in	r24, 0x05	; 5
 444:	15 b8       	out	0x05, r1	; 5
		motor_left = left;
 446:	80 91 70 01 	lds	r24, 0x0170
 44a:	87 bd       	out	0x27, r24	; 39
		motor_right = right;
 44c:	80 91 6e 01 	lds	r24, 0x016E
 450:	88 bd       	out	0x28, r24	; 40
		turn_done=false;
 452:	10 92 51 01 	sts	0x0151, r1
 456:	08 95       	ret
		
	}
	else if(!ongoing_turn && sensor_front <= 15){			// redo att påbörja sväng
		ongoing_turn=true;
 458:	81 e0       	ldi	r24, 0x01	; 1
 45a:	80 93 52 01 	sts	0x0152, r24
		start_turn=true;
 45e:	80 93 53 01 	sts	0x0153, r24
		req_gyro_turn();
 462:	08 95       	ret
	}
	else if(start_turn){					//startar svängen, kollar RGB, om vänster gira vänster annars gira höger(med eller utan rgb inkikation).
 464:	80 91 53 01 	lds	r24, 0x0153
 468:	88 23       	and	r24, r24
 46a:	61 f0       	breq	.+24     	; 0x484 <waypoint_lab+0x56>
		
		if(RGB_sensor==1){					//RGB_data="blå"
 46c:	80 91 4f 01 	lds	r24, 0x014F
 470:	90 91 50 01 	lds	r25, 0x0150
 474:	01 97       	sbiw	r24, 0x01	; 1
 476:	11 f4       	brne	.+4      	; 0x47c <waypoint_lab+0x4e>
			turn_left();
 478:	c8 df       	rcall	.-112    	; 0x40a <turn_left>
 47a:	01 c0       	rjmp	.+2      	; 0x47e <waypoint_lab+0x50>
		}
		else {
			turn_right();					//RGB_data="röd"
 47c:	cf df       	rcall	.-98     	; 0x41c <turn_right>
		}
		
		start_turn=false;
 47e:	10 92 53 01 	sts	0x0153, r1
 482:	08 95       	ret
	}
	else if(ongoing_turn && gyro_turn==1){
 484:	80 91 6a 01 	lds	r24, 0x016A
 488:	90 91 6b 01 	lds	r25, 0x016B
 48c:	01 97       	sbiw	r24, 0x01	; 1
 48e:	a1 f4       	brne	.+40     	; 0x4b8 <waypoint_lab+0x8a>
		turn_done=true;
 490:	81 e0       	ldi	r24, 0x01	; 1
 492:	80 93 51 01 	sts	0x0151, r24
		count_waypoint=0;
 496:	10 92 69 01 	sts	0x0169, r1
 49a:	10 92 68 01 	sts	0x0168, r1
		gyro_turn=0;
 49e:	10 92 6b 01 	sts	0x016B, r1
 4a2:	10 92 6a 01 	sts	0x016A, r1
		PORTB &= (0 << motor_dir_left) | (0 << motor_dir_right);
 4a6:	85 b1       	in	r24, 0x05	; 5
 4a8:	15 b8       	out	0x05, r1	; 5
		motor_left = left;
 4aa:	80 91 70 01 	lds	r24, 0x0170
 4ae:	87 bd       	out	0x27, r24	; 39
		motor_right = right;
 4b0:	80 91 6e 01 	lds	r24, 0x016E
 4b4:	88 bd       	out	0x28, r24	; 40
 4b6:	08 95       	ret
	}
	else if(turn_done && count_waypoint >= 5){
 4b8:	80 91 51 01 	lds	r24, 0x0151
 4bc:	88 23       	and	r24, r24
 4be:	61 f0       	breq	.+24     	; 0x4d8 <waypoint_lab+0xaa>
 4c0:	80 91 68 01 	lds	r24, 0x0168
 4c4:	90 91 69 01 	lds	r25, 0x0169
 4c8:	05 97       	sbiw	r24, 0x05	; 5
 4ca:	34 f0       	brlt	.+12     	; 0x4d8 <waypoint_lab+0xaa>
		waypoint = 0;						//sväng är klar, återgå till reglering
 4cc:	10 92 67 01 	sts	0x0167, r1
 4d0:	10 92 66 01 	sts	0x0166, r1
		ongoing_turn = false;
 4d4:	10 92 52 01 	sts	0x0152, r1
 4d8:	08 95       	ret

000004da <oneway_turn_lab>:


void oneway_turn_lab(void){//ska den heta _lab eller inte
	
	
	if(!ongoing_turn && sensor_front > 15){    //---kör fram i korsningen för att prepa sväng
 4da:	80 91 52 01 	lds	r24, 0x0152
 4de:	81 11       	cpse	r24, r1
 4e0:	17 c0       	rjmp	.+46     	; 0x510 <oneway_turn_lab+0x36>
 4e2:	80 91 3c 01 	lds	r24, 0x013C
 4e6:	90 91 3d 01 	lds	r25, 0x013D
 4ea:	40 97       	sbiw	r24, 0x10	; 16
 4ec:	5c f0       	brlt	.+22     	; 0x504 <oneway_turn_lab+0x2a>
		PORTB &= (0 << motor_dir_left) | (0 << motor_dir_right);
 4ee:	85 b1       	in	r24, 0x05	; 5
 4f0:	15 b8       	out	0x05, r1	; 5
		motor_left = left;
 4f2:	80 91 70 01 	lds	r24, 0x0170
 4f6:	87 bd       	out	0x27, r24	; 39
		motor_right = right;
 4f8:	80 91 6e 01 	lds	r24, 0x016E
 4fc:	88 bd       	out	0x28, r24	; 40
		turn_done=false;
 4fe:	10 92 51 01 	sts	0x0151, r1
 502:	08 95       	ret
		
	}
	else if(!ongoing_turn && sensor_front <= 15){			// redo att påbörja sväng
		ongoing_turn=true;
 504:	81 e0       	ldi	r24, 0x01	; 1
 506:	80 93 52 01 	sts	0x0152, r24
		start_turn=true;
 50a:	80 93 53 01 	sts	0x0153, r24
		req_gyro_turn();
 50e:	08 95       	ret
	}
	else if(start_turn){
 510:	80 91 53 01 	lds	r24, 0x0153
 514:	88 23       	and	r24, r24
 516:	89 f0       	breq	.+34     	; 0x53a <oneway_turn_lab+0x60>
		if(sensor_left > 57){
 518:	80 91 76 01 	lds	r24, 0x0176
 51c:	90 91 77 01 	lds	r25, 0x0177
 520:	ca 97       	sbiw	r24, 0x3a	; 58
 522:	14 f0       	brlt	.+4      	; 0x528 <oneway_turn_lab+0x4e>
			turn_left();
 524:	72 df       	rcall	.-284    	; 0x40a <turn_left>
 526:	07 c0       	rjmp	.+14     	; 0x536 <oneway_turn_lab+0x5c>
		}
		else if(sensor_right > 57){
 528:	80 91 8a 01 	lds	r24, 0x018A
 52c:	90 91 8b 01 	lds	r25, 0x018B
 530:	ca 97       	sbiw	r24, 0x3a	; 58
 532:	0c f0       	brlt	.+2      	; 0x536 <oneway_turn_lab+0x5c>
			turn_right();
 534:	73 df       	rcall	.-282    	; 0x41c <turn_right>
		}
		start_turn=0;
 536:	10 92 53 01 	sts	0x0153, r1
 53a:	08 95       	ret

0000053c <regulator>:
int waypoint=0;
int oneway_turn=0;


void regulator(){
	if(regulator_mode==1){
 53c:	80 91 46 01 	lds	r24, 0x0146
 540:	90 91 47 01 	lds	r25, 0x0147
 544:	01 97       	sbiw	r24, 0x01	; 1
 546:	11 f4       	brne	.+4      	; 0x54c <regulator+0x10>
		//linje();
		linje_main();
 548:	56 cf       	rjmp	.-340    	; 0x3f6 <linje_main>
 54a:	08 95       	ret
	}
	else
	{
		if(waypoint==1)
 54c:	80 91 66 01 	lds	r24, 0x0166
 550:	90 91 67 01 	lds	r25, 0x0167
 554:	01 97       	sbiw	r24, 0x01	; 1
 556:	09 f4       	brne	.+2      	; 0x55a <regulator+0x1e>
			waypoint_lab();
 558:	6a df       	rcall	.-300    	; 0x42e <waypoint_lab>
		if(oneway_turn=1)	
 55a:	81 e0       	ldi	r24, 0x01	; 1
 55c:	90 e0       	ldi	r25, 0x00	; 0
 55e:	90 93 65 01 	sts	0x0165, r25
 562:	80 93 64 01 	sts	0x0164, r24
			oneway_turn_lab();
 566:	b9 df       	rcall	.-142    	; 0x4da <oneway_turn_lab>
		labyreg();//kalla pÃ¥ labyrint funktion
 568:	4c ce       	rjmp	.-872    	; 0x202 <labyreg>
 56a:	08 95       	ret

0000056c <initengine>:

// ------------------------------------------------------------------------------------------------------
// -- Init first time for engine/ motors
// ------------------------------------------------------------------------------------------------------
void initengine(void){
	TCCR0A |= (1 << COM0A1) | (1 << COM0B1) | (1 << WGM01) | (1 << WGM00);  //0xA3; // Initiate fast PWM so that it goes high longer for bigger values on OCR0A and OCR0B
 56c:	84 b5       	in	r24, 0x24	; 36
 56e:	83 6a       	ori	r24, 0xA3	; 163
 570:	84 bd       	out	0x24, r24	; 36
	motor_left=0;      // Initiate speed=0 on both engines
 572:	17 bc       	out	0x27, r1	; 39
	motor_right=0;
 574:	18 bc       	out	0x28, r1	; 40
	TCCR0B |= (1 << CS00) | (1 << CS01) ;       //0x0B;// test differnt values shouldnt matter what it is imo (clk freq for the PWM 1/8 main clk)
 576:	85 b5       	in	r24, 0x25	; 37
 578:	83 60       	ori	r24, 0x03	; 3
 57a:	85 bd       	out	0x25, r24	; 37
	
	DDRB = 0x78;								//set I/0 ports
 57c:	88 e7       	ldi	r24, 0x78	; 120
 57e:	84 b9       	out	0x04, r24	; 4
	PORTB &=  (0 << motor_dir_left) | (0 << motor_dir_right);			//set motors to move forward as default
 580:	85 b1       	in	r24, 0x05	; 5
 582:	15 b8       	out	0x05, r1	; 5
 584:	08 95       	ret

00000586 <timerinit>:
}
// ------------------------------------------------------------------------------------------------------
// -- Timer init with interrupt, first time
// ------------------------------------------------------------------------------------------------------
void timerinit(void){
	DDRD = 0x03; // set dport 0&1 to output
 586:	83 e0       	ldi	r24, 0x03	; 3
 588:	8a b9       	out	0x0a, r24	; 10
	TCCR1B |= (1 << WGM12) | (1 << CS12) | (1 << CS10); // enable timer compare and prescale 1/1024
 58a:	e1 e8       	ldi	r30, 0x81	; 129
 58c:	f0 e0       	ldi	r31, 0x00	; 0
 58e:	80 81       	ld	r24, Z
 590:	8d 60       	ori	r24, 0x0D	; 13
 592:	80 83       	st	Z, r24
	OCR1A = 1440; // compare if timer count up to 1440 (0,1*14745600/1024=1440)
 594:	80 ea       	ldi	r24, 0xA0	; 160
 596:	95 e0       	ldi	r25, 0x05	; 5
 598:	90 93 89 00 	sts	0x0089, r25
 59c:	80 93 88 00 	sts	0x0088, r24
	TIMSK1 |= (1 << OCIE1A);
 5a0:	ef e6       	ldi	r30, 0x6F	; 111
 5a2:	f0 e0       	ldi	r31, 0x00	; 0
 5a4:	80 81       	ld	r24, Z
 5a6:	82 60       	ori	r24, 0x02	; 2
 5a8:	80 83       	st	Z, r24
	TIFR1 |= (1 << OCF1A); // enable timer compare interrupt
 5aa:	b1 9a       	sbi	0x16, 1	; 22
 5ac:	08 95       	ret

000005ae <__vector_13>:
}
// -- Interrupt
ISR(TIMER1_COMPA_vect){
 5ae:	1f 92       	push	r1
 5b0:	0f 92       	push	r0
 5b2:	0f b6       	in	r0, 0x3f	; 63
 5b4:	0f 92       	push	r0
 5b6:	11 24       	eor	r1, r1
 5b8:	2f 93       	push	r18
 5ba:	3f 93       	push	r19
 5bc:	8f 93       	push	r24
 5be:	9f 93       	push	r25
	regler_ready=1;
 5c0:	81 e0       	ldi	r24, 0x01	; 1
 5c2:	90 e0       	ldi	r25, 0x00	; 0
 5c4:	90 93 6d 01 	sts	0x016D, r25
 5c8:	80 93 6c 01 	sts	0x016C, r24
	//if(counter_timer<10)
	//counter_timer++;
	count_arre++;				//array räknare
 5cc:	80 91 4c 01 	lds	r24, 0x014C
 5d0:	90 91 4d 01 	lds	r25, 0x014D
 5d4:	01 96       	adiw	r24, 0x01	; 1
 5d6:	90 93 4d 01 	sts	0x014D, r25
 5da:	80 93 4c 01 	sts	0x014C, r24
	count_waypoint++;			//räknare för att köra ur svängar i labyrinter
 5de:	20 91 68 01 	lds	r18, 0x0168
 5e2:	30 91 69 01 	lds	r19, 0x0169
 5e6:	2f 5f       	subi	r18, 0xFF	; 255
 5e8:	3f 4f       	sbci	r19, 0xFF	; 255
 5ea:	30 93 69 01 	sts	0x0169, r19
 5ee:	20 93 68 01 	sts	0x0168, r18
	if(count_arre >= 29){
 5f2:	4d 97       	sbiw	r24, 0x1d	; 29
 5f4:	24 f0       	brlt	.+8      	; 0x5fe <__vector_13+0x50>
		count_arre = 0;
 5f6:	10 92 4d 01 	sts	0x014D, r1
 5fa:	10 92 4c 01 	sts	0x014C, r1
	}
}
 5fe:	9f 91       	pop	r25
 600:	8f 91       	pop	r24
 602:	3f 91       	pop	r19
 604:	2f 91       	pop	r18
 606:	0f 90       	pop	r0
 608:	0f be       	out	0x3f, r0	; 63
 60a:	0f 90       	pop	r0
 60c:	1f 90       	pop	r1
 60e:	18 95       	reti

00000610 <interrupt_init>:
// ------------------------------------------------------------------------------------------------------
// -- External interrupt for INT1 and INT2
// ------------------------------------------------------------------------------------------------------
void interrupt_init(void){
	EIMSK |= (1 << INT1) | (1 << INT2);			//Enable INT1 and INT2
 610:	8d b3       	in	r24, 0x1d	; 29
 612:	86 60       	ori	r24, 0x06	; 6
 614:	8d bb       	out	0x1d, r24	; 29
	EICRA |= (1 << ISC11) | (1 << ISC21);		//The falling edge of INTn generates asynchronously an interrupt request.
 616:	e9 e6       	ldi	r30, 0x69	; 105
 618:	f0 e0       	ldi	r31, 0x00	; 0
 61a:	80 81       	ld	r24, Z
 61c:	88 62       	ori	r24, 0x28	; 40
 61e:	80 83       	st	Z, r24
 620:	08 95       	ret

00000622 <__vector_2>:
}
// -- External interrupt for INT1
ISR(INT1_vect){						// INT1 is Manual/ auto button
 622:	1f 92       	push	r1
 624:	0f 92       	push	r0
 626:	0f b6       	in	r0, 0x3f	; 63
 628:	0f 92       	push	r0
 62a:	11 24       	eor	r1, r1
 62c:	8f 93       	push	r24
 62e:	9f 93       	push	r25
	if(drive_mode==1){
 630:	80 91 74 01 	lds	r24, 0x0174
 634:	90 91 75 01 	lds	r25, 0x0175
 638:	01 97       	sbiw	r24, 0x01	; 1
 63a:	39 f4       	brne	.+14     	; 0x64a <__vector_2+0x28>
		drive_mode=0;
 63c:	10 92 75 01 	sts	0x0175, r1
 640:	10 92 74 01 	sts	0x0174, r1
		PORTD |= (1 << PD1);
 644:	59 9a       	sbi	0x0b, 1	; 11
		PORTD &= ~(1 << PD0);
 646:	58 98       	cbi	0x0b, 0	; 11
 648:	0c c0       	rjmp	.+24     	; 0x662 <__vector_2+0x40>
	}
	else{
		start=0;
 64a:	10 92 73 01 	sts	0x0173, r1
 64e:	10 92 72 01 	sts	0x0172, r1
		drive_mode=1;
 652:	81 e0       	ldi	r24, 0x01	; 1
 654:	90 e0       	ldi	r25, 0x00	; 0
 656:	90 93 75 01 	sts	0x0175, r25
 65a:	80 93 74 01 	sts	0x0174, r24
		PORTD |= (1 << PD0);
 65e:	58 9a       	sbi	0x0b, 0	; 11
		PORTD &= ~(1 << PD1);
 660:	59 98       	cbi	0x0b, 1	; 11
	}
	EIFR |= (1<< INTF1);
 662:	e1 9a       	sbi	0x1c, 1	; 28
}
 664:	9f 91       	pop	r25
 666:	8f 91       	pop	r24
 668:	0f 90       	pop	r0
 66a:	0f be       	out	0x3f, r0	; 63
 66c:	0f 90       	pop	r0
 66e:	1f 90       	pop	r1
 670:	18 95       	reti

00000672 <__vector_3>:
// -- External interrupt for INT2
ISR(INT2_vect){						// INT2 is start and turn off
 672:	1f 92       	push	r1
 674:	0f 92       	push	r0
 676:	0f b6       	in	r0, 0x3f	; 63
 678:	0f 92       	push	r0
 67a:	11 24       	eor	r1, r1
 67c:	8f 93       	push	r24
 67e:	9f 93       	push	r25
	if(start==0){
 680:	80 91 72 01 	lds	r24, 0x0172
 684:	90 91 73 01 	lds	r25, 0x0173
 688:	89 2b       	or	r24, r25
 68a:	39 f4       	brne	.+14     	; 0x69a <__vector_3+0x28>
		start=1;
 68c:	81 e0       	ldi	r24, 0x01	; 1
 68e:	90 e0       	ldi	r25, 0x00	; 0
 690:	90 93 73 01 	sts	0x0173, r25
 694:	80 93 72 01 	sts	0x0172, r24
 698:	04 c0       	rjmp	.+8      	; 0x6a2 <__vector_3+0x30>
	}
	else{
		start=0;
 69a:	10 92 73 01 	sts	0x0173, r1
 69e:	10 92 72 01 	sts	0x0172, r1
	}
	EIFR |= (1<< INTF2);
 6a2:	e2 9a       	sbi	0x1c, 2	; 28
}
 6a4:	9f 91       	pop	r25
 6a6:	8f 91       	pop	r24
 6a8:	0f 90       	pop	r0
 6aa:	0f be       	out	0x3f, r0	; 63
 6ac:	0f 90       	pop	r0
 6ae:	1f 90       	pop	r1
 6b0:	18 95       	reti

000006b2 <i2c_setup>:
		i2c_store_data(i2c_recive(0x06)); // processor 3
	}
}

void i2c_setup(bool master) {
	if (master){
 6b2:	88 23       	and	r24, r24
 6b4:	69 f0       	breq	.+26     	; 0x6d0 <i2c_setup+0x1e>
		DDRC &=~(1<<PC6);
 6b6:	3e 98       	cbi	0x07, 6	; 7
		//PORTC = 1 <<PC6;
		
		DDRC &=~(1<<PC7);
 6b8:	3f 98       	cbi	0x07, 7	; 7
		//PORTC = 1 <<PC7;
		
		EIMSK  |= 1<<INT0;					// Enable INT0
 6ba:	e8 9a       	sbi	0x1d, 0	; 29
		EICRA |= (1<<ISC01)|(1<<ISC00); // Trigger INT0 on rising edge
 6bc:	e9 e6       	ldi	r30, 0x69	; 105
 6be:	f0 e0       	ldi	r31, 0x00	; 0
 6c0:	80 81       	ld	r24, Z
 6c2:	83 60       	ori	r24, 0x03	; 3
 6c4:	80 83       	st	Z, r24
		TWBR = 0x10;
 6c6:	80 e1       	ldi	r24, 0x10	; 16
 6c8:	80 93 b8 00 	sts	0x00B8, r24
		TWSR = (0<<TWPS1)|(0<<TWPS0);
 6cc:	10 92 b9 00 	sts	0x00B9, r1
 6d0:	08 95       	ret

000006d2 <i2c_send>:

	}
	
};
	
bool i2c_send(byte prossesor,byte data[]){
 6d2:	8f 92       	push	r8
 6d4:	9f 92       	push	r9
 6d6:	af 92       	push	r10
 6d8:	bf 92       	push	r11
 6da:	cf 92       	push	r12
 6dc:	df 92       	push	r13
 6de:	ef 92       	push	r14
 6e0:	ff 92       	push	r15
 6e2:	0f 93       	push	r16
 6e4:	1f 93       	push	r17
 6e6:	cf 93       	push	r28
 6e8:	df 93       	push	r29
	int number_bytes =(( data[0]>>4 ) & 0x0f);
 6ea:	eb 01       	movw	r28, r22
 6ec:	08 81       	ld	r16, Y
 6ee:	02 95       	swap	r16
 6f0:	0f 70       	andi	r16, 0x0F	; 15
 6f2:	10 e0       	ldi	r17, 0x00	; 0
 6f4:	4b 01       	movw	r8, r22
	int counter = 0;
	int start = TW_START;
 6f6:	68 94       	set
 6f8:	ee 24       	eor	r14, r14
 6fa:	e3 f8       	bld	r14, 3
 6fc:	f1 2c       	mov	r15, r1
	
};
	
bool i2c_send(byte prossesor,byte data[]){
	int number_bytes =(( data[0]>>4 ) & 0x0f);
	int counter = 0;
 6fe:	40 e0       	ldi	r20, 0x00	; 0
 700:	50 e0       	ldi	r21, 0x00	; 0
	int start = TW_START;
	
	do{
	
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN); //send START
 702:	ec eb       	ldi	r30, 0xBC	; 188
 704:	f0 e0       	ldi	r31, 0x00	; 0
 706:	0f 2e       	mov	r0, r31
 708:	f4 ea       	ldi	r31, 0xA4	; 164
 70a:	df 2e       	mov	r13, r31
 70c:	f0 2d       	mov	r31, r0
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
	
	if((TWSR & 0xF8) != start) // om status en start
 70e:	a9 eb       	ldi	r26, 0xB9	; 185
 710:	b0 e0       	ldi	r27, 0x00	; 0
		return false;		
	TWDR = prossesor&0xfe;//sista bit R/W
 712:	8e 7f       	andi	r24, 0xFE	; 254
 714:	c8 2e       	mov	r12, r24
 716:	6b eb       	ldi	r22, 0xBB	; 187
 718:	70 e0       	ldi	r23, 0x00	; 0
	TWCR = (1<<TWINT) | (1<<TWEN);// start transmito of addres
 71a:	84 e8       	ldi	r24, 0x84	; 132
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
		return false;
	}
	counter++;
	
	start=TW_REP_START;
 71c:	68 94       	set
 71e:	aa 24       	eor	r10, r10
 720:	a4 f8       	bld	r10, 4
 722:	b1 2c       	mov	r11, r1
	int counter = 0;
	int start = TW_START;
	
	do{
	
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN); //send START
 724:	d0 82       	st	Z, r13
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
 726:	90 81       	ld	r25, Z
 728:	99 23       	and	r25, r25
 72a:	ec f7       	brge	.-6      	; 0x726 <i2c_send+0x54>
	
	if((TWSR & 0xF8) != start) // om status en start
 72c:	2c 91       	ld	r18, X
 72e:	28 7f       	andi	r18, 0xF8	; 248
 730:	30 e0       	ldi	r19, 0x00	; 0
 732:	2e 15       	cp	r18, r14
 734:	3f 05       	cpc	r19, r15
 736:	69 f5       	brne	.+90     	; 0x792 <i2c_send+0xc0>
		return false;		
	TWDR = prossesor&0xfe;//sista bit R/W
 738:	eb 01       	movw	r28, r22
 73a:	c8 82       	st	Y, r12
	TWCR = (1<<TWINT) | (1<<TWEN);// start transmito of addres
 73c:	80 83       	st	Z, r24
	while(!(TWCR & (1<<TWINT))); // wait for SLA+W transmited and ACK/NACK recived
 73e:	90 81       	ld	r25, Z
 740:	99 23       	and	r25, r25
 742:	ec f7       	brge	.-6      	; 0x73e <i2c_send+0x6c>
	if((TWSR & 0xF8) !=0x18)
 744:	9c 91       	ld	r25, X
 746:	98 7f       	andi	r25, 0xF8	; 248
 748:	98 31       	cpi	r25, 0x18	; 24
 74a:	29 f0       	breq	.+10     	; 0x756 <i2c_send+0x84>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP	
 74c:	84 e9       	ldi	r24, 0x94	; 148
 74e:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 752:	80 e0       	ldi	r24, 0x00	; 0
 754:	1f c0       	rjmp	.+62     	; 0x794 <i2c_send+0xc2>
	}
		
	TWDR = data[counter];
 756:	e4 01       	movw	r28, r8
 758:	99 91       	ld	r25, Y+
 75a:	4e 01       	movw	r8, r28
 75c:	eb 01       	movw	r28, r22
 75e:	98 83       	st	Y, r25
	TWCR = (1<<TWINT) | (1<<TWEN);	// start send data	
 760:	80 83       	st	Z, r24
	while(!(TWCR & (1<<TWINT))); //wait for data transmitted and ACK/NACK	
 762:	90 81       	ld	r25, Z
 764:	99 23       	and	r25, r25
 766:	ec f7       	brge	.-6      	; 0x762 <i2c_send+0x90>
	if((TWSR & 0xF8) != TW_MT_DATA_ACK)
 768:	9c 91       	ld	r25, X
 76a:	98 7f       	andi	r25, 0xF8	; 248
 76c:	98 32       	cpi	r25, 0x28	; 40
 76e:	29 f0       	breq	.+10     	; 0x77a <i2c_send+0xa8>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 770:	84 e9       	ldi	r24, 0x94	; 148
 772:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 776:	80 e0       	ldi	r24, 0x00	; 0
 778:	0d c0       	rjmp	.+26     	; 0x794 <i2c_send+0xc2>
	}
	counter++;
 77a:	4f 5f       	subi	r20, 0xFF	; 255
 77c:	5f 4f       	sbci	r21, 0xFF	; 255
	
	start=TW_REP_START;
 77e:	ea 2c       	mov	r14, r10
 780:	fb 2c       	mov	r15, r11
	}while (counter <= number_bytes);
 782:	04 17       	cp	r16, r20
 784:	15 07       	cpc	r17, r21
 786:	74 f6       	brge	.-100    	; 0x724 <i2c_send+0x52>
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP	
 788:	84 e9       	ldi	r24, 0x94	; 148
 78a:	80 93 bc 00 	sts	0x00BC, r24
	return true;
 78e:	81 e0       	ldi	r24, 0x01	; 1
 790:	01 c0       	rjmp	.+2      	; 0x794 <i2c_send+0xc2>
	
	TWCR = (1<<TWINT)|(1<<TWSTA)|(1<<TWEN); //send START
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
	
	if((TWSR & 0xF8) != start) // om status en start
		return false;		
 792:	80 e0       	ldi	r24, 0x00	; 0
	
	start=TW_REP_START;
	}while (counter <= number_bytes);
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP	
	return true;
};
 794:	df 91       	pop	r29
 796:	cf 91       	pop	r28
 798:	1f 91       	pop	r17
 79a:	0f 91       	pop	r16
 79c:	ff 90       	pop	r15
 79e:	ef 90       	pop	r14
 7a0:	df 90       	pop	r13
 7a2:	cf 90       	pop	r12
 7a4:	bf 90       	pop	r11
 7a6:	af 90       	pop	r10
 7a8:	9f 90       	pop	r9
 7aa:	8f 90       	pop	r8
 7ac:	08 95       	ret

000007ae <i2c_recive>:
	byte* data;
	int counter=0;
	int start =TW_START;
	//int size = 0;

	TWCR |= (1<<TWINT)|(1<<TWSTA)|(1<<TWEN);//START
 7ae:	ec eb       	ldi	r30, 0xBC	; 188
 7b0:	f0 e0       	ldi	r31, 0x00	; 0
 7b2:	90 81       	ld	r25, Z
 7b4:	94 6a       	ori	r25, 0xA4	; 164
 7b6:	90 83       	st	Z, r25
	while(!(TWCR & (1<<TWINT))); //Wait for TWINT, START is now sent
 7b8:	90 81       	ld	r25, Z
 7ba:	99 23       	and	r25, r25
 7bc:	ec f7       	brge	.-6      	; 0x7b8 <i2c_recive+0xa>
	if((TWSR & 0xF8) != start) // om status en start eventuellt bara tw_start
 7be:	90 91 b9 00 	lds	r25, 0x00B9
 7c2:	98 7f       	andi	r25, 0xF8	; 248
 7c4:	98 30       	cpi	r25, 0x08	; 8
 7c6:	29 f0       	breq	.+10     	; 0x7d2 <i2c_recive+0x24>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 7c8:	84 e9       	ldi	r24, 0x94	; 148
 7ca:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 7ce:	80 e0       	ldi	r24, 0x00	; 0
 7d0:	08 95       	ret
	}
	TWDR = prossesor | 0x01;
 7d2:	81 60       	ori	r24, 0x01	; 1
 7d4:	80 93 bb 00 	sts	0x00BB, r24
	TWCR = (1<<TWINT)|(1<<TWEN);
 7d8:	84 e8       	ldi	r24, 0x84	; 132
 7da:	80 93 bc 00 	sts	0x00BC, r24
	while(!(TWCR & (1<<TWINT))); // wait for SLA+R transmited and ACK/NACK recived
 7de:	ec eb       	ldi	r30, 0xBC	; 188
 7e0:	f0 e0       	ldi	r31, 0x00	; 0
 7e2:	80 81       	ld	r24, Z
 7e4:	88 23       	and	r24, r24
 7e6:	ec f7       	brge	.-6      	; 0x7e2 <i2c_recive+0x34>
	if((TWSR & 0xF8) != TW_MR_SLA_ACK)
 7e8:	80 91 b9 00 	lds	r24, 0x00B9
 7ec:	88 7f       	andi	r24, 0xF8	; 248
 7ee:	80 34       	cpi	r24, 0x40	; 64
 7f0:	29 f0       	breq	.+10     	; 0x7fc <i2c_recive+0x4e>
	{
		TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 7f2:	84 e9       	ldi	r24, 0x94	; 148
 7f4:	80 93 bc 00 	sts	0x00BC, r24
		return false;
 7f8:	80 e0       	ldi	r24, 0x00	; 0
 7fa:	08 95       	ret
	}
	
	TWCR |= (1<<TWINT)|(1<<TWEN);
 7fc:	ec eb       	ldi	r30, 0xBC	; 188
 7fe:	f0 e0       	ldi	r31, 0x00	; 0
 800:	80 81       	ld	r24, Z
 802:	84 68       	ori	r24, 0x84	; 132
 804:	80 83       	st	Z, r24
	while(!(TWCR & (1<<TWINT)));
 806:	80 81       	ld	r24, Z
 808:	88 23       	and	r24, r24
 80a:	ec f7       	brge	.-6      	; 0x806 <i2c_recive+0x58>
	}*/
	/*if(counter == 0){
		data = data[(TWDR>>4) & 0x0f];
		size= (TWDR>>4) & 0x0f;
	}*/
	data=TWDR;
 80c:	80 91 bb 00 	lds	r24, 0x00BB
	counter++;	
	start=TW_REP_START;
	//TWCR = (1<<TWINT);
	//while(!(TWCR & (1<<TWINT)));
	TWCR = (1<<TWINT)|(1<<TWEN)|(1<<TWSTO);	// Transmition STOP
 810:	94 e9       	ldi	r25, 0x94	; 148
 812:	90 93 bc 00 	sts	0x00BC, r25
	return data;
};
 816:	08 95       	ret

00000818 <i2c_store_data>:

void i2c_store_data(byte data)
{
	static int counter;
	static int size;
	if(counter == 0){
 818:	20 91 4a 01 	lds	r18, 0x014A
 81c:	30 91 4b 01 	lds	r19, 0x014B
 820:	21 15       	cp	r18, r1
 822:	31 05       	cpc	r19, r1
 824:	89 f4       	brne	.+34     	; 0x848 <i2c_store_data+0x30>
		size = (data>>4) & 0x0f;
 826:	28 2f       	mov	r18, r24
 828:	22 95       	swap	r18
 82a:	2f 70       	andi	r18, 0x0F	; 15
 82c:	30 e0       	ldi	r19, 0x00	; 0
 82e:	30 93 49 01 	sts	0x0149, r19
 832:	20 93 48 01 	sts	0x0148, r18
		i2c_data[counter] = data;
 836:	80 93 79 01 	sts	0x0179, r24
		counter++;
 83a:	81 e0       	ldi	r24, 0x01	; 1
 83c:	90 e0       	ldi	r25, 0x00	; 0
 83e:	90 93 4b 01 	sts	0x014B, r25
 842:	80 93 4a 01 	sts	0x014A, r24
 846:	18 c0       	rjmp	.+48     	; 0x878 <i2c_store_data+0x60>
	}
	else if(counter < size+1){
 848:	40 91 48 01 	lds	r20, 0x0148
 84c:	50 91 49 01 	lds	r21, 0x0149
 850:	4f 5f       	subi	r20, 0xFF	; 255
 852:	5f 4f       	sbci	r21, 0xFF	; 255
 854:	24 17       	cp	r18, r20
 856:	35 07       	cpc	r19, r21
 858:	5c f4       	brge	.+22     	; 0x870 <i2c_store_data+0x58>
		i2c_data[counter] = data;
 85a:	f9 01       	movw	r30, r18
 85c:	e7 58       	subi	r30, 0x87	; 135
 85e:	fe 4f       	sbci	r31, 0xFE	; 254
 860:	80 83       	st	Z, r24
		counter++;
 862:	2f 5f       	subi	r18, 0xFF	; 255
 864:	3f 4f       	sbci	r19, 0xFF	; 255
 866:	30 93 4b 01 	sts	0x014B, r19
 86a:	20 93 4a 01 	sts	0x014A, r18
 86e:	04 c0       	rjmp	.+8      	; 0x878 <i2c_store_data+0x60>
	}
	else{
		i2c_data[counter] = data;
 870:	f9 01       	movw	r30, r18
 872:	e7 58       	subi	r30, 0x87	; 135
 874:	fe 4f       	sbci	r31, 0xFE	; 254
 876:	80 83       	st	Z, r24
	}
	if(counter>=size+1){
 878:	80 91 48 01 	lds	r24, 0x0148
 87c:	90 91 49 01 	lds	r25, 0x0149
 880:	01 96       	adiw	r24, 0x01	; 1
 882:	20 91 4a 01 	lds	r18, 0x014A
 886:	30 91 4b 01 	lds	r19, 0x014B
 88a:	28 17       	cp	r18, r24
 88c:	39 07       	cpc	r19, r25
 88e:	44 f0       	brlt	.+16     	; 0x8a0 <i2c_store_data+0x88>
		i2c_newdata = true;
 890:	81 e0       	ldi	r24, 0x01	; 1
 892:	80 93 4e 01 	sts	0x014E, r24
		counter = 0;
 896:	10 92 4b 01 	sts	0x014B, r1
 89a:	10 92 4a 01 	sts	0x014A, r1
		EIMSK &= ~(1<<INT0);
 89e:	e8 98       	cbi	0x1d, 0	; 29
 8a0:	08 95       	ret

000008a2 <__vector_1>:
byte i2c_data[15];
bool i2c_newdata=false;
int Reflex_data;
//aidshub was here
ISR(INT0_vect)
{	
 8a2:	1f 92       	push	r1
 8a4:	0f 92       	push	r0
 8a6:	0f b6       	in	r0, 0x3f	; 63
 8a8:	0f 92       	push	r0
 8aa:	11 24       	eor	r1, r1
 8ac:	0b b6       	in	r0, 0x3b	; 59
 8ae:	0f 92       	push	r0
 8b0:	2f 93       	push	r18
 8b2:	3f 93       	push	r19
 8b4:	4f 93       	push	r20
 8b6:	5f 93       	push	r21
 8b8:	6f 93       	push	r22
 8ba:	7f 93       	push	r23
 8bc:	8f 93       	push	r24
 8be:	9f 93       	push	r25
 8c0:	af 93       	push	r26
 8c2:	bf 93       	push	r27
 8c4:	ef 93       	push	r30
 8c6:	ff 93       	push	r31
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 8c8:	00 00       	nop
	_delay_us(1);
	if (PINC&(1<< PC6)){	//komunikation vill skicka
 8ca:	36 9b       	sbis	0x06, 6	; 6
 8cc:	04 c0       	rjmp	.+8      	; 0x8d6 <__vector_1+0x34>
		i2c_store_data(i2c_recive(0x02)); // processor 1
 8ce:	82 e0       	ldi	r24, 0x02	; 2
 8d0:	6e df       	rcall	.-292    	; 0x7ae <i2c_recive>
 8d2:	a2 df       	rcall	.-188    	; 0x818 <i2c_store_data>
 8d4:	05 c0       	rjmp	.+10     	; 0x8e0 <__vector_1+0x3e>
		//PORTD ^=(1 << PD0);
	}
	else if(PINC&(1<< PC7)){ //sensor vill skicka  PINC&(1<< PC7)>0
 8d6:	37 9b       	sbis	0x06, 7	; 6
 8d8:	03 c0       	rjmp	.+6      	; 0x8e0 <__vector_1+0x3e>
		i2c_store_data(i2c_recive(0x06)); // processor 3
 8da:	86 e0       	ldi	r24, 0x06	; 6
 8dc:	68 df       	rcall	.-304    	; 0x7ae <i2c_recive>
 8de:	9c df       	rcall	.-200    	; 0x818 <i2c_store_data>
	}
}
 8e0:	ff 91       	pop	r31
 8e2:	ef 91       	pop	r30
 8e4:	bf 91       	pop	r27
 8e6:	af 91       	pop	r26
 8e8:	9f 91       	pop	r25
 8ea:	8f 91       	pop	r24
 8ec:	7f 91       	pop	r23
 8ee:	6f 91       	pop	r22
 8f0:	5f 91       	pop	r21
 8f2:	4f 91       	pop	r20
 8f4:	3f 91       	pop	r19
 8f6:	2f 91       	pop	r18
 8f8:	0f 90       	pop	r0
 8fa:	0b be       	out	0x3b, r0	; 59
 8fc:	0f 90       	pop	r0
 8fe:	0f be       	out	0x3f, r0	; 63
 900:	0f 90       	pop	r0
 902:	1f 90       	pop	r1
 904:	18 95       	reti

00000906 <i2c_handel_data>:
	}

}

void i2c_handel_data(void){
	if(i2c_newdata==true)
 906:	80 91 4e 01 	lds	r24, 0x014E
 90a:	88 23       	and	r24, r24
 90c:	09 f4       	brne	.+2      	; 0x910 <i2c_handel_data+0xa>
 90e:	7d c0       	rjmp	.+250    	; 0xa0a <i2c_handel_data+0x104>
	{
		i2c_newdata=false;
 910:	10 92 4e 01 	sts	0x014E, r1
		if(!((i2c_data[0]>>3)&0x01)){
 914:	80 91 79 01 	lds	r24, 0x0179
 918:	83 fd       	sbrc	r24, 3
 91a:	07 c0       	rjmp	.+14     	; 0x92a <i2c_handel_data+0x24>
 91c:	84 e6       	ldi	r24, 0x64	; 100
 91e:	8a 95       	dec	r24
 920:	f1 f7       	brne	.-4      	; 0x91e <i2c_handel_data+0x18>
			_delay_us(300);
			i2c_send(0x02,i2c_data);// send to komunikation
 922:	69 e7       	ldi	r22, 0x79	; 121
 924:	71 e0       	ldi	r23, 0x01	; 1
 926:	82 e0       	ldi	r24, 0x02	; 2
 928:	d4 de       	rcall	.-600    	; 0x6d2 <i2c_send>
		}
		switch (i2c_data[0] & 0x0f){
 92a:	20 91 79 01 	lds	r18, 0x0179
 92e:	e2 2f       	mov	r30, r18
 930:	ef 70       	andi	r30, 0x0F	; 15
 932:	8e 2f       	mov	r24, r30
 934:	90 e0       	ldi	r25, 0x00	; 0
 936:	8f 30       	cpi	r24, 0x0F	; 15
 938:	91 05       	cpc	r25, r1
 93a:	08 f0       	brcs	.+2      	; 0x93e <i2c_handel_data+0x38>
 93c:	65 c0       	rjmp	.+202    	; 0xa08 <i2c_handel_data+0x102>
 93e:	fc 01       	movw	r30, r24
 940:	ea 5b       	subi	r30, 0xBA	; 186
 942:	ff 4f       	sbci	r31, 0xFF	; 255
 944:	c5 c0       	rjmp	.+394    	; 0xad0 <__tablejump2__>
			case 0x00 :
				batteri=i2c_data[1],i2c_data[2];
 946:	80 91 7a 01 	lds	r24, 0x017A
 94a:	80 93 90 01 	sts	0x0190, r24
				break;
 94e:	5c c0       	rjmp	.+184    	; 0xa08 <i2c_handel_data+0x102>
			case 0x01 :
				distans_right=i2c_data[3];
 950:	e9 e7       	ldi	r30, 0x79	; 121
 952:	f1 e0       	ldi	r31, 0x01	; 1
 954:	83 81       	ldd	r24, Z+3	; 0x03
 956:	80 93 94 01 	sts	0x0194, r24
				distans_fram=i2c_data[2];
 95a:	82 81       	ldd	r24, Z+2	; 0x02
 95c:	80 93 8c 01 	sts	0x018C, r24
				distans_left=i2c_data[1];
 960:	81 81       	ldd	r24, Z+1	; 0x01
 962:	80 93 8d 01 	sts	0x018D, r24
				break;
 966:	50 c0       	rjmp	.+160    	; 0xa08 <i2c_handel_data+0x102>
			case 0x02 :
				Reflex_data=i2c_data[2]*0x10000+i2c_data[1]*0x100+i2c_data[0];
 968:	80 91 7a 01 	lds	r24, 0x017A
 96c:	90 e0       	ldi	r25, 0x00	; 0
 96e:	98 2f       	mov	r25, r24
 970:	88 27       	eor	r24, r24
 972:	82 0f       	add	r24, r18
 974:	91 1d       	adc	r25, r1
 976:	90 93 89 01 	sts	0x0189, r25
 97a:	80 93 88 01 	sts	0x0188, r24
				break;
 97e:	44 c0       	rjmp	.+136    	; 0xa08 <i2c_handel_data+0x102>
			case 0x03 :
				RGB_data=1;//"röd";"
 980:	81 e0       	ldi	r24, 0x01	; 1
 982:	80 93 93 01 	sts	0x0193, r24
				break;
 986:	40 c0       	rjmp	.+128    	; 0xa08 <i2c_handel_data+0x102>
			case 0x04 :
				RGB_data=2;//"grön";
 988:	82 e0       	ldi	r24, 0x02	; 2
 98a:	80 93 93 01 	sts	0x0193, r24
				break;		
 98e:	3c c0       	rjmp	.+120    	; 0xa08 <i2c_handel_data+0x102>
			case 0x05 :
				RGB_data=3;//"blå";
 990:	83 e0       	ldi	r24, 0x03	; 3
 992:	80 93 93 01 	sts	0x0193, r24
				break;
 996:	38 c0       	rjmp	.+112    	; 0xa08 <i2c_handel_data+0x102>
			case 0x06 :
			
				break;
			case 0x07 :
				gyro_90=true;
 998:	81 e0       	ldi	r24, 0x01	; 1
 99a:	80 93 78 01 	sts	0x0178, r24
				break;
 99e:	34 c0       	rjmp	.+104    	; 0xa08 <i2c_handel_data+0x102>
			case 0x08 :
				manual_function=0;
 9a0:	10 92 63 01 	sts	0x0163, r1
 9a4:	10 92 62 01 	sts	0x0162, r1
				break;
 9a8:	2f c0       	rjmp	.+94     	; 0xa08 <i2c_handel_data+0x102>
			case 0x09 :
				manual_function=1;
 9aa:	81 e0       	ldi	r24, 0x01	; 1
 9ac:	90 e0       	ldi	r25, 0x00	; 0
 9ae:	90 93 63 01 	sts	0x0163, r25
 9b2:	80 93 62 01 	sts	0x0162, r24
				
				PORTD |= (1 << PD0); // heej
 9b6:	58 9a       	sbi	0x0b, 0	; 11
				break;
 9b8:	27 c0       	rjmp	.+78     	; 0xa08 <i2c_handel_data+0x102>
			case 0x0a :
			PORTD |= (1 << PD0); // heej
 9ba:	58 9a       	sbi	0x0b, 0	; 11
				manual_function=2;
 9bc:	82 e0       	ldi	r24, 0x02	; 2
 9be:	90 e0       	ldi	r25, 0x00	; 0
 9c0:	90 93 63 01 	sts	0x0163, r25
 9c4:	80 93 62 01 	sts	0x0162, r24
				
				break;
 9c8:	1f c0       	rjmp	.+62     	; 0xa08 <i2c_handel_data+0x102>
			case 0x0b :
			PORTD |= (1 << PD0); // heej
 9ca:	58 9a       	sbi	0x0b, 0	; 11
				manual_function=4;
 9cc:	84 e0       	ldi	r24, 0x04	; 4
 9ce:	90 e0       	ldi	r25, 0x00	; 0
 9d0:	90 93 63 01 	sts	0x0163, r25
 9d4:	80 93 62 01 	sts	0x0162, r24
				
				break;
 9d8:	17 c0       	rjmp	.+46     	; 0xa08 <i2c_handel_data+0x102>
			case 0x0c :
			PORTD |= (1 << PD0); // heej
 9da:	58 9a       	sbi	0x0b, 0	; 11
				manual_function=3;
 9dc:	83 e0       	ldi	r24, 0x03	; 3
 9de:	90 e0       	ldi	r25, 0x00	; 0
 9e0:	90 93 63 01 	sts	0x0163, r25
 9e4:	80 93 62 01 	sts	0x0162, r24
				
				break;
 9e8:	0f c0       	rjmp	.+30     	; 0xa08 <i2c_handel_data+0x102>
			case 0x0d :
			PORTD |= (1 << PD0); // heej
 9ea:	58 9a       	sbi	0x0b, 0	; 11
				manual_function=6;
 9ec:	86 e0       	ldi	r24, 0x06	; 6
 9ee:	90 e0       	ldi	r25, 0x00	; 0
 9f0:	90 93 63 01 	sts	0x0163, r25
 9f4:	80 93 62 01 	sts	0x0162, r24
				
				break;
 9f8:	07 c0       	rjmp	.+14     	; 0xa08 <i2c_handel_data+0x102>
			case 0x0e :
			PORTD |= (1 << PD0); // heej
 9fa:	58 9a       	sbi	0x0b, 0	; 11
				manual_function=5;
 9fc:	85 e0       	ldi	r24, 0x05	; 5
 9fe:	90 e0       	ldi	r25, 0x00	; 0
 a00:	90 93 63 01 	sts	0x0163, r25
 a04:	80 93 62 01 	sts	0x0162, r24
						
				break;		
			default :
				break;
		}
		EIMSK |= (1<<INT0);
 a08:	e8 9a       	sbi	0x1d, 0	; 29
 a0a:	08 95       	ret

00000a0c <main>:
				5,  4,  3,  2, 0 };
//*********************************for test only

int main(void)
{
	interrupt_init();
 a0c:	01 de       	rcall	.-1022   	; 0x610 <interrupt_init>
	board_init();
 a0e:	6b db       	rcall	.-2346   	; 0xe6 <board_init>
	initengine();
 a10:	ad dd       	rcall	.-1190   	; 0x56c <initengine>
	timerinit();
 a12:	b9 dd       	rcall	.-1166   	; 0x586 <timerinit>
	i2c_setup(1);
 a14:	81 e0       	ldi	r24, 0x01	; 1
 a16:	4d de       	rcall	.-870    	; 0x6b2 <i2c_setup>
	sei();
 a18:	78 94       	sei
	//***********Set motors speed value here *****************
	left=50;//100;				// kanske räcker med en variable för båda om båda kör exakt lika fort
 a1a:	82 e3       	ldi	r24, 0x32	; 50
 a1c:	90 e0       	ldi	r25, 0x00	; 0
 a1e:	90 93 71 01 	sts	0x0171, r25
 a22:	80 93 70 01 	sts	0x0170, r24
	right=45;//93;
 a26:	8d e2       	ldi	r24, 0x2D	; 45
 a28:	90 e0       	ldi	r25, 0x00	; 0
 a2a:	90 93 6f 01 	sts	0x016F, r25
 a2e:	80 93 6e 01 	sts	0x016E, r24
	//********************************************************
	motor_left=left;      
 a32:	82 e3       	ldi	r24, 0x32	; 50
 a34:	87 bd       	out	0x27, r24	; 39
	motor_right=right;
 a36:	80 91 6e 01 	lds	r24, 0x016E
 a3a:	88 bd       	out	0x28, r24	; 40
	while(1){
		i2c_handel_data();  //test av fregulito	
 a3c:	64 df       	rcall	.-312    	; 0x906 <i2c_handel_data>
			if(drive_mode == 1){						// Drivemode is auto    // (drive_mode == 1 && start == 1)
 a3e:	80 91 74 01 	lds	r24, 0x0174
 a42:	90 91 75 01 	lds	r25, 0x0175
 a46:	81 30       	cpi	r24, 0x01	; 1
 a48:	91 05       	cpc	r25, r1
 a4a:	59 f5       	brne	.+86     	; 0xaa2 <main+0x96>
				PORTB &= (0 << motor_dir_left) | (0 << motor_dir_right);		// Set motor direction to forward
 a4c:	85 b1       	in	r24, 0x05	; 5
 a4e:	15 b8       	out	0x05, r1	; 5
				current_position = arre[count_arre];	// används för att simulera linjeföljning, arrayen ändras i globala
 a50:	e0 91 4c 01 	lds	r30, 0x014C
 a54:	f0 91 4d 01 	lds	r31, 0x014D
 a58:	ee 0f       	add	r30, r30
 a5a:	ff 1f       	adc	r31, r31
 a5c:	e0 50       	subi	r30, 0x00	; 0
 a5e:	ff 4f       	sbci	r31, 0xFF	; 255
 a60:	80 81       	ld	r24, Z
 a62:	91 81       	ldd	r25, Z+1	; 0x01
 a64:	90 93 55 01 	sts	0x0155, r25
 a68:	80 93 54 01 	sts	0x0154, r24
				if(regler_ready==1 && start == 1){
 a6c:	80 91 6c 01 	lds	r24, 0x016C
 a70:	90 91 6d 01 	lds	r25, 0x016D
 a74:	01 97       	sbiw	r24, 0x01	; 1
 a76:	61 f4       	brne	.+24     	; 0xa90 <main+0x84>
 a78:	80 91 72 01 	lds	r24, 0x0172
 a7c:	90 91 73 01 	lds	r25, 0x0173
 a80:	01 97       	sbiw	r24, 0x01	; 1
 a82:	31 f4       	brne	.+12     	; 0xa90 <main+0x84>
					regulator();
 a84:	5b dd       	rcall	.-1354   	; 0x53c <regulator>
					regler_ready=0;	
 a86:	10 92 6d 01 	sts	0x016D, r1
 a8a:	10 92 6c 01 	sts	0x016C, r1
 a8e:	d6 cf       	rjmp	.-84     	; 0xa3c <main+0x30>
				}
				else if(start == 0){					// if start is zero then turn off the auto, stops motors
 a90:	80 91 72 01 	lds	r24, 0x0172
 a94:	90 91 73 01 	lds	r25, 0x0173
 a98:	89 2b       	or	r24, r25
 a9a:	81 f6       	brne	.-96     	; 0xa3c <main+0x30>
					motor_left=0;
 a9c:	17 bc       	out	0x27, r1	; 39
					motor_right=0;
 a9e:	18 bc       	out	0x28, r1	; 40
 aa0:	cd cf       	rjmp	.-102    	; 0xa3c <main+0x30>
				}
			}
			else if(drive_mode==0){										// Drivemode is manual
 aa2:	89 2b       	or	r24, r25
 aa4:	59 f6       	brne	.-106    	; 0xa3c <main+0x30>
				manual_drive();
 aa6:	46 db       	rcall	.-2420   	; 0x134 <manual_drive>
 aa8:	c9 cf       	rjmp	.-110    	; 0xa3c <main+0x30>

00000aaa <__divmodhi4>:
 aaa:	97 fb       	bst	r25, 7
 aac:	07 2e       	mov	r0, r23
 aae:	16 f4       	brtc	.+4      	; 0xab4 <__divmodhi4+0xa>
 ab0:	00 94       	com	r0
 ab2:	06 d0       	rcall	.+12     	; 0xac0 <__divmodhi4_neg1>
 ab4:	77 fd       	sbrc	r23, 7
 ab6:	08 d0       	rcall	.+16     	; 0xac8 <__divmodhi4_neg2>
 ab8:	14 d0       	rcall	.+40     	; 0xae2 <__udivmodhi4>
 aba:	07 fc       	sbrc	r0, 7
 abc:	05 d0       	rcall	.+10     	; 0xac8 <__divmodhi4_neg2>
 abe:	3e f4       	brtc	.+14     	; 0xace <__divmodhi4_exit>

00000ac0 <__divmodhi4_neg1>:
 ac0:	90 95       	com	r25
 ac2:	81 95       	neg	r24
 ac4:	9f 4f       	sbci	r25, 0xFF	; 255
 ac6:	08 95       	ret

00000ac8 <__divmodhi4_neg2>:
 ac8:	70 95       	com	r23
 aca:	61 95       	neg	r22
 acc:	7f 4f       	sbci	r23, 0xFF	; 255

00000ace <__divmodhi4_exit>:
 ace:	08 95       	ret

00000ad0 <__tablejump2__>:
 ad0:	ee 0f       	add	r30, r30
 ad2:	ff 1f       	adc	r31, r31
 ad4:	00 24       	eor	r0, r0
 ad6:	00 1c       	adc	r0, r0
 ad8:	0b be       	out	0x3b, r0	; 59
 ada:	07 90       	elpm	r0, Z+
 adc:	f6 91       	elpm	r31, Z
 ade:	e0 2d       	mov	r30, r0
 ae0:	09 94       	ijmp

00000ae2 <__udivmodhi4>:
 ae2:	aa 1b       	sub	r26, r26
 ae4:	bb 1b       	sub	r27, r27
 ae6:	51 e1       	ldi	r21, 0x11	; 17
 ae8:	07 c0       	rjmp	.+14     	; 0xaf8 <__udivmodhi4_ep>

00000aea <__udivmodhi4_loop>:
 aea:	aa 1f       	adc	r26, r26
 aec:	bb 1f       	adc	r27, r27
 aee:	a6 17       	cp	r26, r22
 af0:	b7 07       	cpc	r27, r23
 af2:	10 f0       	brcs	.+4      	; 0xaf8 <__udivmodhi4_ep>
 af4:	a6 1b       	sub	r26, r22
 af6:	b7 0b       	sbc	r27, r23

00000af8 <__udivmodhi4_ep>:
 af8:	88 1f       	adc	r24, r24
 afa:	99 1f       	adc	r25, r25
 afc:	5a 95       	dec	r21
 afe:	a9 f7       	brne	.-22     	; 0xaea <__udivmodhi4_loop>
 b00:	80 95       	com	r24
 b02:	90 95       	com	r25
 b04:	bc 01       	movw	r22, r24
 b06:	cd 01       	movw	r24, r26
 b08:	08 95       	ret

00000b0a <_exit>:
 b0a:	f8 94       	cli

00000b0c <__stop_program>:
 b0c:	ff cf       	rjmp	.-2      	; 0xb0c <__stop_program>
