$date
	Sun Nov 23 21:27:34 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_instr_dcd $end
$var wire 1 ! write $end
$var wire 1 " read $end
$var wire 8 # data_write [7:0] $end
$var wire 8 $ data_out [7:0] $end
$var wire 6 % addr [5:0] $end
$var reg 1 & byte_sync $end
$var reg 1 ' clk $end
$var reg 8 ( data_in [7:0] $end
$var reg 8 ) data_read [7:0] $end
$var reg 1 * rst_n $end
$scope module dut $end
$var wire 1 & byte_sync $end
$var wire 1 ' clk $end
$var wire 8 + data_in [7:0] $end
$var wire 8 , data_read [7:0] $end
$var wire 1 * rst_n $end
$var parameter 1 - S_DATA $end
$var parameter 1 . S_IDLE $end
$var reg 6 / addr [5:0] $end
$var reg 8 0 data_out [7:0] $end
$var reg 8 1 data_write [7:0] $end
$var reg 1 2 highlow_bit $end
$var reg 1 " read $end
$var reg 1 3 read_pulse $end
$var reg 1 4 rw_bit $end
$var reg 1 5 state $end
$var reg 1 ! write $end
$var reg 1 6 write_pulse $end
$upscope $end
$scope task send_byte $end
$var reg 8 7 b [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
0.
1-
$end
#0
$dumpvars
bx 7
06
05
04
03
02
b0 1
b0 0
b0 /
b0 ,
b0 +
0*
b0 )
b0 (
0'
0&
b0 %
b0 $
b0 #
0"
0!
$end
#5000
1'
#10000
0'
#15000
1'
#20000
0'
#25000
1*
1'
#30000
0'
#35000
15
b10 %
b10 /
14
1&
b10000010 (
b10000010 +
b10000010 7
1'
#40000
0'
#45000
0&
1'
#50000
0'
#55000
05
16
b10100101 #
b10100101 1
1&
b10100101 (
b10100101 +
b10100101 7
1'
#60000
0'
#65000
06
1!
0&
1'
#70000
0'
#75000
15
b100 %
b100 /
04
0!
1&
b100 (
b100 +
b100 7
b1011010 )
b1011010 ,
1'
#80000
0'
#85000
0&
1'
#90000
0'
#95000
05
13
b1011010 $
b1011010 0
1&
b0 (
b0 +
b0 7
1'
#100000
0'
#105000
03
1"
0&
1'
#110000
0'
#115000
15
b11 %
b11 /
12
0"
1&
b1000011 (
b1000011 +
b1000011 7
1'
#120000
0'
#125000
0&
1'
#130000
0'
#135000
1'
