{
    "nodes": [
        {
            "id": 0,
            "content": "rst_n",
            "type": "input port"
        },
        {
            "id": 1,
            "content": "clk",
            "type": "input port"
        },
        {
            "id": 2,
            "content": "valid_count",
            "type": "input port"
        },
        {
            "id": 3,
            "content": "out",
            "type": "output port"
        },
        {
            "id": 4,
            "content": "u_counter_logic",
            "type": "submodule"
        },
        {
            "id": 5,
            "content": "u_output_register",
            "type": "submodule"
        }
    ],
    "edge_attrs": [],
    "connectivity": [
        [
            1,
            0,
            2,
            1,
            0,
            4,
            2,
            5
        ],
        [
            4,
            4,
            4,
            5,
            5,
            5,
            5,
            3
        ]
    ]
}