#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar  8 12:56:25 2023
# Process ID: 23396
# Current directory: C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16656 C:\Users\kairo\OneDrive\Documentos\Tec\10mo\FPGA\XADC_BIPOLAR_1\XADC_BIPOLAR_1.xpr
# Log file: C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/vivado.log
# Journal file: C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/berny/OneDrive/Escritorio/LOT/TecEnLinea/10mo Semestre/FPGA/U2/XADC_BIPOLAR_1' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 697.547 ; gain = 89.137
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z007sclg400-1
Top: design_1_wrapper
INFO: [Device 21-403] Loading part xc7z007sclg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1165.266 ; gain = 179.516
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/.Xil/Vivado-23396-DESKTOP-2HUJH4V/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (1#1) [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/.Xil/Vivado-23396-DESKTOP-2HUJH4V/realtime/design_1_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_compuerta_xor_0_0' [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/.Xil/Vivado-23396-DESKTOP-2HUJH4V/realtime/design_1_compuerta_xor_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_compuerta_xor_0_0' (2#1) [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/.Xil/Vivado-23396-DESKTOP-2HUJH4V/realtime/design_1_compuerta_xor_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_pwm_0_0' [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/.Xil/Vivado-23396-DESKTOP-2HUJH4V/realtime/design_1_pwm_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pwm_0_0' (3#1) [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/.Xil/Vivado-23396-DESKTOP-2HUJH4V/realtime/design_1_pwm_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_xadc_wiz_0_0' [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/.Xil/Vivado-23396-DESKTOP-2HUJH4V/realtime/design_1_xadc_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xadc_wiz_0_0' (4#1) [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/.Xil/Vivado-23396-DESKTOP-2HUJH4V/realtime/design_1_xadc_wiz_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'xadc_wiz_0' of module 'design_1_xadc_wiz_0_0' has 15 connections declared, but only 9 given [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/synth/design_1.v:56]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_1' [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 3 - type: integer 
	Parameter CONST_WIDTH bound to: 7 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (5#1) [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_1' (6#1) [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_0_1/synth/design_1_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (6#1) [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (7#1) [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_2_0' [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (7#1) [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_2_0' (8#1) [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xlconstant_2_0/synth/design_1_xlconstant_2_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlslice_0_0' [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (9#1) [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ipshared/f044/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlslice_0_0' (10#1) [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xlslice_0_0/synth/design_1_xlslice_0_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (11#1) [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (12#1) [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlslice_v1_0_2_xlslice has unconnected port Din[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1203.914 ; gain = 218.164
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.914 ; gain = 218.164
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1203.914 ; gain = 218.164
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_compuerta_xor_0_0/design_1_compuerta_xor_0_0.dcp' for cell 'design_1_i/compuerta_xor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_pwm_0_0/design_1_pwm_0_0.dcp' for cell 'design_1_i/pwm_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.dcp' for cell 'design_1_i/xadc_wiz_0'
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 3 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.xdc] for cell 'design_1_i/xadc_wiz_0/inst'
Parsing XDC File [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/constrs_1/new/CORA_Z7_MASTER.xdc]
Finished Parsing XDC File [C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.srcs/constrs_1/new/CORA_Z7_MASTER.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1324.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 1385.609 ; gain = 399.859
43 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:41 . Memory (MB): peak = 1385.609 ; gain = 622.648
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1409.859 ; gain = 13.641
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210370AFD0E9A
open_hw_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 2501.234 ; gain = 1091.375
set_property PROGRAM.FILE {C:/Users/kairo/OneDrive/Documentos/Tec/10mo/FPGA/XADC_BIPOLAR_1/XADC_BIPOLAR_1.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z007s_1]
current_hw_device [get_hw_devices xc7z007s_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z007s_1] 0]
