#ifndef _AON_REG_DEFINES_H
#define _AON_REG_DEFINES_H
/* **************************** */
#define AON_REG_PMU_AONPD_REG_1TO4                                                             (AON_REG_BASE + 0x80)
#define AON_REG_PMU_AONPD_REG_1TO4_DEFAULT                                                     0x40247E
#define AON_REG_PMU_AONPD_REG_1TO4_REG1                                                        (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define AON_REG_PMU_AONPD_REG_1TO4_REG1_MASK                                                   (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_AONPD_REG_1TO4_REG1_SHIFT                                                  (0)
#define AON_REG_PMU_AONPD_REG_1TO4_REG2                                                        (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define AON_REG_PMU_AONPD_REG_1TO4_REG2_MASK                                                   (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_AONPD_REG_1TO4_REG2_SHIFT                                                  (8)
#define AON_REG_PMU_AONPD_REG_1TO4_REG3                                                        (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23)
#define AON_REG_PMU_AONPD_REG_1TO4_REG3_MASK                                                   (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_AONPD_REG_1TO4_REG3_SHIFT                                                  (16)
#define AON_REG_PMU_AONPD_REG_1TO4_REG4                                                        (Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define AON_REG_PMU_AONPD_REG_1TO4_REG4_MASK                                                   (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_AONPD_REG_1TO4_REG4_SHIFT                                                  (24)


#define AON_REG_PMU_AONPD_REG_1TO4_LV                                                          (AON_REG_BASE + 0x84)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_DEFAULT                                                  0x40247E
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG1                                                     (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG1_MASK                                                (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG1_SHIFT                                               (0)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG2                                                     (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG2_MASK                                                (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG2_SHIFT                                               (8)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG3                                                     (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG3_MASK                                                (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG3_SHIFT                                               (16)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG4                                                     (Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG4_MASK                                                (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_AONPD_REG_1TO4_LV_REG4_SHIFT                                               (24)


#define AON_REG_PMU_AONPD_REG_5TO6                                                             (AON_REG_BASE + 0x88)
#define AON_REG_PMU_AONPD_REG_5TO6_DEFAULT                                                     0x63F
#define AON_REG_PMU_AONPD_REG_5TO6_REG5                                                        (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define AON_REG_PMU_AONPD_REG_5TO6_REG5_MASK                                                   (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_AONPD_REG_5TO6_REG5_SHIFT                                                  (0)
#define AON_REG_PMU_AONPD_REG_5TO6_REG6                                                        (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define AON_REG_PMU_AONPD_REG_5TO6_REG6_MASK                                                   (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_AONPD_REG_5TO6_REG6_SHIFT                                                  (8)


#define AON_REG_PMU_DOOPD_REG_1TO4                                                             (AON_REG_BASE + 0x90)
#define AON_REG_PMU_DOOPD_REG_1TO4_DEFAULT                                                     0x55484051
#define AON_REG_PMU_DOOPD_REG_1TO4_REG1                                                        (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG1_MASK                                                   (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG1_SHIFT                                                  (0)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG2                                                        (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG2_MASK                                                   (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG2_SHIFT                                                  (8)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG3                                                        (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG3_MASK                                                   (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG3_SHIFT                                                  (16)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG4                                                        (Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG4_MASK                                                   (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_DOOPD_REG_1TO4_REG4_SHIFT                                                  (24)


#define AON_REG_PMU_DOOPD_REG_567                                                              (AON_REG_BASE + 0x94)
#define AON_REG_PMU_DOOPD_REG_567_DEFAULT                                                      0x1F108C
#define AON_REG_PMU_DOOPD_REG_567_REG5                                                         (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define AON_REG_PMU_DOOPD_REG_567_REG5_MASK                                                    (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_DOOPD_REG_567_REG5_SHIFT                                                   (0)
#define AON_REG_PMU_DOOPD_REG_567_REG6                                                         (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define AON_REG_PMU_DOOPD_REG_567_REG6_MASK                                                    (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_DOOPD_REG_567_REG6_SHIFT                                                   (8)
#define AON_REG_PMU_DOOPD_REG_567_REG7                                                         (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23)
#define AON_REG_PMU_DOOPD_REG_567_REG7_MASK                                                    (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_DOOPD_REG_567_REG7_SHIFT                                                   (16)


#define AON_REG_PMU_TEST_MUX_CTRL                                                              (AON_REG_BASE + 0xa0)
#define AON_REG_PMU_TEST_MUX_CTRL_DEFAULT                                                      0x0
#define AON_REG_PMU_TEST_MUX_CTRL_BLOCK                                                        (Bit0+Bit1+Bit2+Bit3)
#define AON_REG_PMU_TEST_MUX_CTRL_BLOCK_MASK                                                   (Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_TEST_MUX_CTRL_BLOCK_SHIFT                                                  (0)
#define AON_REG_PMU_TEST_MUX_CTRL_NODE                                                         (Bit4+Bit5+Bit6+Bit7)
#define AON_REG_PMU_TEST_MUX_CTRL_NODE_MASK                                                    (Bit3+Bit2+Bit1+Bit0)
#define AON_REG_PMU_TEST_MUX_CTRL_NODE_SHIFT                                                   (4)


#define AON_REG_PMU_MISC_CTRL                                                                  (AON_REG_BASE + 0xc0)
#define AON_REG_PMU_MISC_CTRL_DEFAULT                                                          0x40
#define AON_REG_PMU_MISC_CTRL_CTL_TEMP_SENS_EN                                                 (Bit0)
#define AON_REG_PMU_MISC_CTRL_CTL_VBAT_SENS_EN                                                 (Bit1)
#define AON_REG_PMU_MISC_CTRL_CTL_CLK_32K_RTC_EN                                               (Bit4)
#define AON_REG_PMU_MISC_CTRL_CTL_CLK_XO_FOR_DCDC_EN                                           (Bit5)
#define AON_REG_PMU_MISC_CTRL_CTL_RET_LDO_EN                                                   (Bit6)


#define AON_REG_AON_TIMER0_CTRL                                                                (AON_REG_BASE + 0x100)
#define AON_REG_AON_TIMER0_CTRL_DEFAULT                                                        0x0
#define AON_REG_AON_TIMER0_CTRL_CTL_AON_TIMER0_EN                                              (Bit0)
#define AON_REG_AON_TIMER0_CTRL_CTL_AON_TIMER0_CLK_EN                                          (Bit1)
#define AON_REG_AON_TIMER0_CTRL_CTL_AON_TIMER0_RELOAD                                          (Bit2)
#define AON_REG_AON_TIMER0_CTRL_CTL_AON_TIMER0_IRQ_CLR                                         (Bit4)


#define AON_REG_AON_TIMER0_INIT_VAL                                                            (AON_REG_BASE + 0x104)
#define AON_REG_AON_TIMER0_INIT_VAL_DEFAULT                                                    0x0
#define AON_REG_AON_TIMER0_INIT_VAL_CTL_AON_TIMER0_INIT_VAL                                    (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define AON_REG_AON_TIMER0_INIT_VAL_CTL_AON_TIMER0_INIT_VAL_MASK                               (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_AON_TIMER0_INIT_VAL_CTL_AON_TIMER0_INIT_VAL_SHIFT                              (0)


#define AON_REG_AON_TIMER1_CTRL                                                                (AON_REG_BASE + 0x120)
#define AON_REG_AON_TIMER1_CTRL_DEFAULT                                                        0x0
#define AON_REG_AON_TIMER1_CTRL_CTL_AON_TIMER1_EN                                              (Bit0)
#define AON_REG_AON_TIMER1_CTRL_CTL_AON_TIMER1_CLK_EN                                          (Bit1)
#define AON_REG_AON_TIMER1_CTRL_CTL_AON_TIMER1_RELOAD                                          (Bit2)
#define AON_REG_AON_TIMER1_CTRL_CTL_AON_TIMER1_IRQ_CLR                                         (Bit4)


#define AON_REG_AON_TIMER1_INIT_VAL                                                            (AON_REG_BASE + 0x124)
#define AON_REG_AON_TIMER1_INIT_VAL_DEFAULT                                                    0x0
#define AON_REG_AON_TIMER1_INIT_VAL_CTL_AON_TIMER1_INIT_VAL                                    (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define AON_REG_AON_TIMER1_INIT_VAL_CTL_AON_TIMER1_INIT_VAL_MASK                               (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_AON_TIMER1_INIT_VAL_CTL_AON_TIMER1_INIT_VAL_SHIFT                              (0)


#define AON_REG_AON_TIMER_WAKE_UP_SEL                                                          (AON_REG_BASE + 0x134)
#define AON_REG_AON_TIMER_WAKE_UP_SEL_DEFAULT                                                  0x0
#define AON_REG_AON_TIMER_WAKE_UP_SEL_CTL_AON_TIMER_WAKEUP_EN                                  (Bit0)
#define AON_REG_AON_TIMER_WAKE_UP_SEL_CTL_AON_TIMER_WAKEUP_SEL                                 (Bit4+Bit5)
#define AON_REG_AON_TIMER_WAKE_UP_SEL_CTL_AON_TIMER_WAKEUP_SEL_MASK                            (Bit1+Bit0)
#define AON_REG_AON_TIMER_WAKE_UP_SEL_CTL_AON_TIMER_WAKEUP_SEL_SHIFT                           (4)


#define AON_REG_DOOPD_REG1_MUX_CONTROL                                                         (AON_REG_BASE + 0x150)
#define AON_REG_DOOPD_REG1_MUX_CONTROL_DEFAULT                                                 0x0
#define AON_REG_DOOPD_REG1_MUX_CONTROL_CTL_TRIG_TO_CTRL_DCDC_DURING_TRX_ONLY                   (Bit0)
#define AON_REG_DOOPD_REG1_MUX_CONTROL_CTL_TRIG_TO_CTRL_DCDC                                   (Bit1)


#define AON_REG_GPIO_WAKEUP_MASK                                                               (AON_REG_BASE + 0x168)
#define AON_REG_GPIO_WAKEUP_MASK_DEFAULT                                                       0x0
#define AON_REG_GPIO_WAKEUP_MASK_CTL_GPIO_WAKUP_MASK                                           (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22)
#define AON_REG_GPIO_WAKEUP_MASK_CTL_GPIO_WAKUP_MASK_MASK                                      (Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_WAKEUP_MASK_CTL_GPIO_WAKUP_MASK_SHIFT                                     (0)


#define AON_REG_GPIO_WAKEUP_POLARITY                                                           (AON_REG_BASE + 0x170)
#define AON_REG_GPIO_WAKEUP_POLARITY_DEFAULT                                                   0x0
#define AON_REG_GPIO_WAKEUP_POLARITY_CTL_GPIO_WAKUP_POLARITY                                   (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22)
#define AON_REG_GPIO_WAKEUP_POLARITY_CTL_GPIO_WAKUP_POLARITY_MASK                              (Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_WAKEUP_POLARITY_CTL_GPIO_WAKUP_POLARITY_SHIFT                             (0)


#define AON_REG_MS_GPIO_WAKEUP_MASK                                                            (AON_REG_BASE + 0x178)
#define AON_REG_MS_GPIO_WAKEUP_MASK_DEFAULT                                                    0x0
#define AON_REG_MS_GPIO_WAKEUP_MASK_CTL_MS_GPIO_WAKUP_MASK                                     (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8)
#define AON_REG_MS_GPIO_WAKEUP_MASK_CTL_MS_GPIO_WAKUP_MASK_MASK                                (Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_MS_GPIO_WAKEUP_MASK_CTL_MS_GPIO_WAKUP_MASK_SHIFT                               (0)
#define AON_REG_MS_GPIO_WAKEUP_MASK_CTL_BOD_WAKEUP_MASK                                        (Bit12)


#define AON_REG_MS_GPIO_WAKEUP_POLARITY                                                        (AON_REG_BASE + 0x17c)
#define AON_REG_MS_GPIO_WAKEUP_POLARITY_DEFAULT                                                0x0
#define AON_REG_MS_GPIO_WAKEUP_POLARITY_CTL_MS_GPIO_WAKUP_POLARITY                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8)
#define AON_REG_MS_GPIO_WAKEUP_POLARITY_CTL_MS_GPIO_WAKUP_POLARITY_MASK                        (Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_MS_GPIO_WAKEUP_POLARITY_CTL_MS_GPIO_WAKUP_POLARITY_SHIFT                       (0)
#define AON_REG_MS_GPIO_WAKEUP_POLARITY_CTL_BOD_WAKEUP_POLARITY                                (Bit12)


#define AON_REG_CPU_STACK_POINTER                                                              (AON_REG_BASE + 0x1a0)
#define AON_REG_CPU_STACK_POINTER_DEFAULT                                                      0x0
#define AON_REG_CPU_STACK_POINTER_VALUE                                                        (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define AON_REG_CPU_STACK_POINTER_VALUE_MASK                                                   (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_CPU_STACK_POINTER_VALUE_SHIFT                                                  (0)


#define AON_REG_CPU_PROGRAM_COUNTER_COLD_BOOT                                                  (AON_REG_BASE + 0x1a4)
#define AON_REG_CPU_PROGRAM_COUNTER_COLD_BOOT_DEFAULT                                          0x0
#define AON_REG_CPU_PROGRAM_COUNTER_COLD_BOOT_VALUE                                            (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30)
#define AON_REG_CPU_PROGRAM_COUNTER_COLD_BOOT_VALUE_MASK                                       (Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_CPU_PROGRAM_COUNTER_COLD_BOOT_VALUE_SHIFT                                      (0)
#define AON_REG_CPU_PROGRAM_COUNTER_COLD_BOOT_COLD_BOOT                                        (Bit31)


#define AON_REG_SPARE_CTRL_REG0                                                                (AON_REG_BASE + 0x1b0)
#define AON_REG_SPARE_CTRL_REG0_DEFAULT                                                        0x0
#define AON_REG_SPARE_CTRL_REG0_VALUE                                                          (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define AON_REG_SPARE_CTRL_REG0_VALUE_MASK                                                     (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_SPARE_CTRL_REG0_VALUE_SHIFT                                                    (0)


#define AON_REG_SPARE_CTRL_REG1                                                                (AON_REG_BASE + 0x1b4)
#define AON_REG_SPARE_CTRL_REG1_DEFAULT                                                        0x0
#define AON_REG_SPARE_CTRL_REG1_VALUE                                                          (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15+Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define AON_REG_SPARE_CTRL_REG1_VALUE_MASK                                                     (Bit31+Bit30+Bit29+Bit28+Bit27+Bit26+Bit25+Bit24+Bit23+Bit22+Bit21+Bit20+Bit19+Bit18+Bit17+Bit16+Bit15+Bit14+Bit13+Bit12+Bit11+Bit10+Bit9+Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_SPARE_CTRL_REG1_VALUE_SHIFT                                                    (0)


#define AON_REG_GPIO_0_LE_MASKB                                                                (AON_REG_BASE + 0x1c0)
#define AON_REG_GPIO_0_LE_MASKB_DEFAULT                                                        0x0
#define AON_REG_GPIO_0_LE_MASKB_CTL_GPIO_0_LE                                                  (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define AON_REG_GPIO_0_LE_MASKB_CTL_GPIO_0_LE_MASK                                             (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_0_LE_MASKB_CTL_GPIO_0_LE_SHIFT                                            (0)
#define AON_REG_GPIO_0_LE_MASKB_CTL_GPIO_0_MASKB                                               (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21)
#define AON_REG_GPIO_0_LE_MASKB_CTL_GPIO_0_MASKB_MASK                                          (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_0_LE_MASKB_CTL_GPIO_0_MASKB_SHIFT                                         (16)


#define AON_REG_GPIO_1_LE_MASKB                                                                (AON_REG_BASE + 0x1c4)
#define AON_REG_GPIO_1_LE_MASKB_DEFAULT                                                        0x0
#define AON_REG_GPIO_1_LE_MASKB_CTL_GPIO_1_LE                                                  (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8)
#define AON_REG_GPIO_1_LE_MASKB_CTL_GPIO_1_LE_MASK                                             (Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_1_LE_MASKB_CTL_GPIO_1_LE_SHIFT                                            (0)
#define AON_REG_GPIO_1_LE_MASKB_CTL_GPIO_1_MASKB                                               (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24)
#define AON_REG_GPIO_1_LE_MASKB_CTL_GPIO_1_MASKB_MASK                                          (Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_1_LE_MASKB_CTL_GPIO_1_MASKB_SHIFT                                         (16)


#define AON_REG_GPIO_2_LE_MASKB                                                                (AON_REG_BASE + 0x1c8)
#define AON_REG_GPIO_2_LE_MASKB_DEFAULT                                                        0x0
#define AON_REG_GPIO_2_LE_MASKB_CTL_GPIO_2_LE                                                  (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8)
#define AON_REG_GPIO_2_LE_MASKB_CTL_GPIO_2_LE_MASK                                             (Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_2_LE_MASKB_CTL_GPIO_2_LE_SHIFT                                            (0)
#define AON_REG_GPIO_2_LE_MASKB_CTL_GPIO_2_MASKB                                               (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24)
#define AON_REG_GPIO_2_LE_MASKB_CTL_GPIO_2_MASKB_MASK                                          (Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_2_LE_MASKB_CTL_GPIO_2_MASKB_SHIFT                                         (16)


#define AON_REG_GPIO_3_LE_MASKB                                                                (AON_REG_BASE + 0x1d0)
#define AON_REG_GPIO_3_LE_MASKB_DEFAULT                                                        0x0
#define AON_REG_GPIO_3_LE_MASKB_CTL_GPIO_3_LE                                                  (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define AON_REG_GPIO_3_LE_MASKB_CTL_GPIO_3_LE_MASK                                             (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_3_LE_MASKB_CTL_GPIO_3_LE_SHIFT                                            (0)
#define AON_REG_GPIO_3_LE_MASKB_CTL_GPIO_3_MASKB                                               (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21)
#define AON_REG_GPIO_3_LE_MASKB_CTL_GPIO_3_MASKB_MASK                                          (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_3_LE_MASKB_CTL_GPIO_3_MASKB_SHIFT                                         (16)


#define AON_REG_GPIO_4_LE_MASKB                                                                (AON_REG_BASE + 0x1d4)
#define AON_REG_GPIO_4_LE_MASKB_DEFAULT                                                        0x0
#define AON_REG_GPIO_4_LE_MASKB_CTL_GPIO_4_LE                                                  (Bit0+Bit1)
#define AON_REG_GPIO_4_LE_MASKB_CTL_GPIO_4_LE_MASK                                             (Bit1+Bit0)
#define AON_REG_GPIO_4_LE_MASKB_CTL_GPIO_4_LE_SHIFT                                            (0)
#define AON_REG_GPIO_4_LE_MASKB_CTL_GPIO_4_MASKB                                               (Bit16+Bit17)
#define AON_REG_GPIO_4_LE_MASKB_CTL_GPIO_4_MASKB_MASK                                          (Bit1+Bit0)
#define AON_REG_GPIO_4_LE_MASKB_CTL_GPIO_4_MASKB_SHIFT                                         (16)
#define AON_REG_GPIO_4_LE_MASKB_CTL_TEST_MODE_LE                                               (Bit24)


#define AON_REG_GPIO_01_AON_SEL                                                                (AON_REG_BASE + 0x200)
#define AON_REG_GPIO_01_AON_SEL_DEFAULT                                                        0x0
#define AON_REG_GPIO_01_AON_SEL_CTL_GPIO_0_AON_SEL                                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define AON_REG_GPIO_01_AON_SEL_CTL_GPIO_0_AON_SEL_MASK                                        (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_01_AON_SEL_CTL_GPIO_0_AON_SEL_SHIFT                                       (0)
#define AON_REG_GPIO_01_AON_SEL_CTL_GPIO_1_AON_SEL                                             (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23+Bit24)
#define AON_REG_GPIO_01_AON_SEL_CTL_GPIO_1_AON_SEL_MASK                                        (Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_01_AON_SEL_CTL_GPIO_1_AON_SEL_SHIFT                                       (16)


#define AON_REG_GPIO_34_AON_SEL                                                                (AON_REG_BASE + 0x204)
#define AON_REG_GPIO_34_AON_SEL_DEFAULT                                                        0x0
#define AON_REG_GPIO_34_AON_SEL_CTL_GPIO_3_AON_SEL                                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5)
#define AON_REG_GPIO_34_AON_SEL_CTL_GPIO_3_AON_SEL_MASK                                        (Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_34_AON_SEL_CTL_GPIO_3_AON_SEL_SHIFT                                       (0)
#define AON_REG_GPIO_34_AON_SEL_CTL_GPIO_4_AON_SEL                                             (Bit12+Bit13)
#define AON_REG_GPIO_34_AON_SEL_CTL_GPIO_4_AON_SEL_MASK                                        (Bit1+Bit0)
#define AON_REG_GPIO_34_AON_SEL_CTL_GPIO_4_AON_SEL_SHIFT                                       (12)


#define AON_REG_GPIO_2_ANA_ON                                                                  (AON_REG_BASE + 0x220)
#define AON_REG_GPIO_2_ANA_ON_DEFAULT                                                          0x0
#define AON_REG_GPIO_2_ANA_ON_CTL_GPIO_2_ANA_ON                                                (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7+Bit8)
#define AON_REG_GPIO_2_ANA_ON_CTL_GPIO_2_ANA_ON_MASK                                           (Bit8+Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_GPIO_2_ANA_ON_CTL_GPIO_2_ANA_ON_SHIFT                                          (0)


#define AON_REG_QSPI_AON_SEL                                                                   (AON_REG_BASE + 0x228)
#define AON_REG_QSPI_AON_SEL_DEFAULT                                                           0x0
#define AON_REG_QSPI_AON_SEL_CTL_QSPI_AON_SEL                                                  (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6)
#define AON_REG_QSPI_AON_SEL_CTL_QSPI_AON_SEL_MASK                                             (Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_QSPI_AON_SEL_CTL_QSPI_AON_SEL_SHIFT                                            (0)


#define AON_REG_QSPI_LE_MASKB                                                                  (AON_REG_BASE + 0x22c)
#define AON_REG_QSPI_LE_MASKB_DEFAULT                                                          0x0
#define AON_REG_QSPI_LE_MASKB_CTL_QSPI_LE                                                      (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6)
#define AON_REG_QSPI_LE_MASKB_CTL_QSPI_LE_MASK                                                 (Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_QSPI_LE_MASKB_CTL_QSPI_LE_SHIFT                                                (0)
#define AON_REG_QSPI_LE_MASKB_CTL_QSPI_MASKB                                                   (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22)
#define AON_REG_QSPI_LE_MASKB_CTL_QSPI_MASKB_MASK                                              (Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_QSPI_LE_MASKB_CTL_QSPI_MASKB_SHIFT                                             (16)


#define AON_REG_XO_REG_RESETN                                                                  (AON_REG_BASE + 0x240)
#define AON_REG_XO_REG_RESETN_DEFAULT                                                          0x22251F33
#define AON_REG_XO_REG_RESETN_REG1                                                             (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define AON_REG_XO_REG_RESETN_REG1_MASK                                                        (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_XO_REG_RESETN_REG1_SHIFT                                                       (0)
#define AON_REG_XO_REG_RESETN_REG2                                                             (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define AON_REG_XO_REG_RESETN_REG2_MASK                                                        (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_XO_REG_RESETN_REG2_SHIFT                                                       (8)
#define AON_REG_XO_REG_RESETN_REG3                                                             (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23)
#define AON_REG_XO_REG_RESETN_REG3_MASK                                                        (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_XO_REG_RESETN_REG3_SHIFT                                                       (16)
#define AON_REG_XO_REG_RESETN_REG4                                                             (Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define AON_REG_XO_REG_RESETN_REG4_MASK                                                        (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_XO_REG_RESETN_REG4_SHIFT                                                       (24)


#define AON_REG_XO_REG5_RESETN                                                                 (AON_REG_BASE + 0x244)
#define AON_REG_XO_REG5_RESETN_DEFAULT                                                         0x8
#define AON_REG_XO_REG5_RESETN_REG5                                                            (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define AON_REG_XO_REG5_RESETN_REG5_MASK                                                       (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_XO_REG5_RESETN_REG5_SHIFT                                                      (0)


#define AON_REG_XO_REG                                                                         (AON_REG_BASE + 0x250)
#define AON_REG_XO_REG_DEFAULT                                                                 0x22251F33
#define AON_REG_XO_REG_REG1                                                                    (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define AON_REG_XO_REG_REG1_MASK                                                               (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_XO_REG_REG1_SHIFT                                                              (0)
#define AON_REG_XO_REG_REG2                                                                    (Bit8+Bit9+Bit10+Bit11+Bit12+Bit13+Bit14+Bit15)
#define AON_REG_XO_REG_REG2_MASK                                                               (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_XO_REG_REG2_SHIFT                                                              (8)
#define AON_REG_XO_REG_REG3                                                                    (Bit16+Bit17+Bit18+Bit19+Bit20+Bit21+Bit22+Bit23)
#define AON_REG_XO_REG_REG3_MASK                                                               (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_XO_REG_REG3_SHIFT                                                              (16)
#define AON_REG_XO_REG_REG4                                                                    (Bit24+Bit25+Bit26+Bit27+Bit28+Bit29+Bit30+Bit31)
#define AON_REG_XO_REG_REG4_MASK                                                               (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_XO_REG_REG4_SHIFT                                                              (24)


#define AON_REG_XO_REG5                                                                        (AON_REG_BASE + 0x254)
#define AON_REG_XO_REG5_DEFAULT                                                                0x8
#define AON_REG_XO_REG5_REG5                                                                   (Bit0+Bit1+Bit2+Bit3+Bit4+Bit5+Bit6+Bit7)
#define AON_REG_XO_REG5_REG5_MASK                                                              (Bit7+Bit6+Bit5+Bit4+Bit3+Bit2+Bit1+Bit0)
#define AON_REG_XO_REG5_REG5_SHIFT                                                             (0)


#define AON_REG_AON_MISC_CTRL                                                                  (AON_REG_BASE + 0x288)
#define AON_REG_AON_MISC_CTRL_DEFAULT                                                          0x10
#define AON_REG_AON_MISC_CTRL_USE_AON_PS_VALS_FOR_XO_REG3_BITS                                 (Bit0)
#define AON_REG_AON_MISC_CTRL_AON_MISC_CTRL_SEL_AON_32K_CLK                                    (Bit1)
#define AON_REG_AON_MISC_CTRL_CTL_BLE_EXT_WAKEUP_ENABLE                                        (Bit4)


#define AON_REG_AON_RESET_CTRL                                                                 (AON_REG_BASE + 0x28c)
#define AON_REG_AON_RESET_CTRL_DEFAULT                                                         0x1
#define AON_REG_AON_RESET_CTRL_AON_RESET_CTRL_AON_MUX_CLK_RSTN_REG                             (Bit0)


#define AON_REG_AON_GLOBAL_RESET_CTRL                                                          (AON_REG_BASE + 0x290)
#define AON_REG_AON_GLOBAL_RESET_CTRL_DEFAULT                                                  0x1
#define AON_REG_AON_GLOBAL_RESET_CTRL_AON_GLOBAL_RESET_CTRL_GLOBAL_RESETN_REG                  (Bit0)


#define AON_REG_AON_CLK_CTRL                                                                   (AON_REG_BASE + 0x2a0)
#define AON_REG_AON_CLK_CTRL_DEFAULT                                                           0x3
#define AON_REG_AON_CLK_CTRL_CTL_CLK_EN_AON_TIMER0                                             (Bit0)
#define AON_REG_AON_CLK_CTRL_CTL_CLK_EN_AON_TIMER1                                             (Bit1)


#define AON_REG_SENSOR_FLASH_POWER_SW_CTL                                                      (AON_REG_BASE + 0x2b0)
#define AON_REG_SENSOR_FLASH_POWER_SW_CTL_DEFAULT                                              0x0
#define AON_REG_SENSOR_FLASH_POWER_SW_CTL_CTL_SENSOR_POWER_SW_FORCE                            (Bit0)
#define AON_REG_SENSOR_FLASH_POWER_SW_CTL_CTL_SENSOR_POWER_SW                                  (Bit1)
#define AON_REG_SENSOR_FLASH_POWER_SW_CTL_CTL_FLASH_POWER_SW_FORCE                             (Bit4)
#define AON_REG_SENSOR_FLASH_POWER_SW_CTL_CTL_FLASH_POWER_SW                                   (Bit5)


#define AON_REG_PD12_ISOLATION_CONTROL                                                         (AON_REG_BASE + 0x2c0)
#define AON_REG_PD12_ISOLATION_CONTROL_DEFAULT                                                 0x3
#define AON_REG_PD12_ISOLATION_CONTROL_CTL_ISO_EN_PD1_TO_PD2                                   (Bit0)
#define AON_REG_PD12_ISOLATION_CONTROL_CTL_ISO_EN_PD2_TO_PD1                                   (Bit1)


#endif // _AON_REG_DEFINES_H

