$date
	Sat Sep 17 16:46:27 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module k44_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module ex1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & l $end
$var wire 1 ' m $end
$var wire 1 ( n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
1'
1&
0%
0$
0#
0"
1!
$end
#20
0!
1(
0&
0'
1%
#40
1!
0(
1&
0%
1$
#60
0!
1(
0&
1%
#80
1!
0(
1&
1'
0%
0$
1#
#100
0!
1(
0&
0'
1%
#120
1!
0(
1&
0%
1$
#140
0!
1(
0&
1%
#160
1!
0(
1'
0%
0$
0#
1"
#180
0!
1(
0'
1%
#200
0%
1$
#220
1%
#240
1!
0(
1'
0%
0$
1#
#260
0!
1(
0'
1%
#280
0%
1$
#300
1%
#320
