From f7bd8badf389098e9d2853079d520abe6fc0a44c Mon Sep 17 00:00:00 2001
From: Roman Bulgakov <roman.bulgakov@globallogic.com>
Date: Wed, 29 Jul 2015 20:18:34 +0300
Subject: [PATCH 158/172] FogBugz #315701-5: edit L2 cache ECC device tree
 documentation

This patch changes the Altera L2 cache ECC device tree
documentation to describe Arria 10 L2 cache EDAC entry.

Signed-off-by: Roman Bulgakov <roman.bulgakov@globallogic.com>
Signed-off-by: Dinh Nguyen <dinguyen@opensource.altera.com>
[czou:Original patch taken from
https://github.com/altera-opensource/linux-socfpga.git socfpga-4.1]
Signed-off-by: czou <cao.zou@windriver.com>
---
 .../devicetree/bindings/arm/altera/socfpga-l2-ecc.txt        | 12 ++++++++++--
 1 file changed, 10 insertions(+), 2 deletions(-)

diff --git a/Documentation/devicetree/bindings/arm/altera/socfpga-l2-ecc.txt b/Documentation/devicetree/bindings/arm/altera/socfpga-l2-ecc.txt
index 080525b..a1c347e 100644
--- a/Documentation/devicetree/bindings/arm/altera/socfpga-l2-ecc.txt
+++ b/Documentation/devicetree/bindings/arm/altera/socfpga-l2-ecc.txt
@@ -1,10 +1,12 @@
 Altera SoCFPGA L2 cache Error Detection and Correction [EDAC]
 
 Required Properties:
-- compatible : Should be "altr,l2-edac"
+- compatible : Should be "altr,l2-edac" for Cyclone V, and should be
+	"altr,a10-l2-edac" for Arria 10.
 - reg : Address and size for ECC error interrupt clear registers.
 - interrupts : Should be single bit error interrupt, then double bit error
-	interrupt. Note the rising edge type.
+	interrupt. Note the rising edge type for Cyclone V, and the level type
+	for Arria 10.
 
 Example:
 
@@ -13,3 +15,9 @@ Example:
 		reg = <0xffd08140 0x4>;
 		interrupts = <0 36 1>, <0 37 1>;
 	};
+
+	l2edac@ffd06000 {
+		compatible = "altr,a10-l2-edac";
+		reg = <0xffd06000 0x200>;
+		interrupts = <0 2 4>, <0 0 4>;
+	};
-- 
1.9.1

