[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/ParamNoImport/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 109
LIB: work
FILE: ${SURELOG_DIR}/tests/ParamNoImport/dut.sv
n<> u<108> t<Top_level_rule> c<1> l<1:1> el<19:1>
  n<> u<1> t<Null_rule> p<108> s<107> l<1:1>
  n<> u<107> t<Source_text> p<108> c<21> l<1:1> el<18:10>
    n<> u<21> t<Description> p<107> c<20> s<74> l<1:1> el<3:10>
      n<> u<20> t<Module_declaration> p<21> c<18> l<1:1> el<3:10>
        n<> u<18> t<Module_nonansi_header> p<20> c<2> s<19> l<1:1> el<1:46>
          n<module> u<2> t<Module_keyword> p<18> s<3> l<1:1> el<1:7>
          n<test> u<3> t<StringConst> p<18> s<16> l<1:8> el<1:12>
          n<> u<16> t<Parameter_port_list> p<18> c<15> s<17> l<1:13> el<1:43>
            n<> u<15> t<Parameter_port_declaration> p<16> c<14> l<1:16> el<1:42>
              n<> u<14> t<Parameter_declaration> p<15> c<4> l<1:16> el<1:42>
                n<> u<4> t<Data_type_or_implicit> p<14> s<13> l<1:26> el<1:26>
                n<> u<13> t<List_of_param_assignments> p<14> c<12> l<1:26> el<1:42>
                  n<> u<12> t<Param_assignment> p<13> c<5> l<1:26> el<1:42>
                    n<PWR_AST_RSP> u<5> t<StringConst> p<12> s<11> l<1:26> el<1:37>
                    n<> u<11> t<Constant_param_expression> p<12> c<10> l<1:40> el<1:42>
                      n<> u<10> t<Constant_mintypmax_expression> p<11> c<9> l<1:40> el<1:42>
                        n<> u<9> t<Constant_expression> p<10> c<8> l<1:40> el<1:42>
                          n<> u<8> t<Constant_primary> p<9> c<7> l<1:40> el<1:42>
                            n<> u<7> t<Primary_literal> p<8> c<6> l<1:40> el<1:42>
                              n<> u<6> t<Number_Tick0> p<7> l<1:40> el<1:42>
          n<> u<17> t<List_of_ports> p<18> l<1:43> el<1:45>
        n<> u<19> t<ENDMODULE> p<20> l<3:1> el<3:10>
    n<> u<74> t<Description> p<107> c<73> s<106> l<5:1> el<12:11>
      n<> u<73> t<Package_declaration> p<74> c<22> l<5:1> el<12:11>
        n<> u<22> t<PACKAGE> p<73> s<23> l<5:1> el<5:8>
        n<pkg> u<23> t<StringConst> p<73> s<49> l<5:9> el<5:12>
        n<> u<49> t<Package_item> p<73> c<48> s<71> l<6:1> el<8:17>
          n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<6:1> el<8:17>
            n<> u<47> t<Data_declaration> p<48> c<46> l<6:1> el<8:17>
              n<> u<46> t<Type_declaration> p<47> c<44> l<6:1> el<8:17>
                n<> u<44> t<Data_type> p<46> c<25> s<45> l<6:9> el<8:2>
                  n<> u<25> t<Struct_union> p<44> c<24> s<26> l<6:9> el<6:15>
                    n<> u<24> t<Struct_keyword> p<25> l<6:9> el<6:15>
                  n<> u<26> t<Packed_keyword> p<44> s<43> l<6:16> el<6:22>
                  n<> u<43> t<Struct_union_member> p<44> c<39> l<7:3> el<7:28>
                    n<> u<39> t<Data_type_or_void> p<43> c<38> s<42> l<7:3> el<7:14>
                      n<> u<38> t<Data_type> p<39> c<27> l<7:3> el<7:14>
                        n<> u<27> t<IntVec_TypeLogic> p<38> s<37> l<7:3> el<7:8>
                        n<> u<37> t<Packed_dimension> p<38> c<36> l<7:9> el<7:14>
                          n<> u<36> t<Constant_range> p<37> c<31> l<7:10> el<7:13>
                            n<> u<31> t<Constant_expression> p<36> c<30> s<35> l<7:10> el<7:11>
                              n<> u<30> t<Constant_primary> p<31> c<29> l<7:10> el<7:11>
                                n<> u<29> t<Primary_literal> p<30> c<28> l<7:10> el<7:11>
                                  n<1> u<28> t<IntConst> p<29> l<7:10> el<7:11>
                            n<> u<35> t<Constant_expression> p<36> c<34> l<7:12> el<7:13>
                              n<> u<34> t<Constant_primary> p<35> c<33> l<7:12> el<7:13>
                                n<> u<33> t<Primary_literal> p<34> c<32> l<7:12> el<7:13>
                                  n<0> u<32> t<IntConst> p<33> l<7:12> el<7:13>
                    n<> u<42> t<List_of_variable_decl_assignments> p<43> c<41> l<7:15> el<7:27>
                      n<> u<41> t<Variable_decl_assignment> p<42> c<40> l<7:15> el<7:27>
                        n<slow_clk_val> u<40> t<StringConst> p<41> l<7:15> el<7:27>
                n<pwr_ast_rsp_t> u<45> t<StringConst> p<46> l<8:3> el<8:16>
        n<> u<71> t<Package_item> p<73> c<70> s<72> l<9:1> el<11:3>
          n<> u<70> t<Package_or_generate_item_declaration> p<71> c<69> l<9:1> el<11:3>
            n<> u<69> t<Parameter_declaration> p<70> c<52> l<9:1> el<11:2>
              n<> u<52> t<Data_type_or_implicit> p<69> c<51> s<68> l<9:11> el<9:24>
                n<pwr_ast_rsp_t> u<51> t<Data_type> p<52> c<50> l<9:11> el<9:24>
                  n<pwr_ast_rsp_t> u<50> t<StringConst> p<51> l<9:11> el<9:24>
              n<> u<68> t<List_of_param_assignments> p<69> c<67> l<9:25> el<11:2>
                n<> u<67> t<Param_assignment> p<68> c<53> l<9:25> el<11:2>
                  n<PWR_AST_RSP_DEFAULT> u<53> t<StringConst> p<67> s<66> l<9:25> el<9:44>
                  n<> u<66> t<Constant_param_expression> p<67> c<65> l<9:47> el<11:2>
                    n<> u<65> t<Constant_mintypmax_expression> p<66> c<64> l<9:47> el<11:2>
                      n<> u<64> t<Constant_expression> p<65> c<63> l<9:47> el<11:2>
                        n<> u<63> t<Constant_primary> p<64> c<62> l<9:47> el<11:2>
                          n<> u<62> t<Constant_assignment_pattern_expression> p<63> c<61> l<9:47> el<11:2>
                            n<> u<61> t<Assignment_pattern_expression> p<62> c<60> l<9:47> el<11:2>
                              n<> u<60> t<Assignment_pattern> p<61> c<55> l<9:47> el<11:2>
                                n<> u<55> t<Structure_pattern_key> p<60> c<54> s<59> l<10:3> el<10:15>
                                  n<slow_clk_val> u<54> t<StringConst> p<55> l<10:3> el<10:15>
                                n<> u<59> t<Expression> p<60> c<58> l<10:17> el<10:22>
                                  n<> u<58> t<Primary> p<59> c<57> l<10:17> el<10:22>
                                    n<> u<57> t<Primary_literal> p<58> c<56> l<10:17> el<10:22>
                                      n<2'b10> u<56> t<IntConst> p<57> l<10:17> el<10:22>
        n<> u<72> t<ENDPACKAGE> p<73> l<12:1> el<12:11>
    n<> u<106> t<Description> p<107> c<105> l<14:1> el<18:10>
      n<> u<105> t<Module_declaration> p<106> c<78> l<14:1> el<18:10>
        n<> u<78> t<Module_nonansi_header> p<105> c<75> s<103> l<14:1> el<14:14>
          n<module> u<75> t<Module_keyword> p<78> s<76> l<14:1> el<14:7>
          n<dut> u<76> t<StringConst> p<78> s<77> l<14:8> el<14:11>
          n<> u<77> t<List_of_ports> p<78> l<14:11> el<14:13>
        n<> u<103> t<Module_item> p<105> c<102> s<104> l<16:1> el<16:52>
          n<> u<102> t<Non_port_module_item> p<103> c<101> l<16:1> el<16:52>
            n<> u<101> t<Module_or_generate_item> p<102> c<100> l<16:1> el<16:52>
              n<> u<100> t<Module_instantiation> p<101> c<79> l<16:1> el<16:52>
                n<test> u<79> t<StringConst> p<100> s<94> l<16:1> el<16:5>
                n<> u<94> t<Parameter_value_assignment> p<100> c<93> s<99> l<16:6> el<16:47>
                  n<> u<93> t<List_of_parameter_assignments> p<94> c<92> l<16:8> el<16:46>
                    n<> u<92> t<Named_parameter_assignment> p<93> c<80> l<16:8> el<16:46>
                      n<PWR_AST_RSP> u<80> t<StringConst> p<92> s<91> l<16:9> el<16:20>
                      n<> u<91> t<Param_expression> p<92> c<90> l<16:21> el<16:45>
                        n<> u<90> t<Mintypmax_expression> p<91> c<89> l<16:21> el<16:45>
                          n<> u<89> t<Expression> p<90> c<88> l<16:21> el<16:45>
                            n<> u<88> t<Primary> p<89> c<87> l<16:21> el<16:45>
                              n<> u<87> t<Complex_func_call> p<88> c<83> l<16:21> el<16:45>
                                n<> u<83> t<Class_scope> p<87> c<82> s<84> l<16:21> el<16:26>
                                  n<> u<82> t<Class_type> p<83> c<81> l<16:21> el<16:24>
                                    n<pkg> u<81> t<StringConst> p<82> l<16:21> el<16:24>
                                n<PWR_AST_RSP_DEFAULT> u<84> t<StringConst> p<87> s<86> l<16:26> el<16:45>
                                n<> u<86> t<Select> p<87> c<85> l<16:45> el<16:45>
                                  n<> u<85> t<Bit_select> p<86> l<16:45> el<16:45>
                n<> u<99> t<Hierarchical_instance> p<100> c<96> l<16:48> el<16:51>
                  n<> u<96> t<Name_of_instance> p<99> c<95> s<98> l<16:48> el<16:49>
                    n<t> u<95> t<StringConst> p<96> l<16:48> el<16:49>
                  n<> u<98> t<List_of_port_connections> p<99> c<97> l<16:50> el<16:50>
                    n<> u<97> t<Ordered_port_connection> p<98> l<16:50> el<16:50>
        n<> u<104> t<ENDMODULE> p<105> l<18:1> el<18:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:1:1: No timescale set for "test".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:5:1: No timescale set for "pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:14:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:14:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/ParamNoImport/dut.sv:1:1: Compile module "work@test".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               6
Design                                                 1
LogicTypespec                                          1
Module                                                 2
ModuleTypespec                                         1
Operation                                              3
Package                                                1
ParamAssign                                            2
Parameter                                              2
Range                                                  1
RefModule                                              1
RefTypespec                                            6
StringTypespec                                         3
StructTypespec                                         1
TaggedPattern                                          3
TypespecMember                                         1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamNoImport/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:pkg
  |vpiParameter:
  \_Parameter: (pkg::PWR_AST_RSP_DEFAULT), line:9:25, endln:11:2
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiTypespec:
    \_RefTypespec: (pkg::PWR_AST_RSP_DEFAULT::pwr_ast_rsp_t), line:9:11, endln:9:24
      |vpiParent:
      \_Parameter: (pkg::PWR_AST_RSP_DEFAULT), line:9:25, endln:11:2
      |vpiName:pwr_ast_rsp_t
      |vpiFullName:pkg::PWR_AST_RSP_DEFAULT::pwr_ast_rsp_t
      |vpiActual:
      \_StructTypespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
    |vpiName:PWR_AST_RSP_DEFAULT
    |vpiFullName:pkg::PWR_AST_RSP_DEFAULT
  |vpiParamAssign:
  \_ParamAssign: , line:9:25, endln:11:2
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiRhs:
    \_Operation: , line:9:47, endln:11:2
      |vpiParent:
      \_ParamAssign: , line:9:25, endln:11:2
      |vpiOpType:75
      |vpiOperand:
      \_TaggedPattern: , line:10:3, endln:10:22
        |vpiParent:
        \_Operation: , line:9:47, endln:11:2
        |vpiPattern:
        \_Constant: , line:10:17, endln:10:22
          |vpiParent:
          \_TaggedPattern: , line:10:3, endln:10:22
          |vpiDecompile:2'b10
          |vpiSize:2
          |BIN:10
          |vpiConstType:3
        |vpiTypespec:
        \_RefTypespec: (pkg::slow_clk_val), line:10:3, endln:10:15
          |vpiParent:
          \_TaggedPattern: , line:10:3, endln:10:22
          |vpiName:slow_clk_val
          |vpiFullName:pkg::slow_clk_val
          |vpiActual:
          \_StringTypespec: (slow_clk_val), line:10:3, endln:10:15
    |vpiLhs:
    \_Parameter: (pkg::PWR_AST_RSP_DEFAULT), line:9:25, endln:11:2
  |vpiTypedef:
  \_StructTypespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiName:pkg::pwr_ast_rsp_t
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (slow_clk_val), line:7:15, endln:7:27
      |vpiParent:
      \_StructTypespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
      |vpiName:slow_clk_val
      |vpiTypespec:
      \_RefTypespec: (pkg::pwr_ast_rsp_t::slow_clk_val), line:7:3, endln:7:14
        |vpiParent:
        \_TypespecMember: (slow_clk_val), line:7:15, endln:7:27
        |vpiFullName:pkg::pwr_ast_rsp_t::slow_clk_val
        |vpiActual:
        \_LogicTypespec: , line:7:3, endln:7:14
  |vpiTypedef:
  \_LogicTypespec: , line:7:3, endln:7:14
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiRange:
    \_Range: , line:7:9, endln:7:14
      |vpiParent:
      \_LogicTypespec: , line:7:3, endln:7:14
      |vpiLeftRange:
      \_Constant: , line:7:10, endln:7:11
        |vpiParent:
        \_Range: , line:7:9, endln:7:14
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:7:12, endln:7:13
        |vpiParent:
        \_Range: , line:7:9, endln:7:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_StringTypespec: (slow_clk_val), line:10:3, endln:10:15
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiName:slow_clk_val
  |vpiTypedef:
  \_StringTypespec: (slow_clk_val), line:10:3, endln:10:15
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiName:slow_clk_val
  |vpiTypedef:
  \_StringTypespec: (slow_clk_val), line:10:3, endln:10:15
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:5:1, endln:12:11
    |vpiName:slow_clk_val
  |vpiImportTypespec:
  \_StructTypespec: (pkg::pwr_ast_rsp_t), line:6:9, endln:8:2
  |vpiImportTypespec:
  \_LogicTypespec: , line:7:3, endln:7:14
  |vpiImportTypespec:
  \_StringTypespec: (slow_clk_val), line:10:3, endln:10:15
  |vpiImportTypespec:
  \_StringTypespec: (slow_clk_val), line:10:3, endln:10:15
  |vpiImportTypespec:
  \_StringTypespec: (slow_clk_val), line:10:3, endln:10:15
  |vpiDefName:pkg
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:14:1, endln:18:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_ModuleTypespec: (test), line:16:1, endln:16:5
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:14:1, endln:18:10
    |vpiName:test
  |vpiImportTypespec:
  \_ModuleTypespec: (test), line:16:1, endln:16:5
  |vpiDefName:work@dut
  |vpiRefModule:
  \_RefModule: work@test (t), line:16:1, endln:16:5
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:14:1, endln:18:10
    |vpiName:t
    |vpiDefName:work@test
    |vpiActual:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:1:1, endln:3:10
|vpiAllModules:
\_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@test
  |vpiParameter:
  \_Parameter: (work@test.PWR_AST_RSP), line:1:26, endln:1:42
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:1:1, endln:3:10
    |BIN:0
    |vpiName:PWR_AST_RSP
    |vpiFullName:work@test.PWR_AST_RSP
  |vpiParamAssign:
  \_ParamAssign: , line:1:26, endln:1:42
    |vpiParent:
    \_Module: work@test (work@test), file:${SURELOG_DIR}/tests/ParamNoImport/dut.sv, line:1:1, endln:3:10
    |vpiRhs:
    \_Constant: , line:1:40, endln:1:42
      |vpiParent:
      \_ParamAssign: , line:1:26, endln:1:42
      |vpiDecompile:'0
      |vpiSize:-1
      |BIN:0
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@test.PWR_AST_RSP), line:1:26, endln:1:42
  |vpiDefName:work@test
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 0
