module design2(output reg [2:0] Q, input CLK,CLEAR);
    always @(posedge CLK,CLEAR,Q) begin
        if(CLEAR==1)
            Q = 3'b000;
        else begin
            if(Q==3'b111)
                Q = 3'b011;
            else if(Q==3'b011)
                Q = 3'b001;
            else if(Q==3'b001 || Q==3'b000)
                Q = 3'b111;
        end
    end
endmodule