<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>pwm_dc_fifo_mm_axis</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pwm_rst</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>pwm_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PWM_CLK.ASSOCIATED_RESET">pwm_rst</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PWM_CLK.ASSOCIATED_BUSIF">PWM</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>PWM</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="data_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.PWM.ASSOCIATED_BUSIF"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>FIFO_rst_active_high</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>arst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.FIFO_RST_ACTIVE_HIGH.POLARITY">ACTIVE_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>pwm_dc_fifo_mm_axis_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>11b1110d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>pwm_dc_fifo_mm_axis_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>11b1110d</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b7b3beef</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>2482e996</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>pwm_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_rst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_out</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>arst</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="7" spirit:rangeType="long">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TIMER_BITS</spirit:name>
        <spirit:displayName>Timer Bits</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TIMER_BITS">16</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TEST_TOP</spirit:name>
        <spirit:displayName>Test Top</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TEST_TOP">4096</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="boolean">
        <spirit:name>USE_FIX_TOP</spirit:name>
        <spirit:displayName>Use Fix Top</spirit:displayName>
        <spirit:value spirit:format="bool" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.USE_FIX_TOP">false</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_af38333b</spirit:name>
      <spirit:enumeration>16</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/pwm_dc_fifo_mm_axis_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pwm_dc_fifo_mm_axis_v1_0.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
        <spirit:userFileType>CHECKSUM_9952eaec</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/pwm_dc_fifo_mm_axis_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pwm_dc_fifo_mm_axis_v1_0.vhd</spirit:name>
        <spirit:userFileType>vhdlSource-2008</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/pwm_dc_fifo_mm_axis_v1_0/data/pwm_dc_fifo_mm_axis.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_dc_fifo_mm_axis_v1_0/data/pwm_dc_fifo_mm_axis.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_dc_fifo_mm_axis_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_dc_fifo_mm_axis_v1_0/src/pwm_dc_fifo_mm_axis.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_dc_fifo_mm_axis_v1_0/src/pwm_dc_fifo_mm_axis.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/pwm_dc_fifo_mm_axis_v1_0/src/pwm_dc_fifo_mm_axis_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/pwm_dc_fifo_mm_axis_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_2482e996</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_af38333b" spirit:order="7">16</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">pwm_dc_fifo_mm_axis_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TIMER_BITS</spirit:name>
      <spirit:displayName>Timer Bits</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TIMER_BITS" spirit:minimum="0" spirit:maximum="65535" spirit:rangeType="long">16</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TEST_TOP</spirit:name>
      <spirit:displayName>Test Top</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TEST_TOP" spirit:minimum="0" spirit:maximum="65535" spirit:rangeType="long">4096</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>USE_FIX_TOP</spirit:name>
      <spirit:displayName>Use Fix Top</spirit:displayName>
      <spirit:value spirit:format="bool" spirit:resolve="user" spirit:id="PARAM_VALUE.USE_FIX_TOP">false</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>pwm_dc_fifo_mm_axis_v1.0</xilinx:displayName>
      <xilinx:xpmLibraries>
        <xilinx:xpmLibrary>XPM_FIFO</xilinx:xpmLibrary>
      </xilinx:xpmLibraries>
      <xilinx:coreRevision>12</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-05-09T14:35:33Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@563d093a_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63f593f5_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74975297_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de2772a_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eeec0be_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74b1ae66_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c109b23_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f1d89ca_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@610836ba_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1297b6b9_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@428c9fe5_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cac40d9_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430cedd5_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c7ebf13_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172e3115_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a27a023_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@148a3a95_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42149cc8_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35d28c3d_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656d3aa6_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c2aeb4_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@166cad7c_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4db26aa1_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@513aab8_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f042a30_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@533c096f_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e2df4e6_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319c8e5_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698a47fc_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ac9b0a7_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48195dc3_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f3c8304_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ca76cd4_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8d289c8_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2af7e1c3_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67d8a989_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f6a3ab3_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@401d921d_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ee7eebc_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33b5e7ea_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@769b0a53_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73b22238_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b9323b6_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d41cbec_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c492e98_ARCHIVE_LOCATION">c:/Users/francesco.maio/Documents/ip_repo/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1059df2e_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bd6b133_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@54479489_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c28b261_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fe6f2e0_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a24cb19_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7010a35_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@48fbfb8_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f5a1413_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33a87608_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@697a5260_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e09bae6_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6fb824f7_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b051d90_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@402fce24_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11e5c745_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ae86237_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@490e05e9_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f98cd2a_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9ed3fba_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@357ff09c_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b032d84_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6243fdae_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@72abc862_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6383c356_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@749425e5_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ea12325_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c3a318f_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@364c48e5_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f266f46_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d0c465e_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ce9e481_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44c8b46_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2abac4a6_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16a0589f_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1457437a_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1148aff8_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79d4834e_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23821a7e_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55fe8613_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d0595a1_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24687754_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@618a43a2_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a32ff2f_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6d6fc5ef_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e183b28_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1002bb1d_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2fafb18f_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4903a2f_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23f9fc90_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4e9f7437_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c7d2f80_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76c98794_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e51f5c0_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43f714cf_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11411b98_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3740f9b6_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32498238_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1917cd3_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a1264ec_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6dc72f62_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3592d215_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a7d816_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@365e340_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63026382_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c122a76_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@151f180e_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74d1813f_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d20889f_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42950490_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13409033_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67aa32d1_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@421bf29e_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a10cd1d_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41278eb7_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@357ab88d_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ca5e9a9_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@653b6b42_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@624f91e6_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a9742f9_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2db12bd8_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b1d4096_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37be43de_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6abf4c25_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73c6d74e_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@abc8c91_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2af7ef03_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3a86ff1_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@44dabf19_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@204605ad_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e2d8b4_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23173ec1_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@119c7386_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eb5c551_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c49005d_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77e71feb_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5f93b965_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e35b9ba_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@aaae687_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cb4b21b_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45e38706_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e9183de_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6635083f_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a67d79a_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@270cf8ae_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@148f4d2_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e1c7bf8_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@604b815d_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a60f037_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@49249e9c_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73c7983a_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b19a377_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b4c0784_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34f35d24_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3516b2a_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b04430e_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70889e19_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@345c69ce_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@46e77e5e_ARCHIVE_LOCATION">c:/Users/francesco.maio/Desktop/Bisc8FX/ip_repo/rtl_ip/pwm_dc_fifo_mm_axis_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9a7655f2"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="4cbedac8"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e33a742b"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="78af3d41"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3d5be1d0"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
