#! /usr/local/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x555d78c3b860 .scope module, "top" "top" 2 3;
 .timescale 0 0;
v0x555d78c58560_0 .var "x", 0 0;
v0x555d78c58630_0 .var "x2", 0 0;
v0x555d78c58700_0 .var "x3", 0 0;
v0x555d78c587d0_0 .var "y", 0 0;
v0x555d78c588a0_0 .var "y2", 0 0;
v0x555d78c58940_0 .var "y3", 0 0;
v0x555d78c58a70_0 .net "z", 0 0, L_0x555d78c58dd0;  1 drivers
v0x555d78c58b40_0 .net "z2", 0 0, L_0x555d78c58e40;  1 drivers
RS_0x7f4148672318 .resolv tri, L_0x555d78c58fa0, L_0x555d78c59010, L_0x555d78c590a0, L_0x555d78c59150;
v0x555d78c58c10_0 .net8 "z3", 0 0, RS_0x7f4148672318;  4 drivers
S_0x555d78c3b9f0 .scope module, "U1" "my_module" 2 22, 3 2 0, S_0x555d78c3b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x555d78c26bb0 .param/l "id_num" 0 3 7, +C4<00000000000000000000000000000000>;
P_0x555d78c26bf0 .param/l "version" 1 3 8, +C4<00000000000000000000000000000010>;
L_0x555d78c58dd0 .functor AND 1, v0x555d78c58560_0, v0x555d78c587d0_0, C4<1>, C4<1>;
v0x555d78c3ccd0_0 .net "A", 0 0, v0x555d78c58560_0;  1 drivers
v0x555d78c55dd0_0 .net "B", 0 0, v0x555d78c587d0_0;  1 drivers
v0x555d78c55e90_0 .net "Y", 0 0, L_0x555d78c58dd0;  alias, 1 drivers
v0x555d78c55f30_0 .var "my_register", 0 0;
S_0x555d78c56070 .scope module, "U2" "my_module" 2 23, 3 2 0, S_0x555d78c3b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x555d78c3bc20 .param/l "id_num" 0 3 7, +C4<00000000000000000000000000000010>;
P_0x555d78c3bc60 .param/l "version" 1 3 8, +C4<00000000000000000000000000000010>;
L_0x555d78c58e40 .functor AND 1, v0x555d78c58630_0, v0x555d78c588a0_0, C4<1>, C4<1>;
v0x555d78c563d0_0 .net "A", 0 0, v0x555d78c58630_0;  1 drivers
v0x555d78c564b0_0 .net "B", 0 0, v0x555d78c588a0_0;  1 drivers
v0x555d78c56570_0 .net "Y", 0 0, L_0x555d78c58e40;  alias, 1 drivers
v0x555d78c56640_0 .var "my_register", 0 0;
S_0x555d78c56780 .scope module, "U3[0]" "my_module" 2 24, 3 2 0, S_0x555d78c3b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x555d78c562a0 .param/l "id_num" 0 3 7, +C4<00000000000000000000000001100011>;
P_0x555d78c562e0 .param/l "version" 1 3 8, +C4<00000000000000000000000000000010>;
L_0x555d78c58fa0 .functor AND 1, v0x555d78c58700_0, v0x555d78c58940_0, C4<1>, C4<1>;
v0x555d78c56b70_0 .net "A", 0 0, v0x555d78c58700_0;  1 drivers
v0x555d78c56c50_0 .net "B", 0 0, v0x555d78c58940_0;  1 drivers
v0x555d78c56d10_0 .net8 "Y", 0 0, RS_0x7f4148672318;  alias, 4 drivers
v0x555d78c56de0_0 .var "my_register", 0 0;
S_0x555d78c56f20 .scope module, "U3[1]" "my_module" 2 24, 3 2 0, S_0x555d78c3b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x555d78c569e0 .param/l "id_num" 0 3 7, +C4<00000000000000000000000000000000>;
P_0x555d78c56a20 .param/l "version" 1 3 8, +C4<00000000000000000000000000000010>;
L_0x555d78c59010 .functor AND 1, v0x555d78c58700_0, v0x555d78c58940_0, C4<1>, C4<1>;
v0x555d78c57300_0 .net "A", 0 0, v0x555d78c58700_0;  alias, 1 drivers
v0x555d78c573f0_0 .net "B", 0 0, v0x555d78c58940_0;  alias, 1 drivers
v0x555d78c574c0_0 .net8 "Y", 0 0, RS_0x7f4148672318;  alias, 4 drivers
v0x555d78c575c0_0 .var "my_register", 0 0;
S_0x555d78c57680 .scope module, "U3[2]" "my_module" 2 24, 3 2 0, S_0x555d78c3b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x555d78c57150 .param/l "id_num" 0 3 7, +C4<00000000000000000000000000000000>;
P_0x555d78c57190 .param/l "version" 1 3 8, +C4<00000000000000000000000000000010>;
L_0x555d78c590a0 .functor AND 1, v0x555d78c58700_0, v0x555d78c58940_0, C4<1>, C4<1>;
v0x555d78c57a80_0 .net "A", 0 0, v0x555d78c58700_0;  alias, 1 drivers
v0x555d78c57b90_0 .net "B", 0 0, v0x555d78c58940_0;  alias, 1 drivers
v0x555d78c57ca0_0 .net8 "Y", 0 0, RS_0x7f4148672318;  alias, 4 drivers
v0x555d78c57d90_0 .var "my_register", 0 0;
S_0x555d78c57e90 .scope module, "U3[3]" "my_module" 2 24, 3 2 0, S_0x555d78c3b860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /INPUT 1 "B";
    .port_info 2 /OUTPUT 1 "Y";
P_0x555d78c57900 .param/l "id_num" 0 3 7, +C4<00000000000000000000000000000000>;
P_0x555d78c57940 .param/l "version" 1 3 8, +C4<00000000000000000000000000000010>;
L_0x555d78c59150 .functor AND 1, v0x555d78c58700_0, v0x555d78c58940_0, C4<1>, C4<1>;
v0x555d78c58210_0 .net "A", 0 0, v0x555d78c58700_0;  alias, 1 drivers
v0x555d78c582d0_0 .net "B", 0 0, v0x555d78c58940_0;  alias, 1 drivers
v0x555d78c58390_0 .net8 "Y", 0 0, RS_0x7f4148672318;  alias, 4 drivers
v0x555d78c58460_0 .var "my_register", 0 0;
    .scope S_0x555d78c3b9f0;
T_0 ;
    %load/vec4 v0x555d78c3ccd0_0;
    %store/vec4 v0x555d78c55f30_0, 0, 1;
    %vpi_call 3 13 "$display", "id_num = %d\011version = %d", P_0x555d78c26bb0, P_0x555d78c26bf0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x555d78c56070;
T_1 ;
    %load/vec4 v0x555d78c563d0_0;
    %store/vec4 v0x555d78c56640_0, 0, 1;
    %vpi_call 3 13 "$display", "id_num = %d\011version = %d", P_0x555d78c3bc20, P_0x555d78c3bc60 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x555d78c56780;
T_2 ;
    %load/vec4 v0x555d78c56b70_0;
    %store/vec4 v0x555d78c56de0_0, 0, 1;
    %vpi_call 3 13 "$display", "id_num = %d\011version = %d", P_0x555d78c562a0, P_0x555d78c562e0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x555d78c56f20;
T_3 ;
    %load/vec4 v0x555d78c57300_0;
    %store/vec4 v0x555d78c575c0_0, 0, 1;
    %vpi_call 3 13 "$display", "id_num = %d\011version = %d", P_0x555d78c569e0, P_0x555d78c56a20 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x555d78c57680;
T_4 ;
    %load/vec4 v0x555d78c57a80_0;
    %store/vec4 v0x555d78c57d90_0, 0, 1;
    %vpi_call 3 13 "$display", "id_num = %d\011version = %d", P_0x555d78c57150, P_0x555d78c57190 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x555d78c57e90;
T_5 ;
    %load/vec4 v0x555d78c58210_0;
    %store/vec4 v0x555d78c58460_0, 0, 1;
    %vpi_call 3 13 "$display", "id_num = %d\011version = %d", P_0x555d78c57900, P_0x555d78c57940 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x555d78c3b860;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d78c58560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d78c587d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d78c58630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d78c588a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d78c58700_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d78c58940_0, 0, 1;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "/home/ckirk/repos/verilog-fundamentals/demo7/top.v";
    "./my_module.v";
