
chassis_dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000575c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b0  0800592c  0800592c  0000692c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080059dc  080059dc  00007068  2**0
                  CONTENTS
  4 .ARM          00000008  080059dc  080059dc  000069dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080059e4  080059e4  00007068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080059e4  080059e4  000069e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080059e8  080059e8  000069e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  080059ec  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000360  20000068  08005a54  00007068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003c8  08005a54  000073c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00007068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e92f  00000000  00000000  00007098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002287  00000000  00000000  000159c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000df0  00000000  00000000  00017c50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae3  00000000  00000000  00018a40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022d1b  00000000  00000000  00019523  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010da3  00000000  00000000  0003c23e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d2ce3  00000000  00000000  0004cfe1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011fcc4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004208  00000000  00000000  0011fd08  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  00123f10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08005914 	.word	0x08005914

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08005914 	.word	0x08005914

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96a 	b.w	800059c <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	460c      	mov	r4, r1
 80002e8:	2b00      	cmp	r3, #0
 80002ea:	d14e      	bne.n	800038a <__udivmoddi4+0xaa>
 80002ec:	4694      	mov	ip, r2
 80002ee:	458c      	cmp	ip, r1
 80002f0:	4686      	mov	lr, r0
 80002f2:	fab2 f282 	clz	r2, r2
 80002f6:	d962      	bls.n	80003be <__udivmoddi4+0xde>
 80002f8:	b14a      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fa:	f1c2 0320 	rsb	r3, r2, #32
 80002fe:	4091      	lsls	r1, r2
 8000300:	fa20 f303 	lsr.w	r3, r0, r3
 8000304:	fa0c fc02 	lsl.w	ip, ip, r2
 8000308:	4319      	orrs	r1, r3
 800030a:	fa00 fe02 	lsl.w	lr, r0, r2
 800030e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000312:	fa1f f68c 	uxth.w	r6, ip
 8000316:	fbb1 f4f7 	udiv	r4, r1, r7
 800031a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800031e:	fb07 1114 	mls	r1, r7, r4, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb04 f106 	mul.w	r1, r4, r6
 800032a:	4299      	cmp	r1, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x64>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f104 30ff 	add.w	r0, r4, #4294967295
 8000336:	f080 8112 	bcs.w	800055e <__udivmoddi4+0x27e>
 800033a:	4299      	cmp	r1, r3
 800033c:	f240 810f 	bls.w	800055e <__udivmoddi4+0x27e>
 8000340:	3c02      	subs	r4, #2
 8000342:	4463      	add	r3, ip
 8000344:	1a59      	subs	r1, r3, r1
 8000346:	fa1f f38e 	uxth.w	r3, lr
 800034a:	fbb1 f0f7 	udiv	r0, r1, r7
 800034e:	fb07 1110 	mls	r1, r7, r0, r1
 8000352:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000356:	fb00 f606 	mul.w	r6, r0, r6
 800035a:	429e      	cmp	r6, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x94>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f100 31ff 	add.w	r1, r0, #4294967295
 8000366:	f080 80fc 	bcs.w	8000562 <__udivmoddi4+0x282>
 800036a:	429e      	cmp	r6, r3
 800036c:	f240 80f9 	bls.w	8000562 <__udivmoddi4+0x282>
 8000370:	4463      	add	r3, ip
 8000372:	3802      	subs	r0, #2
 8000374:	1b9b      	subs	r3, r3, r6
 8000376:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800037a:	2100      	movs	r1, #0
 800037c:	b11d      	cbz	r5, 8000386 <__udivmoddi4+0xa6>
 800037e:	40d3      	lsrs	r3, r2
 8000380:	2200      	movs	r2, #0
 8000382:	e9c5 3200 	strd	r3, r2, [r5]
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	428b      	cmp	r3, r1
 800038c:	d905      	bls.n	800039a <__udivmoddi4+0xba>
 800038e:	b10d      	cbz	r5, 8000394 <__udivmoddi4+0xb4>
 8000390:	e9c5 0100 	strd	r0, r1, [r5]
 8000394:	2100      	movs	r1, #0
 8000396:	4608      	mov	r0, r1
 8000398:	e7f5      	b.n	8000386 <__udivmoddi4+0xa6>
 800039a:	fab3 f183 	clz	r1, r3
 800039e:	2900      	cmp	r1, #0
 80003a0:	d146      	bne.n	8000430 <__udivmoddi4+0x150>
 80003a2:	42a3      	cmp	r3, r4
 80003a4:	d302      	bcc.n	80003ac <__udivmoddi4+0xcc>
 80003a6:	4290      	cmp	r0, r2
 80003a8:	f0c0 80f0 	bcc.w	800058c <__udivmoddi4+0x2ac>
 80003ac:	1a86      	subs	r6, r0, r2
 80003ae:	eb64 0303 	sbc.w	r3, r4, r3
 80003b2:	2001      	movs	r0, #1
 80003b4:	2d00      	cmp	r5, #0
 80003b6:	d0e6      	beq.n	8000386 <__udivmoddi4+0xa6>
 80003b8:	e9c5 6300 	strd	r6, r3, [r5]
 80003bc:	e7e3      	b.n	8000386 <__udivmoddi4+0xa6>
 80003be:	2a00      	cmp	r2, #0
 80003c0:	f040 8090 	bne.w	80004e4 <__udivmoddi4+0x204>
 80003c4:	eba1 040c 	sub.w	r4, r1, ip
 80003c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003cc:	fa1f f78c 	uxth.w	r7, ip
 80003d0:	2101      	movs	r1, #1
 80003d2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003d6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003da:	fb08 4416 	mls	r4, r8, r6, r4
 80003de:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003e2:	fb07 f006 	mul.w	r0, r7, r6
 80003e6:	4298      	cmp	r0, r3
 80003e8:	d908      	bls.n	80003fc <__udivmoddi4+0x11c>
 80003ea:	eb1c 0303 	adds.w	r3, ip, r3
 80003ee:	f106 34ff 	add.w	r4, r6, #4294967295
 80003f2:	d202      	bcs.n	80003fa <__udivmoddi4+0x11a>
 80003f4:	4298      	cmp	r0, r3
 80003f6:	f200 80cd 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003fa:	4626      	mov	r6, r4
 80003fc:	1a1c      	subs	r4, r3, r0
 80003fe:	fa1f f38e 	uxth.w	r3, lr
 8000402:	fbb4 f0f8 	udiv	r0, r4, r8
 8000406:	fb08 4410 	mls	r4, r8, r0, r4
 800040a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800040e:	fb00 f707 	mul.w	r7, r0, r7
 8000412:	429f      	cmp	r7, r3
 8000414:	d908      	bls.n	8000428 <__udivmoddi4+0x148>
 8000416:	eb1c 0303 	adds.w	r3, ip, r3
 800041a:	f100 34ff 	add.w	r4, r0, #4294967295
 800041e:	d202      	bcs.n	8000426 <__udivmoddi4+0x146>
 8000420:	429f      	cmp	r7, r3
 8000422:	f200 80b0 	bhi.w	8000586 <__udivmoddi4+0x2a6>
 8000426:	4620      	mov	r0, r4
 8000428:	1bdb      	subs	r3, r3, r7
 800042a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800042e:	e7a5      	b.n	800037c <__udivmoddi4+0x9c>
 8000430:	f1c1 0620 	rsb	r6, r1, #32
 8000434:	408b      	lsls	r3, r1
 8000436:	fa22 f706 	lsr.w	r7, r2, r6
 800043a:	431f      	orrs	r7, r3
 800043c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000440:	fa04 f301 	lsl.w	r3, r4, r1
 8000444:	ea43 030c 	orr.w	r3, r3, ip
 8000448:	40f4      	lsrs	r4, r6
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	0c38      	lsrs	r0, r7, #16
 8000450:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000454:	fbb4 fef0 	udiv	lr, r4, r0
 8000458:	fa1f fc87 	uxth.w	ip, r7
 800045c:	fb00 441e 	mls	r4, r0, lr, r4
 8000460:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000464:	fb0e f90c 	mul.w	r9, lr, ip
 8000468:	45a1      	cmp	r9, r4
 800046a:	fa02 f201 	lsl.w	r2, r2, r1
 800046e:	d90a      	bls.n	8000486 <__udivmoddi4+0x1a6>
 8000470:	193c      	adds	r4, r7, r4
 8000472:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000476:	f080 8084 	bcs.w	8000582 <__udivmoddi4+0x2a2>
 800047a:	45a1      	cmp	r9, r4
 800047c:	f240 8081 	bls.w	8000582 <__udivmoddi4+0x2a2>
 8000480:	f1ae 0e02 	sub.w	lr, lr, #2
 8000484:	443c      	add	r4, r7
 8000486:	eba4 0409 	sub.w	r4, r4, r9
 800048a:	fa1f f983 	uxth.w	r9, r3
 800048e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000492:	fb00 4413 	mls	r4, r0, r3, r4
 8000496:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800049a:	fb03 fc0c 	mul.w	ip, r3, ip
 800049e:	45a4      	cmp	ip, r4
 80004a0:	d907      	bls.n	80004b2 <__udivmoddi4+0x1d2>
 80004a2:	193c      	adds	r4, r7, r4
 80004a4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004a8:	d267      	bcs.n	800057a <__udivmoddi4+0x29a>
 80004aa:	45a4      	cmp	ip, r4
 80004ac:	d965      	bls.n	800057a <__udivmoddi4+0x29a>
 80004ae:	3b02      	subs	r3, #2
 80004b0:	443c      	add	r4, r7
 80004b2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004b6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ba:	eba4 040c 	sub.w	r4, r4, ip
 80004be:	429c      	cmp	r4, r3
 80004c0:	46ce      	mov	lr, r9
 80004c2:	469c      	mov	ip, r3
 80004c4:	d351      	bcc.n	800056a <__udivmoddi4+0x28a>
 80004c6:	d04e      	beq.n	8000566 <__udivmoddi4+0x286>
 80004c8:	b155      	cbz	r5, 80004e0 <__udivmoddi4+0x200>
 80004ca:	ebb8 030e 	subs.w	r3, r8, lr
 80004ce:	eb64 040c 	sbc.w	r4, r4, ip
 80004d2:	fa04 f606 	lsl.w	r6, r4, r6
 80004d6:	40cb      	lsrs	r3, r1
 80004d8:	431e      	orrs	r6, r3
 80004da:	40cc      	lsrs	r4, r1
 80004dc:	e9c5 6400 	strd	r6, r4, [r5]
 80004e0:	2100      	movs	r1, #0
 80004e2:	e750      	b.n	8000386 <__udivmoddi4+0xa6>
 80004e4:	f1c2 0320 	rsb	r3, r2, #32
 80004e8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ec:	fa0c fc02 	lsl.w	ip, ip, r2
 80004f0:	fa24 f303 	lsr.w	r3, r4, r3
 80004f4:	4094      	lsls	r4, r2
 80004f6:	430c      	orrs	r4, r1
 80004f8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004fc:	fa00 fe02 	lsl.w	lr, r0, r2
 8000500:	fa1f f78c 	uxth.w	r7, ip
 8000504:	fbb3 f0f8 	udiv	r0, r3, r8
 8000508:	fb08 3110 	mls	r1, r8, r0, r3
 800050c:	0c23      	lsrs	r3, r4, #16
 800050e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000512:	fb00 f107 	mul.w	r1, r0, r7
 8000516:	4299      	cmp	r1, r3
 8000518:	d908      	bls.n	800052c <__udivmoddi4+0x24c>
 800051a:	eb1c 0303 	adds.w	r3, ip, r3
 800051e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000522:	d22c      	bcs.n	800057e <__udivmoddi4+0x29e>
 8000524:	4299      	cmp	r1, r3
 8000526:	d92a      	bls.n	800057e <__udivmoddi4+0x29e>
 8000528:	3802      	subs	r0, #2
 800052a:	4463      	add	r3, ip
 800052c:	1a5b      	subs	r3, r3, r1
 800052e:	b2a4      	uxth	r4, r4
 8000530:	fbb3 f1f8 	udiv	r1, r3, r8
 8000534:	fb08 3311 	mls	r3, r8, r1, r3
 8000538:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800053c:	fb01 f307 	mul.w	r3, r1, r7
 8000540:	42a3      	cmp	r3, r4
 8000542:	d908      	bls.n	8000556 <__udivmoddi4+0x276>
 8000544:	eb1c 0404 	adds.w	r4, ip, r4
 8000548:	f101 36ff 	add.w	r6, r1, #4294967295
 800054c:	d213      	bcs.n	8000576 <__udivmoddi4+0x296>
 800054e:	42a3      	cmp	r3, r4
 8000550:	d911      	bls.n	8000576 <__udivmoddi4+0x296>
 8000552:	3902      	subs	r1, #2
 8000554:	4464      	add	r4, ip
 8000556:	1ae4      	subs	r4, r4, r3
 8000558:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800055c:	e739      	b.n	80003d2 <__udivmoddi4+0xf2>
 800055e:	4604      	mov	r4, r0
 8000560:	e6f0      	b.n	8000344 <__udivmoddi4+0x64>
 8000562:	4608      	mov	r0, r1
 8000564:	e706      	b.n	8000374 <__udivmoddi4+0x94>
 8000566:	45c8      	cmp	r8, r9
 8000568:	d2ae      	bcs.n	80004c8 <__udivmoddi4+0x1e8>
 800056a:	ebb9 0e02 	subs.w	lr, r9, r2
 800056e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000572:	3801      	subs	r0, #1
 8000574:	e7a8      	b.n	80004c8 <__udivmoddi4+0x1e8>
 8000576:	4631      	mov	r1, r6
 8000578:	e7ed      	b.n	8000556 <__udivmoddi4+0x276>
 800057a:	4603      	mov	r3, r0
 800057c:	e799      	b.n	80004b2 <__udivmoddi4+0x1d2>
 800057e:	4630      	mov	r0, r6
 8000580:	e7d4      	b.n	800052c <__udivmoddi4+0x24c>
 8000582:	46d6      	mov	lr, sl
 8000584:	e77f      	b.n	8000486 <__udivmoddi4+0x1a6>
 8000586:	4463      	add	r3, ip
 8000588:	3802      	subs	r0, #2
 800058a:	e74d      	b.n	8000428 <__udivmoddi4+0x148>
 800058c:	4606      	mov	r6, r0
 800058e:	4623      	mov	r3, r4
 8000590:	4608      	mov	r0, r1
 8000592:	e70f      	b.n	80003b4 <__udivmoddi4+0xd4>
 8000594:	3e02      	subs	r6, #2
 8000596:	4463      	add	r3, ip
 8000598:	e730      	b.n	80003fc <__udivmoddi4+0x11c>
 800059a:	bf00      	nop

0800059c <__aeabi_idiv0>:
 800059c:	4770      	bx	lr
 800059e:	bf00      	nop

080005a0 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 0 */
uint8_t rxbuff[16];

int32_t lx, ly, rx, ry, cro, squ, tri, cir, up, down, left, right, ll1, rr1, ll2, rr2;

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 80005a0:	b580      	push	{r7, lr}
 80005a2:	b082      	sub	sp, #8
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
//	//
//	   printf("cro: %ld\n", cro);
//	//
//	   printf("squ: %ld\n", squ);

	 HAL_UART_Receive_DMA(&huart4, rxbuff, 64);
 80005a8:	2240      	movs	r2, #64	@ 0x40
 80005aa:	4904      	ldr	r1, [pc, #16]	@ (80005bc <HAL_UART_RxCpltCallback+0x1c>)
 80005ac:	4804      	ldr	r0, [pc, #16]	@ (80005c0 <HAL_UART_RxCpltCallback+0x20>)
 80005ae:	f003 f96f 	bl	8003890 <HAL_UART_Receive_DMA>
}
 80005b2:	bf00      	nop
 80005b4:	3708      	adds	r7, #8
 80005b6:	46bd      	mov	sp, r7
 80005b8:	bd80      	pop	{r7, pc}
 80005ba:	bf00      	nop
 80005bc:	2000024c 	.word	0x2000024c
 80005c0:	200001a4 	.word	0x200001a4

080005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005c8:	f000 fe02 	bl	80011d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005cc:	f000 f8ae 	bl	800072c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005d0:	f000 fafe 	bl	8000bd0 <MX_GPIO_Init>
  MX_DMA_Init();
 80005d4:	f000 fadc 	bl	8000b90 <MX_DMA_Init>
  MX_TIM2_Init();
 80005d8:	f000 f96a 	bl	80008b0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80005dc:	f000 f9de 	bl	800099c <MX_TIM3_Init>
  MX_UART4_Init();
 80005e0:	f000 faac 	bl	8000b3c <MX_UART4_Init>
  MX_TIM5_Init();
 80005e4:	f000 fa5c 	bl	8000aa0 <MX_TIM5_Init>
  MX_TIM1_Init();
 80005e8:	f000 f912 	bl	8000810 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_UART_Receive_DMA(&huart4, rxbuff, 64);
 80005ec:	2240      	movs	r2, #64	@ 0x40
 80005ee:	4940      	ldr	r1, [pc, #256]	@ (80006f0 <main+0x12c>)
 80005f0:	4840      	ldr	r0, [pc, #256]	@ (80006f4 <main+0x130>)
 80005f2:	f003 f94d 	bl	8003890 <HAL_UART_Receive_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
		lx = (rxbuff[0] & 0x80) ? (int32_t)rxbuff[0] - 256 : (int32_t)rxbuff[0];
 80005f6:	4b3e      	ldr	r3, [pc, #248]	@ (80006f0 <main+0x12c>)
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	b25b      	sxtb	r3, r3
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	da04      	bge.n	800060a <main+0x46>
 8000600:	4b3b      	ldr	r3, [pc, #236]	@ (80006f0 <main+0x12c>)
 8000602:	781b      	ldrb	r3, [r3, #0]
 8000604:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000608:	e001      	b.n	800060e <main+0x4a>
 800060a:	4b39      	ldr	r3, [pc, #228]	@ (80006f0 <main+0x12c>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	4a3a      	ldr	r2, [pc, #232]	@ (80006f8 <main+0x134>)
 8000610:	6013      	str	r3, [r2, #0]

	    ly = (rxbuff[1] & 0x80) ? (int32_t)rxbuff[1] - 256 : (int32_t)rxbuff[1];
 8000612:	4b37      	ldr	r3, [pc, #220]	@ (80006f0 <main+0x12c>)
 8000614:	785b      	ldrb	r3, [r3, #1]
 8000616:	b25b      	sxtb	r3, r3
 8000618:	2b00      	cmp	r3, #0
 800061a:	da04      	bge.n	8000626 <main+0x62>
 800061c:	4b34      	ldr	r3, [pc, #208]	@ (80006f0 <main+0x12c>)
 800061e:	785b      	ldrb	r3, [r3, #1]
 8000620:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000624:	e001      	b.n	800062a <main+0x66>
 8000626:	4b32      	ldr	r3, [pc, #200]	@ (80006f0 <main+0x12c>)
 8000628:	785b      	ldrb	r3, [r3, #1]
 800062a:	4a34      	ldr	r2, [pc, #208]	@ (80006fc <main+0x138>)
 800062c:	6013      	str	r3, [r2, #0]

	    rx = (rxbuff[2] & 0x80) ? (int32_t)rxbuff[2] - 256 : (int32_t)rxbuff[2];
 800062e:	4b30      	ldr	r3, [pc, #192]	@ (80006f0 <main+0x12c>)
 8000630:	789b      	ldrb	r3, [r3, #2]
 8000632:	b25b      	sxtb	r3, r3
 8000634:	2b00      	cmp	r3, #0
 8000636:	da04      	bge.n	8000642 <main+0x7e>
 8000638:	4b2d      	ldr	r3, [pc, #180]	@ (80006f0 <main+0x12c>)
 800063a:	789b      	ldrb	r3, [r3, #2]
 800063c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000640:	e001      	b.n	8000646 <main+0x82>
 8000642:	4b2b      	ldr	r3, [pc, #172]	@ (80006f0 <main+0x12c>)
 8000644:	789b      	ldrb	r3, [r3, #2]
 8000646:	4a2e      	ldr	r2, [pc, #184]	@ (8000700 <main+0x13c>)
 8000648:	6013      	str	r3, [r2, #0]

	    ry = (rxbuff[3] & 0x80) ? (int32_t)rxbuff[3] - 256 : (int32_t)rxbuff[3];
 800064a:	4b29      	ldr	r3, [pc, #164]	@ (80006f0 <main+0x12c>)
 800064c:	78db      	ldrb	r3, [r3, #3]
 800064e:	b25b      	sxtb	r3, r3
 8000650:	2b00      	cmp	r3, #0
 8000652:	da04      	bge.n	800065e <main+0x9a>
 8000654:	4b26      	ldr	r3, [pc, #152]	@ (80006f0 <main+0x12c>)
 8000656:	78db      	ldrb	r3, [r3, #3]
 8000658:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800065c:	e001      	b.n	8000662 <main+0x9e>
 800065e:	4b24      	ldr	r3, [pc, #144]	@ (80006f0 <main+0x12c>)
 8000660:	78db      	ldrb	r3, [r3, #3]
 8000662:	4a28      	ldr	r2, [pc, #160]	@ (8000704 <main+0x140>)
 8000664:	6013      	str	r3, [r2, #0]



	    cro= (rxbuff[4] & 0x80) ? (int32_t)rxbuff[4] - 256 : (int32_t)rxbuff[4];
 8000666:	4b22      	ldr	r3, [pc, #136]	@ (80006f0 <main+0x12c>)
 8000668:	791b      	ldrb	r3, [r3, #4]
 800066a:	b25b      	sxtb	r3, r3
 800066c:	2b00      	cmp	r3, #0
 800066e:	da04      	bge.n	800067a <main+0xb6>
 8000670:	4b1f      	ldr	r3, [pc, #124]	@ (80006f0 <main+0x12c>)
 8000672:	791b      	ldrb	r3, [r3, #4]
 8000674:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000678:	e001      	b.n	800067e <main+0xba>
 800067a:	4b1d      	ldr	r3, [pc, #116]	@ (80006f0 <main+0x12c>)
 800067c:	791b      	ldrb	r3, [r3, #4]
 800067e:	4a22      	ldr	r2, [pc, #136]	@ (8000708 <main+0x144>)
 8000680:	6013      	str	r3, [r2, #0]
	//
	    squ= (rxbuff[5] & 0x80) ? (int32_t)rxbuff[5] - 256 : (int32_t)rxbuff[5];
 8000682:	4b1b      	ldr	r3, [pc, #108]	@ (80006f0 <main+0x12c>)
 8000684:	795b      	ldrb	r3, [r3, #5]
 8000686:	b25b      	sxtb	r3, r3
 8000688:	2b00      	cmp	r3, #0
 800068a:	da04      	bge.n	8000696 <main+0xd2>
 800068c:	4b18      	ldr	r3, [pc, #96]	@ (80006f0 <main+0x12c>)
 800068e:	795b      	ldrb	r3, [r3, #5]
 8000690:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8000694:	e001      	b.n	800069a <main+0xd6>
 8000696:	4b16      	ldr	r3, [pc, #88]	@ (80006f0 <main+0x12c>)
 8000698:	795b      	ldrb	r3, [r3, #5]
 800069a:	4a1c      	ldr	r2, [pc, #112]	@ (800070c <main+0x148>)
 800069c:	6013      	str	r3, [r2, #0]
	  printf("Received Integers:\n");
 800069e:	481c      	ldr	r0, [pc, #112]	@ (8000710 <main+0x14c>)
 80006a0:	f004 fad4 	bl	8004c4c <puts>

	 	   printf("lx: %ld ", lx);
 80006a4:	4b14      	ldr	r3, [pc, #80]	@ (80006f8 <main+0x134>)
 80006a6:	681b      	ldr	r3, [r3, #0]
 80006a8:	4619      	mov	r1, r3
 80006aa:	481a      	ldr	r0, [pc, #104]	@ (8000714 <main+0x150>)
 80006ac:	f004 fa66 	bl	8004b7c <iprintf>

	 	   printf("ly: %ld ", ly);
 80006b0:	4b12      	ldr	r3, [pc, #72]	@ (80006fc <main+0x138>)
 80006b2:	681b      	ldr	r3, [r3, #0]
 80006b4:	4619      	mov	r1, r3
 80006b6:	4818      	ldr	r0, [pc, #96]	@ (8000718 <main+0x154>)
 80006b8:	f004 fa60 	bl	8004b7c <iprintf>

	 	   printf("rx: %ld ", rx);
 80006bc:	4b10      	ldr	r3, [pc, #64]	@ (8000700 <main+0x13c>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4619      	mov	r1, r3
 80006c2:	4816      	ldr	r0, [pc, #88]	@ (800071c <main+0x158>)
 80006c4:	f004 fa5a 	bl	8004b7c <iprintf>

	 	   printf("ry: %ld \n", ry);
 80006c8:	4b0e      	ldr	r3, [pc, #56]	@ (8000704 <main+0x140>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	4619      	mov	r1, r3
 80006ce:	4814      	ldr	r0, [pc, #80]	@ (8000720 <main+0x15c>)
 80006d0:	f004 fa54 	bl	8004b7c <iprintf>


	 	//
	 	   printf("cro: %ld\n", cro);
 80006d4:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <main+0x144>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	4619      	mov	r1, r3
 80006da:	4812      	ldr	r0, [pc, #72]	@ (8000724 <main+0x160>)
 80006dc:	f004 fa4e 	bl	8004b7c <iprintf>
	 	//
	 	   printf("squ: %ld\n", squ);
 80006e0:	4b0a      	ldr	r3, [pc, #40]	@ (800070c <main+0x148>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4619      	mov	r1, r3
 80006e6:	4810      	ldr	r0, [pc, #64]	@ (8000728 <main+0x164>)
 80006e8:	f004 fa48 	bl	8004b7c <iprintf>
		lx = (rxbuff[0] & 0x80) ? (int32_t)rxbuff[0] - 256 : (int32_t)rxbuff[0];
 80006ec:	e783      	b.n	80005f6 <main+0x32>
 80006ee:	bf00      	nop
 80006f0:	2000024c 	.word	0x2000024c
 80006f4:	200001a4 	.word	0x200001a4
 80006f8:	2000025c 	.word	0x2000025c
 80006fc:	20000260 	.word	0x20000260
 8000700:	20000264 	.word	0x20000264
 8000704:	20000268 	.word	0x20000268
 8000708:	2000026c 	.word	0x2000026c
 800070c:	20000270 	.word	0x20000270
 8000710:	0800592c 	.word	0x0800592c
 8000714:	08005940 	.word	0x08005940
 8000718:	0800594c 	.word	0x0800594c
 800071c:	08005958 	.word	0x08005958
 8000720:	08005964 	.word	0x08005964
 8000724:	08005970 	.word	0x08005970
 8000728:	0800597c 	.word	0x0800597c

0800072c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	b094      	sub	sp, #80	@ 0x50
 8000730:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000732:	f107 031c 	add.w	r3, r7, #28
 8000736:	2234      	movs	r2, #52	@ 0x34
 8000738:	2100      	movs	r1, #0
 800073a:	4618      	mov	r0, r3
 800073c:	f004 fb66 	bl	8004e0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000740:	f107 0308 	add.w	r3, r7, #8
 8000744:	2200      	movs	r2, #0
 8000746:	601a      	str	r2, [r3, #0]
 8000748:	605a      	str	r2, [r3, #4]
 800074a:	609a      	str	r2, [r3, #8]
 800074c:	60da      	str	r2, [r3, #12]
 800074e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000750:	2300      	movs	r3, #0
 8000752:	607b      	str	r3, [r7, #4]
 8000754:	4b2c      	ldr	r3, [pc, #176]	@ (8000808 <SystemClock_Config+0xdc>)
 8000756:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000758:	4a2b      	ldr	r2, [pc, #172]	@ (8000808 <SystemClock_Config+0xdc>)
 800075a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800075e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000760:	4b29      	ldr	r3, [pc, #164]	@ (8000808 <SystemClock_Config+0xdc>)
 8000762:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000768:	607b      	str	r3, [r7, #4]
 800076a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800076c:	2300      	movs	r3, #0
 800076e:	603b      	str	r3, [r7, #0]
 8000770:	4b26      	ldr	r3, [pc, #152]	@ (800080c <SystemClock_Config+0xe0>)
 8000772:	681b      	ldr	r3, [r3, #0]
 8000774:	4a25      	ldr	r2, [pc, #148]	@ (800080c <SystemClock_Config+0xe0>)
 8000776:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800077a:	6013      	str	r3, [r2, #0]
 800077c:	4b23      	ldr	r3, [pc, #140]	@ (800080c <SystemClock_Config+0xe0>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000784:	603b      	str	r3, [r7, #0]
 8000786:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000788:	2302      	movs	r3, #2
 800078a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800078c:	2301      	movs	r3, #1
 800078e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000790:	2310      	movs	r3, #16
 8000792:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000794:	2302      	movs	r3, #2
 8000796:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000798:	2300      	movs	r3, #0
 800079a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 800079c:	2308      	movs	r3, #8
 800079e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80007a0:	23b4      	movs	r3, #180	@ 0xb4
 80007a2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80007a4:	2302      	movs	r3, #2
 80007a6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007a8:	2302      	movs	r3, #2
 80007aa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007ac:	2302      	movs	r3, #2
 80007ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007b0:	f107 031c 	add.w	r3, r7, #28
 80007b4:	4618      	mov	r0, r3
 80007b6:	f001 ffd9 	bl	800276c <HAL_RCC_OscConfig>
 80007ba:	4603      	mov	r3, r0
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d001      	beq.n	80007c4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80007c0:	f000 fa48 	bl	8000c54 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80007c4:	f001 fc38 	bl	8002038 <HAL_PWREx_EnableOverDrive>
 80007c8:	4603      	mov	r3, r0
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d001      	beq.n	80007d2 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80007ce:	f000 fa41 	bl	8000c54 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007d2:	230f      	movs	r3, #15
 80007d4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007d6:	2302      	movs	r3, #2
 80007d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007da:	2300      	movs	r3, #0
 80007dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80007de:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80007e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80007e4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80007e8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80007ea:	f107 0308 	add.w	r3, r7, #8
 80007ee:	2105      	movs	r1, #5
 80007f0:	4618      	mov	r0, r3
 80007f2:	f001 fc71 	bl	80020d8 <HAL_RCC_ClockConfig>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 80007fc:	f000 fa2a 	bl	8000c54 <Error_Handler>
  }
}
 8000800:	bf00      	nop
 8000802:	3750      	adds	r7, #80	@ 0x50
 8000804:	46bd      	mov	sp, r7
 8000806:	bd80      	pop	{r7, pc}
 8000808:	40023800 	.word	0x40023800
 800080c:	40007000 	.word	0x40007000

08000810 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000810:	b580      	push	{r7, lr}
 8000812:	b086      	sub	sp, #24
 8000814:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000816:	f107 0308 	add.w	r3, r7, #8
 800081a:	2200      	movs	r2, #0
 800081c:	601a      	str	r2, [r3, #0]
 800081e:	605a      	str	r2, [r3, #4]
 8000820:	609a      	str	r2, [r3, #8]
 8000822:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000824:	463b      	mov	r3, r7
 8000826:	2200      	movs	r2, #0
 8000828:	601a      	str	r2, [r3, #0]
 800082a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800082c:	4b1e      	ldr	r3, [pc, #120]	@ (80008a8 <MX_TIM1_Init+0x98>)
 800082e:	4a1f      	ldr	r2, [pc, #124]	@ (80008ac <MX_TIM1_Init+0x9c>)
 8000830:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 8000832:	4b1d      	ldr	r3, [pc, #116]	@ (80008a8 <MX_TIM1_Init+0x98>)
 8000834:	22b3      	movs	r2, #179	@ 0xb3
 8000836:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000838:	4b1b      	ldr	r3, [pc, #108]	@ (80008a8 <MX_TIM1_Init+0x98>)
 800083a:	2200      	movs	r2, #0
 800083c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800083e:	4b1a      	ldr	r3, [pc, #104]	@ (80008a8 <MX_TIM1_Init+0x98>)
 8000840:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000844:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000846:	4b18      	ldr	r3, [pc, #96]	@ (80008a8 <MX_TIM1_Init+0x98>)
 8000848:	2200      	movs	r2, #0
 800084a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800084c:	4b16      	ldr	r3, [pc, #88]	@ (80008a8 <MX_TIM1_Init+0x98>)
 800084e:	2200      	movs	r2, #0
 8000850:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000852:	4b15      	ldr	r3, [pc, #84]	@ (80008a8 <MX_TIM1_Init+0x98>)
 8000854:	2200      	movs	r2, #0
 8000856:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000858:	4813      	ldr	r0, [pc, #76]	@ (80008a8 <MX_TIM1_Init+0x98>)
 800085a:	f002 fa25 	bl	8002ca8 <HAL_TIM_Base_Init>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d001      	beq.n	8000868 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8000864:	f000 f9f6 	bl	8000c54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000868:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800086c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800086e:	f107 0308 	add.w	r3, r7, #8
 8000872:	4619      	mov	r1, r3
 8000874:	480c      	ldr	r0, [pc, #48]	@ (80008a8 <MX_TIM1_Init+0x98>)
 8000876:	f002 fb81 	bl	8002f7c <HAL_TIM_ConfigClockSource>
 800087a:	4603      	mov	r3, r0
 800087c:	2b00      	cmp	r3, #0
 800087e:	d001      	beq.n	8000884 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8000880:	f000 f9e8 	bl	8000c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000884:	2300      	movs	r3, #0
 8000886:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000888:	2300      	movs	r3, #0
 800088a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800088c:	463b      	mov	r3, r7
 800088e:	4619      	mov	r1, r3
 8000890:	4805      	ldr	r0, [pc, #20]	@ (80008a8 <MX_TIM1_Init+0x98>)
 8000892:	f002 ff31 	bl	80036f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000896:	4603      	mov	r3, r0
 8000898:	2b00      	cmp	r3, #0
 800089a:	d001      	beq.n	80008a0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800089c:	f000 f9da 	bl	8000c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80008a0:	bf00      	nop
 80008a2:	3718      	adds	r7, #24
 80008a4:	46bd      	mov	sp, r7
 80008a6:	bd80      	pop	{r7, pc}
 80008a8:	20000084 	.word	0x20000084
 80008ac:	40010000 	.word	0x40010000

080008b0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80008b0:	b580      	push	{r7, lr}
 80008b2:	b08e      	sub	sp, #56	@ 0x38
 80008b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008b6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80008ba:	2200      	movs	r2, #0
 80008bc:	601a      	str	r2, [r3, #0]
 80008be:	605a      	str	r2, [r3, #4]
 80008c0:	609a      	str	r2, [r3, #8]
 80008c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008c4:	f107 0320 	add.w	r3, r7, #32
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008ce:	1d3b      	adds	r3, r7, #4
 80008d0:	2200      	movs	r2, #0
 80008d2:	601a      	str	r2, [r3, #0]
 80008d4:	605a      	str	r2, [r3, #4]
 80008d6:	609a      	str	r2, [r3, #8]
 80008d8:	60da      	str	r2, [r3, #12]
 80008da:	611a      	str	r2, [r3, #16]
 80008dc:	615a      	str	r2, [r3, #20]
 80008de:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80008e0:	4b2d      	ldr	r3, [pc, #180]	@ (8000998 <MX_TIM2_Init+0xe8>)
 80008e2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008e6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 80008e8:	4b2b      	ldr	r3, [pc, #172]	@ (8000998 <MX_TIM2_Init+0xe8>)
 80008ea:	22b3      	movs	r2, #179	@ 0xb3
 80008ec:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ee:	4b2a      	ldr	r3, [pc, #168]	@ (8000998 <MX_TIM2_Init+0xe8>)
 80008f0:	2200      	movs	r2, #0
 80008f2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80008f4:	4b28      	ldr	r3, [pc, #160]	@ (8000998 <MX_TIM2_Init+0xe8>)
 80008f6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80008fa:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008fc:	4b26      	ldr	r3, [pc, #152]	@ (8000998 <MX_TIM2_Init+0xe8>)
 80008fe:	2200      	movs	r2, #0
 8000900:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000902:	4b25      	ldr	r3, [pc, #148]	@ (8000998 <MX_TIM2_Init+0xe8>)
 8000904:	2200      	movs	r2, #0
 8000906:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000908:	4823      	ldr	r0, [pc, #140]	@ (8000998 <MX_TIM2_Init+0xe8>)
 800090a:	f002 f9cd 	bl	8002ca8 <HAL_TIM_Base_Init>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8000914:	f000 f99e 	bl	8000c54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000918:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800091c:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800091e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000922:	4619      	mov	r1, r3
 8000924:	481c      	ldr	r0, [pc, #112]	@ (8000998 <MX_TIM2_Init+0xe8>)
 8000926:	f002 fb29 	bl	8002f7c <HAL_TIM_ConfigClockSource>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8000930:	f000 f990 	bl	8000c54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000934:	4818      	ldr	r0, [pc, #96]	@ (8000998 <MX_TIM2_Init+0xe8>)
 8000936:	f002 fa06 	bl	8002d46 <HAL_TIM_PWM_Init>
 800093a:	4603      	mov	r3, r0
 800093c:	2b00      	cmp	r3, #0
 800093e:	d001      	beq.n	8000944 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8000940:	f000 f988 	bl	8000c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000944:	2300      	movs	r3, #0
 8000946:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000948:	2300      	movs	r3, #0
 800094a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800094c:	f107 0320 	add.w	r3, r7, #32
 8000950:	4619      	mov	r1, r3
 8000952:	4811      	ldr	r0, [pc, #68]	@ (8000998 <MX_TIM2_Init+0xe8>)
 8000954:	f002 fed0 	bl	80036f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 800095e:	f000 f979 	bl	8000c54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000962:	2360      	movs	r3, #96	@ 0x60
 8000964:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000966:	2300      	movs	r3, #0
 8000968:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800096a:	2300      	movs	r3, #0
 800096c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800096e:	2300      	movs	r3, #0
 8000970:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000972:	1d3b      	adds	r3, r7, #4
 8000974:	2200      	movs	r2, #0
 8000976:	4619      	mov	r1, r3
 8000978:	4807      	ldr	r0, [pc, #28]	@ (8000998 <MX_TIM2_Init+0xe8>)
 800097a:	f002 fa3d 	bl	8002df8 <HAL_TIM_PWM_ConfigChannel>
 800097e:	4603      	mov	r3, r0
 8000980:	2b00      	cmp	r3, #0
 8000982:	d001      	beq.n	8000988 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8000984:	f000 f966 	bl	8000c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000988:	4803      	ldr	r0, [pc, #12]	@ (8000998 <MX_TIM2_Init+0xe8>)
 800098a:	f000 f9f3 	bl	8000d74 <HAL_TIM_MspPostInit>

}
 800098e:	bf00      	nop
 8000990:	3738      	adds	r7, #56	@ 0x38
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}
 8000996:	bf00      	nop
 8000998:	200000cc 	.word	0x200000cc

0800099c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b08e      	sub	sp, #56	@ 0x38
 80009a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009a2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80009a6:	2200      	movs	r2, #0
 80009a8:	601a      	str	r2, [r3, #0]
 80009aa:	605a      	str	r2, [r3, #4]
 80009ac:	609a      	str	r2, [r3, #8]
 80009ae:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b0:	f107 0320 	add.w	r3, r7, #32
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009ba:	1d3b      	adds	r3, r7, #4
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
 80009c8:	615a      	str	r2, [r3, #20]
 80009ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009cc:	4b32      	ldr	r3, [pc, #200]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 80009ce:	4a33      	ldr	r2, [pc, #204]	@ (8000a9c <MX_TIM3_Init+0x100>)
 80009d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 180-1;
 80009d2:	4b31      	ldr	r3, [pc, #196]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 80009d4:	22b3      	movs	r2, #179	@ 0xb3
 80009d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d8:	4b2f      	ldr	r3, [pc, #188]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 80009de:	4b2e      	ldr	r3, [pc, #184]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 80009e0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80009e4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e6:	4b2c      	ldr	r3, [pc, #176]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 80009e8:	2200      	movs	r2, #0
 80009ea:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ec:	4b2a      	ldr	r3, [pc, #168]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 80009ee:	2200      	movs	r2, #0
 80009f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80009f2:	4829      	ldr	r0, [pc, #164]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 80009f4:	f002 f958 	bl	8002ca8 <HAL_TIM_Base_Init>
 80009f8:	4603      	mov	r3, r0
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d001      	beq.n	8000a02 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 80009fe:	f000 f929 	bl	8000c54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a06:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000a08:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4822      	ldr	r0, [pc, #136]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 8000a10:	f002 fab4 	bl	8002f7c <HAL_TIM_ConfigClockSource>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8000a1a:	f000 f91b 	bl	8000c54 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000a1e:	481e      	ldr	r0, [pc, #120]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 8000a20:	f002 f991 	bl	8002d46 <HAL_TIM_PWM_Init>
 8000a24:	4603      	mov	r3, r0
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d001      	beq.n	8000a2e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8000a2a:	f000 f913 	bl	8000c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a2e:	2300      	movs	r3, #0
 8000a30:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a36:	f107 0320 	add.w	r3, r7, #32
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	4816      	ldr	r0, [pc, #88]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 8000a3e:	f002 fe5b 	bl	80036f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a42:	4603      	mov	r3, r0
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d001      	beq.n	8000a4c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8000a48:	f000 f904 	bl	8000c54 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a4c:	2360      	movs	r3, #96	@ 0x60
 8000a4e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a50:	2300      	movs	r3, #0
 8000a52:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a54:	2300      	movs	r3, #0
 8000a56:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a5c:	1d3b      	adds	r3, r7, #4
 8000a5e:	2200      	movs	r2, #0
 8000a60:	4619      	mov	r1, r3
 8000a62:	480d      	ldr	r0, [pc, #52]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 8000a64:	f002 f9c8 	bl	8002df8 <HAL_TIM_PWM_ConfigChannel>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d001      	beq.n	8000a72 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 8000a6e:	f000 f8f1 	bl	8000c54 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a72:	1d3b      	adds	r3, r7, #4
 8000a74:	2204      	movs	r2, #4
 8000a76:	4619      	mov	r1, r3
 8000a78:	4807      	ldr	r0, [pc, #28]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 8000a7a:	f002 f9bd 	bl	8002df8 <HAL_TIM_PWM_ConfigChannel>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d001      	beq.n	8000a88 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8000a84:	f000 f8e6 	bl	8000c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a88:	4803      	ldr	r0, [pc, #12]	@ (8000a98 <MX_TIM3_Init+0xfc>)
 8000a8a:	f000 f973 	bl	8000d74 <HAL_TIM_MspPostInit>

}
 8000a8e:	bf00      	nop
 8000a90:	3738      	adds	r7, #56	@ 0x38
 8000a92:	46bd      	mov	sp, r7
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	20000114 	.word	0x20000114
 8000a9c:	40000400 	.word	0x40000400

08000aa0 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b086      	sub	sp, #24
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000aa6:	f107 0308 	add.w	r3, r7, #8
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
 8000aae:	605a      	str	r2, [r3, #4]
 8000ab0:	609a      	str	r2, [r3, #8]
 8000ab2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ab4:	463b      	mov	r3, r7
 8000ab6:	2200      	movs	r2, #0
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000abc:	4b1d      	ldr	r3, [pc, #116]	@ (8000b34 <MX_TIM5_Init+0x94>)
 8000abe:	4a1e      	ldr	r2, [pc, #120]	@ (8000b38 <MX_TIM5_Init+0x98>)
 8000ac0:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 180-1;
 8000ac2:	4b1c      	ldr	r3, [pc, #112]	@ (8000b34 <MX_TIM5_Init+0x94>)
 8000ac4:	22b3      	movs	r2, #179	@ 0xb3
 8000ac6:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ac8:	4b1a      	ldr	r3, [pc, #104]	@ (8000b34 <MX_TIM5_Init+0x94>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 1000-1;
 8000ace:	4b19      	ldr	r3, [pc, #100]	@ (8000b34 <MX_TIM5_Init+0x94>)
 8000ad0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ad4:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ad6:	4b17      	ldr	r3, [pc, #92]	@ (8000b34 <MX_TIM5_Init+0x94>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000adc:	4b15      	ldr	r3, [pc, #84]	@ (8000b34 <MX_TIM5_Init+0x94>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8000ae2:	4814      	ldr	r0, [pc, #80]	@ (8000b34 <MX_TIM5_Init+0x94>)
 8000ae4:	f002 f8e0 	bl	8002ca8 <HAL_TIM_Base_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8000aee:	f000 f8b1 	bl	8000c54 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000af2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000af6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8000af8:	f107 0308 	add.w	r3, r7, #8
 8000afc:	4619      	mov	r1, r3
 8000afe:	480d      	ldr	r0, [pc, #52]	@ (8000b34 <MX_TIM5_Init+0x94>)
 8000b00:	f002 fa3c 	bl	8002f7c <HAL_TIM_ConfigClockSource>
 8000b04:	4603      	mov	r3, r0
 8000b06:	2b00      	cmp	r3, #0
 8000b08:	d001      	beq.n	8000b0e <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8000b0a:	f000 f8a3 	bl	8000c54 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b0e:	2300      	movs	r3, #0
 8000b10:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b12:	2300      	movs	r3, #0
 8000b14:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000b16:	463b      	mov	r3, r7
 8000b18:	4619      	mov	r1, r3
 8000b1a:	4806      	ldr	r0, [pc, #24]	@ (8000b34 <MX_TIM5_Init+0x94>)
 8000b1c:	f002 fdec 	bl	80036f8 <HAL_TIMEx_MasterConfigSynchronization>
 8000b20:	4603      	mov	r3, r0
 8000b22:	2b00      	cmp	r3, #0
 8000b24:	d001      	beq.n	8000b2a <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8000b26:	f000 f895 	bl	8000c54 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000b2a:	bf00      	nop
 8000b2c:	3718      	adds	r7, #24
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	bf00      	nop
 8000b34:	2000015c 	.word	0x2000015c
 8000b38:	40000c00 	.word	0x40000c00

08000b3c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000b3c:	b580      	push	{r7, lr}
 8000b3e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000b40:	4b11      	ldr	r3, [pc, #68]	@ (8000b88 <MX_UART4_Init+0x4c>)
 8000b42:	4a12      	ldr	r2, [pc, #72]	@ (8000b8c <MX_UART4_Init+0x50>)
 8000b44:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000b46:	4b10      	ldr	r3, [pc, #64]	@ (8000b88 <MX_UART4_Init+0x4c>)
 8000b48:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000b4c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000b4e:	4b0e      	ldr	r3, [pc, #56]	@ (8000b88 <MX_UART4_Init+0x4c>)
 8000b50:	2200      	movs	r2, #0
 8000b52:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000b54:	4b0c      	ldr	r3, [pc, #48]	@ (8000b88 <MX_UART4_Init+0x4c>)
 8000b56:	2200      	movs	r2, #0
 8000b58:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000b5a:	4b0b      	ldr	r3, [pc, #44]	@ (8000b88 <MX_UART4_Init+0x4c>)
 8000b5c:	2200      	movs	r2, #0
 8000b5e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000b60:	4b09      	ldr	r3, [pc, #36]	@ (8000b88 <MX_UART4_Init+0x4c>)
 8000b62:	220c      	movs	r2, #12
 8000b64:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000b66:	4b08      	ldr	r3, [pc, #32]	@ (8000b88 <MX_UART4_Init+0x4c>)
 8000b68:	2200      	movs	r2, #0
 8000b6a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000b6c:	4b06      	ldr	r3, [pc, #24]	@ (8000b88 <MX_UART4_Init+0x4c>)
 8000b6e:	2200      	movs	r2, #0
 8000b70:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000b72:	4805      	ldr	r0, [pc, #20]	@ (8000b88 <MX_UART4_Init+0x4c>)
 8000b74:	f002 fe3c 	bl	80037f0 <HAL_UART_Init>
 8000b78:	4603      	mov	r3, r0
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d001      	beq.n	8000b82 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8000b7e:	f000 f869 	bl	8000c54 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8000b82:	bf00      	nop
 8000b84:	bd80      	pop	{r7, pc}
 8000b86:	bf00      	nop
 8000b88:	200001a4 	.word	0x200001a4
 8000b8c:	40004c00 	.word	0x40004c00

08000b90 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b082      	sub	sp, #8
 8000b94:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000b96:	2300      	movs	r3, #0
 8000b98:	607b      	str	r3, [r7, #4]
 8000b9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000bcc <MX_DMA_Init+0x3c>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b9e:	4a0b      	ldr	r2, [pc, #44]	@ (8000bcc <MX_DMA_Init+0x3c>)
 8000ba0:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000ba4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ba6:	4b09      	ldr	r3, [pc, #36]	@ (8000bcc <MX_DMA_Init+0x3c>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000baa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000bae:	607b      	str	r3, [r7, #4]
 8000bb0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	200d      	movs	r0, #13
 8000bb8:	f000 fc57 	bl	800146a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000bbc:	200d      	movs	r0, #13
 8000bbe:	f000 fc70 	bl	80014a2 <HAL_NVIC_EnableIRQ>

}
 8000bc2:	bf00      	nop
 8000bc4:	3708      	adds	r7, #8
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40023800 	.word	0x40023800

08000bd0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b088      	sub	sp, #32
 8000bd4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bd6:	f107 030c 	add.w	r3, r7, #12
 8000bda:	2200      	movs	r2, #0
 8000bdc:	601a      	str	r2, [r3, #0]
 8000bde:	605a      	str	r2, [r3, #4]
 8000be0:	609a      	str	r2, [r3, #8]
 8000be2:	60da      	str	r2, [r3, #12]
 8000be4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000be6:	2300      	movs	r3, #0
 8000be8:	60bb      	str	r3, [r7, #8]
 8000bea:	4b18      	ldr	r3, [pc, #96]	@ (8000c4c <MX_GPIO_Init+0x7c>)
 8000bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bee:	4a17      	ldr	r2, [pc, #92]	@ (8000c4c <MX_GPIO_Init+0x7c>)
 8000bf0:	f043 0304 	orr.w	r3, r3, #4
 8000bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000bf6:	4b15      	ldr	r3, [pc, #84]	@ (8000c4c <MX_GPIO_Init+0x7c>)
 8000bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000bfa:	f003 0304 	and.w	r3, r3, #4
 8000bfe:	60bb      	str	r3, [r7, #8]
 8000c00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c02:	2300      	movs	r3, #0
 8000c04:	607b      	str	r3, [r7, #4]
 8000c06:	4b11      	ldr	r3, [pc, #68]	@ (8000c4c <MX_GPIO_Init+0x7c>)
 8000c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c0a:	4a10      	ldr	r2, [pc, #64]	@ (8000c4c <MX_GPIO_Init+0x7c>)
 8000c0c:	f043 0301 	orr.w	r3, r3, #1
 8000c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c12:	4b0e      	ldr	r3, [pc, #56]	@ (8000c4c <MX_GPIO_Init+0x7c>)
 8000c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c16:	f003 0301 	and.w	r3, r3, #1
 8000c1a:	607b      	str	r3, [r7, #4]
 8000c1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, motor_3_Pin|motor_1_Pin|motor_2_Pin, GPIO_PIN_RESET);
 8000c1e:	2200      	movs	r2, #0
 8000c20:	210e      	movs	r1, #14
 8000c22:	480b      	ldr	r0, [pc, #44]	@ (8000c50 <MX_GPIO_Init+0x80>)
 8000c24:	f001 f9ee 	bl	8002004 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : motor_3_Pin motor_1_Pin motor_2_Pin */
  GPIO_InitStruct.Pin = motor_3_Pin|motor_1_Pin|motor_2_Pin;
 8000c28:	230e      	movs	r3, #14
 8000c2a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c2c:	2301      	movs	r3, #1
 8000c2e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c38:	f107 030c 	add.w	r3, r7, #12
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	4804      	ldr	r0, [pc, #16]	@ (8000c50 <MX_GPIO_Init+0x80>)
 8000c40:	f001 f84c 	bl	8001cdc <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000c44:	bf00      	nop
 8000c46:	3720      	adds	r7, #32
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	bd80      	pop	{r7, pc}
 8000c4c:	40023800 	.word	0x40023800
 8000c50:	40020800 	.word	0x40020800

08000c54 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c54:	b480      	push	{r7}
 8000c56:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c58:	b672      	cpsid	i
}
 8000c5a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c5c:	bf00      	nop
 8000c5e:	e7fd      	b.n	8000c5c <Error_Handler+0x8>

08000c60 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	b082      	sub	sp, #8
 8000c64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c66:	2300      	movs	r3, #0
 8000c68:	607b      	str	r3, [r7, #4]
 8000c6a:	4b10      	ldr	r3, [pc, #64]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c6e:	4a0f      	ldr	r2, [pc, #60]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c70:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c74:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c76:	4b0d      	ldr	r3, [pc, #52]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c7a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c7e:	607b      	str	r3, [r7, #4]
 8000c80:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c82:	2300      	movs	r3, #0
 8000c84:	603b      	str	r3, [r7, #0]
 8000c86:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c8a:	4a08      	ldr	r2, [pc, #32]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c90:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c92:	4b06      	ldr	r3, [pc, #24]	@ (8000cac <HAL_MspInit+0x4c>)
 8000c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c9a:	603b      	str	r3, [r7, #0]
 8000c9c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000c9e:	2007      	movs	r0, #7
 8000ca0:	f000 fbd8 	bl	8001454 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ca4:	bf00      	nop
 8000ca6:	3708      	adds	r7, #8
 8000ca8:	46bd      	mov	sp, r7
 8000caa:	bd80      	pop	{r7, pc}
 8000cac:	40023800 	.word	0x40023800

08000cb0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b087      	sub	sp, #28
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	4a29      	ldr	r2, [pc, #164]	@ (8000d64 <HAL_TIM_Base_MspInit+0xb4>)
 8000cbe:	4293      	cmp	r3, r2
 8000cc0:	d10e      	bne.n	8000ce0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	617b      	str	r3, [r7, #20]
 8000cc6:	4b28      	ldr	r3, [pc, #160]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000cc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cca:	4a27      	ldr	r2, [pc, #156]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000ccc:	f043 0301 	orr.w	r3, r3, #1
 8000cd0:	6453      	str	r3, [r2, #68]	@ 0x44
 8000cd2:	4b25      	ldr	r3, [pc, #148]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000cd6:	f003 0301 	and.w	r3, r3, #1
 8000cda:	617b      	str	r3, [r7, #20]
 8000cdc:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8000cde:	e03a      	b.n	8000d56 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM2)
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000ce8:	d10e      	bne.n	8000d08 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	613b      	str	r3, [r7, #16]
 8000cee:	4b1e      	ldr	r3, [pc, #120]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000cf0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cf2:	4a1d      	ldr	r2, [pc, #116]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000cf4:	f043 0301 	orr.w	r3, r3, #1
 8000cf8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000cfa:	4b1b      	ldr	r3, [pc, #108]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000cfc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cfe:	f003 0301 	and.w	r3, r3, #1
 8000d02:	613b      	str	r3, [r7, #16]
 8000d04:	693b      	ldr	r3, [r7, #16]
}
 8000d06:	e026      	b.n	8000d56 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM3)
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	681b      	ldr	r3, [r3, #0]
 8000d0c:	4a17      	ldr	r2, [pc, #92]	@ (8000d6c <HAL_TIM_Base_MspInit+0xbc>)
 8000d0e:	4293      	cmp	r3, r2
 8000d10:	d10e      	bne.n	8000d30 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000d12:	2300      	movs	r3, #0
 8000d14:	60fb      	str	r3, [r7, #12]
 8000d16:	4b14      	ldr	r3, [pc, #80]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1a:	4a13      	ldr	r2, [pc, #76]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000d1c:	f043 0302 	orr.w	r3, r3, #2
 8000d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d22:	4b11      	ldr	r3, [pc, #68]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d26:	f003 0302 	and.w	r3, r3, #2
 8000d2a:	60fb      	str	r3, [r7, #12]
 8000d2c:	68fb      	ldr	r3, [r7, #12]
}
 8000d2e:	e012      	b.n	8000d56 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM5)
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	681b      	ldr	r3, [r3, #0]
 8000d34:	4a0e      	ldr	r2, [pc, #56]	@ (8000d70 <HAL_TIM_Base_MspInit+0xc0>)
 8000d36:	4293      	cmp	r3, r2
 8000d38:	d10d      	bne.n	8000d56 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8000d3a:	2300      	movs	r3, #0
 8000d3c:	60bb      	str	r3, [r7, #8]
 8000d3e:	4b0a      	ldr	r3, [pc, #40]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d42:	4a09      	ldr	r2, [pc, #36]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000d44:	f043 0308 	orr.w	r3, r3, #8
 8000d48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d4a:	4b07      	ldr	r3, [pc, #28]	@ (8000d68 <HAL_TIM_Base_MspInit+0xb8>)
 8000d4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d4e:	f003 0308 	and.w	r3, r3, #8
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	68bb      	ldr	r3, [r7, #8]
}
 8000d56:	bf00      	nop
 8000d58:	371c      	adds	r7, #28
 8000d5a:	46bd      	mov	sp, r7
 8000d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop
 8000d64:	40010000 	.word	0x40010000
 8000d68:	40023800 	.word	0x40023800
 8000d6c:	40000400 	.word	0x40000400
 8000d70:	40000c00 	.word	0x40000c00

08000d74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b08a      	sub	sp, #40	@ 0x28
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7c:	f107 0314 	add.w	r3, r7, #20
 8000d80:	2200      	movs	r2, #0
 8000d82:	601a      	str	r2, [r3, #0]
 8000d84:	605a      	str	r2, [r3, #4]
 8000d86:	609a      	str	r2, [r3, #8]
 8000d88:	60da      	str	r2, [r3, #12]
 8000d8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	681b      	ldr	r3, [r3, #0]
 8000d90:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d94:	d11e      	bne.n	8000dd4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d96:	2300      	movs	r3, #0
 8000d98:	613b      	str	r3, [r7, #16]
 8000d9a:	4b22      	ldr	r3, [pc, #136]	@ (8000e24 <HAL_TIM_MspPostInit+0xb0>)
 8000d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d9e:	4a21      	ldr	r2, [pc, #132]	@ (8000e24 <HAL_TIM_MspPostInit+0xb0>)
 8000da0:	f043 0301 	orr.w	r3, r3, #1
 8000da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000da6:	4b1f      	ldr	r3, [pc, #124]	@ (8000e24 <HAL_TIM_MspPostInit+0xb0>)
 8000da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000daa:	f003 0301 	and.w	r3, r3, #1
 8000dae:	613b      	str	r3, [r7, #16]
 8000db0:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000db2:	2320      	movs	r3, #32
 8000db4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db6:	2302      	movs	r3, #2
 8000db8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000dc2:	2301      	movs	r3, #1
 8000dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000dc6:	f107 0314 	add.w	r3, r7, #20
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4816      	ldr	r0, [pc, #88]	@ (8000e28 <HAL_TIM_MspPostInit+0xb4>)
 8000dce:	f000 ff85 	bl	8001cdc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000dd2:	e022      	b.n	8000e1a <HAL_TIM_MspPostInit+0xa6>
  else if(htim->Instance==TIM3)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a14      	ldr	r2, [pc, #80]	@ (8000e2c <HAL_TIM_MspPostInit+0xb8>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d11d      	bne.n	8000e1a <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dde:	2300      	movs	r3, #0
 8000de0:	60fb      	str	r3, [r7, #12]
 8000de2:	4b10      	ldr	r3, [pc, #64]	@ (8000e24 <HAL_TIM_MspPostInit+0xb0>)
 8000de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de6:	4a0f      	ldr	r2, [pc, #60]	@ (8000e24 <HAL_TIM_MspPostInit+0xb0>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dee:	4b0d      	ldr	r3, [pc, #52]	@ (8000e24 <HAL_TIM_MspPostInit+0xb0>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000df2:	f003 0301 	and.w	r3, r3, #1
 8000df6:	60fb      	str	r3, [r7, #12]
 8000df8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000dfa:	23c0      	movs	r3, #192	@ 0xc0
 8000dfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dfe:	2302      	movs	r3, #2
 8000e00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e02:	2300      	movs	r3, #0
 8000e04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e06:	2300      	movs	r3, #0
 8000e08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e0e:	f107 0314 	add.w	r3, r7, #20
 8000e12:	4619      	mov	r1, r3
 8000e14:	4804      	ldr	r0, [pc, #16]	@ (8000e28 <HAL_TIM_MspPostInit+0xb4>)
 8000e16:	f000 ff61 	bl	8001cdc <HAL_GPIO_Init>
}
 8000e1a:	bf00      	nop
 8000e1c:	3728      	adds	r7, #40	@ 0x28
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}
 8000e22:	bf00      	nop
 8000e24:	40023800 	.word	0x40023800
 8000e28:	40020000 	.word	0x40020000
 8000e2c:	40000400 	.word	0x40000400

08000e30 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b08a      	sub	sp, #40	@ 0x28
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e38:	f107 0314 	add.w	r3, r7, #20
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	601a      	str	r2, [r3, #0]
 8000e40:	605a      	str	r2, [r3, #4]
 8000e42:	609a      	str	r2, [r3, #8]
 8000e44:	60da      	str	r2, [r3, #12]
 8000e46:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a35      	ldr	r2, [pc, #212]	@ (8000f24 <HAL_UART_MspInit+0xf4>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d163      	bne.n	8000f1a <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	613b      	str	r3, [r7, #16]
 8000e56:	4b34      	ldr	r3, [pc, #208]	@ (8000f28 <HAL_UART_MspInit+0xf8>)
 8000e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e5a:	4a33      	ldr	r2, [pc, #204]	@ (8000f28 <HAL_UART_MspInit+0xf8>)
 8000e5c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000e60:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e62:	4b31      	ldr	r3, [pc, #196]	@ (8000f28 <HAL_UART_MspInit+0xf8>)
 8000e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000e6a:	613b      	str	r3, [r7, #16]
 8000e6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e6e:	2300      	movs	r3, #0
 8000e70:	60fb      	str	r3, [r7, #12]
 8000e72:	4b2d      	ldr	r3, [pc, #180]	@ (8000f28 <HAL_UART_MspInit+0xf8>)
 8000e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e76:	4a2c      	ldr	r2, [pc, #176]	@ (8000f28 <HAL_UART_MspInit+0xf8>)
 8000e78:	f043 0304 	orr.w	r3, r3, #4
 8000e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e7e:	4b2a      	ldr	r3, [pc, #168]	@ (8000f28 <HAL_UART_MspInit+0xf8>)
 8000e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e82:	f003 0304 	and.w	r3, r3, #4
 8000e86:	60fb      	str	r3, [r7, #12]
 8000e88:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e8a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e90:	2302      	movs	r3, #2
 8000e92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e98:	2303      	movs	r3, #3
 8000e9a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000e9c:	2308      	movs	r3, #8
 8000e9e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	4619      	mov	r1, r3
 8000ea6:	4821      	ldr	r0, [pc, #132]	@ (8000f2c <HAL_UART_MspInit+0xfc>)
 8000ea8:	f000 ff18 	bl	8001cdc <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8000eac:	4b20      	ldr	r3, [pc, #128]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000eae:	4a21      	ldr	r2, [pc, #132]	@ (8000f34 <HAL_UART_MspInit+0x104>)
 8000eb0:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Channel = DMA_CHANNEL_4;
 8000eb2:	4b1f      	ldr	r3, [pc, #124]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000eb4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8000eb8:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000eba:	4b1d      	ldr	r3, [pc, #116]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ec0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000ec6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000ec8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000ecc:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ece:	4b18      	ldr	r3, [pc, #96]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ed4:	4b16      	ldr	r3, [pc, #88]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8000eda:	4b15      	ldr	r3, [pc, #84]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000edc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000ee0:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000ee2:	4b13      	ldr	r3, [pc, #76]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ee8:	4b11      	ldr	r3, [pc, #68]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000eea:	2200      	movs	r2, #0
 8000eec:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8000eee:	4810      	ldr	r0, [pc, #64]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000ef0:	f000 faf2 	bl	80014d8 <HAL_DMA_Init>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8000efa:	f7ff feab 	bl	8000c54 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a0b      	ldr	r2, [pc, #44]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000f02:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000f04:	4a0a      	ldr	r2, [pc, #40]	@ (8000f30 <HAL_UART_MspInit+0x100>)
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2100      	movs	r1, #0
 8000f0e:	2034      	movs	r0, #52	@ 0x34
 8000f10:	f000 faab 	bl	800146a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000f14:	2034      	movs	r0, #52	@ 0x34
 8000f16:	f000 fac4 	bl	80014a2 <HAL_NVIC_EnableIRQ>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 8000f1a:	bf00      	nop
 8000f1c:	3728      	adds	r7, #40	@ 0x28
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	40004c00 	.word	0x40004c00
 8000f28:	40023800 	.word	0x40023800
 8000f2c:	40020800 	.word	0x40020800
 8000f30:	200001ec 	.word	0x200001ec
 8000f34:	40026040 	.word	0x40026040

08000f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f38:	b480      	push	{r7}
 8000f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f3c:	bf00      	nop
 8000f3e:	e7fd      	b.n	8000f3c <NMI_Handler+0x4>

08000f40 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f40:	b480      	push	{r7}
 8000f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f44:	bf00      	nop
 8000f46:	e7fd      	b.n	8000f44 <HardFault_Handler+0x4>

08000f48 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <MemManage_Handler+0x4>

08000f50 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <BusFault_Handler+0x4>

08000f58 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <UsageFault_Handler+0x4>

08000f60 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f64:	bf00      	nop
 8000f66:	46bd      	mov	sp, r7
 8000f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6c:	4770      	bx	lr

08000f6e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f72:	bf00      	nop
 8000f74:	46bd      	mov	sp, r7
 8000f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7a:	4770      	bx	lr

08000f7c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f88:	4770      	bx	lr

08000f8a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f8e:	f000 f971 	bl	8001274 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f92:	bf00      	nop
 8000f94:	bd80      	pop	{r7, pc}
	...

08000f98 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 8000f9c:	4802      	ldr	r0, [pc, #8]	@ (8000fa8 <DMA1_Stream2_IRQHandler+0x10>)
 8000f9e:	f000 fc33 	bl	8001808 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	200001ec 	.word	0x200001ec

08000fac <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000fac:	b580      	push	{r7, lr}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000fb0:	4802      	ldr	r0, [pc, #8]	@ (8000fbc <UART4_IRQHandler+0x10>)
 8000fb2:	f002 fc93 	bl	80038dc <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000fb6:	bf00      	nop
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200001a4 	.word	0x200001a4

08000fc0 <ITM_SendChar>:
#define DEMCR        			*((volatile uint32_t*) 0xE000EDFCU )
#define ITM_STIMULUS_PORT0   	*((volatile uint32_t*) 0xE0000000 )
#define ITM_TRACE_EN          	*((volatile uint32_t*) 0xE0000E00 )

void ITM_SendChar(uint8_t ch)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]

	//Enable TRCENA
	DEMCR |= ( 1 << 24);
 8000fca:	4b0f      	ldr	r3, [pc, #60]	@ (8001008 <ITM_SendChar+0x48>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a0e      	ldr	r2, [pc, #56]	@ (8001008 <ITM_SendChar+0x48>)
 8000fd0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000fd4:	6013      	str	r3, [r2, #0]

	//enable stimulus port 0
	ITM_TRACE_EN |= ( 1 << 0);
 8000fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800100c <ITM_SendChar+0x4c>)
 8000fd8:	681b      	ldr	r3, [r3, #0]
 8000fda:	4a0c      	ldr	r2, [pc, #48]	@ (800100c <ITM_SendChar+0x4c>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	6013      	str	r3, [r2, #0]

	// read FIFO status in bit [0]:
	while(!(ITM_STIMULUS_PORT0 & 1));
 8000fe2:	bf00      	nop
 8000fe4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8000fe8:	681b      	ldr	r3, [r3, #0]
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d0f8      	beq.n	8000fe4 <ITM_SendChar+0x24>

	//Write to ITM stimulus port0
	ITM_STIMULUS_PORT0 = ch;
 8000ff2:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8000ff6:	79fb      	ldrb	r3, [r7, #7]
 8000ff8:	6013      	str	r3, [r2, #0]
}
 8000ffa:	bf00      	nop
 8000ffc:	370c      	adds	r7, #12
 8000ffe:	46bd      	mov	sp, r7
 8001000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop
 8001008:	e000edfc 	.word	0xe000edfc
 800100c:	e0000e00 	.word	0xe0000e00

08001010 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	b086      	sub	sp, #24
 8001014:	af00      	add	r7, sp, #0
 8001016:	60f8      	str	r0, [r7, #12]
 8001018:	60b9      	str	r1, [r7, #8]
 800101a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	e00a      	b.n	8001038 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001022:	f3af 8000 	nop.w
 8001026:	4601      	mov	r1, r0
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	1c5a      	adds	r2, r3, #1
 800102c:	60ba      	str	r2, [r7, #8]
 800102e:	b2ca      	uxtb	r2, r1
 8001030:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001032:	697b      	ldr	r3, [r7, #20]
 8001034:	3301      	adds	r3, #1
 8001036:	617b      	str	r3, [r7, #20]
 8001038:	697a      	ldr	r2, [r7, #20]
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	429a      	cmp	r2, r3
 800103e:	dbf0      	blt.n	8001022 <_read+0x12>
  }

  return len;
 8001040:	687b      	ldr	r3, [r7, #4]
}
 8001042:	4618      	mov	r0, r3
 8001044:	3718      	adds	r7, #24
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}

0800104a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800104a:	b580      	push	{r7, lr}
 800104c:	b086      	sub	sp, #24
 800104e:	af00      	add	r7, sp, #0
 8001050:	60f8      	str	r0, [r7, #12]
 8001052:	60b9      	str	r1, [r7, #8]
 8001054:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]
 800105a:	e009      	b.n	8001070 <_write+0x26>
  {
//    __io_putchar(*ptr++);
    ITM_SendChar(*ptr++);
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	1c5a      	adds	r2, r3, #1
 8001060:	60ba      	str	r2, [r7, #8]
 8001062:	781b      	ldrb	r3, [r3, #0]
 8001064:	4618      	mov	r0, r3
 8001066:	f7ff ffab 	bl	8000fc0 <ITM_SendChar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800106a:	697b      	ldr	r3, [r7, #20]
 800106c:	3301      	adds	r3, #1
 800106e:	617b      	str	r3, [r7, #20]
 8001070:	697a      	ldr	r2, [r7, #20]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	429a      	cmp	r2, r3
 8001076:	dbf1      	blt.n	800105c <_write+0x12>
  }
  return len;
 8001078:	687b      	ldr	r3, [r7, #4]
}
 800107a:	4618      	mov	r0, r3
 800107c:	3718      	adds	r7, #24
 800107e:	46bd      	mov	sp, r7
 8001080:	bd80      	pop	{r7, pc}

08001082 <_close>:

int _close(int file)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800108a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800108e:	4618      	mov	r0, r3
 8001090:	370c      	adds	r7, #12
 8001092:	46bd      	mov	sp, r7
 8001094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001098:	4770      	bx	lr

0800109a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800109a:	b480      	push	{r7}
 800109c:	b083      	sub	sp, #12
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
 80010a2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80010aa:	605a      	str	r2, [r3, #4]
  return 0;
 80010ac:	2300      	movs	r3, #0
}
 80010ae:	4618      	mov	r0, r3
 80010b0:	370c      	adds	r7, #12
 80010b2:	46bd      	mov	sp, r7
 80010b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b8:	4770      	bx	lr

080010ba <_isatty>:

int _isatty(int file)
{
 80010ba:	b480      	push	{r7}
 80010bc:	b083      	sub	sp, #12
 80010be:	af00      	add	r7, sp, #0
 80010c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010c2:	2301      	movs	r3, #1
}
 80010c4:	4618      	mov	r0, r3
 80010c6:	370c      	adds	r7, #12
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr

080010d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010d0:	b480      	push	{r7}
 80010d2:	b085      	sub	sp, #20
 80010d4:	af00      	add	r7, sp, #0
 80010d6:	60f8      	str	r0, [r7, #12]
 80010d8:	60b9      	str	r1, [r7, #8]
 80010da:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010dc:	2300      	movs	r3, #0
}
 80010de:	4618      	mov	r0, r3
 80010e0:	3714      	adds	r7, #20
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010f4:	4a14      	ldr	r2, [pc, #80]	@ (8001148 <_sbrk+0x5c>)
 80010f6:	4b15      	ldr	r3, [pc, #84]	@ (800114c <_sbrk+0x60>)
 80010f8:	1ad3      	subs	r3, r2, r3
 80010fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001100:	4b13      	ldr	r3, [pc, #76]	@ (8001150 <_sbrk+0x64>)
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	2b00      	cmp	r3, #0
 8001106:	d102      	bne.n	800110e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001108:	4b11      	ldr	r3, [pc, #68]	@ (8001150 <_sbrk+0x64>)
 800110a:	4a12      	ldr	r2, [pc, #72]	@ (8001154 <_sbrk+0x68>)
 800110c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800110e:	4b10      	ldr	r3, [pc, #64]	@ (8001150 <_sbrk+0x64>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4413      	add	r3, r2
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	429a      	cmp	r2, r3
 800111a:	d207      	bcs.n	800112c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800111c:	f003 fec4 	bl	8004ea8 <__errno>
 8001120:	4603      	mov	r3, r0
 8001122:	220c      	movs	r2, #12
 8001124:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
 800112a:	e009      	b.n	8001140 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <_sbrk+0x64>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001132:	4b07      	ldr	r3, [pc, #28]	@ (8001150 <_sbrk+0x64>)
 8001134:	681a      	ldr	r2, [r3, #0]
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4413      	add	r3, r2
 800113a:	4a05      	ldr	r2, [pc, #20]	@ (8001150 <_sbrk+0x64>)
 800113c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800113e:	68fb      	ldr	r3, [r7, #12]
}
 8001140:	4618      	mov	r0, r3
 8001142:	3718      	adds	r7, #24
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	20020000 	.word	0x20020000
 800114c:	00000400 	.word	0x00000400
 8001150:	20000274 	.word	0x20000274
 8001154:	200003c8 	.word	0x200003c8

08001158 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <SystemInit+0x20>)
 800115e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001162:	4a05      	ldr	r2, [pc, #20]	@ (8001178 <SystemInit+0x20>)
 8001164:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001168:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800116c:	bf00      	nop
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr
 8001176:	bf00      	nop
 8001178:	e000ed00 	.word	0xe000ed00

0800117c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800117c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80011b4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001180:	f7ff ffea 	bl	8001158 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001184:	480c      	ldr	r0, [pc, #48]	@ (80011b8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001186:	490d      	ldr	r1, [pc, #52]	@ (80011bc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001188:	4a0d      	ldr	r2, [pc, #52]	@ (80011c0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800118a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800118c:	e002      	b.n	8001194 <LoopCopyDataInit>

0800118e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800118e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001190:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001192:	3304      	adds	r3, #4

08001194 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001194:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001196:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001198:	d3f9      	bcc.n	800118e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800119a:	4a0a      	ldr	r2, [pc, #40]	@ (80011c4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800119c:	4c0a      	ldr	r4, [pc, #40]	@ (80011c8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800119e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011a0:	e001      	b.n	80011a6 <LoopFillZerobss>

080011a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a4:	3204      	adds	r2, #4

080011a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011a8:	d3fb      	bcc.n	80011a2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80011aa:	f003 fe83 	bl	8004eb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ae:	f7ff fa09 	bl	80005c4 <main>
  bx  lr    
 80011b2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011bc:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 80011c0:	080059ec 	.word	0x080059ec
  ldr r2, =_sbss
 80011c4:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80011c8:	200003c8 	.word	0x200003c8

080011cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011cc:	e7fe      	b.n	80011cc <ADC_IRQHandler>
	...

080011d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <HAL_Init+0x40>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001210 <HAL_Init+0x40>)
 80011da:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001210 <HAL_Init+0x40>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001210 <HAL_Init+0x40>)
 80011e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011ec:	4b08      	ldr	r3, [pc, #32]	@ (8001210 <HAL_Init+0x40>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a07      	ldr	r2, [pc, #28]	@ (8001210 <HAL_Init+0x40>)
 80011f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011f8:	2003      	movs	r0, #3
 80011fa:	f000 f92b 	bl	8001454 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011fe:	2000      	movs	r0, #0
 8001200:	f000 f808 	bl	8001214 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001204:	f7ff fd2c 	bl	8000c60 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023c00 	.word	0x40023c00

08001214 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800121c:	4b12      	ldr	r3, [pc, #72]	@ (8001268 <HAL_InitTick+0x54>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	4b12      	ldr	r3, [pc, #72]	@ (800126c <HAL_InitTick+0x58>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	4619      	mov	r1, r3
 8001226:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800122a:	fbb3 f3f1 	udiv	r3, r3, r1
 800122e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001232:	4618      	mov	r0, r3
 8001234:	f000 f943 	bl	80014be <HAL_SYSTICK_Config>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e00e      	b.n	8001260 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2b0f      	cmp	r3, #15
 8001246:	d80a      	bhi.n	800125e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001248:	2200      	movs	r2, #0
 800124a:	6879      	ldr	r1, [r7, #4]
 800124c:	f04f 30ff 	mov.w	r0, #4294967295
 8001250:	f000 f90b 	bl	800146a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001254:	4a06      	ldr	r2, [pc, #24]	@ (8001270 <HAL_InitTick+0x5c>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800125a:	2300      	movs	r3, #0
 800125c:	e000      	b.n	8001260 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000000 	.word	0x20000000
 800126c:	20000008 	.word	0x20000008
 8001270:	20000004 	.word	0x20000004

08001274 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001278:	4b06      	ldr	r3, [pc, #24]	@ (8001294 <HAL_IncTick+0x20>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	4b06      	ldr	r3, [pc, #24]	@ (8001298 <HAL_IncTick+0x24>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4413      	add	r3, r2
 8001284:	4a04      	ldr	r2, [pc, #16]	@ (8001298 <HAL_IncTick+0x24>)
 8001286:	6013      	str	r3, [r2, #0]
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	20000008 	.word	0x20000008
 8001298:	20000278 	.word	0x20000278

0800129c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return uwTick;
 80012a0:	4b03      	ldr	r3, [pc, #12]	@ (80012b0 <HAL_GetTick+0x14>)
 80012a2:	681b      	ldr	r3, [r3, #0]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	20000278 	.word	0x20000278

080012b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b4:	b480      	push	{r7}
 80012b6:	b085      	sub	sp, #20
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	f003 0307 	and.w	r3, r3, #7
 80012c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012c4:	4b0c      	ldr	r3, [pc, #48]	@ (80012f8 <__NVIC_SetPriorityGrouping+0x44>)
 80012c6:	68db      	ldr	r3, [r3, #12]
 80012c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ca:	68ba      	ldr	r2, [r7, #8]
 80012cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012d0:	4013      	ands	r3, r2
 80012d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012d8:	68bb      	ldr	r3, [r7, #8]
 80012da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012e6:	4a04      	ldr	r2, [pc, #16]	@ (80012f8 <__NVIC_SetPriorityGrouping+0x44>)
 80012e8:	68bb      	ldr	r3, [r7, #8]
 80012ea:	60d3      	str	r3, [r2, #12]
}
 80012ec:	bf00      	nop
 80012ee:	3714      	adds	r7, #20
 80012f0:	46bd      	mov	sp, r7
 80012f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f6:	4770      	bx	lr
 80012f8:	e000ed00 	.word	0xe000ed00

080012fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001300:	4b04      	ldr	r3, [pc, #16]	@ (8001314 <__NVIC_GetPriorityGrouping+0x18>)
 8001302:	68db      	ldr	r3, [r3, #12]
 8001304:	0a1b      	lsrs	r3, r3, #8
 8001306:	f003 0307 	and.w	r3, r3, #7
}
 800130a:	4618      	mov	r0, r3
 800130c:	46bd      	mov	sp, r7
 800130e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001312:	4770      	bx	lr
 8001314:	e000ed00 	.word	0xe000ed00

08001318 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001318:	b480      	push	{r7}
 800131a:	b083      	sub	sp, #12
 800131c:	af00      	add	r7, sp, #0
 800131e:	4603      	mov	r3, r0
 8001320:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001326:	2b00      	cmp	r3, #0
 8001328:	db0b      	blt.n	8001342 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800132a:	79fb      	ldrb	r3, [r7, #7]
 800132c:	f003 021f 	and.w	r2, r3, #31
 8001330:	4907      	ldr	r1, [pc, #28]	@ (8001350 <__NVIC_EnableIRQ+0x38>)
 8001332:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001336:	095b      	lsrs	r3, r3, #5
 8001338:	2001      	movs	r0, #1
 800133a:	fa00 f202 	lsl.w	r2, r0, r2
 800133e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800134c:	4770      	bx	lr
 800134e:	bf00      	nop
 8001350:	e000e100 	.word	0xe000e100

08001354 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	6039      	str	r1, [r7, #0]
 800135e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001364:	2b00      	cmp	r3, #0
 8001366:	db0a      	blt.n	800137e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	b2da      	uxtb	r2, r3
 800136c:	490c      	ldr	r1, [pc, #48]	@ (80013a0 <__NVIC_SetPriority+0x4c>)
 800136e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001372:	0112      	lsls	r2, r2, #4
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	440b      	add	r3, r1
 8001378:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800137c:	e00a      	b.n	8001394 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4908      	ldr	r1, [pc, #32]	@ (80013a4 <__NVIC_SetPriority+0x50>)
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	3b04      	subs	r3, #4
 800138c:	0112      	lsls	r2, r2, #4
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	440b      	add	r3, r1
 8001392:	761a      	strb	r2, [r3, #24]
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	e000e100 	.word	0xe000e100
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b089      	sub	sp, #36	@ 0x24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f1c3 0307 	rsb	r3, r3, #7
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	bf28      	it	cs
 80013c6:	2304      	movcs	r3, #4
 80013c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	3304      	adds	r3, #4
 80013ce:	2b06      	cmp	r3, #6
 80013d0:	d902      	bls.n	80013d8 <NVIC_EncodePriority+0x30>
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3b03      	subs	r3, #3
 80013d6:	e000      	b.n	80013da <NVIC_EncodePriority+0x32>
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013dc:	f04f 32ff 	mov.w	r2, #4294967295
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43da      	mvns	r2, r3
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	401a      	ands	r2, r3
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f0:	f04f 31ff 	mov.w	r1, #4294967295
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	fa01 f303 	lsl.w	r3, r1, r3
 80013fa:	43d9      	mvns	r1, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001400:	4313      	orrs	r3, r2
         );
}
 8001402:	4618      	mov	r0, r3
 8001404:	3724      	adds	r7, #36	@ 0x24
 8001406:	46bd      	mov	sp, r7
 8001408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140c:	4770      	bx	lr
	...

08001410 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b082      	sub	sp, #8
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	3b01      	subs	r3, #1
 800141c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001420:	d301      	bcc.n	8001426 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001422:	2301      	movs	r3, #1
 8001424:	e00f      	b.n	8001446 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001426:	4a0a      	ldr	r2, [pc, #40]	@ (8001450 <SysTick_Config+0x40>)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	3b01      	subs	r3, #1
 800142c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800142e:	210f      	movs	r1, #15
 8001430:	f04f 30ff 	mov.w	r0, #4294967295
 8001434:	f7ff ff8e 	bl	8001354 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001438:	4b05      	ldr	r3, [pc, #20]	@ (8001450 <SysTick_Config+0x40>)
 800143a:	2200      	movs	r2, #0
 800143c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800143e:	4b04      	ldr	r3, [pc, #16]	@ (8001450 <SysTick_Config+0x40>)
 8001440:	2207      	movs	r2, #7
 8001442:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001444:	2300      	movs	r3, #0
}
 8001446:	4618      	mov	r0, r3
 8001448:	3708      	adds	r7, #8
 800144a:	46bd      	mov	sp, r7
 800144c:	bd80      	pop	{r7, pc}
 800144e:	bf00      	nop
 8001450:	e000e010 	.word	0xe000e010

08001454 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b082      	sub	sp, #8
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800145c:	6878      	ldr	r0, [r7, #4]
 800145e:	f7ff ff29 	bl	80012b4 <__NVIC_SetPriorityGrouping>
}
 8001462:	bf00      	nop
 8001464:	3708      	adds	r7, #8
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}

0800146a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800146a:	b580      	push	{r7, lr}
 800146c:	b086      	sub	sp, #24
 800146e:	af00      	add	r7, sp, #0
 8001470:	4603      	mov	r3, r0
 8001472:	60b9      	str	r1, [r7, #8]
 8001474:	607a      	str	r2, [r7, #4]
 8001476:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001478:	2300      	movs	r3, #0
 800147a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800147c:	f7ff ff3e 	bl	80012fc <__NVIC_GetPriorityGrouping>
 8001480:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001482:	687a      	ldr	r2, [r7, #4]
 8001484:	68b9      	ldr	r1, [r7, #8]
 8001486:	6978      	ldr	r0, [r7, #20]
 8001488:	f7ff ff8e 	bl	80013a8 <NVIC_EncodePriority>
 800148c:	4602      	mov	r2, r0
 800148e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001492:	4611      	mov	r1, r2
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff ff5d 	bl	8001354 <__NVIC_SetPriority>
}
 800149a:	bf00      	nop
 800149c:	3718      	adds	r7, #24
 800149e:	46bd      	mov	sp, r7
 80014a0:	bd80      	pop	{r7, pc}

080014a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014a2:	b580      	push	{r7, lr}
 80014a4:	b082      	sub	sp, #8
 80014a6:	af00      	add	r7, sp, #0
 80014a8:	4603      	mov	r3, r0
 80014aa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b0:	4618      	mov	r0, r3
 80014b2:	f7ff ff31 	bl	8001318 <__NVIC_EnableIRQ>
}
 80014b6:	bf00      	nop
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}

080014be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	b082      	sub	sp, #8
 80014c2:	af00      	add	r7, sp, #0
 80014c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f7ff ffa2 	bl	8001410 <SysTick_Config>
 80014cc:	4603      	mov	r3, r0
}
 80014ce:	4618      	mov	r0, r3
 80014d0:	3708      	adds	r7, #8
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd80      	pop	{r7, pc}
	...

080014d8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b086      	sub	sp, #24
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80014e0:	2300      	movs	r3, #0
 80014e2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80014e4:	f7ff feda 	bl	800129c <HAL_GetTick>
 80014e8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d101      	bne.n	80014f4 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80014f0:	2301      	movs	r3, #1
 80014f2:	e099      	b.n	8001628 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	2202      	movs	r2, #2
 80014f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	2200      	movs	r2, #0
 8001500:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	f022 0201 	bic.w	r2, r2, #1
 8001512:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001514:	e00f      	b.n	8001536 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001516:	f7ff fec1 	bl	800129c <HAL_GetTick>
 800151a:	4602      	mov	r2, r0
 800151c:	693b      	ldr	r3, [r7, #16]
 800151e:	1ad3      	subs	r3, r2, r3
 8001520:	2b05      	cmp	r3, #5
 8001522:	d908      	bls.n	8001536 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	2220      	movs	r2, #32
 8001528:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	2203      	movs	r2, #3
 800152e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e078      	b.n	8001628 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	681b      	ldr	r3, [r3, #0]
 800153c:	f003 0301 	and.w	r3, r3, #1
 8001540:	2b00      	cmp	r3, #0
 8001542:	d1e8      	bne.n	8001516 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800154c:	697a      	ldr	r2, [r7, #20]
 800154e:	4b38      	ldr	r3, [pc, #224]	@ (8001630 <HAL_DMA_Init+0x158>)
 8001550:	4013      	ands	r3, r2
 8001552:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685a      	ldr	r2, [r3, #4]
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001562:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	691b      	ldr	r3, [r3, #16]
 8001568:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800156e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	699b      	ldr	r3, [r3, #24]
 8001574:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800157a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a1b      	ldr	r3, [r3, #32]
 8001580:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001582:	697a      	ldr	r2, [r7, #20]
 8001584:	4313      	orrs	r3, r2
 8001586:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800158c:	2b04      	cmp	r3, #4
 800158e:	d107      	bne.n	80015a0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001598:	4313      	orrs	r3, r2
 800159a:	697a      	ldr	r2, [r7, #20]
 800159c:	4313      	orrs	r3, r2
 800159e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	697a      	ldr	r2, [r7, #20]
 80015a6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	695b      	ldr	r3, [r3, #20]
 80015ae:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80015b0:	697b      	ldr	r3, [r7, #20]
 80015b2:	f023 0307 	bic.w	r3, r3, #7
 80015b6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	4313      	orrs	r3, r2
 80015c0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80015c6:	2b04      	cmp	r3, #4
 80015c8:	d117      	bne.n	80015fa <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015ce:	697a      	ldr	r2, [r7, #20]
 80015d0:	4313      	orrs	r3, r2
 80015d2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d00e      	beq.n	80015fa <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f000 fb01 	bl	8001be4 <DMA_CheckFifoParam>
 80015e2:	4603      	mov	r3, r0
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d008      	beq.n	80015fa <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	2240      	movs	r2, #64	@ 0x40
 80015ec:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	2201      	movs	r2, #1
 80015f2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80015f6:	2301      	movs	r3, #1
 80015f8:	e016      	b.n	8001628 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	697a      	ldr	r2, [r7, #20]
 8001600:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001602:	6878      	ldr	r0, [r7, #4]
 8001604:	f000 fab8 	bl	8001b78 <DMA_CalcBaseAndBitshift>
 8001608:	4603      	mov	r3, r0
 800160a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001610:	223f      	movs	r2, #63	@ 0x3f
 8001612:	409a      	lsls	r2, r3
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	2200      	movs	r2, #0
 800161c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2201      	movs	r2, #1
 8001622:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8001626:	2300      	movs	r3, #0
}
 8001628:	4618      	mov	r0, r3
 800162a:	3718      	adds	r7, #24
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}
 8001630:	f010803f 	.word	0xf010803f

08001634 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b086      	sub	sp, #24
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
 8001640:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001642:	2300      	movs	r3, #0
 8001644:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800164a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001652:	2b01      	cmp	r3, #1
 8001654:	d101      	bne.n	800165a <HAL_DMA_Start_IT+0x26>
 8001656:	2302      	movs	r3, #2
 8001658:	e040      	b.n	80016dc <HAL_DMA_Start_IT+0xa8>
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	2201      	movs	r2, #1
 800165e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001668:	b2db      	uxtb	r3, r3
 800166a:	2b01      	cmp	r3, #1
 800166c:	d12f      	bne.n	80016ce <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2202      	movs	r2, #2
 8001672:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	2200      	movs	r2, #0
 800167a:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	68b9      	ldr	r1, [r7, #8]
 8001682:	68f8      	ldr	r0, [r7, #12]
 8001684:	f000 fa4a 	bl	8001b1c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800168c:	223f      	movs	r2, #63	@ 0x3f
 800168e:	409a      	lsls	r2, r3
 8001690:	693b      	ldr	r3, [r7, #16]
 8001692:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f042 0216 	orr.w	r2, r2, #22
 80016a2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a8:	2b00      	cmp	r3, #0
 80016aa:	d007      	beq.n	80016bc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f042 0208 	orr.w	r2, r2, #8
 80016ba:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f042 0201 	orr.w	r2, r2, #1
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	e005      	b.n	80016da <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2200      	movs	r2, #0
 80016d2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80016d6:	2302      	movs	r3, #2
 80016d8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80016da:	7dfb      	ldrb	r3, [r7, #23]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3718      	adds	r7, #24
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}

080016e4 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f0:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80016f2:	f7ff fdd3 	bl	800129c <HAL_GetTick>
 80016f6:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80016fe:	b2db      	uxtb	r3, r3
 8001700:	2b02      	cmp	r3, #2
 8001702:	d008      	beq.n	8001716 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	2280      	movs	r2, #128	@ 0x80
 8001708:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	2200      	movs	r2, #0
 800170e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001712:	2301      	movs	r3, #1
 8001714:	e052      	b.n	80017bc <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	681a      	ldr	r2, [r3, #0]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	f022 0216 	bic.w	r2, r2, #22
 8001724:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	695a      	ldr	r2, [r3, #20]
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001734:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800173a:	2b00      	cmp	r3, #0
 800173c:	d103      	bne.n	8001746 <HAL_DMA_Abort+0x62>
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001742:	2b00      	cmp	r3, #0
 8001744:	d007      	beq.n	8001756 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f022 0208 	bic.w	r2, r2, #8
 8001754:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	f022 0201 	bic.w	r2, r2, #1
 8001764:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001766:	e013      	b.n	8001790 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001768:	f7ff fd98 	bl	800129c <HAL_GetTick>
 800176c:	4602      	mov	r2, r0
 800176e:	68bb      	ldr	r3, [r7, #8]
 8001770:	1ad3      	subs	r3, r2, r3
 8001772:	2b05      	cmp	r3, #5
 8001774:	d90c      	bls.n	8001790 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2220      	movs	r2, #32
 800177a:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	2203      	movs	r2, #3
 8001780:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	2200      	movs	r2, #0
 8001788:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 800178c:	2303      	movs	r3, #3
 800178e:	e015      	b.n	80017bc <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	2b00      	cmp	r3, #0
 800179c:	d1e4      	bne.n	8001768 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017a2:	223f      	movs	r2, #63	@ 0x3f
 80017a4:	409a      	lsls	r2, r3
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2201      	movs	r2, #1
 80017ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3710      	adds	r7, #16
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}

080017c4 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80017d2:	b2db      	uxtb	r3, r3
 80017d4:	2b02      	cmp	r3, #2
 80017d6:	d004      	beq.n	80017e2 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2280      	movs	r2, #128	@ 0x80
 80017dc:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e00c      	b.n	80017fc <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	2205      	movs	r2, #5
 80017e6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	f022 0201 	bic.w	r2, r2, #1
 80017f8:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80017fa:	2300      	movs	r3, #0
}
 80017fc:	4618      	mov	r0, r3
 80017fe:	370c      	adds	r7, #12
 8001800:	46bd      	mov	sp, r7
 8001802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001806:	4770      	bx	lr

08001808 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b086      	sub	sp, #24
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001810:	2300      	movs	r3, #0
 8001812:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001814:	4b8e      	ldr	r3, [pc, #568]	@ (8001a50 <HAL_DMA_IRQHandler+0x248>)
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	4a8e      	ldr	r2, [pc, #568]	@ (8001a54 <HAL_DMA_IRQHandler+0x24c>)
 800181a:	fba2 2303 	umull	r2, r3, r2, r3
 800181e:	0a9b      	lsrs	r3, r3, #10
 8001820:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001826:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001828:	693b      	ldr	r3, [r7, #16]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001832:	2208      	movs	r2, #8
 8001834:	409a      	lsls	r2, r3
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	4013      	ands	r3, r2
 800183a:	2b00      	cmp	r3, #0
 800183c:	d01a      	beq.n	8001874 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	681b      	ldr	r3, [r3, #0]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	f003 0304 	and.w	r3, r3, #4
 8001848:	2b00      	cmp	r3, #0
 800184a:	d013      	beq.n	8001874 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f022 0204 	bic.w	r2, r2, #4
 800185a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001860:	2208      	movs	r2, #8
 8001862:	409a      	lsls	r2, r3
 8001864:	693b      	ldr	r3, [r7, #16]
 8001866:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800186c:	f043 0201 	orr.w	r2, r3, #1
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001878:	2201      	movs	r2, #1
 800187a:	409a      	lsls	r2, r3
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	4013      	ands	r3, r2
 8001880:	2b00      	cmp	r3, #0
 8001882:	d012      	beq.n	80018aa <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	695b      	ldr	r3, [r3, #20]
 800188a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800188e:	2b00      	cmp	r3, #0
 8001890:	d00b      	beq.n	80018aa <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001896:	2201      	movs	r2, #1
 8001898:	409a      	lsls	r2, r3
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018a2:	f043 0202 	orr.w	r2, r3, #2
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018ae:	2204      	movs	r2, #4
 80018b0:	409a      	lsls	r2, r3
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	4013      	ands	r3, r2
 80018b6:	2b00      	cmp	r3, #0
 80018b8:	d012      	beq.n	80018e0 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	f003 0302 	and.w	r3, r3, #2
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d00b      	beq.n	80018e0 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018cc:	2204      	movs	r2, #4
 80018ce:	409a      	lsls	r2, r3
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80018d8:	f043 0204 	orr.w	r2, r3, #4
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e4:	2210      	movs	r2, #16
 80018e6:	409a      	lsls	r2, r3
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	4013      	ands	r3, r2
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d043      	beq.n	8001978 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f003 0308 	and.w	r3, r3, #8
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d03c      	beq.n	8001978 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001902:	2210      	movs	r2, #16
 8001904:	409a      	lsls	r2, r3
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001914:	2b00      	cmp	r3, #0
 8001916:	d018      	beq.n	800194a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d108      	bne.n	8001938 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800192a:	2b00      	cmp	r3, #0
 800192c:	d024      	beq.n	8001978 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001932:	6878      	ldr	r0, [r7, #4]
 8001934:	4798      	blx	r3
 8001936:	e01f      	b.n	8001978 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800193c:	2b00      	cmp	r3, #0
 800193e:	d01b      	beq.n	8001978 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001944:	6878      	ldr	r0, [r7, #4]
 8001946:	4798      	blx	r3
 8001948:	e016      	b.n	8001978 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001954:	2b00      	cmp	r3, #0
 8001956:	d107      	bne.n	8001968 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	681b      	ldr	r3, [r3, #0]
 8001962:	f022 0208 	bic.w	r2, r2, #8
 8001966:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800196c:	2b00      	cmp	r3, #0
 800196e:	d003      	beq.n	8001978 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001974:	6878      	ldr	r0, [r7, #4]
 8001976:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800197c:	2220      	movs	r2, #32
 800197e:	409a      	lsls	r2, r3
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	4013      	ands	r3, r2
 8001984:	2b00      	cmp	r3, #0
 8001986:	f000 808f 	beq.w	8001aa8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 0310 	and.w	r3, r3, #16
 8001994:	2b00      	cmp	r3, #0
 8001996:	f000 8087 	beq.w	8001aa8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800199e:	2220      	movs	r2, #32
 80019a0:	409a      	lsls	r2, r3
 80019a2:	693b      	ldr	r3, [r7, #16]
 80019a4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80019ac:	b2db      	uxtb	r3, r3
 80019ae:	2b05      	cmp	r3, #5
 80019b0:	d136      	bne.n	8001a20 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 0216 	bic.w	r2, r2, #22
 80019c0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	695a      	ldr	r2, [r3, #20]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80019d0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d103      	bne.n	80019e2 <HAL_DMA_IRQHandler+0x1da>
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d007      	beq.n	80019f2 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	681a      	ldr	r2, [r3, #0]
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f022 0208 	bic.w	r2, r2, #8
 80019f0:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019f6:	223f      	movs	r2, #63	@ 0x3f
 80019f8:	409a      	lsls	r2, r3
 80019fa:	693b      	ldr	r3, [r7, #16]
 80019fc:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2201      	movs	r2, #1
 8001a02:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2200      	movs	r2, #0
 8001a0a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d07e      	beq.n	8001b14 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001a1a:	6878      	ldr	r0, [r7, #4]
 8001a1c:	4798      	blx	r3
        }
        return;
 8001a1e:	e079      	b.n	8001b14 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001a2a:	2b00      	cmp	r3, #0
 8001a2c:	d01d      	beq.n	8001a6a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d10d      	bne.n	8001a58 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d031      	beq.n	8001aa8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a48:	6878      	ldr	r0, [r7, #4]
 8001a4a:	4798      	blx	r3
 8001a4c:	e02c      	b.n	8001aa8 <HAL_DMA_IRQHandler+0x2a0>
 8001a4e:	bf00      	nop
 8001a50:	20000000 	.word	0x20000000
 8001a54:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d023      	beq.n	8001aa8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	4798      	blx	r3
 8001a68:	e01e      	b.n	8001aa8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a74:	2b00      	cmp	r3, #0
 8001a76:	d10f      	bne.n	8001a98 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681a      	ldr	r2, [r3, #0]
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f022 0210 	bic.w	r2, r2, #16
 8001a86:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	2200      	movs	r2, #0
 8001a94:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d003      	beq.n	8001aa8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aa4:	6878      	ldr	r0, [r7, #4]
 8001aa6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d032      	beq.n	8001b16 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ab4:	f003 0301 	and.w	r3, r3, #1
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d022      	beq.n	8001b02 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	2205      	movs	r2, #5
 8001ac0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	f022 0201 	bic.w	r2, r2, #1
 8001ad2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001ad4:	68bb      	ldr	r3, [r7, #8]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	60bb      	str	r3, [r7, #8]
 8001ada:	697a      	ldr	r2, [r7, #20]
 8001adc:	429a      	cmp	r2, r3
 8001ade:	d307      	bcc.n	8001af0 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f003 0301 	and.w	r3, r3, #1
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1f2      	bne.n	8001ad4 <HAL_DMA_IRQHandler+0x2cc>
 8001aee:	e000      	b.n	8001af2 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001af0:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2201      	movs	r2, #1
 8001af6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d005      	beq.n	8001b16 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b0e:	6878      	ldr	r0, [r7, #4]
 8001b10:	4798      	blx	r3
 8001b12:	e000      	b.n	8001b16 <HAL_DMA_IRQHandler+0x30e>
        return;
 8001b14:	bf00      	nop
    }
  }
}
 8001b16:	3718      	adds	r7, #24
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b085      	sub	sp, #20
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	60f8      	str	r0, [r7, #12]
 8001b24:	60b9      	str	r1, [r7, #8]
 8001b26:	607a      	str	r2, [r7, #4]
 8001b28:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	681a      	ldr	r2, [r3, #0]
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001b38:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	683a      	ldr	r2, [r7, #0]
 8001b40:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	2b40      	cmp	r3, #64	@ 0x40
 8001b48:	d108      	bne.n	8001b5c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	68ba      	ldr	r2, [r7, #8]
 8001b58:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001b5a:	e007      	b.n	8001b6c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	68ba      	ldr	r2, [r7, #8]
 8001b62:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	687a      	ldr	r2, [r7, #4]
 8001b6a:	60da      	str	r2, [r3, #12]
}
 8001b6c:	bf00      	nop
 8001b6e:	3714      	adds	r7, #20
 8001b70:	46bd      	mov	sp, r7
 8001b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b76:	4770      	bx	lr

08001b78 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001b78:	b480      	push	{r7}
 8001b7a:	b085      	sub	sp, #20
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	3b10      	subs	r3, #16
 8001b88:	4a14      	ldr	r2, [pc, #80]	@ (8001bdc <DMA_CalcBaseAndBitshift+0x64>)
 8001b8a:	fba2 2303 	umull	r2, r3, r2, r3
 8001b8e:	091b      	lsrs	r3, r3, #4
 8001b90:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001b92:	4a13      	ldr	r2, [pc, #76]	@ (8001be0 <DMA_CalcBaseAndBitshift+0x68>)
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	4413      	add	r3, r2
 8001b98:	781b      	ldrb	r3, [r3, #0]
 8001b9a:	461a      	mov	r2, r3
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	2b03      	cmp	r3, #3
 8001ba4:	d909      	bls.n	8001bba <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bae:	f023 0303 	bic.w	r3, r3, #3
 8001bb2:	1d1a      	adds	r2, r3, #4
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	659a      	str	r2, [r3, #88]	@ 0x58
 8001bb8:	e007      	b.n	8001bca <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001bc2:	f023 0303 	bic.w	r3, r3, #3
 8001bc6:	687a      	ldr	r2, [r7, #4]
 8001bc8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001bce:	4618      	mov	r0, r3
 8001bd0:	3714      	adds	r7, #20
 8001bd2:	46bd      	mov	sp, r7
 8001bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd8:	4770      	bx	lr
 8001bda:	bf00      	nop
 8001bdc:	aaaaaaab 	.word	0xaaaaaaab
 8001be0:	080059a0 	.word	0x080059a0

08001be4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b085      	sub	sp, #20
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001bec:	2300      	movs	r3, #0
 8001bee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bf4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	699b      	ldr	r3, [r3, #24]
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d11f      	bne.n	8001c3e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001bfe:	68bb      	ldr	r3, [r7, #8]
 8001c00:	2b03      	cmp	r3, #3
 8001c02:	d856      	bhi.n	8001cb2 <DMA_CheckFifoParam+0xce>
 8001c04:	a201      	add	r2, pc, #4	@ (adr r2, 8001c0c <DMA_CheckFifoParam+0x28>)
 8001c06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c0a:	bf00      	nop
 8001c0c:	08001c1d 	.word	0x08001c1d
 8001c10:	08001c2f 	.word	0x08001c2f
 8001c14:	08001c1d 	.word	0x08001c1d
 8001c18:	08001cb3 	.word	0x08001cb3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c20:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d046      	beq.n	8001cb6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c2c:	e043      	b.n	8001cb6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c32:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c36:	d140      	bne.n	8001cba <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001c38:	2301      	movs	r3, #1
 8001c3a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c3c:	e03d      	b.n	8001cba <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	699b      	ldr	r3, [r3, #24]
 8001c42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001c46:	d121      	bne.n	8001c8c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	2b03      	cmp	r3, #3
 8001c4c:	d837      	bhi.n	8001cbe <DMA_CheckFifoParam+0xda>
 8001c4e:	a201      	add	r2, pc, #4	@ (adr r2, 8001c54 <DMA_CheckFifoParam+0x70>)
 8001c50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c54:	08001c65 	.word	0x08001c65
 8001c58:	08001c6b 	.word	0x08001c6b
 8001c5c:	08001c65 	.word	0x08001c65
 8001c60:	08001c7d 	.word	0x08001c7d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001c64:	2301      	movs	r3, #1
 8001c66:	73fb      	strb	r3, [r7, #15]
      break;
 8001c68:	e030      	b.n	8001ccc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d025      	beq.n	8001cc2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001c76:	2301      	movs	r3, #1
 8001c78:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001c7a:	e022      	b.n	8001cc2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c80:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001c84:	d11f      	bne.n	8001cc6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001c86:	2301      	movs	r3, #1
 8001c88:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001c8a:	e01c      	b.n	8001cc6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	2b02      	cmp	r3, #2
 8001c90:	d903      	bls.n	8001c9a <DMA_CheckFifoParam+0xb6>
 8001c92:	68bb      	ldr	r3, [r7, #8]
 8001c94:	2b03      	cmp	r3, #3
 8001c96:	d003      	beq.n	8001ca0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001c98:	e018      	b.n	8001ccc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	73fb      	strb	r3, [r7, #15]
      break;
 8001c9e:	e015      	b.n	8001ccc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ca4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d00e      	beq.n	8001cca <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	73fb      	strb	r3, [r7, #15]
      break;
 8001cb0:	e00b      	b.n	8001cca <DMA_CheckFifoParam+0xe6>
      break;
 8001cb2:	bf00      	nop
 8001cb4:	e00a      	b.n	8001ccc <DMA_CheckFifoParam+0xe8>
      break;
 8001cb6:	bf00      	nop
 8001cb8:	e008      	b.n	8001ccc <DMA_CheckFifoParam+0xe8>
      break;
 8001cba:	bf00      	nop
 8001cbc:	e006      	b.n	8001ccc <DMA_CheckFifoParam+0xe8>
      break;
 8001cbe:	bf00      	nop
 8001cc0:	e004      	b.n	8001ccc <DMA_CheckFifoParam+0xe8>
      break;
 8001cc2:	bf00      	nop
 8001cc4:	e002      	b.n	8001ccc <DMA_CheckFifoParam+0xe8>
      break;   
 8001cc6:	bf00      	nop
 8001cc8:	e000      	b.n	8001ccc <DMA_CheckFifoParam+0xe8>
      break;
 8001cca:	bf00      	nop
    }
  } 
  
  return status; 
 8001ccc:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cce:	4618      	mov	r0, r3
 8001cd0:	3714      	adds	r7, #20
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd8:	4770      	bx	lr
 8001cda:	bf00      	nop

08001cdc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b089      	sub	sp, #36	@ 0x24
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	6078      	str	r0, [r7, #4]
 8001ce4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cea:	2300      	movs	r3, #0
 8001cec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61fb      	str	r3, [r7, #28]
 8001cf6:	e165      	b.n	8001fc4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8001d00:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	697a      	ldr	r2, [r7, #20]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d0c:	693a      	ldr	r2, [r7, #16]
 8001d0e:	697b      	ldr	r3, [r7, #20]
 8001d10:	429a      	cmp	r2, r3
 8001d12:	f040 8154 	bne.w	8001fbe <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d16:	683b      	ldr	r3, [r7, #0]
 8001d18:	685b      	ldr	r3, [r3, #4]
 8001d1a:	f003 0303 	and.w	r3, r3, #3
 8001d1e:	2b01      	cmp	r3, #1
 8001d20:	d005      	beq.n	8001d2e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	685b      	ldr	r3, [r3, #4]
 8001d26:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d130      	bne.n	8001d90 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d34:	69fb      	ldr	r3, [r7, #28]
 8001d36:	005b      	lsls	r3, r3, #1
 8001d38:	2203      	movs	r2, #3
 8001d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3e:	43db      	mvns	r3, r3
 8001d40:	69ba      	ldr	r2, [r7, #24]
 8001d42:	4013      	ands	r3, r2
 8001d44:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d46:	683b      	ldr	r3, [r7, #0]
 8001d48:	68da      	ldr	r2, [r3, #12]
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	005b      	lsls	r3, r3, #1
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	4313      	orrs	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	69ba      	ldr	r2, [r7, #24]
 8001d5c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	685b      	ldr	r3, [r3, #4]
 8001d62:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d64:	2201      	movs	r2, #1
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6c:	43db      	mvns	r3, r3
 8001d6e:	69ba      	ldr	r2, [r7, #24]
 8001d70:	4013      	ands	r3, r2
 8001d72:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	091b      	lsrs	r3, r3, #4
 8001d7a:	f003 0201 	and.w	r2, r3, #1
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	fa02 f303 	lsl.w	r3, r2, r3
 8001d84:	69ba      	ldr	r2, [r7, #24]
 8001d86:	4313      	orrs	r3, r2
 8001d88:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	69ba      	ldr	r2, [r7, #24]
 8001d8e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f003 0303 	and.w	r3, r3, #3
 8001d98:	2b03      	cmp	r3, #3
 8001d9a:	d017      	beq.n	8001dcc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	68db      	ldr	r3, [r3, #12]
 8001da0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001da2:	69fb      	ldr	r3, [r7, #28]
 8001da4:	005b      	lsls	r3, r3, #1
 8001da6:	2203      	movs	r2, #3
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	43db      	mvns	r3, r3
 8001dae:	69ba      	ldr	r2, [r7, #24]
 8001db0:	4013      	ands	r3, r2
 8001db2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	689a      	ldr	r2, [r3, #8]
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	005b      	lsls	r3, r3, #1
 8001dbc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc0:	69ba      	ldr	r2, [r7, #24]
 8001dc2:	4313      	orrs	r3, r2
 8001dc4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	69ba      	ldr	r2, [r7, #24]
 8001dca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f003 0303 	and.w	r3, r3, #3
 8001dd4:	2b02      	cmp	r3, #2
 8001dd6:	d123      	bne.n	8001e20 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	08da      	lsrs	r2, r3, #3
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	3208      	adds	r2, #8
 8001de0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001de4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	f003 0307 	and.w	r3, r3, #7
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	220f      	movs	r2, #15
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	69ba      	ldr	r2, [r7, #24]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	691a      	ldr	r2, [r3, #16]
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	f003 0307 	and.w	r3, r3, #7
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0c:	69ba      	ldr	r2, [r7, #24]
 8001e0e:	4313      	orrs	r3, r2
 8001e10:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e12:	69fb      	ldr	r3, [r7, #28]
 8001e14:	08da      	lsrs	r2, r3, #3
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	3208      	adds	r2, #8
 8001e1a:	69b9      	ldr	r1, [r7, #24]
 8001e1c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e20:	687b      	ldr	r3, [r7, #4]
 8001e22:	681b      	ldr	r3, [r3, #0]
 8001e24:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e26:	69fb      	ldr	r3, [r7, #28]
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	2203      	movs	r2, #3
 8001e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e30:	43db      	mvns	r3, r3
 8001e32:	69ba      	ldr	r2, [r7, #24]
 8001e34:	4013      	ands	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f003 0203 	and.w	r2, r3, #3
 8001e40:	69fb      	ldr	r3, [r7, #28]
 8001e42:	005b      	lsls	r3, r3, #1
 8001e44:	fa02 f303 	lsl.w	r3, r2, r3
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	4313      	orrs	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	69ba      	ldr	r2, [r7, #24]
 8001e52:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e54:	683b      	ldr	r3, [r7, #0]
 8001e56:	685b      	ldr	r3, [r3, #4]
 8001e58:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	f000 80ae 	beq.w	8001fbe <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
 8001e66:	4b5d      	ldr	r3, [pc, #372]	@ (8001fdc <HAL_GPIO_Init+0x300>)
 8001e68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6a:	4a5c      	ldr	r2, [pc, #368]	@ (8001fdc <HAL_GPIO_Init+0x300>)
 8001e6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e70:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e72:	4b5a      	ldr	r3, [pc, #360]	@ (8001fdc <HAL_GPIO_Init+0x300>)
 8001e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e7a:	60fb      	str	r3, [r7, #12]
 8001e7c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e7e:	4a58      	ldr	r2, [pc, #352]	@ (8001fe0 <HAL_GPIO_Init+0x304>)
 8001e80:	69fb      	ldr	r3, [r7, #28]
 8001e82:	089b      	lsrs	r3, r3, #2
 8001e84:	3302      	adds	r3, #2
 8001e86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	f003 0303 	and.w	r3, r3, #3
 8001e92:	009b      	lsls	r3, r3, #2
 8001e94:	220f      	movs	r2, #15
 8001e96:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9a:	43db      	mvns	r3, r3
 8001e9c:	69ba      	ldr	r2, [r7, #24]
 8001e9e:	4013      	ands	r3, r2
 8001ea0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a4f      	ldr	r2, [pc, #316]	@ (8001fe4 <HAL_GPIO_Init+0x308>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d025      	beq.n	8001ef6 <HAL_GPIO_Init+0x21a>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a4e      	ldr	r2, [pc, #312]	@ (8001fe8 <HAL_GPIO_Init+0x30c>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d01f      	beq.n	8001ef2 <HAL_GPIO_Init+0x216>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a4d      	ldr	r2, [pc, #308]	@ (8001fec <HAL_GPIO_Init+0x310>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d019      	beq.n	8001eee <HAL_GPIO_Init+0x212>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a4c      	ldr	r2, [pc, #304]	@ (8001ff0 <HAL_GPIO_Init+0x314>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d013      	beq.n	8001eea <HAL_GPIO_Init+0x20e>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a4b      	ldr	r2, [pc, #300]	@ (8001ff4 <HAL_GPIO_Init+0x318>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d00d      	beq.n	8001ee6 <HAL_GPIO_Init+0x20a>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a4a      	ldr	r2, [pc, #296]	@ (8001ff8 <HAL_GPIO_Init+0x31c>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d007      	beq.n	8001ee2 <HAL_GPIO_Init+0x206>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a49      	ldr	r2, [pc, #292]	@ (8001ffc <HAL_GPIO_Init+0x320>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d101      	bne.n	8001ede <HAL_GPIO_Init+0x202>
 8001eda:	2306      	movs	r3, #6
 8001edc:	e00c      	b.n	8001ef8 <HAL_GPIO_Init+0x21c>
 8001ede:	2307      	movs	r3, #7
 8001ee0:	e00a      	b.n	8001ef8 <HAL_GPIO_Init+0x21c>
 8001ee2:	2305      	movs	r3, #5
 8001ee4:	e008      	b.n	8001ef8 <HAL_GPIO_Init+0x21c>
 8001ee6:	2304      	movs	r3, #4
 8001ee8:	e006      	b.n	8001ef8 <HAL_GPIO_Init+0x21c>
 8001eea:	2303      	movs	r3, #3
 8001eec:	e004      	b.n	8001ef8 <HAL_GPIO_Init+0x21c>
 8001eee:	2302      	movs	r3, #2
 8001ef0:	e002      	b.n	8001ef8 <HAL_GPIO_Init+0x21c>
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e000      	b.n	8001ef8 <HAL_GPIO_Init+0x21c>
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	69fa      	ldr	r2, [r7, #28]
 8001efa:	f002 0203 	and.w	r2, r2, #3
 8001efe:	0092      	lsls	r2, r2, #2
 8001f00:	4093      	lsls	r3, r2
 8001f02:	69ba      	ldr	r2, [r7, #24]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f08:	4935      	ldr	r1, [pc, #212]	@ (8001fe0 <HAL_GPIO_Init+0x304>)
 8001f0a:	69fb      	ldr	r3, [r7, #28]
 8001f0c:	089b      	lsrs	r3, r3, #2
 8001f0e:	3302      	adds	r3, #2
 8001f10:	69ba      	ldr	r2, [r7, #24]
 8001f12:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f16:	4b3a      	ldr	r3, [pc, #232]	@ (8002000 <HAL_GPIO_Init+0x324>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f1c:	693b      	ldr	r3, [r7, #16]
 8001f1e:	43db      	mvns	r3, r3
 8001f20:	69ba      	ldr	r2, [r7, #24]
 8001f22:	4013      	ands	r3, r2
 8001f24:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f26:	683b      	ldr	r3, [r7, #0]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d003      	beq.n	8001f3a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001f32:	69ba      	ldr	r2, [r7, #24]
 8001f34:	693b      	ldr	r3, [r7, #16]
 8001f36:	4313      	orrs	r3, r2
 8001f38:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f3a:	4a31      	ldr	r2, [pc, #196]	@ (8002000 <HAL_GPIO_Init+0x324>)
 8001f3c:	69bb      	ldr	r3, [r7, #24]
 8001f3e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f40:	4b2f      	ldr	r3, [pc, #188]	@ (8002000 <HAL_GPIO_Init+0x324>)
 8001f42:	68db      	ldr	r3, [r3, #12]
 8001f44:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f46:	693b      	ldr	r3, [r7, #16]
 8001f48:	43db      	mvns	r3, r3
 8001f4a:	69ba      	ldr	r2, [r7, #24]
 8001f4c:	4013      	ands	r3, r2
 8001f4e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	685b      	ldr	r3, [r3, #4]
 8001f54:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d003      	beq.n	8001f64 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001f5c:	69ba      	ldr	r2, [r7, #24]
 8001f5e:	693b      	ldr	r3, [r7, #16]
 8001f60:	4313      	orrs	r3, r2
 8001f62:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f64:	4a26      	ldr	r2, [pc, #152]	@ (8002000 <HAL_GPIO_Init+0x324>)
 8001f66:	69bb      	ldr	r3, [r7, #24]
 8001f68:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f6a:	4b25      	ldr	r3, [pc, #148]	@ (8002000 <HAL_GPIO_Init+0x324>)
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	43db      	mvns	r3, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4013      	ands	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002000 <HAL_GPIO_Init+0x324>)
 8001f90:	69bb      	ldr	r3, [r7, #24]
 8001f92:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f94:	4b1a      	ldr	r3, [pc, #104]	@ (8002000 <HAL_GPIO_Init+0x324>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	43db      	mvns	r3, r3
 8001f9e:	69ba      	ldr	r2, [r7, #24]
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d003      	beq.n	8001fb8 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001fb0:	69ba      	ldr	r2, [r7, #24]
 8001fb2:	693b      	ldr	r3, [r7, #16]
 8001fb4:	4313      	orrs	r3, r2
 8001fb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fb8:	4a11      	ldr	r2, [pc, #68]	@ (8002000 <HAL_GPIO_Init+0x324>)
 8001fba:	69bb      	ldr	r3, [r7, #24]
 8001fbc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	3301      	adds	r3, #1
 8001fc2:	61fb      	str	r3, [r7, #28]
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	2b0f      	cmp	r3, #15
 8001fc8:	f67f ae96 	bls.w	8001cf8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fcc:	bf00      	nop
 8001fce:	bf00      	nop
 8001fd0:	3724      	adds	r7, #36	@ 0x24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd8:	4770      	bx	lr
 8001fda:	bf00      	nop
 8001fdc:	40023800 	.word	0x40023800
 8001fe0:	40013800 	.word	0x40013800
 8001fe4:	40020000 	.word	0x40020000
 8001fe8:	40020400 	.word	0x40020400
 8001fec:	40020800 	.word	0x40020800
 8001ff0:	40020c00 	.word	0x40020c00
 8001ff4:	40021000 	.word	0x40021000
 8001ff8:	40021400 	.word	0x40021400
 8001ffc:	40021800 	.word	0x40021800
 8002000:	40013c00 	.word	0x40013c00

08002004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002004:	b480      	push	{r7}
 8002006:	b083      	sub	sp, #12
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	460b      	mov	r3, r1
 800200e:	807b      	strh	r3, [r7, #2]
 8002010:	4613      	mov	r3, r2
 8002012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002014:	787b      	ldrb	r3, [r7, #1]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d003      	beq.n	8002022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800201a:	887a      	ldrh	r2, [r7, #2]
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002020:	e003      	b.n	800202a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002022:	887b      	ldrh	r3, [r7, #2]
 8002024:	041a      	lsls	r2, r3, #16
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	619a      	str	r2, [r3, #24]
}
 800202a:	bf00      	nop
 800202c:	370c      	adds	r7, #12
 800202e:	46bd      	mov	sp, r7
 8002030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002034:	4770      	bx	lr
	...

08002038 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002038:	b580      	push	{r7, lr}
 800203a:	b082      	sub	sp, #8
 800203c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800203e:	2300      	movs	r3, #0
 8002040:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002042:	2300      	movs	r3, #0
 8002044:	603b      	str	r3, [r7, #0]
 8002046:	4b20      	ldr	r3, [pc, #128]	@ (80020c8 <HAL_PWREx_EnableOverDrive+0x90>)
 8002048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204a:	4a1f      	ldr	r2, [pc, #124]	@ (80020c8 <HAL_PWREx_EnableOverDrive+0x90>)
 800204c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002050:	6413      	str	r3, [r2, #64]	@ 0x40
 8002052:	4b1d      	ldr	r3, [pc, #116]	@ (80020c8 <HAL_PWREx_EnableOverDrive+0x90>)
 8002054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002056:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800205a:	603b      	str	r3, [r7, #0]
 800205c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800205e:	4b1b      	ldr	r3, [pc, #108]	@ (80020cc <HAL_PWREx_EnableOverDrive+0x94>)
 8002060:	2201      	movs	r2, #1
 8002062:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002064:	f7ff f91a 	bl	800129c <HAL_GetTick>
 8002068:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800206a:	e009      	b.n	8002080 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800206c:	f7ff f916 	bl	800129c <HAL_GetTick>
 8002070:	4602      	mov	r2, r0
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	1ad3      	subs	r3, r2, r3
 8002076:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800207a:	d901      	bls.n	8002080 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800207c:	2303      	movs	r3, #3
 800207e:	e01f      	b.n	80020c0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002080:	4b13      	ldr	r3, [pc, #76]	@ (80020d0 <HAL_PWREx_EnableOverDrive+0x98>)
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800208c:	d1ee      	bne.n	800206c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800208e:	4b11      	ldr	r3, [pc, #68]	@ (80020d4 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002090:	2201      	movs	r2, #1
 8002092:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002094:	f7ff f902 	bl	800129c <HAL_GetTick>
 8002098:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800209a:	e009      	b.n	80020b0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800209c:	f7ff f8fe 	bl	800129c <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020aa:	d901      	bls.n	80020b0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80020ac:	2303      	movs	r3, #3
 80020ae:	e007      	b.n	80020c0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80020b0:	4b07      	ldr	r3, [pc, #28]	@ (80020d0 <HAL_PWREx_EnableOverDrive+0x98>)
 80020b2:	685b      	ldr	r3, [r3, #4]
 80020b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80020b8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80020bc:	d1ee      	bne.n	800209c <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80020be:	2300      	movs	r3, #0
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3708      	adds	r7, #8
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	40023800 	.word	0x40023800
 80020cc:	420e0040 	.word	0x420e0040
 80020d0:	40007000 	.word	0x40007000
 80020d4:	420e0044 	.word	0x420e0044

080020d8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d101      	bne.n	80020ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80020e8:	2301      	movs	r3, #1
 80020ea:	e0cc      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80020ec:	4b68      	ldr	r3, [pc, #416]	@ (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f003 030f 	and.w	r3, r3, #15
 80020f4:	683a      	ldr	r2, [r7, #0]
 80020f6:	429a      	cmp	r2, r3
 80020f8:	d90c      	bls.n	8002114 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80020fa:	4b65      	ldr	r3, [pc, #404]	@ (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 80020fc:	683a      	ldr	r2, [r7, #0]
 80020fe:	b2d2      	uxtb	r2, r2
 8002100:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002102:	4b63      	ldr	r3, [pc, #396]	@ (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f003 030f 	and.w	r3, r3, #15
 800210a:	683a      	ldr	r2, [r7, #0]
 800210c:	429a      	cmp	r2, r3
 800210e:	d001      	beq.n	8002114 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002110:	2301      	movs	r3, #1
 8002112:	e0b8      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	f003 0302 	and.w	r3, r3, #2
 800211c:	2b00      	cmp	r3, #0
 800211e:	d020      	beq.n	8002162 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f003 0304 	and.w	r3, r3, #4
 8002128:	2b00      	cmp	r3, #0
 800212a:	d005      	beq.n	8002138 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800212c:	4b59      	ldr	r3, [pc, #356]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800212e:	689b      	ldr	r3, [r3, #8]
 8002130:	4a58      	ldr	r2, [pc, #352]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002132:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002136:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	f003 0308 	and.w	r3, r3, #8
 8002140:	2b00      	cmp	r3, #0
 8002142:	d005      	beq.n	8002150 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002144:	4b53      	ldr	r3, [pc, #332]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	4a52      	ldr	r2, [pc, #328]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800214a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800214e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002150:	4b50      	ldr	r3, [pc, #320]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	689b      	ldr	r3, [r3, #8]
 800215c:	494d      	ldr	r1, [pc, #308]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800215e:	4313      	orrs	r3, r2
 8002160:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0301 	and.w	r3, r3, #1
 800216a:	2b00      	cmp	r3, #0
 800216c:	d044      	beq.n	80021f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d107      	bne.n	8002186 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002176:	4b47      	ldr	r3, [pc, #284]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800217e:	2b00      	cmp	r3, #0
 8002180:	d119      	bne.n	80021b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002182:	2301      	movs	r3, #1
 8002184:	e07f      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	685b      	ldr	r3, [r3, #4]
 800218a:	2b02      	cmp	r3, #2
 800218c:	d003      	beq.n	8002196 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002192:	2b03      	cmp	r3, #3
 8002194:	d107      	bne.n	80021a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002196:	4b3f      	ldr	r3, [pc, #252]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d109      	bne.n	80021b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e06f      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021a6:	4b3b      	ldr	r3, [pc, #236]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f003 0302 	and.w	r3, r3, #2
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d101      	bne.n	80021b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e067      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80021b6:	4b37      	ldr	r3, [pc, #220]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 80021b8:	689b      	ldr	r3, [r3, #8]
 80021ba:	f023 0203 	bic.w	r2, r3, #3
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	4934      	ldr	r1, [pc, #208]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 80021c4:	4313      	orrs	r3, r2
 80021c6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80021c8:	f7ff f868 	bl	800129c <HAL_GetTick>
 80021cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021ce:	e00a      	b.n	80021e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80021d0:	f7ff f864 	bl	800129c <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021de:	4293      	cmp	r3, r2
 80021e0:	d901      	bls.n	80021e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80021e2:	2303      	movs	r3, #3
 80021e4:	e04f      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80021e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f003 020c 	and.w	r2, r3, #12
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	009b      	lsls	r3, r3, #2
 80021f4:	429a      	cmp	r2, r3
 80021f6:	d1eb      	bne.n	80021d0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80021f8:	4b25      	ldr	r3, [pc, #148]	@ (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f003 030f 	and.w	r3, r3, #15
 8002200:	683a      	ldr	r2, [r7, #0]
 8002202:	429a      	cmp	r2, r3
 8002204:	d20c      	bcs.n	8002220 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002206:	4b22      	ldr	r3, [pc, #136]	@ (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 8002208:	683a      	ldr	r2, [r7, #0]
 800220a:	b2d2      	uxtb	r2, r2
 800220c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800220e:	4b20      	ldr	r3, [pc, #128]	@ (8002290 <HAL_RCC_ClockConfig+0x1b8>)
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f003 030f 	and.w	r3, r3, #15
 8002216:	683a      	ldr	r2, [r7, #0]
 8002218:	429a      	cmp	r2, r3
 800221a:	d001      	beq.n	8002220 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e032      	b.n	8002286 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	f003 0304 	and.w	r3, r3, #4
 8002228:	2b00      	cmp	r3, #0
 800222a:	d008      	beq.n	800223e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800222c:	4b19      	ldr	r3, [pc, #100]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	4916      	ldr	r1, [pc, #88]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800223a:	4313      	orrs	r3, r2
 800223c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f003 0308 	and.w	r3, r3, #8
 8002246:	2b00      	cmp	r3, #0
 8002248:	d009      	beq.n	800225e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800224a:	4b12      	ldr	r3, [pc, #72]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800224c:	689b      	ldr	r3, [r3, #8]
 800224e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	490e      	ldr	r1, [pc, #56]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 800225a:	4313      	orrs	r3, r2
 800225c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800225e:	f000 f855 	bl	800230c <HAL_RCC_GetSysClockFreq>
 8002262:	4602      	mov	r2, r0
 8002264:	4b0b      	ldr	r3, [pc, #44]	@ (8002294 <HAL_RCC_ClockConfig+0x1bc>)
 8002266:	689b      	ldr	r3, [r3, #8]
 8002268:	091b      	lsrs	r3, r3, #4
 800226a:	f003 030f 	and.w	r3, r3, #15
 800226e:	490a      	ldr	r1, [pc, #40]	@ (8002298 <HAL_RCC_ClockConfig+0x1c0>)
 8002270:	5ccb      	ldrb	r3, [r1, r3]
 8002272:	fa22 f303 	lsr.w	r3, r2, r3
 8002276:	4a09      	ldr	r2, [pc, #36]	@ (800229c <HAL_RCC_ClockConfig+0x1c4>)
 8002278:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800227a:	4b09      	ldr	r3, [pc, #36]	@ (80022a0 <HAL_RCC_ClockConfig+0x1c8>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4618      	mov	r0, r3
 8002280:	f7fe ffc8 	bl	8001214 <HAL_InitTick>

  return HAL_OK;
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	40023c00 	.word	0x40023c00
 8002294:	40023800 	.word	0x40023800
 8002298:	08005988 	.word	0x08005988
 800229c:	20000000 	.word	0x20000000
 80022a0:	20000004 	.word	0x20000004

080022a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80022a8:	4b03      	ldr	r3, [pc, #12]	@ (80022b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80022aa:	681b      	ldr	r3, [r3, #0]
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	46bd      	mov	sp, r7
 80022b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b4:	4770      	bx	lr
 80022b6:	bf00      	nop
 80022b8:	20000000 	.word	0x20000000

080022bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80022bc:	b580      	push	{r7, lr}
 80022be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80022c0:	f7ff fff0 	bl	80022a4 <HAL_RCC_GetHCLKFreq>
 80022c4:	4602      	mov	r2, r0
 80022c6:	4b05      	ldr	r3, [pc, #20]	@ (80022dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	0a9b      	lsrs	r3, r3, #10
 80022cc:	f003 0307 	and.w	r3, r3, #7
 80022d0:	4903      	ldr	r1, [pc, #12]	@ (80022e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80022d2:	5ccb      	ldrb	r3, [r1, r3]
 80022d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80022d8:	4618      	mov	r0, r3
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	40023800 	.word	0x40023800
 80022e0:	08005998 	.word	0x08005998

080022e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80022e8:	f7ff ffdc 	bl	80022a4 <HAL_RCC_GetHCLKFreq>
 80022ec:	4602      	mov	r2, r0
 80022ee:	4b05      	ldr	r3, [pc, #20]	@ (8002304 <HAL_RCC_GetPCLK2Freq+0x20>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	0b5b      	lsrs	r3, r3, #13
 80022f4:	f003 0307 	and.w	r3, r3, #7
 80022f8:	4903      	ldr	r1, [pc, #12]	@ (8002308 <HAL_RCC_GetPCLK2Freq+0x24>)
 80022fa:	5ccb      	ldrb	r3, [r1, r3]
 80022fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002300:	4618      	mov	r0, r3
 8002302:	bd80      	pop	{r7, pc}
 8002304:	40023800 	.word	0x40023800
 8002308:	08005998 	.word	0x08005998

0800230c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800230c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002310:	b0ae      	sub	sp, #184	@ 0xb8
 8002312:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002314:	2300      	movs	r3, #0
 8002316:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 800231a:	2300      	movs	r3, #0
 800231c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002320:	2300      	movs	r3, #0
 8002322:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002326:	2300      	movs	r3, #0
 8002328:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 800232c:	2300      	movs	r3, #0
 800232e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002332:	4bcb      	ldr	r3, [pc, #812]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f003 030c 	and.w	r3, r3, #12
 800233a:	2b0c      	cmp	r3, #12
 800233c:	f200 8206 	bhi.w	800274c <HAL_RCC_GetSysClockFreq+0x440>
 8002340:	a201      	add	r2, pc, #4	@ (adr r2, 8002348 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002342:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002346:	bf00      	nop
 8002348:	0800237d 	.word	0x0800237d
 800234c:	0800274d 	.word	0x0800274d
 8002350:	0800274d 	.word	0x0800274d
 8002354:	0800274d 	.word	0x0800274d
 8002358:	08002385 	.word	0x08002385
 800235c:	0800274d 	.word	0x0800274d
 8002360:	0800274d 	.word	0x0800274d
 8002364:	0800274d 	.word	0x0800274d
 8002368:	0800238d 	.word	0x0800238d
 800236c:	0800274d 	.word	0x0800274d
 8002370:	0800274d 	.word	0x0800274d
 8002374:	0800274d 	.word	0x0800274d
 8002378:	0800257d 	.word	0x0800257d
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800237c:	4bb9      	ldr	r3, [pc, #740]	@ (8002664 <HAL_RCC_GetSysClockFreq+0x358>)
 800237e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002382:	e1e7      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002384:	4bb8      	ldr	r3, [pc, #736]	@ (8002668 <HAL_RCC_GetSysClockFreq+0x35c>)
 8002386:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800238a:	e1e3      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800238c:	4bb4      	ldr	r3, [pc, #720]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800238e:	685b      	ldr	r3, [r3, #4]
 8002390:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002394:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002398:	4bb1      	ldr	r3, [pc, #708]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800239a:	685b      	ldr	r3, [r3, #4]
 800239c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d071      	beq.n	8002488 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80023a4:	4bae      	ldr	r3, [pc, #696]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	099b      	lsrs	r3, r3, #6
 80023aa:	2200      	movs	r2, #0
 80023ac:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80023b0:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 80023b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80023b8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80023bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80023c0:	2300      	movs	r3, #0
 80023c2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80023c6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80023ca:	4622      	mov	r2, r4
 80023cc:	462b      	mov	r3, r5
 80023ce:	f04f 0000 	mov.w	r0, #0
 80023d2:	f04f 0100 	mov.w	r1, #0
 80023d6:	0159      	lsls	r1, r3, #5
 80023d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80023dc:	0150      	lsls	r0, r2, #5
 80023de:	4602      	mov	r2, r0
 80023e0:	460b      	mov	r3, r1
 80023e2:	4621      	mov	r1, r4
 80023e4:	1a51      	subs	r1, r2, r1
 80023e6:	6439      	str	r1, [r7, #64]	@ 0x40
 80023e8:	4629      	mov	r1, r5
 80023ea:	eb63 0301 	sbc.w	r3, r3, r1
 80023ee:	647b      	str	r3, [r7, #68]	@ 0x44
 80023f0:	f04f 0200 	mov.w	r2, #0
 80023f4:	f04f 0300 	mov.w	r3, #0
 80023f8:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 80023fc:	4649      	mov	r1, r9
 80023fe:	018b      	lsls	r3, r1, #6
 8002400:	4641      	mov	r1, r8
 8002402:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002406:	4641      	mov	r1, r8
 8002408:	018a      	lsls	r2, r1, #6
 800240a:	4641      	mov	r1, r8
 800240c:	1a51      	subs	r1, r2, r1
 800240e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002410:	4649      	mov	r1, r9
 8002412:	eb63 0301 	sbc.w	r3, r3, r1
 8002416:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002418:	f04f 0200 	mov.w	r2, #0
 800241c:	f04f 0300 	mov.w	r3, #0
 8002420:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002424:	4649      	mov	r1, r9
 8002426:	00cb      	lsls	r3, r1, #3
 8002428:	4641      	mov	r1, r8
 800242a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800242e:	4641      	mov	r1, r8
 8002430:	00ca      	lsls	r2, r1, #3
 8002432:	4610      	mov	r0, r2
 8002434:	4619      	mov	r1, r3
 8002436:	4603      	mov	r3, r0
 8002438:	4622      	mov	r2, r4
 800243a:	189b      	adds	r3, r3, r2
 800243c:	633b      	str	r3, [r7, #48]	@ 0x30
 800243e:	462b      	mov	r3, r5
 8002440:	460a      	mov	r2, r1
 8002442:	eb42 0303 	adc.w	r3, r2, r3
 8002446:	637b      	str	r3, [r7, #52]	@ 0x34
 8002448:	f04f 0200 	mov.w	r2, #0
 800244c:	f04f 0300 	mov.w	r3, #0
 8002450:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002454:	4629      	mov	r1, r5
 8002456:	024b      	lsls	r3, r1, #9
 8002458:	4621      	mov	r1, r4
 800245a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800245e:	4621      	mov	r1, r4
 8002460:	024a      	lsls	r2, r1, #9
 8002462:	4610      	mov	r0, r2
 8002464:	4619      	mov	r1, r3
 8002466:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800246a:	2200      	movs	r2, #0
 800246c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002470:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002474:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002478:	f7fd ff1a 	bl	80002b0 <__aeabi_uldivmod>
 800247c:	4602      	mov	r2, r0
 800247e:	460b      	mov	r3, r1
 8002480:	4613      	mov	r3, r2
 8002482:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002486:	e067      	b.n	8002558 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002488:	4b75      	ldr	r3, [pc, #468]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800248a:	685b      	ldr	r3, [r3, #4]
 800248c:	099b      	lsrs	r3, r3, #6
 800248e:	2200      	movs	r2, #0
 8002490:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002494:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002498:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800249c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024a0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80024a2:	2300      	movs	r3, #0
 80024a4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80024a6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 80024aa:	4622      	mov	r2, r4
 80024ac:	462b      	mov	r3, r5
 80024ae:	f04f 0000 	mov.w	r0, #0
 80024b2:	f04f 0100 	mov.w	r1, #0
 80024b6:	0159      	lsls	r1, r3, #5
 80024b8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80024bc:	0150      	lsls	r0, r2, #5
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	4621      	mov	r1, r4
 80024c4:	1a51      	subs	r1, r2, r1
 80024c6:	62b9      	str	r1, [r7, #40]	@ 0x28
 80024c8:	4629      	mov	r1, r5
 80024ca:	eb63 0301 	sbc.w	r3, r3, r1
 80024ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80024d0:	f04f 0200 	mov.w	r2, #0
 80024d4:	f04f 0300 	mov.w	r3, #0
 80024d8:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 80024dc:	4649      	mov	r1, r9
 80024de:	018b      	lsls	r3, r1, #6
 80024e0:	4641      	mov	r1, r8
 80024e2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80024e6:	4641      	mov	r1, r8
 80024e8:	018a      	lsls	r2, r1, #6
 80024ea:	4641      	mov	r1, r8
 80024ec:	ebb2 0a01 	subs.w	sl, r2, r1
 80024f0:	4649      	mov	r1, r9
 80024f2:	eb63 0b01 	sbc.w	fp, r3, r1
 80024f6:	f04f 0200 	mov.w	r2, #0
 80024fa:	f04f 0300 	mov.w	r3, #0
 80024fe:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002502:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002506:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800250a:	4692      	mov	sl, r2
 800250c:	469b      	mov	fp, r3
 800250e:	4623      	mov	r3, r4
 8002510:	eb1a 0303 	adds.w	r3, sl, r3
 8002514:	623b      	str	r3, [r7, #32]
 8002516:	462b      	mov	r3, r5
 8002518:	eb4b 0303 	adc.w	r3, fp, r3
 800251c:	627b      	str	r3, [r7, #36]	@ 0x24
 800251e:	f04f 0200 	mov.w	r2, #0
 8002522:	f04f 0300 	mov.w	r3, #0
 8002526:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800252a:	4629      	mov	r1, r5
 800252c:	028b      	lsls	r3, r1, #10
 800252e:	4621      	mov	r1, r4
 8002530:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002534:	4621      	mov	r1, r4
 8002536:	028a      	lsls	r2, r1, #10
 8002538:	4610      	mov	r0, r2
 800253a:	4619      	mov	r1, r3
 800253c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002540:	2200      	movs	r2, #0
 8002542:	673b      	str	r3, [r7, #112]	@ 0x70
 8002544:	677a      	str	r2, [r7, #116]	@ 0x74
 8002546:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800254a:	f7fd feb1 	bl	80002b0 <__aeabi_uldivmod>
 800254e:	4602      	mov	r2, r0
 8002550:	460b      	mov	r3, r1
 8002552:	4613      	mov	r3, r2
 8002554:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002558:	4b41      	ldr	r3, [pc, #260]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800255a:	685b      	ldr	r3, [r3, #4]
 800255c:	0c1b      	lsrs	r3, r3, #16
 800255e:	f003 0303 	and.w	r3, r3, #3
 8002562:	3301      	adds	r3, #1
 8002564:	005b      	lsls	r3, r3, #1
 8002566:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 800256a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800256e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002572:	fbb2 f3f3 	udiv	r3, r2, r3
 8002576:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800257a:	e0eb      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800257c:	4b38      	ldr	r3, [pc, #224]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002584:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002588:	4b35      	ldr	r3, [pc, #212]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 800258a:	685b      	ldr	r3, [r3, #4]
 800258c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002590:	2b00      	cmp	r3, #0
 8002592:	d06b      	beq.n	800266c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002594:	4b32      	ldr	r3, [pc, #200]	@ (8002660 <HAL_RCC_GetSysClockFreq+0x354>)
 8002596:	685b      	ldr	r3, [r3, #4]
 8002598:	099b      	lsrs	r3, r3, #6
 800259a:	2200      	movs	r2, #0
 800259c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800259e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80025a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80025a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025a6:	663b      	str	r3, [r7, #96]	@ 0x60
 80025a8:	2300      	movs	r3, #0
 80025aa:	667b      	str	r3, [r7, #100]	@ 0x64
 80025ac:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80025b0:	4622      	mov	r2, r4
 80025b2:	462b      	mov	r3, r5
 80025b4:	f04f 0000 	mov.w	r0, #0
 80025b8:	f04f 0100 	mov.w	r1, #0
 80025bc:	0159      	lsls	r1, r3, #5
 80025be:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80025c2:	0150      	lsls	r0, r2, #5
 80025c4:	4602      	mov	r2, r0
 80025c6:	460b      	mov	r3, r1
 80025c8:	4621      	mov	r1, r4
 80025ca:	1a51      	subs	r1, r2, r1
 80025cc:	61b9      	str	r1, [r7, #24]
 80025ce:	4629      	mov	r1, r5
 80025d0:	eb63 0301 	sbc.w	r3, r3, r1
 80025d4:	61fb      	str	r3, [r7, #28]
 80025d6:	f04f 0200 	mov.w	r2, #0
 80025da:	f04f 0300 	mov.w	r3, #0
 80025de:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 80025e2:	4659      	mov	r1, fp
 80025e4:	018b      	lsls	r3, r1, #6
 80025e6:	4651      	mov	r1, sl
 80025e8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80025ec:	4651      	mov	r1, sl
 80025ee:	018a      	lsls	r2, r1, #6
 80025f0:	4651      	mov	r1, sl
 80025f2:	ebb2 0801 	subs.w	r8, r2, r1
 80025f6:	4659      	mov	r1, fp
 80025f8:	eb63 0901 	sbc.w	r9, r3, r1
 80025fc:	f04f 0200 	mov.w	r2, #0
 8002600:	f04f 0300 	mov.w	r3, #0
 8002604:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002608:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800260c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002610:	4690      	mov	r8, r2
 8002612:	4699      	mov	r9, r3
 8002614:	4623      	mov	r3, r4
 8002616:	eb18 0303 	adds.w	r3, r8, r3
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	462b      	mov	r3, r5
 800261e:	eb49 0303 	adc.w	r3, r9, r3
 8002622:	617b      	str	r3, [r7, #20]
 8002624:	f04f 0200 	mov.w	r2, #0
 8002628:	f04f 0300 	mov.w	r3, #0
 800262c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002630:	4629      	mov	r1, r5
 8002632:	024b      	lsls	r3, r1, #9
 8002634:	4621      	mov	r1, r4
 8002636:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800263a:	4621      	mov	r1, r4
 800263c:	024a      	lsls	r2, r1, #9
 800263e:	4610      	mov	r0, r2
 8002640:	4619      	mov	r1, r3
 8002642:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002646:	2200      	movs	r2, #0
 8002648:	65bb      	str	r3, [r7, #88]	@ 0x58
 800264a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800264c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002650:	f7fd fe2e 	bl	80002b0 <__aeabi_uldivmod>
 8002654:	4602      	mov	r2, r0
 8002656:	460b      	mov	r3, r1
 8002658:	4613      	mov	r3, r2
 800265a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800265e:	e065      	b.n	800272c <HAL_RCC_GetSysClockFreq+0x420>
 8002660:	40023800 	.word	0x40023800
 8002664:	00f42400 	.word	0x00f42400
 8002668:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800266c:	4b3d      	ldr	r3, [pc, #244]	@ (8002764 <HAL_RCC_GetSysClockFreq+0x458>)
 800266e:	685b      	ldr	r3, [r3, #4]
 8002670:	099b      	lsrs	r3, r3, #6
 8002672:	2200      	movs	r2, #0
 8002674:	4618      	mov	r0, r3
 8002676:	4611      	mov	r1, r2
 8002678:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800267c:	653b      	str	r3, [r7, #80]	@ 0x50
 800267e:	2300      	movs	r3, #0
 8002680:	657b      	str	r3, [r7, #84]	@ 0x54
 8002682:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8002686:	4642      	mov	r2, r8
 8002688:	464b      	mov	r3, r9
 800268a:	f04f 0000 	mov.w	r0, #0
 800268e:	f04f 0100 	mov.w	r1, #0
 8002692:	0159      	lsls	r1, r3, #5
 8002694:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002698:	0150      	lsls	r0, r2, #5
 800269a:	4602      	mov	r2, r0
 800269c:	460b      	mov	r3, r1
 800269e:	4641      	mov	r1, r8
 80026a0:	1a51      	subs	r1, r2, r1
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	4649      	mov	r1, r9
 80026a6:	eb63 0301 	sbc.w	r3, r3, r1
 80026aa:	60fb      	str	r3, [r7, #12]
 80026ac:	f04f 0200 	mov.w	r2, #0
 80026b0:	f04f 0300 	mov.w	r3, #0
 80026b4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 80026b8:	4659      	mov	r1, fp
 80026ba:	018b      	lsls	r3, r1, #6
 80026bc:	4651      	mov	r1, sl
 80026be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80026c2:	4651      	mov	r1, sl
 80026c4:	018a      	lsls	r2, r1, #6
 80026c6:	4651      	mov	r1, sl
 80026c8:	1a54      	subs	r4, r2, r1
 80026ca:	4659      	mov	r1, fp
 80026cc:	eb63 0501 	sbc.w	r5, r3, r1
 80026d0:	f04f 0200 	mov.w	r2, #0
 80026d4:	f04f 0300 	mov.w	r3, #0
 80026d8:	00eb      	lsls	r3, r5, #3
 80026da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80026de:	00e2      	lsls	r2, r4, #3
 80026e0:	4614      	mov	r4, r2
 80026e2:	461d      	mov	r5, r3
 80026e4:	4643      	mov	r3, r8
 80026e6:	18e3      	adds	r3, r4, r3
 80026e8:	603b      	str	r3, [r7, #0]
 80026ea:	464b      	mov	r3, r9
 80026ec:	eb45 0303 	adc.w	r3, r5, r3
 80026f0:	607b      	str	r3, [r7, #4]
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	f04f 0300 	mov.w	r3, #0
 80026fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80026fe:	4629      	mov	r1, r5
 8002700:	028b      	lsls	r3, r1, #10
 8002702:	4621      	mov	r1, r4
 8002704:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002708:	4621      	mov	r1, r4
 800270a:	028a      	lsls	r2, r1, #10
 800270c:	4610      	mov	r0, r2
 800270e:	4619      	mov	r1, r3
 8002710:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002714:	2200      	movs	r2, #0
 8002716:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002718:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800271a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800271e:	f7fd fdc7 	bl	80002b0 <__aeabi_uldivmod>
 8002722:	4602      	mov	r2, r0
 8002724:	460b      	mov	r3, r1
 8002726:	4613      	mov	r3, r2
 8002728:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800272c:	4b0d      	ldr	r3, [pc, #52]	@ (8002764 <HAL_RCC_GetSysClockFreq+0x458>)
 800272e:	685b      	ldr	r3, [r3, #4]
 8002730:	0f1b      	lsrs	r3, r3, #28
 8002732:	f003 0307 	and.w	r3, r3, #7
 8002736:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 800273a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800273e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002742:	fbb2 f3f3 	udiv	r3, r2, r3
 8002746:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800274a:	e003      	b.n	8002754 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800274c:	4b06      	ldr	r3, [pc, #24]	@ (8002768 <HAL_RCC_GetSysClockFreq+0x45c>)
 800274e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002752:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002754:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 8002758:	4618      	mov	r0, r3
 800275a:	37b8      	adds	r7, #184	@ 0xb8
 800275c:	46bd      	mov	sp, r7
 800275e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002762:	bf00      	nop
 8002764:	40023800 	.word	0x40023800
 8002768:	00f42400 	.word	0x00f42400

0800276c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b086      	sub	sp, #24
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2b00      	cmp	r3, #0
 8002778:	d101      	bne.n	800277e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800277a:	2301      	movs	r3, #1
 800277c:	e28d      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0301 	and.w	r3, r3, #1
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 8083 	beq.w	8002892 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800278c:	4b94      	ldr	r3, [pc, #592]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	f003 030c 	and.w	r3, r3, #12
 8002794:	2b04      	cmp	r3, #4
 8002796:	d019      	beq.n	80027cc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002798:	4b91      	ldr	r3, [pc, #580]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800279a:	689b      	ldr	r3, [r3, #8]
 800279c:	f003 030c 	and.w	r3, r3, #12
        || \
 80027a0:	2b08      	cmp	r3, #8
 80027a2:	d106      	bne.n	80027b2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027a4:	4b8e      	ldr	r3, [pc, #568]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027a6:	685b      	ldr	r3, [r3, #4]
 80027a8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027ac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027b0:	d00c      	beq.n	80027cc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027b2:	4b8b      	ldr	r3, [pc, #556]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027b4:	689b      	ldr	r3, [r3, #8]
 80027b6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80027ba:	2b0c      	cmp	r3, #12
 80027bc:	d112      	bne.n	80027e4 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027be:	4b88      	ldr	r3, [pc, #544]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027c0:	685b      	ldr	r3, [r3, #4]
 80027c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027ca:	d10b      	bne.n	80027e4 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027cc:	4b84      	ldr	r3, [pc, #528]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d05b      	beq.n	8002890 <HAL_RCC_OscConfig+0x124>
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d157      	bne.n	8002890 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80027e0:	2301      	movs	r3, #1
 80027e2:	e25a      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	685b      	ldr	r3, [r3, #4]
 80027e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027ec:	d106      	bne.n	80027fc <HAL_RCC_OscConfig+0x90>
 80027ee:	4b7c      	ldr	r3, [pc, #496]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a7b      	ldr	r2, [pc, #492]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80027f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80027f8:	6013      	str	r3, [r2, #0]
 80027fa:	e01d      	b.n	8002838 <HAL_RCC_OscConfig+0xcc>
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	685b      	ldr	r3, [r3, #4]
 8002800:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002804:	d10c      	bne.n	8002820 <HAL_RCC_OscConfig+0xb4>
 8002806:	4b76      	ldr	r3, [pc, #472]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a75      	ldr	r2, [pc, #468]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800280c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002810:	6013      	str	r3, [r2, #0]
 8002812:	4b73      	ldr	r3, [pc, #460]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	4a72      	ldr	r2, [pc, #456]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002818:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800281c:	6013      	str	r3, [r2, #0]
 800281e:	e00b      	b.n	8002838 <HAL_RCC_OscConfig+0xcc>
 8002820:	4b6f      	ldr	r3, [pc, #444]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	4a6e      	ldr	r2, [pc, #440]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002826:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800282a:	6013      	str	r3, [r2, #0]
 800282c:	4b6c      	ldr	r3, [pc, #432]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a6b      	ldr	r2, [pc, #428]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002832:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002836:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	2b00      	cmp	r3, #0
 800283e:	d013      	beq.n	8002868 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002840:	f7fe fd2c 	bl	800129c <HAL_GetTick>
 8002844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002846:	e008      	b.n	800285a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002848:	f7fe fd28 	bl	800129c <HAL_GetTick>
 800284c:	4602      	mov	r2, r0
 800284e:	693b      	ldr	r3, [r7, #16]
 8002850:	1ad3      	subs	r3, r2, r3
 8002852:	2b64      	cmp	r3, #100	@ 0x64
 8002854:	d901      	bls.n	800285a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002856:	2303      	movs	r3, #3
 8002858:	e21f      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800285a:	4b61      	ldr	r3, [pc, #388]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002862:	2b00      	cmp	r3, #0
 8002864:	d0f0      	beq.n	8002848 <HAL_RCC_OscConfig+0xdc>
 8002866:	e014      	b.n	8002892 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002868:	f7fe fd18 	bl	800129c <HAL_GetTick>
 800286c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800286e:	e008      	b.n	8002882 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002870:	f7fe fd14 	bl	800129c <HAL_GetTick>
 8002874:	4602      	mov	r2, r0
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	1ad3      	subs	r3, r2, r3
 800287a:	2b64      	cmp	r3, #100	@ 0x64
 800287c:	d901      	bls.n	8002882 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800287e:	2303      	movs	r3, #3
 8002880:	e20b      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002882:	4b57      	ldr	r3, [pc, #348]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800288a:	2b00      	cmp	r3, #0
 800288c:	d1f0      	bne.n	8002870 <HAL_RCC_OscConfig+0x104>
 800288e:	e000      	b.n	8002892 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b00      	cmp	r3, #0
 800289c:	d06f      	beq.n	800297e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800289e:	4b50      	ldr	r3, [pc, #320]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	f003 030c 	and.w	r3, r3, #12
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d017      	beq.n	80028da <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028aa:	4b4d      	ldr	r3, [pc, #308]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028ac:	689b      	ldr	r3, [r3, #8]
 80028ae:	f003 030c 	and.w	r3, r3, #12
        || \
 80028b2:	2b08      	cmp	r3, #8
 80028b4:	d105      	bne.n	80028c2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028b6:	4b4a      	ldr	r3, [pc, #296]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028b8:	685b      	ldr	r3, [r3, #4]
 80028ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d00b      	beq.n	80028da <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028c2:	4b47      	ldr	r3, [pc, #284]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028c4:	689b      	ldr	r3, [r3, #8]
 80028c6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80028ca:	2b0c      	cmp	r3, #12
 80028cc:	d11c      	bne.n	8002908 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028ce:	4b44      	ldr	r3, [pc, #272]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d116      	bne.n	8002908 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028da:	4b41      	ldr	r3, [pc, #260]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d005      	beq.n	80028f2 <HAL_RCC_OscConfig+0x186>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	68db      	ldr	r3, [r3, #12]
 80028ea:	2b01      	cmp	r3, #1
 80028ec:	d001      	beq.n	80028f2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	e1d3      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028f2:	4b3b      	ldr	r3, [pc, #236]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	691b      	ldr	r3, [r3, #16]
 80028fe:	00db      	lsls	r3, r3, #3
 8002900:	4937      	ldr	r1, [pc, #220]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002902:	4313      	orrs	r3, r2
 8002904:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002906:	e03a      	b.n	800297e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	68db      	ldr	r3, [r3, #12]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d020      	beq.n	8002952 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002910:	4b34      	ldr	r3, [pc, #208]	@ (80029e4 <HAL_RCC_OscConfig+0x278>)
 8002912:	2201      	movs	r2, #1
 8002914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002916:	f7fe fcc1 	bl	800129c <HAL_GetTick>
 800291a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800291c:	e008      	b.n	8002930 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800291e:	f7fe fcbd 	bl	800129c <HAL_GetTick>
 8002922:	4602      	mov	r2, r0
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	1ad3      	subs	r3, r2, r3
 8002928:	2b02      	cmp	r3, #2
 800292a:	d901      	bls.n	8002930 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800292c:	2303      	movs	r3, #3
 800292e:	e1b4      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002930:	4b2b      	ldr	r3, [pc, #172]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f003 0302 	and.w	r3, r3, #2
 8002938:	2b00      	cmp	r3, #0
 800293a:	d0f0      	beq.n	800291e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800293c:	4b28      	ldr	r3, [pc, #160]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	691b      	ldr	r3, [r3, #16]
 8002948:	00db      	lsls	r3, r3, #3
 800294a:	4925      	ldr	r1, [pc, #148]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 800294c:	4313      	orrs	r3, r2
 800294e:	600b      	str	r3, [r1, #0]
 8002950:	e015      	b.n	800297e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002952:	4b24      	ldr	r3, [pc, #144]	@ (80029e4 <HAL_RCC_OscConfig+0x278>)
 8002954:	2200      	movs	r2, #0
 8002956:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002958:	f7fe fca0 	bl	800129c <HAL_GetTick>
 800295c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800295e:	e008      	b.n	8002972 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002960:	f7fe fc9c 	bl	800129c <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	2b02      	cmp	r3, #2
 800296c:	d901      	bls.n	8002972 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800296e:	2303      	movs	r3, #3
 8002970:	e193      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002972:	4b1b      	ldr	r3, [pc, #108]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f003 0302 	and.w	r3, r3, #2
 800297a:	2b00      	cmp	r3, #0
 800297c:	d1f0      	bne.n	8002960 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	f003 0308 	and.w	r3, r3, #8
 8002986:	2b00      	cmp	r3, #0
 8002988:	d036      	beq.n	80029f8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	695b      	ldr	r3, [r3, #20]
 800298e:	2b00      	cmp	r3, #0
 8002990:	d016      	beq.n	80029c0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002992:	4b15      	ldr	r3, [pc, #84]	@ (80029e8 <HAL_RCC_OscConfig+0x27c>)
 8002994:	2201      	movs	r2, #1
 8002996:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002998:	f7fe fc80 	bl	800129c <HAL_GetTick>
 800299c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800299e:	e008      	b.n	80029b2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029a0:	f7fe fc7c 	bl	800129c <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	1ad3      	subs	r3, r2, r3
 80029aa:	2b02      	cmp	r3, #2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e173      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b2:	4b0b      	ldr	r3, [pc, #44]	@ (80029e0 <HAL_RCC_OscConfig+0x274>)
 80029b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029b6:	f003 0302 	and.w	r3, r3, #2
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d0f0      	beq.n	80029a0 <HAL_RCC_OscConfig+0x234>
 80029be:	e01b      	b.n	80029f8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029c0:	4b09      	ldr	r3, [pc, #36]	@ (80029e8 <HAL_RCC_OscConfig+0x27c>)
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029c6:	f7fe fc69 	bl	800129c <HAL_GetTick>
 80029ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029cc:	e00e      	b.n	80029ec <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029ce:	f7fe fc65 	bl	800129c <HAL_GetTick>
 80029d2:	4602      	mov	r2, r0
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	1ad3      	subs	r3, r2, r3
 80029d8:	2b02      	cmp	r3, #2
 80029da:	d907      	bls.n	80029ec <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80029dc:	2303      	movs	r3, #3
 80029de:	e15c      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
 80029e0:	40023800 	.word	0x40023800
 80029e4:	42470000 	.word	0x42470000
 80029e8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029ec:	4b8a      	ldr	r3, [pc, #552]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 80029ee:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029f0:	f003 0302 	and.w	r3, r3, #2
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d1ea      	bne.n	80029ce <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f003 0304 	and.w	r3, r3, #4
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	f000 8097 	beq.w	8002b34 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a06:	2300      	movs	r3, #0
 8002a08:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a0a:	4b83      	ldr	r3, [pc, #524]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a0e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d10f      	bne.n	8002a36 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a16:	2300      	movs	r3, #0
 8002a18:	60bb      	str	r3, [r7, #8]
 8002a1a:	4b7f      	ldr	r3, [pc, #508]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a1e:	4a7e      	ldr	r2, [pc, #504]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a24:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a26:	4b7c      	ldr	r3, [pc, #496]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a2e:	60bb      	str	r3, [r7, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a32:	2301      	movs	r3, #1
 8002a34:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a36:	4b79      	ldr	r3, [pc, #484]	@ (8002c1c <HAL_RCC_OscConfig+0x4b0>)
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d118      	bne.n	8002a74 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a42:	4b76      	ldr	r3, [pc, #472]	@ (8002c1c <HAL_RCC_OscConfig+0x4b0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4a75      	ldr	r2, [pc, #468]	@ (8002c1c <HAL_RCC_OscConfig+0x4b0>)
 8002a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a4e:	f7fe fc25 	bl	800129c <HAL_GetTick>
 8002a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a54:	e008      	b.n	8002a68 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a56:	f7fe fc21 	bl	800129c <HAL_GetTick>
 8002a5a:	4602      	mov	r2, r0
 8002a5c:	693b      	ldr	r3, [r7, #16]
 8002a5e:	1ad3      	subs	r3, r2, r3
 8002a60:	2b02      	cmp	r3, #2
 8002a62:	d901      	bls.n	8002a68 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002a64:	2303      	movs	r3, #3
 8002a66:	e118      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a68:	4b6c      	ldr	r3, [pc, #432]	@ (8002c1c <HAL_RCC_OscConfig+0x4b0>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d0f0      	beq.n	8002a56 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	2b01      	cmp	r3, #1
 8002a7a:	d106      	bne.n	8002a8a <HAL_RCC_OscConfig+0x31e>
 8002a7c:	4b66      	ldr	r3, [pc, #408]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a7e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a80:	4a65      	ldr	r2, [pc, #404]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a82:	f043 0301 	orr.w	r3, r3, #1
 8002a86:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a88:	e01c      	b.n	8002ac4 <HAL_RCC_OscConfig+0x358>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	689b      	ldr	r3, [r3, #8]
 8002a8e:	2b05      	cmp	r3, #5
 8002a90:	d10c      	bne.n	8002aac <HAL_RCC_OscConfig+0x340>
 8002a92:	4b61      	ldr	r3, [pc, #388]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a96:	4a60      	ldr	r2, [pc, #384]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002a98:	f043 0304 	orr.w	r3, r3, #4
 8002a9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002a9e:	4b5e      	ldr	r3, [pc, #376]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002aa0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aa2:	4a5d      	ldr	r2, [pc, #372]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002aa4:	f043 0301 	orr.w	r3, r3, #1
 8002aa8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aaa:	e00b      	b.n	8002ac4 <HAL_RCC_OscConfig+0x358>
 8002aac:	4b5a      	ldr	r3, [pc, #360]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002aae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ab0:	4a59      	ldr	r2, [pc, #356]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002ab2:	f023 0301 	bic.w	r3, r3, #1
 8002ab6:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ab8:	4b57      	ldr	r3, [pc, #348]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002aba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002abc:	4a56      	ldr	r2, [pc, #344]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002abe:	f023 0304 	bic.w	r3, r3, #4
 8002ac2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	689b      	ldr	r3, [r3, #8]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d015      	beq.n	8002af8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002acc:	f7fe fbe6 	bl	800129c <HAL_GetTick>
 8002ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ad2:	e00a      	b.n	8002aea <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ad4:	f7fe fbe2 	bl	800129c <HAL_GetTick>
 8002ad8:	4602      	mov	r2, r0
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	1ad3      	subs	r3, r2, r3
 8002ade:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	d901      	bls.n	8002aea <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	e0d7      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aea:	4b4b      	ldr	r3, [pc, #300]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002aec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aee:	f003 0302 	and.w	r3, r3, #2
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d0ee      	beq.n	8002ad4 <HAL_RCC_OscConfig+0x368>
 8002af6:	e014      	b.n	8002b22 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002af8:	f7fe fbd0 	bl	800129c <HAL_GetTick>
 8002afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002afe:	e00a      	b.n	8002b16 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b00:	f7fe fbcc 	bl	800129c <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e0c1      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b16:	4b40      	ldr	r3, [pc, #256]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002b18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1a:	f003 0302 	and.w	r3, r3, #2
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d1ee      	bne.n	8002b00 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b22:	7dfb      	ldrb	r3, [r7, #23]
 8002b24:	2b01      	cmp	r3, #1
 8002b26:	d105      	bne.n	8002b34 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b28:	4b3b      	ldr	r3, [pc, #236]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b2c:	4a3a      	ldr	r2, [pc, #232]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002b2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b32:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	699b      	ldr	r3, [r3, #24]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	f000 80ad 	beq.w	8002c98 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b3e:	4b36      	ldr	r3, [pc, #216]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f003 030c 	and.w	r3, r3, #12
 8002b46:	2b08      	cmp	r3, #8
 8002b48:	d060      	beq.n	8002c0c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	699b      	ldr	r3, [r3, #24]
 8002b4e:	2b02      	cmp	r3, #2
 8002b50:	d145      	bne.n	8002bde <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b52:	4b33      	ldr	r3, [pc, #204]	@ (8002c20 <HAL_RCC_OscConfig+0x4b4>)
 8002b54:	2200      	movs	r2, #0
 8002b56:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b58:	f7fe fba0 	bl	800129c <HAL_GetTick>
 8002b5c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b5e:	e008      	b.n	8002b72 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b60:	f7fe fb9c 	bl	800129c <HAL_GetTick>
 8002b64:	4602      	mov	r2, r0
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	1ad3      	subs	r3, r2, r3
 8002b6a:	2b02      	cmp	r3, #2
 8002b6c:	d901      	bls.n	8002b72 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e093      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b72:	4b29      	ldr	r3, [pc, #164]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d1f0      	bne.n	8002b60 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	69da      	ldr	r2, [r3, #28]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a1b      	ldr	r3, [r3, #32]
 8002b86:	431a      	orrs	r2, r3
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b8c:	019b      	lsls	r3, r3, #6
 8002b8e:	431a      	orrs	r2, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b94:	085b      	lsrs	r3, r3, #1
 8002b96:	3b01      	subs	r3, #1
 8002b98:	041b      	lsls	r3, r3, #16
 8002b9a:	431a      	orrs	r2, r3
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ba0:	061b      	lsls	r3, r3, #24
 8002ba2:	431a      	orrs	r2, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ba8:	071b      	lsls	r3, r3, #28
 8002baa:	491b      	ldr	r1, [pc, #108]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002bac:	4313      	orrs	r3, r2
 8002bae:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bb0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c20 <HAL_RCC_OscConfig+0x4b4>)
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bb6:	f7fe fb71 	bl	800129c <HAL_GetTick>
 8002bba:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bbc:	e008      	b.n	8002bd0 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bbe:	f7fe fb6d 	bl	800129c <HAL_GetTick>
 8002bc2:	4602      	mov	r2, r0
 8002bc4:	693b      	ldr	r3, [r7, #16]
 8002bc6:	1ad3      	subs	r3, r2, r3
 8002bc8:	2b02      	cmp	r3, #2
 8002bca:	d901      	bls.n	8002bd0 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002bcc:	2303      	movs	r3, #3
 8002bce:	e064      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bd0:	4b11      	ldr	r3, [pc, #68]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d0f0      	beq.n	8002bbe <HAL_RCC_OscConfig+0x452>
 8002bdc:	e05c      	b.n	8002c98 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bde:	4b10      	ldr	r3, [pc, #64]	@ (8002c20 <HAL_RCC_OscConfig+0x4b4>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002be4:	f7fe fb5a 	bl	800129c <HAL_GetTick>
 8002be8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bea:	e008      	b.n	8002bfe <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bec:	f7fe fb56 	bl	800129c <HAL_GetTick>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	1ad3      	subs	r3, r2, r3
 8002bf6:	2b02      	cmp	r3, #2
 8002bf8:	d901      	bls.n	8002bfe <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e04d      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfe:	4b06      	ldr	r3, [pc, #24]	@ (8002c18 <HAL_RCC_OscConfig+0x4ac>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d1f0      	bne.n	8002bec <HAL_RCC_OscConfig+0x480>
 8002c0a:	e045      	b.n	8002c98 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	699b      	ldr	r3, [r3, #24]
 8002c10:	2b01      	cmp	r3, #1
 8002c12:	d107      	bne.n	8002c24 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002c14:	2301      	movs	r3, #1
 8002c16:	e040      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
 8002c18:	40023800 	.word	0x40023800
 8002c1c:	40007000 	.word	0x40007000
 8002c20:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c24:	4b1f      	ldr	r3, [pc, #124]	@ (8002ca4 <HAL_RCC_OscConfig+0x538>)
 8002c26:	685b      	ldr	r3, [r3, #4]
 8002c28:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	699b      	ldr	r3, [r3, #24]
 8002c2e:	2b01      	cmp	r3, #1
 8002c30:	d030      	beq.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c3c:	429a      	cmp	r2, r3
 8002c3e:	d129      	bne.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c4a:	429a      	cmp	r2, r3
 8002c4c:	d122      	bne.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c4e:	68fa      	ldr	r2, [r7, #12]
 8002c50:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c54:	4013      	ands	r3, r2
 8002c56:	687a      	ldr	r2, [r7, #4]
 8002c58:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c5a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d119      	bne.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c6a:	085b      	lsrs	r3, r3, #1
 8002c6c:	3b01      	subs	r3, #1
 8002c6e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c70:	429a      	cmp	r2, r3
 8002c72:	d10f      	bne.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c7e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d107      	bne.n	8002c94 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c8e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d001      	beq.n	8002c98 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e000      	b.n	8002c9a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3718      	adds	r7, #24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40023800 	.word	0x40023800

08002ca8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cb6:	2301      	movs	r3, #1
 8002cb8:	e041      	b.n	8002d3e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002cc0:	b2db      	uxtb	r3, r3
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d106      	bne.n	8002cd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7fd ffee 	bl	8000cb0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2202      	movs	r2, #2
 8002cd8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681a      	ldr	r2, [r3, #0]
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3304      	adds	r3, #4
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	4610      	mov	r0, r2
 8002ce8:	f000 fa10 	bl	800310c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	2201      	movs	r2, #1
 8002cf0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	2201      	movs	r2, #1
 8002cf8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2201      	movs	r2, #1
 8002d00:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2201      	movs	r2, #1
 8002d08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2201      	movs	r2, #1
 8002d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	2201      	movs	r2, #1
 8002d18:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2201      	movs	r2, #1
 8002d20:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2201      	movs	r2, #1
 8002d28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	2201      	movs	r2, #1
 8002d30:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2201      	movs	r2, #1
 8002d38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d3c:	2300      	movs	r3, #0
}
 8002d3e:	4618      	mov	r0, r3
 8002d40:	3708      	adds	r7, #8
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd80      	pop	{r7, pc}

08002d46 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b082      	sub	sp, #8
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d101      	bne.n	8002d58 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002d54:	2301      	movs	r3, #1
 8002d56:	e041      	b.n	8002ddc <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d106      	bne.n	8002d72 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2200      	movs	r2, #0
 8002d68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002d6c:	6878      	ldr	r0, [r7, #4]
 8002d6e:	f000 f839 	bl	8002de4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	2202      	movs	r2, #2
 8002d76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	3304      	adds	r3, #4
 8002d82:	4619      	mov	r1, r3
 8002d84:	4610      	mov	r0, r2
 8002d86:	f000 f9c1 	bl	800310c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2201      	movs	r2, #1
 8002d8e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2201      	movs	r2, #1
 8002d96:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2201      	movs	r2, #1
 8002da6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2201      	movs	r2, #1
 8002dae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	2201      	movs	r2, #1
 8002db6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2201      	movs	r2, #1
 8002dbe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2201      	movs	r2, #1
 8002dc6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2201      	movs	r2, #1
 8002dce:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002dda:	2300      	movs	r3, #0
}
 8002ddc:	4618      	mov	r0, r3
 8002dde:	3708      	adds	r7, #8
 8002de0:	46bd      	mov	sp, r7
 8002de2:	bd80      	pop	{r7, pc}

08002de4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b083      	sub	sp, #12
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002dec:	bf00      	nop
 8002dee:	370c      	adds	r7, #12
 8002df0:	46bd      	mov	sp, r7
 8002df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df6:	4770      	bx	lr

08002df8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b086      	sub	sp, #24
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	60f8      	str	r0, [r7, #12]
 8002e00:	60b9      	str	r1, [r7, #8]
 8002e02:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002e04:	2300      	movs	r3, #0
 8002e06:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e0e:	2b01      	cmp	r3, #1
 8002e10:	d101      	bne.n	8002e16 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8002e12:	2302      	movs	r3, #2
 8002e14:	e0ae      	b.n	8002f74 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2201      	movs	r2, #1
 8002e1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2b0c      	cmp	r3, #12
 8002e22:	f200 809f 	bhi.w	8002f64 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8002e26:	a201      	add	r2, pc, #4	@ (adr r2, 8002e2c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8002e28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e2c:	08002e61 	.word	0x08002e61
 8002e30:	08002f65 	.word	0x08002f65
 8002e34:	08002f65 	.word	0x08002f65
 8002e38:	08002f65 	.word	0x08002f65
 8002e3c:	08002ea1 	.word	0x08002ea1
 8002e40:	08002f65 	.word	0x08002f65
 8002e44:	08002f65 	.word	0x08002f65
 8002e48:	08002f65 	.word	0x08002f65
 8002e4c:	08002ee3 	.word	0x08002ee3
 8002e50:	08002f65 	.word	0x08002f65
 8002e54:	08002f65 	.word	0x08002f65
 8002e58:	08002f65 	.word	0x08002f65
 8002e5c:	08002f23 	.word	0x08002f23
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	68b9      	ldr	r1, [r7, #8]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f000 f9fc 	bl	8003264 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	699a      	ldr	r2, [r3, #24]
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	f042 0208 	orr.w	r2, r2, #8
 8002e7a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	699a      	ldr	r2, [r3, #24]
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f022 0204 	bic.w	r2, r2, #4
 8002e8a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	6999      	ldr	r1, [r3, #24]
 8002e92:	68bb      	ldr	r3, [r7, #8]
 8002e94:	691a      	ldr	r2, [r3, #16]
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	430a      	orrs	r2, r1
 8002e9c:	619a      	str	r2, [r3, #24]
      break;
 8002e9e:	e064      	b.n	8002f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	68b9      	ldr	r1, [r7, #8]
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	f000 fa4c 	bl	8003344 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	699a      	ldr	r2, [r3, #24]
 8002eb2:	68fb      	ldr	r3, [r7, #12]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002eba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002ebc:	68fb      	ldr	r3, [r7, #12]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	699a      	ldr	r2, [r3, #24]
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002eca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	6999      	ldr	r1, [r3, #24]
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	691b      	ldr	r3, [r3, #16]
 8002ed6:	021a      	lsls	r2, r3, #8
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	430a      	orrs	r2, r1
 8002ede:	619a      	str	r2, [r3, #24]
      break;
 8002ee0:	e043      	b.n	8002f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	68b9      	ldr	r1, [r7, #8]
 8002ee8:	4618      	mov	r0, r3
 8002eea:	f000 faa1 	bl	8003430 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	69da      	ldr	r2, [r3, #28]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f042 0208 	orr.w	r2, r2, #8
 8002efc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	69da      	ldr	r2, [r3, #28]
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	f022 0204 	bic.w	r2, r2, #4
 8002f0c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	69d9      	ldr	r1, [r3, #28]
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	691a      	ldr	r2, [r3, #16]
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	430a      	orrs	r2, r1
 8002f1e:	61da      	str	r2, [r3, #28]
      break;
 8002f20:	e023      	b.n	8002f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68b9      	ldr	r1, [r7, #8]
 8002f28:	4618      	mov	r0, r3
 8002f2a:	f000 faf5 	bl	8003518 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	69da      	ldr	r2, [r3, #28]
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002f3c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	69da      	ldr	r2, [r3, #28]
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002f4c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	69d9      	ldr	r1, [r3, #28]
 8002f54:	68bb      	ldr	r3, [r7, #8]
 8002f56:	691b      	ldr	r3, [r3, #16]
 8002f58:	021a      	lsls	r2, r3, #8
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	430a      	orrs	r2, r1
 8002f60:	61da      	str	r2, [r3, #28]
      break;
 8002f62:	e002      	b.n	8002f6a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8002f64:	2301      	movs	r3, #1
 8002f66:	75fb      	strb	r3, [r7, #23]
      break;
 8002f68:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002f72:	7dfb      	ldrb	r3, [r7, #23]
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	3718      	adds	r7, #24
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	bd80      	pop	{r7, pc}

08002f7c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002f7c:	b580      	push	{r7, lr}
 8002f7e:	b084      	sub	sp, #16
 8002f80:	af00      	add	r7, sp, #0
 8002f82:	6078      	str	r0, [r7, #4]
 8002f84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f86:	2300      	movs	r3, #0
 8002f88:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d101      	bne.n	8002f98 <HAL_TIM_ConfigClockSource+0x1c>
 8002f94:	2302      	movs	r3, #2
 8002f96:	e0b4      	b.n	8003102 <HAL_TIM_ConfigClockSource+0x186>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2201      	movs	r2, #1
 8002f9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2202      	movs	r2, #2
 8002fa4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002fb0:	68bb      	ldr	r3, [r7, #8]
 8002fb2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002fb6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002fb8:	68bb      	ldr	r3, [r7, #8]
 8002fba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002fbe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	68ba      	ldr	r2, [r7, #8]
 8002fc6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002fc8:	683b      	ldr	r3, [r7, #0]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fd0:	d03e      	beq.n	8003050 <HAL_TIM_ConfigClockSource+0xd4>
 8002fd2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002fd6:	f200 8087 	bhi.w	80030e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fde:	f000 8086 	beq.w	80030ee <HAL_TIM_ConfigClockSource+0x172>
 8002fe2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002fe6:	d87f      	bhi.n	80030e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002fe8:	2b70      	cmp	r3, #112	@ 0x70
 8002fea:	d01a      	beq.n	8003022 <HAL_TIM_ConfigClockSource+0xa6>
 8002fec:	2b70      	cmp	r3, #112	@ 0x70
 8002fee:	d87b      	bhi.n	80030e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002ff0:	2b60      	cmp	r3, #96	@ 0x60
 8002ff2:	d050      	beq.n	8003096 <HAL_TIM_ConfigClockSource+0x11a>
 8002ff4:	2b60      	cmp	r3, #96	@ 0x60
 8002ff6:	d877      	bhi.n	80030e8 <HAL_TIM_ConfigClockSource+0x16c>
 8002ff8:	2b50      	cmp	r3, #80	@ 0x50
 8002ffa:	d03c      	beq.n	8003076 <HAL_TIM_ConfigClockSource+0xfa>
 8002ffc:	2b50      	cmp	r3, #80	@ 0x50
 8002ffe:	d873      	bhi.n	80030e8 <HAL_TIM_ConfigClockSource+0x16c>
 8003000:	2b40      	cmp	r3, #64	@ 0x40
 8003002:	d058      	beq.n	80030b6 <HAL_TIM_ConfigClockSource+0x13a>
 8003004:	2b40      	cmp	r3, #64	@ 0x40
 8003006:	d86f      	bhi.n	80030e8 <HAL_TIM_ConfigClockSource+0x16c>
 8003008:	2b30      	cmp	r3, #48	@ 0x30
 800300a:	d064      	beq.n	80030d6 <HAL_TIM_ConfigClockSource+0x15a>
 800300c:	2b30      	cmp	r3, #48	@ 0x30
 800300e:	d86b      	bhi.n	80030e8 <HAL_TIM_ConfigClockSource+0x16c>
 8003010:	2b20      	cmp	r3, #32
 8003012:	d060      	beq.n	80030d6 <HAL_TIM_ConfigClockSource+0x15a>
 8003014:	2b20      	cmp	r3, #32
 8003016:	d867      	bhi.n	80030e8 <HAL_TIM_ConfigClockSource+0x16c>
 8003018:	2b00      	cmp	r3, #0
 800301a:	d05c      	beq.n	80030d6 <HAL_TIM_ConfigClockSource+0x15a>
 800301c:	2b10      	cmp	r3, #16
 800301e:	d05a      	beq.n	80030d6 <HAL_TIM_ConfigClockSource+0x15a>
 8003020:	e062      	b.n	80030e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003026:	683b      	ldr	r3, [r7, #0]
 8003028:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800302a:	683b      	ldr	r3, [r7, #0]
 800302c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003032:	f000 fb41 	bl	80036b8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800303e:	68bb      	ldr	r3, [r7, #8]
 8003040:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003044:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	68ba      	ldr	r2, [r7, #8]
 800304c:	609a      	str	r2, [r3, #8]
      break;
 800304e:	e04f      	b.n	80030f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003058:	683b      	ldr	r3, [r7, #0]
 800305a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003060:	f000 fb2a 	bl	80036b8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003072:	609a      	str	r2, [r3, #8]
      break;
 8003074:	e03c      	b.n	80030f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800307a:	683b      	ldr	r3, [r7, #0]
 800307c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800307e:	683b      	ldr	r3, [r7, #0]
 8003080:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003082:	461a      	mov	r2, r3
 8003084:	f000 fa9e 	bl	80035c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2150      	movs	r1, #80	@ 0x50
 800308e:	4618      	mov	r0, r3
 8003090:	f000 faf7 	bl	8003682 <TIM_ITRx_SetConfig>
      break;
 8003094:	e02c      	b.n	80030f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80030a2:	461a      	mov	r2, r3
 80030a4:	f000 fabd 	bl	8003622 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2160      	movs	r1, #96	@ 0x60
 80030ae:	4618      	mov	r0, r3
 80030b0:	f000 fae7 	bl	8003682 <TIM_ITRx_SetConfig>
      break;
 80030b4:	e01c      	b.n	80030f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80030c2:	461a      	mov	r2, r3
 80030c4:	f000 fa7e 	bl	80035c4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2140      	movs	r1, #64	@ 0x40
 80030ce:	4618      	mov	r0, r3
 80030d0:	f000 fad7 	bl	8003682 <TIM_ITRx_SetConfig>
      break;
 80030d4:	e00c      	b.n	80030f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	683b      	ldr	r3, [r7, #0]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4619      	mov	r1, r3
 80030e0:	4610      	mov	r0, r2
 80030e2:	f000 face 	bl	8003682 <TIM_ITRx_SetConfig>
      break;
 80030e6:	e003      	b.n	80030f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80030e8:	2301      	movs	r3, #1
 80030ea:	73fb      	strb	r3, [r7, #15]
      break;
 80030ec:	e000      	b.n	80030f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80030ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2201      	movs	r2, #1
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003100:	7bfb      	ldrb	r3, [r7, #15]
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
	...

0800310c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800310c:	b480      	push	{r7}
 800310e:	b085      	sub	sp, #20
 8003110:	af00      	add	r7, sp, #0
 8003112:	6078      	str	r0, [r7, #4]
 8003114:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	4a46      	ldr	r2, [pc, #280]	@ (8003238 <TIM_Base_SetConfig+0x12c>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d013      	beq.n	800314c <TIM_Base_SetConfig+0x40>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800312a:	d00f      	beq.n	800314c <TIM_Base_SetConfig+0x40>
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	4a43      	ldr	r2, [pc, #268]	@ (800323c <TIM_Base_SetConfig+0x130>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d00b      	beq.n	800314c <TIM_Base_SetConfig+0x40>
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	4a42      	ldr	r2, [pc, #264]	@ (8003240 <TIM_Base_SetConfig+0x134>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d007      	beq.n	800314c <TIM_Base_SetConfig+0x40>
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	4a41      	ldr	r2, [pc, #260]	@ (8003244 <TIM_Base_SetConfig+0x138>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d003      	beq.n	800314c <TIM_Base_SetConfig+0x40>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	4a40      	ldr	r2, [pc, #256]	@ (8003248 <TIM_Base_SetConfig+0x13c>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d108      	bne.n	800315e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003152:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	4313      	orrs	r3, r2
 800315c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	4a35      	ldr	r2, [pc, #212]	@ (8003238 <TIM_Base_SetConfig+0x12c>)
 8003162:	4293      	cmp	r3, r2
 8003164:	d02b      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800316c:	d027      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	4a32      	ldr	r2, [pc, #200]	@ (800323c <TIM_Base_SetConfig+0x130>)
 8003172:	4293      	cmp	r3, r2
 8003174:	d023      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	4a31      	ldr	r2, [pc, #196]	@ (8003240 <TIM_Base_SetConfig+0x134>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d01f      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4a30      	ldr	r2, [pc, #192]	@ (8003244 <TIM_Base_SetConfig+0x138>)
 8003182:	4293      	cmp	r3, r2
 8003184:	d01b      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	4a2f      	ldr	r2, [pc, #188]	@ (8003248 <TIM_Base_SetConfig+0x13c>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d017      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a2e      	ldr	r2, [pc, #184]	@ (800324c <TIM_Base_SetConfig+0x140>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d013      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a2d      	ldr	r2, [pc, #180]	@ (8003250 <TIM_Base_SetConfig+0x144>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d00f      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a2c      	ldr	r2, [pc, #176]	@ (8003254 <TIM_Base_SetConfig+0x148>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d00b      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a2b      	ldr	r2, [pc, #172]	@ (8003258 <TIM_Base_SetConfig+0x14c>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d007      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a2a      	ldr	r2, [pc, #168]	@ (800325c <TIM_Base_SetConfig+0x150>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d003      	beq.n	80031be <TIM_Base_SetConfig+0xb2>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a29      	ldr	r2, [pc, #164]	@ (8003260 <TIM_Base_SetConfig+0x154>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d108      	bne.n	80031d0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80031c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80031c6:	683b      	ldr	r3, [r7, #0]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	68fa      	ldr	r2, [r7, #12]
 80031cc:	4313      	orrs	r3, r2
 80031ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80031d6:	683b      	ldr	r3, [r7, #0]
 80031d8:	695b      	ldr	r3, [r3, #20]
 80031da:	4313      	orrs	r3, r2
 80031dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	68fa      	ldr	r2, [r7, #12]
 80031e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80031e4:	683b      	ldr	r3, [r7, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	4a10      	ldr	r2, [pc, #64]	@ (8003238 <TIM_Base_SetConfig+0x12c>)
 80031f8:	4293      	cmp	r3, r2
 80031fa:	d003      	beq.n	8003204 <TIM_Base_SetConfig+0xf8>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	4a12      	ldr	r2, [pc, #72]	@ (8003248 <TIM_Base_SetConfig+0x13c>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d103      	bne.n	800320c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003204:	683b      	ldr	r3, [r7, #0]
 8003206:	691a      	ldr	r2, [r3, #16]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	691b      	ldr	r3, [r3, #16]
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	2b01      	cmp	r3, #1
 800321c:	d105      	bne.n	800322a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	691b      	ldr	r3, [r3, #16]
 8003222:	f023 0201 	bic.w	r2, r3, #1
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	611a      	str	r2, [r3, #16]
  }
}
 800322a:	bf00      	nop
 800322c:	3714      	adds	r7, #20
 800322e:	46bd      	mov	sp, r7
 8003230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003234:	4770      	bx	lr
 8003236:	bf00      	nop
 8003238:	40010000 	.word	0x40010000
 800323c:	40000400 	.word	0x40000400
 8003240:	40000800 	.word	0x40000800
 8003244:	40000c00 	.word	0x40000c00
 8003248:	40010400 	.word	0x40010400
 800324c:	40014000 	.word	0x40014000
 8003250:	40014400 	.word	0x40014400
 8003254:	40014800 	.word	0x40014800
 8003258:	40001800 	.word	0x40001800
 800325c:	40001c00 	.word	0x40001c00
 8003260:	40002000 	.word	0x40002000

08003264 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003264:	b480      	push	{r7}
 8003266:	b087      	sub	sp, #28
 8003268:	af00      	add	r7, sp, #0
 800326a:	6078      	str	r0, [r7, #4]
 800326c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6a1b      	ldr	r3, [r3, #32]
 8003272:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6a1b      	ldr	r3, [r3, #32]
 8003278:	f023 0201 	bic.w	r2, r3, #1
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	685b      	ldr	r3, [r3, #4]
 8003284:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	699b      	ldr	r3, [r3, #24]
 800328a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003292:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	f023 0303 	bic.w	r3, r3, #3
 800329a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	68fa      	ldr	r2, [r7, #12]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80032a6:	697b      	ldr	r3, [r7, #20]
 80032a8:	f023 0302 	bic.w	r3, r3, #2
 80032ac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80032ae:	683b      	ldr	r3, [r7, #0]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	697a      	ldr	r2, [r7, #20]
 80032b4:	4313      	orrs	r3, r2
 80032b6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4a20      	ldr	r2, [pc, #128]	@ (800333c <TIM_OC1_SetConfig+0xd8>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d003      	beq.n	80032c8 <TIM_OC1_SetConfig+0x64>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a1f      	ldr	r2, [pc, #124]	@ (8003340 <TIM_OC1_SetConfig+0xdc>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d10c      	bne.n	80032e2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80032c8:	697b      	ldr	r3, [r7, #20]
 80032ca:	f023 0308 	bic.w	r3, r3, #8
 80032ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80032d0:	683b      	ldr	r3, [r7, #0]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	697a      	ldr	r2, [r7, #20]
 80032d6:	4313      	orrs	r3, r2
 80032d8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80032da:	697b      	ldr	r3, [r7, #20]
 80032dc:	f023 0304 	bic.w	r3, r3, #4
 80032e0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	4a15      	ldr	r2, [pc, #84]	@ (800333c <TIM_OC1_SetConfig+0xd8>)
 80032e6:	4293      	cmp	r3, r2
 80032e8:	d003      	beq.n	80032f2 <TIM_OC1_SetConfig+0x8e>
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4a14      	ldr	r2, [pc, #80]	@ (8003340 <TIM_OC1_SetConfig+0xdc>)
 80032ee:	4293      	cmp	r3, r2
 80032f0:	d111      	bne.n	8003316 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80032f8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003300:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003302:	683b      	ldr	r3, [r7, #0]
 8003304:	695b      	ldr	r3, [r3, #20]
 8003306:	693a      	ldr	r2, [r7, #16]
 8003308:	4313      	orrs	r3, r2
 800330a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	699b      	ldr	r3, [r3, #24]
 8003310:	693a      	ldr	r2, [r7, #16]
 8003312:	4313      	orrs	r3, r2
 8003314:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	68fa      	ldr	r2, [r7, #12]
 8003320:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	685a      	ldr	r2, [r3, #4]
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	697a      	ldr	r2, [r7, #20]
 800332e:	621a      	str	r2, [r3, #32]
}
 8003330:	bf00      	nop
 8003332:	371c      	adds	r7, #28
 8003334:	46bd      	mov	sp, r7
 8003336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333a:	4770      	bx	lr
 800333c:	40010000 	.word	0x40010000
 8003340:	40010400 	.word	0x40010400

08003344 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003344:	b480      	push	{r7}
 8003346:	b087      	sub	sp, #28
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
 800334c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	6a1b      	ldr	r3, [r3, #32]
 8003352:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	6a1b      	ldr	r3, [r3, #32]
 8003358:	f023 0210 	bic.w	r2, r3, #16
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	699b      	ldr	r3, [r3, #24]
 800336a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003372:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800337a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	021b      	lsls	r3, r3, #8
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	4313      	orrs	r3, r2
 8003386:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003388:	697b      	ldr	r3, [r7, #20]
 800338a:	f023 0320 	bic.w	r3, r3, #32
 800338e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	689b      	ldr	r3, [r3, #8]
 8003394:	011b      	lsls	r3, r3, #4
 8003396:	697a      	ldr	r2, [r7, #20]
 8003398:	4313      	orrs	r3, r2
 800339a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	4a22      	ldr	r2, [pc, #136]	@ (8003428 <TIM_OC2_SetConfig+0xe4>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d003      	beq.n	80033ac <TIM_OC2_SetConfig+0x68>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	4a21      	ldr	r2, [pc, #132]	@ (800342c <TIM_OC2_SetConfig+0xe8>)
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d10d      	bne.n	80033c8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80033b2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	68db      	ldr	r3, [r3, #12]
 80033b8:	011b      	lsls	r3, r3, #4
 80033ba:	697a      	ldr	r2, [r7, #20]
 80033bc:	4313      	orrs	r3, r2
 80033be:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80033c0:	697b      	ldr	r3, [r7, #20]
 80033c2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80033c6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	4a17      	ldr	r2, [pc, #92]	@ (8003428 <TIM_OC2_SetConfig+0xe4>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d003      	beq.n	80033d8 <TIM_OC2_SetConfig+0x94>
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	4a16      	ldr	r2, [pc, #88]	@ (800342c <TIM_OC2_SetConfig+0xe8>)
 80033d4:	4293      	cmp	r3, r2
 80033d6:	d113      	bne.n	8003400 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80033de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80033e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80033e8:	683b      	ldr	r3, [r7, #0]
 80033ea:	695b      	ldr	r3, [r3, #20]
 80033ec:	009b      	lsls	r3, r3, #2
 80033ee:	693a      	ldr	r2, [r7, #16]
 80033f0:	4313      	orrs	r3, r2
 80033f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80033f4:	683b      	ldr	r3, [r7, #0]
 80033f6:	699b      	ldr	r3, [r3, #24]
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	693a      	ldr	r2, [r7, #16]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	693a      	ldr	r2, [r7, #16]
 8003404:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	68fa      	ldr	r2, [r7, #12]
 800340a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	685a      	ldr	r2, [r3, #4]
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	697a      	ldr	r2, [r7, #20]
 8003418:	621a      	str	r2, [r3, #32]
}
 800341a:	bf00      	nop
 800341c:	371c      	adds	r7, #28
 800341e:	46bd      	mov	sp, r7
 8003420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003424:	4770      	bx	lr
 8003426:	bf00      	nop
 8003428:	40010000 	.word	0x40010000
 800342c:	40010400 	.word	0x40010400

08003430 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003430:	b480      	push	{r7}
 8003432:	b087      	sub	sp, #28
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a1b      	ldr	r3, [r3, #32]
 8003444:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	69db      	ldr	r3, [r3, #28]
 8003456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800345e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	f023 0303 	bic.w	r3, r3, #3
 8003466:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003468:	683b      	ldr	r3, [r7, #0]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	68fa      	ldr	r2, [r7, #12]
 800346e:	4313      	orrs	r3, r2
 8003470:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003472:	697b      	ldr	r3, [r7, #20]
 8003474:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003478:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	021b      	lsls	r3, r3, #8
 8003480:	697a      	ldr	r2, [r7, #20]
 8003482:	4313      	orrs	r3, r2
 8003484:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	4a21      	ldr	r2, [pc, #132]	@ (8003510 <TIM_OC3_SetConfig+0xe0>)
 800348a:	4293      	cmp	r3, r2
 800348c:	d003      	beq.n	8003496 <TIM_OC3_SetConfig+0x66>
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	4a20      	ldr	r2, [pc, #128]	@ (8003514 <TIM_OC3_SetConfig+0xe4>)
 8003492:	4293      	cmp	r3, r2
 8003494:	d10d      	bne.n	80034b2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003496:	697b      	ldr	r3, [r7, #20]
 8003498:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800349c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	68db      	ldr	r3, [r3, #12]
 80034a2:	021b      	lsls	r3, r3, #8
 80034a4:	697a      	ldr	r2, [r7, #20]
 80034a6:	4313      	orrs	r3, r2
 80034a8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80034aa:	697b      	ldr	r3, [r7, #20]
 80034ac:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80034b0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	4a16      	ldr	r2, [pc, #88]	@ (8003510 <TIM_OC3_SetConfig+0xe0>)
 80034b6:	4293      	cmp	r3, r2
 80034b8:	d003      	beq.n	80034c2 <TIM_OC3_SetConfig+0x92>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	4a15      	ldr	r2, [pc, #84]	@ (8003514 <TIM_OC3_SetConfig+0xe4>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d113      	bne.n	80034ea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80034c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80034d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80034d2:	683b      	ldr	r3, [r7, #0]
 80034d4:	695b      	ldr	r3, [r3, #20]
 80034d6:	011b      	lsls	r3, r3, #4
 80034d8:	693a      	ldr	r2, [r7, #16]
 80034da:	4313      	orrs	r3, r2
 80034dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	011b      	lsls	r3, r3, #4
 80034e4:	693a      	ldr	r2, [r7, #16]
 80034e6:	4313      	orrs	r3, r2
 80034e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	693a      	ldr	r2, [r7, #16]
 80034ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	68fa      	ldr	r2, [r7, #12]
 80034f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	685a      	ldr	r2, [r3, #4]
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	697a      	ldr	r2, [r7, #20]
 8003502:	621a      	str	r2, [r3, #32]
}
 8003504:	bf00      	nop
 8003506:	371c      	adds	r7, #28
 8003508:	46bd      	mov	sp, r7
 800350a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350e:	4770      	bx	lr
 8003510:	40010000 	.word	0x40010000
 8003514:	40010400 	.word	0x40010400

08003518 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003518:	b480      	push	{r7}
 800351a:	b087      	sub	sp, #28
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	6a1b      	ldr	r3, [r3, #32]
 8003526:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6a1b      	ldr	r3, [r3, #32]
 800352c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	685b      	ldr	r3, [r3, #4]
 8003538:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	69db      	ldr	r3, [r3, #28]
 800353e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800354e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	021b      	lsls	r3, r3, #8
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	4313      	orrs	r3, r2
 800355a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800355c:	693b      	ldr	r3, [r7, #16]
 800355e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003562:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003564:	683b      	ldr	r3, [r7, #0]
 8003566:	689b      	ldr	r3, [r3, #8]
 8003568:	031b      	lsls	r3, r3, #12
 800356a:	693a      	ldr	r2, [r7, #16]
 800356c:	4313      	orrs	r3, r2
 800356e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	4a12      	ldr	r2, [pc, #72]	@ (80035bc <TIM_OC4_SetConfig+0xa4>)
 8003574:	4293      	cmp	r3, r2
 8003576:	d003      	beq.n	8003580 <TIM_OC4_SetConfig+0x68>
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	4a11      	ldr	r2, [pc, #68]	@ (80035c0 <TIM_OC4_SetConfig+0xa8>)
 800357c:	4293      	cmp	r3, r2
 800357e:	d109      	bne.n	8003594 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003580:	697b      	ldr	r3, [r7, #20]
 8003582:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003586:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	695b      	ldr	r3, [r3, #20]
 800358c:	019b      	lsls	r3, r3, #6
 800358e:	697a      	ldr	r2, [r7, #20]
 8003590:	4313      	orrs	r3, r2
 8003592:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	697a      	ldr	r2, [r7, #20]
 8003598:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	68fa      	ldr	r2, [r7, #12]
 800359e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	685a      	ldr	r2, [r3, #4]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	621a      	str	r2, [r3, #32]
}
 80035ae:	bf00      	nop
 80035b0:	371c      	adds	r7, #28
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	40010000 	.word	0x40010000
 80035c0:	40010400 	.word	0x40010400

080035c4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80035c4:	b480      	push	{r7}
 80035c6:	b087      	sub	sp, #28
 80035c8:	af00      	add	r7, sp, #0
 80035ca:	60f8      	str	r0, [r7, #12]
 80035cc:	60b9      	str	r1, [r7, #8]
 80035ce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	6a1b      	ldr	r3, [r3, #32]
 80035d4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	f023 0201 	bic.w	r2, r3, #1
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80035e2:	68fb      	ldr	r3, [r7, #12]
 80035e4:	699b      	ldr	r3, [r3, #24]
 80035e6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80035ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	011b      	lsls	r3, r3, #4
 80035f4:	693a      	ldr	r2, [r7, #16]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80035fa:	697b      	ldr	r3, [r7, #20]
 80035fc:	f023 030a 	bic.w	r3, r3, #10
 8003600:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003602:	697a      	ldr	r2, [r7, #20]
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	4313      	orrs	r3, r2
 8003608:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	693a      	ldr	r2, [r7, #16]
 800360e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	697a      	ldr	r2, [r7, #20]
 8003614:	621a      	str	r2, [r3, #32]
}
 8003616:	bf00      	nop
 8003618:	371c      	adds	r7, #28
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr

08003622 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003622:	b480      	push	{r7}
 8003624:	b087      	sub	sp, #28
 8003626:	af00      	add	r7, sp, #0
 8003628:	60f8      	str	r0, [r7, #12]
 800362a:	60b9      	str	r1, [r7, #8]
 800362c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	6a1b      	ldr	r3, [r3, #32]
 8003632:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	6a1b      	ldr	r3, [r3, #32]
 8003638:	f023 0210 	bic.w	r2, r3, #16
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	699b      	ldr	r3, [r3, #24]
 8003644:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800364c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	031b      	lsls	r3, r3, #12
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	4313      	orrs	r3, r2
 8003656:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003658:	697b      	ldr	r3, [r7, #20]
 800365a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800365e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	011b      	lsls	r3, r3, #4
 8003664:	697a      	ldr	r2, [r7, #20]
 8003666:	4313      	orrs	r3, r2
 8003668:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	693a      	ldr	r2, [r7, #16]
 800366e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	697a      	ldr	r2, [r7, #20]
 8003674:	621a      	str	r2, [r3, #32]
}
 8003676:	bf00      	nop
 8003678:	371c      	adds	r7, #28
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr

08003682 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003682:	b480      	push	{r7}
 8003684:	b085      	sub	sp, #20
 8003686:	af00      	add	r7, sp, #0
 8003688:	6078      	str	r0, [r7, #4]
 800368a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	689b      	ldr	r3, [r3, #8]
 8003690:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003698:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800369a:	683a      	ldr	r2, [r7, #0]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	4313      	orrs	r3, r2
 80036a0:	f043 0307 	orr.w	r3, r3, #7
 80036a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68fa      	ldr	r2, [r7, #12]
 80036aa:	609a      	str	r2, [r3, #8]
}
 80036ac:	bf00      	nop
 80036ae:	3714      	adds	r7, #20
 80036b0:	46bd      	mov	sp, r7
 80036b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b6:	4770      	bx	lr

080036b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b087      	sub	sp, #28
 80036bc:	af00      	add	r7, sp, #0
 80036be:	60f8      	str	r0, [r7, #12]
 80036c0:	60b9      	str	r1, [r7, #8]
 80036c2:	607a      	str	r2, [r7, #4]
 80036c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	021a      	lsls	r2, r3, #8
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	431a      	orrs	r2, r3
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	4313      	orrs	r3, r2
 80036e0:	697a      	ldr	r2, [r7, #20]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	697a      	ldr	r2, [r7, #20]
 80036ea:	609a      	str	r2, [r3, #8]
}
 80036ec:	bf00      	nop
 80036ee:	371c      	adds	r7, #28
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr

080036f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80036f8:	b480      	push	{r7}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
 8003700:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003708:	2b01      	cmp	r3, #1
 800370a:	d101      	bne.n	8003710 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800370c:	2302      	movs	r3, #2
 800370e:	e05a      	b.n	80037c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2201      	movs	r2, #1
 8003714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2202      	movs	r2, #2
 800371c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003736:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003738:	683b      	ldr	r3, [r7, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68fa      	ldr	r2, [r7, #12]
 800373e:	4313      	orrs	r3, r2
 8003740:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	68fa      	ldr	r2, [r7, #12]
 8003748:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4a21      	ldr	r2, [pc, #132]	@ (80037d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003750:	4293      	cmp	r3, r2
 8003752:	d022      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800375c:	d01d      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a1d      	ldr	r2, [pc, #116]	@ (80037d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003764:	4293      	cmp	r3, r2
 8003766:	d018      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	4a1b      	ldr	r2, [pc, #108]	@ (80037dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800376e:	4293      	cmp	r3, r2
 8003770:	d013      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a1a      	ldr	r2, [pc, #104]	@ (80037e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003778:	4293      	cmp	r3, r2
 800377a:	d00e      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a18      	ldr	r2, [pc, #96]	@ (80037e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003782:	4293      	cmp	r3, r2
 8003784:	d009      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	4a17      	ldr	r2, [pc, #92]	@ (80037e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800378c:	4293      	cmp	r3, r2
 800378e:	d004      	beq.n	800379a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a15      	ldr	r2, [pc, #84]	@ (80037ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003796:	4293      	cmp	r3, r2
 8003798:	d10c      	bne.n	80037b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800379a:	68bb      	ldr	r3, [r7, #8]
 800379c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80037a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	68ba      	ldr	r2, [r7, #8]
 80037a8:	4313      	orrs	r3, r2
 80037aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68ba      	ldr	r2, [r7, #8]
 80037b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2200      	movs	r2, #0
 80037c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80037c4:	2300      	movs	r3, #0
}
 80037c6:	4618      	mov	r0, r3
 80037c8:	3714      	adds	r7, #20
 80037ca:	46bd      	mov	sp, r7
 80037cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d0:	4770      	bx	lr
 80037d2:	bf00      	nop
 80037d4:	40010000 	.word	0x40010000
 80037d8:	40000400 	.word	0x40000400
 80037dc:	40000800 	.word	0x40000800
 80037e0:	40000c00 	.word	0x40000c00
 80037e4:	40010400 	.word	0x40010400
 80037e8:	40014000 	.word	0x40014000
 80037ec:	40001800 	.word	0x40001800

080037f0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b082      	sub	sp, #8
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80037fe:	2301      	movs	r3, #1
 8003800:	e042      	b.n	8003888 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003808:	b2db      	uxtb	r3, r3
 800380a:	2b00      	cmp	r3, #0
 800380c:	d106      	bne.n	800381c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f7fd fb0a 	bl	8000e30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2224      	movs	r2, #36	@ 0x24
 8003820:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	68da      	ldr	r2, [r3, #12]
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003832:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003834:	6878      	ldr	r0, [r7, #4]
 8003836:	f000 fe6b 	bl	8004510 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	691a      	ldr	r2, [r3, #16]
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003848:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	695a      	ldr	r2, [r3, #20]
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003858:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	68da      	ldr	r2, [r3, #12]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003868:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	2220      	movs	r2, #32
 8003874:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2220      	movs	r2, #32
 800387c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	2200      	movs	r2, #0
 8003884:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003886:	2300      	movs	r3, #0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	60f8      	str	r0, [r7, #12]
 8003898:	60b9      	str	r1, [r7, #8]
 800389a:	4613      	mov	r3, r2
 800389c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80038a4:	b2db      	uxtb	r3, r3
 80038a6:	2b20      	cmp	r3, #32
 80038a8:	d112      	bne.n	80038d0 <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80038aa:	68bb      	ldr	r3, [r7, #8]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d002      	beq.n	80038b6 <HAL_UART_Receive_DMA+0x26>
 80038b0:	88fb      	ldrh	r3, [r7, #6]
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d101      	bne.n	80038ba <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e00b      	b.n	80038d2 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	2200      	movs	r2, #0
 80038be:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80038c0:	88fb      	ldrh	r3, [r7, #6]
 80038c2:	461a      	mov	r2, r3
 80038c4:	68b9      	ldr	r1, [r7, #8]
 80038c6:	68f8      	ldr	r0, [r7, #12]
 80038c8:	f000 fbc2 	bl	8004050 <UART_Start_Receive_DMA>
 80038cc:	4603      	mov	r3, r0
 80038ce:	e000      	b.n	80038d2 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80038d0:	2302      	movs	r3, #2
  }
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	3710      	adds	r7, #16
 80038d6:	46bd      	mov	sp, r7
 80038d8:	bd80      	pop	{r7, pc}
	...

080038dc <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b0ba      	sub	sp, #232	@ 0xe8
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68db      	ldr	r3, [r3, #12]
 80038f4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8003902:	2300      	movs	r3, #0
 8003904:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003908:	2300      	movs	r3, #0
 800390a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800390e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003912:	f003 030f 	and.w	r3, r3, #15
 8003916:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800391a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800391e:	2b00      	cmp	r3, #0
 8003920:	d10f      	bne.n	8003942 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003926:	f003 0320 	and.w	r3, r3, #32
 800392a:	2b00      	cmp	r3, #0
 800392c:	d009      	beq.n	8003942 <HAL_UART_IRQHandler+0x66>
 800392e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003932:	f003 0320 	and.w	r3, r3, #32
 8003936:	2b00      	cmp	r3, #0
 8003938:	d003      	beq.n	8003942 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800393a:	6878      	ldr	r0, [r7, #4]
 800393c:	f000 fd29 	bl	8004392 <UART_Receive_IT>
      return;
 8003940:	e25b      	b.n	8003dfa <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003942:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003946:	2b00      	cmp	r3, #0
 8003948:	f000 80de 	beq.w	8003b08 <HAL_UART_IRQHandler+0x22c>
 800394c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	2b00      	cmp	r3, #0
 8003956:	d106      	bne.n	8003966 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003958:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800395c:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8003960:	2b00      	cmp	r3, #0
 8003962:	f000 80d1 	beq.w	8003b08 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800396a:	f003 0301 	and.w	r3, r3, #1
 800396e:	2b00      	cmp	r3, #0
 8003970:	d00b      	beq.n	800398a <HAL_UART_IRQHandler+0xae>
 8003972:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003976:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800397a:	2b00      	cmp	r3, #0
 800397c:	d005      	beq.n	800398a <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003982:	f043 0201 	orr.w	r2, r3, #1
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800398a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800398e:	f003 0304 	and.w	r3, r3, #4
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00b      	beq.n	80039ae <HAL_UART_IRQHandler+0xd2>
 8003996:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800399a:	f003 0301 	and.w	r3, r3, #1
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d005      	beq.n	80039ae <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039a6:	f043 0202 	orr.w	r2, r3, #2
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80039ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00b      	beq.n	80039d2 <HAL_UART_IRQHandler+0xf6>
 80039ba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039be:	f003 0301 	and.w	r3, r3, #1
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d005      	beq.n	80039d2 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ca:	f043 0204 	orr.w	r2, r3, #4
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80039d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80039d6:	f003 0308 	and.w	r3, r3, #8
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d011      	beq.n	8003a02 <HAL_UART_IRQHandler+0x126>
 80039de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80039e2:	f003 0320 	and.w	r3, r3, #32
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d105      	bne.n	80039f6 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80039ea:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80039ee:	f003 0301 	and.w	r3, r3, #1
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d005      	beq.n	8003a02 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039fa:	f043 0208 	orr.w	r2, r3, #8
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	f000 81f2 	beq.w	8003df0 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003a0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003a10:	f003 0320 	and.w	r3, r3, #32
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	d008      	beq.n	8003a2a <HAL_UART_IRQHandler+0x14e>
 8003a18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003a1c:	f003 0320 	and.w	r3, r3, #32
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d002      	beq.n	8003a2a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8003a24:	6878      	ldr	r0, [r7, #4]
 8003a26:	f000 fcb4 	bl	8004392 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	695b      	ldr	r3, [r3, #20]
 8003a30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a34:	2b40      	cmp	r3, #64	@ 0x40
 8003a36:	bf0c      	ite	eq
 8003a38:	2301      	moveq	r3, #1
 8003a3a:	2300      	movne	r3, #0
 8003a3c:	b2db      	uxtb	r3, r3
 8003a3e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a46:	f003 0308 	and.w	r3, r3, #8
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d103      	bne.n	8003a56 <HAL_UART_IRQHandler+0x17a>
 8003a4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d04f      	beq.n	8003af6 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	f000 fbbc 	bl	80041d4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	695b      	ldr	r3, [r3, #20]
 8003a62:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a66:	2b40      	cmp	r3, #64	@ 0x40
 8003a68:	d141      	bne.n	8003aee <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	3314      	adds	r3, #20
 8003a70:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a74:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8003a78:	e853 3f00 	ldrex	r3, [r3]
 8003a7c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8003a80:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003a84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a88:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	3314      	adds	r3, #20
 8003a92:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8003a96:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8003a9a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a9e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8003aa2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8003aa6:	e841 2300 	strex	r3, r2, [r1]
 8003aaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003aae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d1d9      	bne.n	8003a6a <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d013      	beq.n	8003ae6 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac2:	4a7e      	ldr	r2, [pc, #504]	@ (8003cbc <HAL_UART_IRQHandler+0x3e0>)
 8003ac4:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aca:	4618      	mov	r0, r3
 8003acc:	f7fd fe7a 	bl	80017c4 <HAL_DMA_Abort_IT>
 8003ad0:	4603      	mov	r3, r0
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d016      	beq.n	8003b04 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ada:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003ae0:	4610      	mov	r0, r2
 8003ae2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003ae4:	e00e      	b.n	8003b04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f000 f99e 	bl	8003e28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003aec:	e00a      	b.n	8003b04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f000 f99a 	bl	8003e28 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003af4:	e006      	b.n	8003b04 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8003af6:	6878      	ldr	r0, [r7, #4]
 8003af8:	f000 f996 	bl	8003e28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8003b02:	e175      	b.n	8003df0 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b04:	bf00      	nop
    return;
 8003b06:	e173      	b.n	8003df0 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	f040 814f 	bne.w	8003db0 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003b16:	f003 0310 	and.w	r3, r3, #16
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f000 8148 	beq.w	8003db0 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003b20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003b24:	f003 0310 	and.w	r3, r3, #16
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	f000 8141 	beq.w	8003db0 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60bb      	str	r3, [r7, #8]
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	60bb      	str	r3, [r7, #8]
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	60bb      	str	r3, [r7, #8]
 8003b42:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	695b      	ldr	r3, [r3, #20]
 8003b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b4e:	2b40      	cmp	r3, #64	@ 0x40
 8003b50:	f040 80b6 	bne.w	8003cc0 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8003b60:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	f000 8145 	beq.w	8003df4 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b6e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b72:	429a      	cmp	r2, r3
 8003b74:	f080 813e 	bcs.w	8003df4 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b7e:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b8a:	f000 8088 	beq.w	8003c9e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	330c      	adds	r3, #12
 8003b94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003b9c:	e853 3f00 	ldrex	r3, [r3]
 8003ba0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8003ba4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003ba8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003bac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	330c      	adds	r3, #12
 8003bb6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003bba:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003bbe:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003bc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003bca:	e841 2300 	strex	r3, r2, [r1]
 8003bce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003bd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d1d9      	bne.n	8003b8e <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	3314      	adds	r3, #20
 8003be0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003be2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003be4:	e853 3f00 	ldrex	r3, [r3]
 8003be8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003bea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003bec:	f023 0301 	bic.w	r3, r3, #1
 8003bf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	3314      	adds	r3, #20
 8003bfa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003bfe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003c02:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003c06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003c0a:	e841 2300 	strex	r3, r2, [r1]
 8003c0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003c10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d1e1      	bne.n	8003bda <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	3314      	adds	r3, #20
 8003c1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003c20:	e853 3f00 	ldrex	r3, [r3]
 8003c24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003c26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003c28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003c2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	3314      	adds	r3, #20
 8003c36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003c3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003c3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003c40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003c42:	e841 2300 	strex	r3, r2, [r1]
 8003c46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003c48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1e3      	bne.n	8003c16 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	2220      	movs	r2, #32
 8003c52:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	2200      	movs	r2, #0
 8003c5a:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	330c      	adds	r3, #12
 8003c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c64:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003c66:	e853 3f00 	ldrex	r3, [r3]
 8003c6a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003c6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003c6e:	f023 0310 	bic.w	r3, r3, #16
 8003c72:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	330c      	adds	r3, #12
 8003c7c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003c80:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003c82:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c84:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003c86:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003c88:	e841 2300 	strex	r3, r2, [r1]
 8003c8c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003c8e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d1e3      	bne.n	8003c5c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7fd fd23 	bl	80016e4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2202      	movs	r2, #2
 8003ca2:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	1ad3      	subs	r3, r2, r3
 8003cb0:	b29b      	uxth	r3, r3
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	6878      	ldr	r0, [r7, #4]
 8003cb6:	f000 f8c1 	bl	8003e3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003cba:	e09b      	b.n	8003df4 <HAL_UART_IRQHandler+0x518>
 8003cbc:	0800429b 	.word	0x0800429b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	1ad3      	subs	r3, r2, r3
 8003ccc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	f000 808e 	beq.w	8003df8 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8003cdc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	f000 8089 	beq.w	8003df8 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	330c      	adds	r3, #12
 8003cec:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003cf0:	e853 3f00 	ldrex	r3, [r3]
 8003cf4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003cf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cf8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cfc:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	330c      	adds	r3, #12
 8003d06:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003d0a:	647a      	str	r2, [r7, #68]	@ 0x44
 8003d0c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d0e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d10:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d12:	e841 2300 	strex	r3, r2, [r1]
 8003d16:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d1e3      	bne.n	8003ce6 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	3314      	adds	r3, #20
 8003d24:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d28:	e853 3f00 	ldrex	r3, [r3]
 8003d2c:	623b      	str	r3, [r7, #32]
   return(result);
 8003d2e:	6a3b      	ldr	r3, [r7, #32]
 8003d30:	f023 0301 	bic.w	r3, r3, #1
 8003d34:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	3314      	adds	r3, #20
 8003d3e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003d42:	633a      	str	r2, [r7, #48]	@ 0x30
 8003d44:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d46:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003d48:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003d4a:	e841 2300 	strex	r3, r2, [r1]
 8003d4e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003d50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1e3      	bne.n	8003d1e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2220      	movs	r2, #32
 8003d5a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2200      	movs	r2, #0
 8003d62:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	330c      	adds	r3, #12
 8003d6a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d6c:	693b      	ldr	r3, [r7, #16]
 8003d6e:	e853 3f00 	ldrex	r3, [r3]
 8003d72:	60fb      	str	r3, [r7, #12]
   return(result);
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f023 0310 	bic.w	r3, r3, #16
 8003d7a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	330c      	adds	r3, #12
 8003d84:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003d88:	61fa      	str	r2, [r7, #28]
 8003d8a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d8c:	69b9      	ldr	r1, [r7, #24]
 8003d8e:	69fa      	ldr	r2, [r7, #28]
 8003d90:	e841 2300 	strex	r3, r2, [r1]
 8003d94:	617b      	str	r3, [r7, #20]
   return(result);
 8003d96:	697b      	ldr	r3, [r7, #20]
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d1e3      	bne.n	8003d64 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	2202      	movs	r2, #2
 8003da0:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003da2:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003da6:	4619      	mov	r1, r3
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f000 f847 	bl	8003e3c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003dae:	e023      	b.n	8003df8 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003db0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003db4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d009      	beq.n	8003dd0 <HAL_UART_IRQHandler+0x4f4>
 8003dbc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d003      	beq.n	8003dd0 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8003dc8:	6878      	ldr	r0, [r7, #4]
 8003dca:	f000 fa7a 	bl	80042c2 <UART_Transmit_IT>
    return;
 8003dce:	e014      	b.n	8003dfa <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003dd0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003dd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d00e      	beq.n	8003dfa <HAL_UART_IRQHandler+0x51e>
 8003ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003de0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	d008      	beq.n	8003dfa <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8003de8:	6878      	ldr	r0, [r7, #4]
 8003dea:	f000 faba 	bl	8004362 <UART_EndTransmit_IT>
    return;
 8003dee:	e004      	b.n	8003dfa <HAL_UART_IRQHandler+0x51e>
    return;
 8003df0:	bf00      	nop
 8003df2:	e002      	b.n	8003dfa <HAL_UART_IRQHandler+0x51e>
      return;
 8003df4:	bf00      	nop
 8003df6:	e000      	b.n	8003dfa <HAL_UART_IRQHandler+0x51e>
      return;
 8003df8:	bf00      	nop
  }
}
 8003dfa:	37e8      	adds	r7, #232	@ 0xe8
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd80      	pop	{r7, pc}

08003e00 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003e08:	bf00      	nop
 8003e0a:	370c      	adds	r7, #12
 8003e0c:	46bd      	mov	sp, r7
 8003e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e12:	4770      	bx	lr

08003e14 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003e14:	b480      	push	{r7}
 8003e16:	b083      	sub	sp, #12
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003e1c:	bf00      	nop
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
 8003e44:	460b      	mov	r3, r1
 8003e46:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003e48:	bf00      	nop
 8003e4a:	370c      	adds	r7, #12
 8003e4c:	46bd      	mov	sp, r7
 8003e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e52:	4770      	bx	lr

08003e54 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b09c      	sub	sp, #112	@ 0x70
 8003e58:	af00      	add	r7, sp, #0
 8003e5a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e60:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d172      	bne.n	8003f56 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003e70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e72:	2200      	movs	r2, #0
 8003e74:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003e76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	330c      	adds	r3, #12
 8003e7c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e80:	e853 3f00 	ldrex	r3, [r3]
 8003e84:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003e86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003e88:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003e8c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003e8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	330c      	adds	r3, #12
 8003e94:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003e96:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003e98:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e9a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003e9c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003e9e:	e841 2300 	strex	r3, r2, [r1]
 8003ea2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003ea4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d1e5      	bne.n	8003e76 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003eaa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	3314      	adds	r3, #20
 8003eb0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eb4:	e853 3f00 	ldrex	r3, [r3]
 8003eb8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003eba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ebc:	f023 0301 	bic.w	r3, r3, #1
 8003ec0:	667b      	str	r3, [r7, #100]	@ 0x64
 8003ec2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	3314      	adds	r3, #20
 8003ec8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003eca:	647a      	str	r2, [r7, #68]	@ 0x44
 8003ecc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ece:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003ed0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003ed2:	e841 2300 	strex	r3, r2, [r1]
 8003ed6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ed8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d1e5      	bne.n	8003eaa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003ede:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	3314      	adds	r3, #20
 8003ee4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ee6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ee8:	e853 3f00 	ldrex	r3, [r3]
 8003eec:	623b      	str	r3, [r7, #32]
   return(result);
 8003eee:	6a3b      	ldr	r3, [r7, #32]
 8003ef0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003ef4:	663b      	str	r3, [r7, #96]	@ 0x60
 8003ef6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	3314      	adds	r3, #20
 8003efc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003efe:	633a      	str	r2, [r7, #48]	@ 0x30
 8003f00:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f02:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003f04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f06:	e841 2300 	strex	r3, r2, [r1]
 8003f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d1e5      	bne.n	8003ede <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003f12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f14:	2220      	movs	r2, #32
 8003f16:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f1a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f1e:	2b01      	cmp	r3, #1
 8003f20:	d119      	bne.n	8003f56 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003f22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	330c      	adds	r3, #12
 8003f28:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f2a:	693b      	ldr	r3, [r7, #16]
 8003f2c:	e853 3f00 	ldrex	r3, [r3]
 8003f30:	60fb      	str	r3, [r7, #12]
   return(result);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	f023 0310 	bic.w	r3, r3, #16
 8003f38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003f3a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	330c      	adds	r3, #12
 8003f40:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003f42:	61fa      	str	r2, [r7, #28]
 8003f44:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f46:	69b9      	ldr	r1, [r7, #24]
 8003f48:	69fa      	ldr	r2, [r7, #28]
 8003f4a:	e841 2300 	strex	r3, r2, [r1]
 8003f4e:	617b      	str	r3, [r7, #20]
   return(result);
 8003f50:	697b      	ldr	r3, [r7, #20]
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d1e5      	bne.n	8003f22 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003f56:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f58:	2200      	movs	r2, #0
 8003f5a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f5c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f60:	2b01      	cmp	r3, #1
 8003f62:	d106      	bne.n	8003f72 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003f64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f66:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003f68:	4619      	mov	r1, r3
 8003f6a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003f6c:	f7ff ff66 	bl	8003e3c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003f70:	e002      	b.n	8003f78 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003f72:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003f74:	f7fc fb14 	bl	80005a0 <HAL_UART_RxCpltCallback>
}
 8003f78:	bf00      	nop
 8003f7a:	3770      	adds	r7, #112	@ 0x70
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f8c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2201      	movs	r2, #1
 8003f92:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f98:	2b01      	cmp	r3, #1
 8003f9a:	d108      	bne.n	8003fae <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003fa0:	085b      	lsrs	r3, r3, #1
 8003fa2:	b29b      	uxth	r3, r3
 8003fa4:	4619      	mov	r1, r3
 8003fa6:	68f8      	ldr	r0, [r7, #12]
 8003fa8:	f7ff ff48 	bl	8003e3c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003fac:	e002      	b.n	8003fb4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003fae:	68f8      	ldr	r0, [r7, #12]
 8003fb0:	f7ff ff30 	bl	8003e14 <HAL_UART_RxHalfCpltCallback>
}
 8003fb4:	bf00      	nop
 8003fb6:	3710      	adds	r7, #16
 8003fb8:	46bd      	mov	sp, r7
 8003fba:	bd80      	pop	{r7, pc}

08003fbc <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003fc4:	2300      	movs	r3, #0
 8003fc6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fcc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	695b      	ldr	r3, [r3, #20]
 8003fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003fd8:	2b80      	cmp	r3, #128	@ 0x80
 8003fda:	bf0c      	ite	eq
 8003fdc:	2301      	moveq	r3, #1
 8003fde:	2300      	movne	r3, #0
 8003fe0:	b2db      	uxtb	r3, r3
 8003fe2:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003fe4:	68bb      	ldr	r3, [r7, #8]
 8003fe6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fea:	b2db      	uxtb	r3, r3
 8003fec:	2b21      	cmp	r3, #33	@ 0x21
 8003fee:	d108      	bne.n	8004002 <UART_DMAError+0x46>
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d005      	beq.n	8004002 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003ffc:	68b8      	ldr	r0, [r7, #8]
 8003ffe:	f000 f8c1 	bl	8004184 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004002:	68bb      	ldr	r3, [r7, #8]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	695b      	ldr	r3, [r3, #20]
 8004008:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800400c:	2b40      	cmp	r3, #64	@ 0x40
 800400e:	bf0c      	ite	eq
 8004010:	2301      	moveq	r3, #1
 8004012:	2300      	movne	r3, #0
 8004014:	b2db      	uxtb	r3, r3
 8004016:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004018:	68bb      	ldr	r3, [r7, #8]
 800401a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b22      	cmp	r3, #34	@ 0x22
 8004022:	d108      	bne.n	8004036 <UART_DMAError+0x7a>
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d005      	beq.n	8004036 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2200      	movs	r2, #0
 800402e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8004030:	68b8      	ldr	r0, [r7, #8]
 8004032:	f000 f8cf 	bl	80041d4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403a:	f043 0210 	orr.w	r2, r3, #16
 800403e:	68bb      	ldr	r3, [r7, #8]
 8004040:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004042:	68b8      	ldr	r0, [r7, #8]
 8004044:	f7ff fef0 	bl	8003e28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004048:	bf00      	nop
 800404a:	3710      	adds	r7, #16
 800404c:	46bd      	mov	sp, r7
 800404e:	bd80      	pop	{r7, pc}

08004050 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b098      	sub	sp, #96	@ 0x60
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	4613      	mov	r3, r2
 800405c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800405e:	68ba      	ldr	r2, [r7, #8]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	88fa      	ldrh	r2, [r7, #6]
 8004068:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2200      	movs	r2, #0
 800406e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	2222      	movs	r2, #34	@ 0x22
 8004074:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800407c:	4a3e      	ldr	r2, [pc, #248]	@ (8004178 <UART_Start_Receive_DMA+0x128>)
 800407e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004084:	4a3d      	ldr	r2, [pc, #244]	@ (800417c <UART_Start_Receive_DMA+0x12c>)
 8004086:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800408c:	4a3c      	ldr	r2, [pc, #240]	@ (8004180 <UART_Start_Receive_DMA+0x130>)
 800408e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8004090:	68fb      	ldr	r3, [r7, #12]
 8004092:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004094:	2200      	movs	r2, #0
 8004096:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8004098:	f107 0308 	add.w	r3, r7, #8
 800409c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3304      	adds	r3, #4
 80040a8:	4619      	mov	r1, r3
 80040aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80040ac:	681a      	ldr	r2, [r3, #0]
 80040ae:	88fb      	ldrh	r3, [r7, #6]
 80040b0:	f7fd fac0 	bl	8001634 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80040b4:	2300      	movs	r3, #0
 80040b6:	613b      	str	r3, [r7, #16]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	613b      	str	r3, [r7, #16]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	613b      	str	r3, [r7, #16]
 80040c8:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	691b      	ldr	r3, [r3, #16]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d019      	beq.n	8004106 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	330c      	adds	r3, #12
 80040d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80040dc:	e853 3f00 	ldrex	r3, [r3]
 80040e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80040e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040e4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80040e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80040ea:	68fb      	ldr	r3, [r7, #12]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	330c      	adds	r3, #12
 80040f0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80040f2:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80040f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040f6:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80040f8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80040fa:	e841 2300 	strex	r3, r2, [r1]
 80040fe:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004100:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004102:	2b00      	cmp	r3, #0
 8004104:	d1e5      	bne.n	80040d2 <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	3314      	adds	r3, #20
 800410c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800410e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004110:	e853 3f00 	ldrex	r3, [r3]
 8004114:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004116:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004118:	f043 0301 	orr.w	r3, r3, #1
 800411c:	657b      	str	r3, [r7, #84]	@ 0x54
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	3314      	adds	r3, #20
 8004124:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8004126:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004128:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800412a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800412c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800412e:	e841 2300 	strex	r3, r2, [r1]
 8004132:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004136:	2b00      	cmp	r3, #0
 8004138:	d1e5      	bne.n	8004106 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	3314      	adds	r3, #20
 8004140:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004142:	69bb      	ldr	r3, [r7, #24]
 8004144:	e853 3f00 	ldrex	r3, [r3]
 8004148:	617b      	str	r3, [r7, #20]
   return(result);
 800414a:	697b      	ldr	r3, [r7, #20]
 800414c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004150:	653b      	str	r3, [r7, #80]	@ 0x50
 8004152:	68fb      	ldr	r3, [r7, #12]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	3314      	adds	r3, #20
 8004158:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800415a:	627a      	str	r2, [r7, #36]	@ 0x24
 800415c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800415e:	6a39      	ldr	r1, [r7, #32]
 8004160:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004162:	e841 2300 	strex	r3, r2, [r1]
 8004166:	61fb      	str	r3, [r7, #28]
   return(result);
 8004168:	69fb      	ldr	r3, [r7, #28]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d1e5      	bne.n	800413a <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3760      	adds	r7, #96	@ 0x60
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	08003e55 	.word	0x08003e55
 800417c:	08003f81 	.word	0x08003f81
 8004180:	08003fbd 	.word	0x08003fbd

08004184 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8004184:	b480      	push	{r7}
 8004186:	b089      	sub	sp, #36	@ 0x24
 8004188:	af00      	add	r7, sp, #0
 800418a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	330c      	adds	r3, #12
 8004192:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	e853 3f00 	ldrex	r3, [r3]
 800419a:	60bb      	str	r3, [r7, #8]
   return(result);
 800419c:	68bb      	ldr	r3, [r7, #8]
 800419e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80041a2:	61fb      	str	r3, [r7, #28]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	330c      	adds	r3, #12
 80041aa:	69fa      	ldr	r2, [r7, #28]
 80041ac:	61ba      	str	r2, [r7, #24]
 80041ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041b0:	6979      	ldr	r1, [r7, #20]
 80041b2:	69ba      	ldr	r2, [r7, #24]
 80041b4:	e841 2300 	strex	r3, r2, [r1]
 80041b8:	613b      	str	r3, [r7, #16]
   return(result);
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d1e5      	bne.n	800418c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2220      	movs	r2, #32
 80041c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80041c8:	bf00      	nop
 80041ca:	3724      	adds	r7, #36	@ 0x24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d2:	4770      	bx	lr

080041d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80041d4:	b480      	push	{r7}
 80041d6:	b095      	sub	sp, #84	@ 0x54
 80041d8:	af00      	add	r7, sp, #0
 80041da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	330c      	adds	r3, #12
 80041e2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80041e6:	e853 3f00 	ldrex	r3, [r3]
 80041ea:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80041ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ee:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	330c      	adds	r3, #12
 80041fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80041fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80041fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004200:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004202:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004204:	e841 2300 	strex	r3, r2, [r1]
 8004208:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800420a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800420c:	2b00      	cmp	r3, #0
 800420e:	d1e5      	bne.n	80041dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	3314      	adds	r3, #20
 8004216:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004218:	6a3b      	ldr	r3, [r7, #32]
 800421a:	e853 3f00 	ldrex	r3, [r3]
 800421e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004220:	69fb      	ldr	r3, [r7, #28]
 8004222:	f023 0301 	bic.w	r3, r3, #1
 8004226:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	3314      	adds	r3, #20
 800422e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004230:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004232:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004234:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004236:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004238:	e841 2300 	strex	r3, r2, [r1]
 800423c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800423e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004240:	2b00      	cmp	r3, #0
 8004242:	d1e5      	bne.n	8004210 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004248:	2b01      	cmp	r3, #1
 800424a:	d119      	bne.n	8004280 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	330c      	adds	r3, #12
 8004252:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	e853 3f00 	ldrex	r3, [r3]
 800425a:	60bb      	str	r3, [r7, #8]
   return(result);
 800425c:	68bb      	ldr	r3, [r7, #8]
 800425e:	f023 0310 	bic.w	r3, r3, #16
 8004262:	647b      	str	r3, [r7, #68]	@ 0x44
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	330c      	adds	r3, #12
 800426a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800426c:	61ba      	str	r2, [r7, #24]
 800426e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004270:	6979      	ldr	r1, [r7, #20]
 8004272:	69ba      	ldr	r2, [r7, #24]
 8004274:	e841 2300 	strex	r3, r2, [r1]
 8004278:	613b      	str	r3, [r7, #16]
   return(result);
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d1e5      	bne.n	800424c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	2220      	movs	r2, #32
 8004284:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2200      	movs	r2, #0
 800428c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800428e:	bf00      	nop
 8004290:	3754      	adds	r7, #84	@ 0x54
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr

0800429a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800429a:	b580      	push	{r7, lr}
 800429c:	b084      	sub	sp, #16
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042a6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	2200      	movs	r2, #0
 80042ac:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	2200      	movs	r2, #0
 80042b2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80042b4:	68f8      	ldr	r0, [r7, #12]
 80042b6:	f7ff fdb7 	bl	8003e28 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80042ba:	bf00      	nop
 80042bc:	3710      	adds	r7, #16
 80042be:	46bd      	mov	sp, r7
 80042c0:	bd80      	pop	{r7, pc}

080042c2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80042c2:	b480      	push	{r7}
 80042c4:	b085      	sub	sp, #20
 80042c6:	af00      	add	r7, sp, #0
 80042c8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042d0:	b2db      	uxtb	r3, r3
 80042d2:	2b21      	cmp	r3, #33	@ 0x21
 80042d4:	d13e      	bne.n	8004354 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80042de:	d114      	bne.n	800430a <UART_Transmit_IT+0x48>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	691b      	ldr	r3, [r3, #16]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d110      	bne.n	800430a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	6a1b      	ldr	r3, [r3, #32]
 80042ec:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	881b      	ldrh	r3, [r3, #0]
 80042f2:	461a      	mov	r2, r3
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80042fc:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	6a1b      	ldr	r3, [r3, #32]
 8004302:	1c9a      	adds	r2, r3, #2
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	621a      	str	r2, [r3, #32]
 8004308:	e008      	b.n	800431c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	6a1b      	ldr	r3, [r3, #32]
 800430e:	1c59      	adds	r1, r3, #1
 8004310:	687a      	ldr	r2, [r7, #4]
 8004312:	6211      	str	r1, [r2, #32]
 8004314:	781a      	ldrb	r2, [r3, #0]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004320:	b29b      	uxth	r3, r3
 8004322:	3b01      	subs	r3, #1
 8004324:	b29b      	uxth	r3, r3
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	4619      	mov	r1, r3
 800432a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800432c:	2b00      	cmp	r3, #0
 800432e:	d10f      	bne.n	8004350 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	68da      	ldr	r2, [r3, #12]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800433e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	68da      	ldr	r2, [r3, #12]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800434e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004350:	2300      	movs	r3, #0
 8004352:	e000      	b.n	8004356 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004354:	2302      	movs	r3, #2
  }
}
 8004356:	4618      	mov	r0, r3
 8004358:	3714      	adds	r7, #20
 800435a:	46bd      	mov	sp, r7
 800435c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004360:	4770      	bx	lr

08004362 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004362:	b580      	push	{r7, lr}
 8004364:	b082      	sub	sp, #8
 8004366:	af00      	add	r7, sp, #0
 8004368:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	68da      	ldr	r2, [r3, #12]
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004378:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	2220      	movs	r2, #32
 800437e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7ff fd3c 	bl	8003e00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004388:	2300      	movs	r3, #0
}
 800438a:	4618      	mov	r0, r3
 800438c:	3708      	adds	r7, #8
 800438e:	46bd      	mov	sp, r7
 8004390:	bd80      	pop	{r7, pc}

08004392 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004392:	b580      	push	{r7, lr}
 8004394:	b08c      	sub	sp, #48	@ 0x30
 8004396:	af00      	add	r7, sp, #0
 8004398:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043a0:	b2db      	uxtb	r3, r3
 80043a2:	2b22      	cmp	r3, #34	@ 0x22
 80043a4:	f040 80ae 	bne.w	8004504 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043b0:	d117      	bne.n	80043e2 <UART_Receive_IT+0x50>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	691b      	ldr	r3, [r3, #16]
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d113      	bne.n	80043e2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80043ba:	2300      	movs	r3, #0
 80043bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	685b      	ldr	r3, [r3, #4]
 80043ca:	b29b      	uxth	r3, r3
 80043cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043d0:	b29a      	uxth	r2, r3
 80043d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80043d4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043da:	1c9a      	adds	r2, r3, #2
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	629a      	str	r2, [r3, #40]	@ 0x28
 80043e0:	e026      	b.n	8004430 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80043e8:	2300      	movs	r3, #0
 80043ea:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	689b      	ldr	r3, [r3, #8]
 80043f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043f4:	d007      	beq.n	8004406 <UART_Receive_IT+0x74>
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	689b      	ldr	r3, [r3, #8]
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d10a      	bne.n	8004414 <UART_Receive_IT+0x82>
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	691b      	ldr	r3, [r3, #16]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d106      	bne.n	8004414 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	685b      	ldr	r3, [r3, #4]
 800440c:	b2da      	uxtb	r2, r3
 800440e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004410:	701a      	strb	r2, [r3, #0]
 8004412:	e008      	b.n	8004426 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	b2db      	uxtb	r3, r3
 800441c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004420:	b2da      	uxtb	r2, r3
 8004422:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004424:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800442a:	1c5a      	adds	r2, r3, #1
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004434:	b29b      	uxth	r3, r3
 8004436:	3b01      	subs	r3, #1
 8004438:	b29b      	uxth	r3, r3
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	4619      	mov	r1, r3
 800443e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004440:	2b00      	cmp	r3, #0
 8004442:	d15d      	bne.n	8004500 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	68da      	ldr	r2, [r3, #12]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	f022 0220 	bic.w	r2, r2, #32
 8004452:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	68da      	ldr	r2, [r3, #12]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004462:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	695a      	ldr	r2, [r3, #20]
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f022 0201 	bic.w	r2, r2, #1
 8004472:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2220      	movs	r2, #32
 8004478:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2200      	movs	r2, #0
 8004480:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004486:	2b01      	cmp	r3, #1
 8004488:	d135      	bne.n	80044f6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2200      	movs	r2, #0
 800448e:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	330c      	adds	r3, #12
 8004496:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	e853 3f00 	ldrex	r3, [r3]
 800449e:	613b      	str	r3, [r7, #16]
   return(result);
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	f023 0310 	bic.w	r3, r3, #16
 80044a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	330c      	adds	r3, #12
 80044ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044b0:	623a      	str	r2, [r7, #32]
 80044b2:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044b4:	69f9      	ldr	r1, [r7, #28]
 80044b6:	6a3a      	ldr	r2, [r7, #32]
 80044b8:	e841 2300 	strex	r3, r2, [r1]
 80044bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	2b00      	cmp	r3, #0
 80044c2:	d1e5      	bne.n	8004490 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f003 0310 	and.w	r3, r3, #16
 80044ce:	2b10      	cmp	r3, #16
 80044d0:	d10a      	bne.n	80044e8 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80044d2:	2300      	movs	r3, #0
 80044d4:	60fb      	str	r3, [r7, #12]
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	60fb      	str	r3, [r7, #12]
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	685b      	ldr	r3, [r3, #4]
 80044e4:	60fb      	str	r3, [r7, #12]
 80044e6:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80044ec:	4619      	mov	r1, r3
 80044ee:	6878      	ldr	r0, [r7, #4]
 80044f0:	f7ff fca4 	bl	8003e3c <HAL_UARTEx_RxEventCallback>
 80044f4:	e002      	b.n	80044fc <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80044f6:	6878      	ldr	r0, [r7, #4]
 80044f8:	f7fc f852 	bl	80005a0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80044fc:	2300      	movs	r3, #0
 80044fe:	e002      	b.n	8004506 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004500:	2300      	movs	r3, #0
 8004502:	e000      	b.n	8004506 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004504:	2302      	movs	r3, #2
  }
}
 8004506:	4618      	mov	r0, r3
 8004508:	3730      	adds	r7, #48	@ 0x30
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
	...

08004510 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004510:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004514:	b0c0      	sub	sp, #256	@ 0x100
 8004516:	af00      	add	r7, sp, #0
 8004518:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800451c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	691b      	ldr	r3, [r3, #16]
 8004524:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004528:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800452c:	68d9      	ldr	r1, [r3, #12]
 800452e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004532:	681a      	ldr	r2, [r3, #0]
 8004534:	ea40 0301 	orr.w	r3, r0, r1
 8004538:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800453a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800453e:	689a      	ldr	r2, [r3, #8]
 8004540:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	431a      	orrs	r2, r3
 8004548:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800454c:	695b      	ldr	r3, [r3, #20]
 800454e:	431a      	orrs	r2, r3
 8004550:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004554:	69db      	ldr	r3, [r3, #28]
 8004556:	4313      	orrs	r3, r2
 8004558:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800455c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	68db      	ldr	r3, [r3, #12]
 8004564:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004568:	f021 010c 	bic.w	r1, r1, #12
 800456c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004570:	681a      	ldr	r2, [r3, #0]
 8004572:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004576:	430b      	orrs	r3, r1
 8004578:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800457a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	695b      	ldr	r3, [r3, #20]
 8004582:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004586:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800458a:	6999      	ldr	r1, [r3, #24]
 800458c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004590:	681a      	ldr	r2, [r3, #0]
 8004592:	ea40 0301 	orr.w	r3, r0, r1
 8004596:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004598:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	4b8f      	ldr	r3, [pc, #572]	@ (80047dc <UART_SetConfig+0x2cc>)
 80045a0:	429a      	cmp	r2, r3
 80045a2:	d005      	beq.n	80045b0 <UART_SetConfig+0xa0>
 80045a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	4b8d      	ldr	r3, [pc, #564]	@ (80047e0 <UART_SetConfig+0x2d0>)
 80045ac:	429a      	cmp	r2, r3
 80045ae:	d104      	bne.n	80045ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80045b0:	f7fd fe98 	bl	80022e4 <HAL_RCC_GetPCLK2Freq>
 80045b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80045b8:	e003      	b.n	80045c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80045ba:	f7fd fe7f 	bl	80022bc <HAL_RCC_GetPCLK1Freq>
 80045be:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80045c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c6:	69db      	ldr	r3, [r3, #28]
 80045c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80045cc:	f040 810c 	bne.w	80047e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80045d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045d4:	2200      	movs	r2, #0
 80045d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80045da:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80045de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80045e2:	4622      	mov	r2, r4
 80045e4:	462b      	mov	r3, r5
 80045e6:	1891      	adds	r1, r2, r2
 80045e8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80045ea:	415b      	adcs	r3, r3
 80045ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80045ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80045f2:	4621      	mov	r1, r4
 80045f4:	eb12 0801 	adds.w	r8, r2, r1
 80045f8:	4629      	mov	r1, r5
 80045fa:	eb43 0901 	adc.w	r9, r3, r1
 80045fe:	f04f 0200 	mov.w	r2, #0
 8004602:	f04f 0300 	mov.w	r3, #0
 8004606:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800460a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800460e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004612:	4690      	mov	r8, r2
 8004614:	4699      	mov	r9, r3
 8004616:	4623      	mov	r3, r4
 8004618:	eb18 0303 	adds.w	r3, r8, r3
 800461c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004620:	462b      	mov	r3, r5
 8004622:	eb49 0303 	adc.w	r3, r9, r3
 8004626:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800462a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004636:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800463a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800463e:	460b      	mov	r3, r1
 8004640:	18db      	adds	r3, r3, r3
 8004642:	653b      	str	r3, [r7, #80]	@ 0x50
 8004644:	4613      	mov	r3, r2
 8004646:	eb42 0303 	adc.w	r3, r2, r3
 800464a:	657b      	str	r3, [r7, #84]	@ 0x54
 800464c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004650:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004654:	f7fb fe2c 	bl	80002b0 <__aeabi_uldivmod>
 8004658:	4602      	mov	r2, r0
 800465a:	460b      	mov	r3, r1
 800465c:	4b61      	ldr	r3, [pc, #388]	@ (80047e4 <UART_SetConfig+0x2d4>)
 800465e:	fba3 2302 	umull	r2, r3, r3, r2
 8004662:	095b      	lsrs	r3, r3, #5
 8004664:	011c      	lsls	r4, r3, #4
 8004666:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800466a:	2200      	movs	r2, #0
 800466c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004670:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004674:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004678:	4642      	mov	r2, r8
 800467a:	464b      	mov	r3, r9
 800467c:	1891      	adds	r1, r2, r2
 800467e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004680:	415b      	adcs	r3, r3
 8004682:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004684:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004688:	4641      	mov	r1, r8
 800468a:	eb12 0a01 	adds.w	sl, r2, r1
 800468e:	4649      	mov	r1, r9
 8004690:	eb43 0b01 	adc.w	fp, r3, r1
 8004694:	f04f 0200 	mov.w	r2, #0
 8004698:	f04f 0300 	mov.w	r3, #0
 800469c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80046a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80046a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80046a8:	4692      	mov	sl, r2
 80046aa:	469b      	mov	fp, r3
 80046ac:	4643      	mov	r3, r8
 80046ae:	eb1a 0303 	adds.w	r3, sl, r3
 80046b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80046b6:	464b      	mov	r3, r9
 80046b8:	eb4b 0303 	adc.w	r3, fp, r3
 80046bc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80046c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2200      	movs	r2, #0
 80046c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80046cc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80046d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80046d4:	460b      	mov	r3, r1
 80046d6:	18db      	adds	r3, r3, r3
 80046d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80046da:	4613      	mov	r3, r2
 80046dc:	eb42 0303 	adc.w	r3, r2, r3
 80046e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80046e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80046e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80046ea:	f7fb fde1 	bl	80002b0 <__aeabi_uldivmod>
 80046ee:	4602      	mov	r2, r0
 80046f0:	460b      	mov	r3, r1
 80046f2:	4611      	mov	r1, r2
 80046f4:	4b3b      	ldr	r3, [pc, #236]	@ (80047e4 <UART_SetConfig+0x2d4>)
 80046f6:	fba3 2301 	umull	r2, r3, r3, r1
 80046fa:	095b      	lsrs	r3, r3, #5
 80046fc:	2264      	movs	r2, #100	@ 0x64
 80046fe:	fb02 f303 	mul.w	r3, r2, r3
 8004702:	1acb      	subs	r3, r1, r3
 8004704:	00db      	lsls	r3, r3, #3
 8004706:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800470a:	4b36      	ldr	r3, [pc, #216]	@ (80047e4 <UART_SetConfig+0x2d4>)
 800470c:	fba3 2302 	umull	r2, r3, r3, r2
 8004710:	095b      	lsrs	r3, r3, #5
 8004712:	005b      	lsls	r3, r3, #1
 8004714:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004718:	441c      	add	r4, r3
 800471a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800471e:	2200      	movs	r2, #0
 8004720:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004724:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004728:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800472c:	4642      	mov	r2, r8
 800472e:	464b      	mov	r3, r9
 8004730:	1891      	adds	r1, r2, r2
 8004732:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004734:	415b      	adcs	r3, r3
 8004736:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004738:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800473c:	4641      	mov	r1, r8
 800473e:	1851      	adds	r1, r2, r1
 8004740:	6339      	str	r1, [r7, #48]	@ 0x30
 8004742:	4649      	mov	r1, r9
 8004744:	414b      	adcs	r3, r1
 8004746:	637b      	str	r3, [r7, #52]	@ 0x34
 8004748:	f04f 0200 	mov.w	r2, #0
 800474c:	f04f 0300 	mov.w	r3, #0
 8004750:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004754:	4659      	mov	r1, fp
 8004756:	00cb      	lsls	r3, r1, #3
 8004758:	4651      	mov	r1, sl
 800475a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800475e:	4651      	mov	r1, sl
 8004760:	00ca      	lsls	r2, r1, #3
 8004762:	4610      	mov	r0, r2
 8004764:	4619      	mov	r1, r3
 8004766:	4603      	mov	r3, r0
 8004768:	4642      	mov	r2, r8
 800476a:	189b      	adds	r3, r3, r2
 800476c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004770:	464b      	mov	r3, r9
 8004772:	460a      	mov	r2, r1
 8004774:	eb42 0303 	adc.w	r3, r2, r3
 8004778:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800477c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004780:	685b      	ldr	r3, [r3, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004788:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800478c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004790:	460b      	mov	r3, r1
 8004792:	18db      	adds	r3, r3, r3
 8004794:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004796:	4613      	mov	r3, r2
 8004798:	eb42 0303 	adc.w	r3, r2, r3
 800479c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800479e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80047a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80047a6:	f7fb fd83 	bl	80002b0 <__aeabi_uldivmod>
 80047aa:	4602      	mov	r2, r0
 80047ac:	460b      	mov	r3, r1
 80047ae:	4b0d      	ldr	r3, [pc, #52]	@ (80047e4 <UART_SetConfig+0x2d4>)
 80047b0:	fba3 1302 	umull	r1, r3, r3, r2
 80047b4:	095b      	lsrs	r3, r3, #5
 80047b6:	2164      	movs	r1, #100	@ 0x64
 80047b8:	fb01 f303 	mul.w	r3, r1, r3
 80047bc:	1ad3      	subs	r3, r2, r3
 80047be:	00db      	lsls	r3, r3, #3
 80047c0:	3332      	adds	r3, #50	@ 0x32
 80047c2:	4a08      	ldr	r2, [pc, #32]	@ (80047e4 <UART_SetConfig+0x2d4>)
 80047c4:	fba2 2303 	umull	r2, r3, r2, r3
 80047c8:	095b      	lsrs	r3, r3, #5
 80047ca:	f003 0207 	and.w	r2, r3, #7
 80047ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	4422      	add	r2, r4
 80047d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80047d8:	e106      	b.n	80049e8 <UART_SetConfig+0x4d8>
 80047da:	bf00      	nop
 80047dc:	40011000 	.word	0x40011000
 80047e0:	40011400 	.word	0x40011400
 80047e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80047e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047ec:	2200      	movs	r2, #0
 80047ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80047f2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80047f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80047fa:	4642      	mov	r2, r8
 80047fc:	464b      	mov	r3, r9
 80047fe:	1891      	adds	r1, r2, r2
 8004800:	6239      	str	r1, [r7, #32]
 8004802:	415b      	adcs	r3, r3
 8004804:	627b      	str	r3, [r7, #36]	@ 0x24
 8004806:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800480a:	4641      	mov	r1, r8
 800480c:	1854      	adds	r4, r2, r1
 800480e:	4649      	mov	r1, r9
 8004810:	eb43 0501 	adc.w	r5, r3, r1
 8004814:	f04f 0200 	mov.w	r2, #0
 8004818:	f04f 0300 	mov.w	r3, #0
 800481c:	00eb      	lsls	r3, r5, #3
 800481e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004822:	00e2      	lsls	r2, r4, #3
 8004824:	4614      	mov	r4, r2
 8004826:	461d      	mov	r5, r3
 8004828:	4643      	mov	r3, r8
 800482a:	18e3      	adds	r3, r4, r3
 800482c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004830:	464b      	mov	r3, r9
 8004832:	eb45 0303 	adc.w	r3, r5, r3
 8004836:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800483a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800483e:	685b      	ldr	r3, [r3, #4]
 8004840:	2200      	movs	r2, #0
 8004842:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004846:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800484a:	f04f 0200 	mov.w	r2, #0
 800484e:	f04f 0300 	mov.w	r3, #0
 8004852:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004856:	4629      	mov	r1, r5
 8004858:	008b      	lsls	r3, r1, #2
 800485a:	4621      	mov	r1, r4
 800485c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004860:	4621      	mov	r1, r4
 8004862:	008a      	lsls	r2, r1, #2
 8004864:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004868:	f7fb fd22 	bl	80002b0 <__aeabi_uldivmod>
 800486c:	4602      	mov	r2, r0
 800486e:	460b      	mov	r3, r1
 8004870:	4b60      	ldr	r3, [pc, #384]	@ (80049f4 <UART_SetConfig+0x4e4>)
 8004872:	fba3 2302 	umull	r2, r3, r3, r2
 8004876:	095b      	lsrs	r3, r3, #5
 8004878:	011c      	lsls	r4, r3, #4
 800487a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800487e:	2200      	movs	r2, #0
 8004880:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004884:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004888:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800488c:	4642      	mov	r2, r8
 800488e:	464b      	mov	r3, r9
 8004890:	1891      	adds	r1, r2, r2
 8004892:	61b9      	str	r1, [r7, #24]
 8004894:	415b      	adcs	r3, r3
 8004896:	61fb      	str	r3, [r7, #28]
 8004898:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800489c:	4641      	mov	r1, r8
 800489e:	1851      	adds	r1, r2, r1
 80048a0:	6139      	str	r1, [r7, #16]
 80048a2:	4649      	mov	r1, r9
 80048a4:	414b      	adcs	r3, r1
 80048a6:	617b      	str	r3, [r7, #20]
 80048a8:	f04f 0200 	mov.w	r2, #0
 80048ac:	f04f 0300 	mov.w	r3, #0
 80048b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80048b4:	4659      	mov	r1, fp
 80048b6:	00cb      	lsls	r3, r1, #3
 80048b8:	4651      	mov	r1, sl
 80048ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048be:	4651      	mov	r1, sl
 80048c0:	00ca      	lsls	r2, r1, #3
 80048c2:	4610      	mov	r0, r2
 80048c4:	4619      	mov	r1, r3
 80048c6:	4603      	mov	r3, r0
 80048c8:	4642      	mov	r2, r8
 80048ca:	189b      	adds	r3, r3, r2
 80048cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80048d0:	464b      	mov	r3, r9
 80048d2:	460a      	mov	r2, r1
 80048d4:	eb42 0303 	adc.w	r3, r2, r3
 80048d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80048dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e0:	685b      	ldr	r3, [r3, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80048e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80048e8:	f04f 0200 	mov.w	r2, #0
 80048ec:	f04f 0300 	mov.w	r3, #0
 80048f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80048f4:	4649      	mov	r1, r9
 80048f6:	008b      	lsls	r3, r1, #2
 80048f8:	4641      	mov	r1, r8
 80048fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048fe:	4641      	mov	r1, r8
 8004900:	008a      	lsls	r2, r1, #2
 8004902:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004906:	f7fb fcd3 	bl	80002b0 <__aeabi_uldivmod>
 800490a:	4602      	mov	r2, r0
 800490c:	460b      	mov	r3, r1
 800490e:	4611      	mov	r1, r2
 8004910:	4b38      	ldr	r3, [pc, #224]	@ (80049f4 <UART_SetConfig+0x4e4>)
 8004912:	fba3 2301 	umull	r2, r3, r3, r1
 8004916:	095b      	lsrs	r3, r3, #5
 8004918:	2264      	movs	r2, #100	@ 0x64
 800491a:	fb02 f303 	mul.w	r3, r2, r3
 800491e:	1acb      	subs	r3, r1, r3
 8004920:	011b      	lsls	r3, r3, #4
 8004922:	3332      	adds	r3, #50	@ 0x32
 8004924:	4a33      	ldr	r2, [pc, #204]	@ (80049f4 <UART_SetConfig+0x4e4>)
 8004926:	fba2 2303 	umull	r2, r3, r2, r3
 800492a:	095b      	lsrs	r3, r3, #5
 800492c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004930:	441c      	add	r4, r3
 8004932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004936:	2200      	movs	r2, #0
 8004938:	673b      	str	r3, [r7, #112]	@ 0x70
 800493a:	677a      	str	r2, [r7, #116]	@ 0x74
 800493c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004940:	4642      	mov	r2, r8
 8004942:	464b      	mov	r3, r9
 8004944:	1891      	adds	r1, r2, r2
 8004946:	60b9      	str	r1, [r7, #8]
 8004948:	415b      	adcs	r3, r3
 800494a:	60fb      	str	r3, [r7, #12]
 800494c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004950:	4641      	mov	r1, r8
 8004952:	1851      	adds	r1, r2, r1
 8004954:	6039      	str	r1, [r7, #0]
 8004956:	4649      	mov	r1, r9
 8004958:	414b      	adcs	r3, r1
 800495a:	607b      	str	r3, [r7, #4]
 800495c:	f04f 0200 	mov.w	r2, #0
 8004960:	f04f 0300 	mov.w	r3, #0
 8004964:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004968:	4659      	mov	r1, fp
 800496a:	00cb      	lsls	r3, r1, #3
 800496c:	4651      	mov	r1, sl
 800496e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004972:	4651      	mov	r1, sl
 8004974:	00ca      	lsls	r2, r1, #3
 8004976:	4610      	mov	r0, r2
 8004978:	4619      	mov	r1, r3
 800497a:	4603      	mov	r3, r0
 800497c:	4642      	mov	r2, r8
 800497e:	189b      	adds	r3, r3, r2
 8004980:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004982:	464b      	mov	r3, r9
 8004984:	460a      	mov	r2, r1
 8004986:	eb42 0303 	adc.w	r3, r2, r3
 800498a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800498c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	2200      	movs	r2, #0
 8004994:	663b      	str	r3, [r7, #96]	@ 0x60
 8004996:	667a      	str	r2, [r7, #100]	@ 0x64
 8004998:	f04f 0200 	mov.w	r2, #0
 800499c:	f04f 0300 	mov.w	r3, #0
 80049a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80049a4:	4649      	mov	r1, r9
 80049a6:	008b      	lsls	r3, r1, #2
 80049a8:	4641      	mov	r1, r8
 80049aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80049ae:	4641      	mov	r1, r8
 80049b0:	008a      	lsls	r2, r1, #2
 80049b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80049b6:	f7fb fc7b 	bl	80002b0 <__aeabi_uldivmod>
 80049ba:	4602      	mov	r2, r0
 80049bc:	460b      	mov	r3, r1
 80049be:	4b0d      	ldr	r3, [pc, #52]	@ (80049f4 <UART_SetConfig+0x4e4>)
 80049c0:	fba3 1302 	umull	r1, r3, r3, r2
 80049c4:	095b      	lsrs	r3, r3, #5
 80049c6:	2164      	movs	r1, #100	@ 0x64
 80049c8:	fb01 f303 	mul.w	r3, r1, r3
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	011b      	lsls	r3, r3, #4
 80049d0:	3332      	adds	r3, #50	@ 0x32
 80049d2:	4a08      	ldr	r2, [pc, #32]	@ (80049f4 <UART_SetConfig+0x4e4>)
 80049d4:	fba2 2303 	umull	r2, r3, r2, r3
 80049d8:	095b      	lsrs	r3, r3, #5
 80049da:	f003 020f 	and.w	r2, r3, #15
 80049de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4422      	add	r2, r4
 80049e6:	609a      	str	r2, [r3, #8]
}
 80049e8:	bf00      	nop
 80049ea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80049ee:	46bd      	mov	sp, r7
 80049f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80049f4:	51eb851f 	.word	0x51eb851f

080049f8 <std>:
 80049f8:	2300      	movs	r3, #0
 80049fa:	b510      	push	{r4, lr}
 80049fc:	4604      	mov	r4, r0
 80049fe:	e9c0 3300 	strd	r3, r3, [r0]
 8004a02:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a06:	6083      	str	r3, [r0, #8]
 8004a08:	8181      	strh	r1, [r0, #12]
 8004a0a:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a0c:	81c2      	strh	r2, [r0, #14]
 8004a0e:	6183      	str	r3, [r0, #24]
 8004a10:	4619      	mov	r1, r3
 8004a12:	2208      	movs	r2, #8
 8004a14:	305c      	adds	r0, #92	@ 0x5c
 8004a16:	f000 f9f9 	bl	8004e0c <memset>
 8004a1a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a50 <std+0x58>)
 8004a1c:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a1e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a54 <std+0x5c>)
 8004a20:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a22:	4b0d      	ldr	r3, [pc, #52]	@ (8004a58 <std+0x60>)
 8004a24:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a26:	4b0d      	ldr	r3, [pc, #52]	@ (8004a5c <std+0x64>)
 8004a28:	6323      	str	r3, [r4, #48]	@ 0x30
 8004a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8004a60 <std+0x68>)
 8004a2c:	6224      	str	r4, [r4, #32]
 8004a2e:	429c      	cmp	r4, r3
 8004a30:	d006      	beq.n	8004a40 <std+0x48>
 8004a32:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004a36:	4294      	cmp	r4, r2
 8004a38:	d002      	beq.n	8004a40 <std+0x48>
 8004a3a:	33d0      	adds	r3, #208	@ 0xd0
 8004a3c:	429c      	cmp	r4, r3
 8004a3e:	d105      	bne.n	8004a4c <std+0x54>
 8004a40:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004a44:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a48:	f000 ba58 	b.w	8004efc <__retarget_lock_init_recursive>
 8004a4c:	bd10      	pop	{r4, pc}
 8004a4e:	bf00      	nop
 8004a50:	08004c5d 	.word	0x08004c5d
 8004a54:	08004c7f 	.word	0x08004c7f
 8004a58:	08004cb7 	.word	0x08004cb7
 8004a5c:	08004cdb 	.word	0x08004cdb
 8004a60:	2000027c 	.word	0x2000027c

08004a64 <stdio_exit_handler>:
 8004a64:	4a02      	ldr	r2, [pc, #8]	@ (8004a70 <stdio_exit_handler+0xc>)
 8004a66:	4903      	ldr	r1, [pc, #12]	@ (8004a74 <stdio_exit_handler+0x10>)
 8004a68:	4803      	ldr	r0, [pc, #12]	@ (8004a78 <stdio_exit_handler+0x14>)
 8004a6a:	f000 b869 	b.w	8004b40 <_fwalk_sglue>
 8004a6e:	bf00      	nop
 8004a70:	2000000c 	.word	0x2000000c
 8004a74:	0800579d 	.word	0x0800579d
 8004a78:	2000001c 	.word	0x2000001c

08004a7c <cleanup_stdio>:
 8004a7c:	6841      	ldr	r1, [r0, #4]
 8004a7e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab0 <cleanup_stdio+0x34>)
 8004a80:	4299      	cmp	r1, r3
 8004a82:	b510      	push	{r4, lr}
 8004a84:	4604      	mov	r4, r0
 8004a86:	d001      	beq.n	8004a8c <cleanup_stdio+0x10>
 8004a88:	f000 fe88 	bl	800579c <_fflush_r>
 8004a8c:	68a1      	ldr	r1, [r4, #8]
 8004a8e:	4b09      	ldr	r3, [pc, #36]	@ (8004ab4 <cleanup_stdio+0x38>)
 8004a90:	4299      	cmp	r1, r3
 8004a92:	d002      	beq.n	8004a9a <cleanup_stdio+0x1e>
 8004a94:	4620      	mov	r0, r4
 8004a96:	f000 fe81 	bl	800579c <_fflush_r>
 8004a9a:	68e1      	ldr	r1, [r4, #12]
 8004a9c:	4b06      	ldr	r3, [pc, #24]	@ (8004ab8 <cleanup_stdio+0x3c>)
 8004a9e:	4299      	cmp	r1, r3
 8004aa0:	d004      	beq.n	8004aac <cleanup_stdio+0x30>
 8004aa2:	4620      	mov	r0, r4
 8004aa4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004aa8:	f000 be78 	b.w	800579c <_fflush_r>
 8004aac:	bd10      	pop	{r4, pc}
 8004aae:	bf00      	nop
 8004ab0:	2000027c 	.word	0x2000027c
 8004ab4:	200002e4 	.word	0x200002e4
 8004ab8:	2000034c 	.word	0x2000034c

08004abc <global_stdio_init.part.0>:
 8004abc:	b510      	push	{r4, lr}
 8004abe:	4b0b      	ldr	r3, [pc, #44]	@ (8004aec <global_stdio_init.part.0+0x30>)
 8004ac0:	4c0b      	ldr	r4, [pc, #44]	@ (8004af0 <global_stdio_init.part.0+0x34>)
 8004ac2:	4a0c      	ldr	r2, [pc, #48]	@ (8004af4 <global_stdio_init.part.0+0x38>)
 8004ac4:	601a      	str	r2, [r3, #0]
 8004ac6:	4620      	mov	r0, r4
 8004ac8:	2200      	movs	r2, #0
 8004aca:	2104      	movs	r1, #4
 8004acc:	f7ff ff94 	bl	80049f8 <std>
 8004ad0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004ad4:	2201      	movs	r2, #1
 8004ad6:	2109      	movs	r1, #9
 8004ad8:	f7ff ff8e 	bl	80049f8 <std>
 8004adc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004ae0:	2202      	movs	r2, #2
 8004ae2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004ae6:	2112      	movs	r1, #18
 8004ae8:	f7ff bf86 	b.w	80049f8 <std>
 8004aec:	200003b4 	.word	0x200003b4
 8004af0:	2000027c 	.word	0x2000027c
 8004af4:	08004a65 	.word	0x08004a65

08004af8 <__sfp_lock_acquire>:
 8004af8:	4801      	ldr	r0, [pc, #4]	@ (8004b00 <__sfp_lock_acquire+0x8>)
 8004afa:	f000 ba00 	b.w	8004efe <__retarget_lock_acquire_recursive>
 8004afe:	bf00      	nop
 8004b00:	200003bd 	.word	0x200003bd

08004b04 <__sfp_lock_release>:
 8004b04:	4801      	ldr	r0, [pc, #4]	@ (8004b0c <__sfp_lock_release+0x8>)
 8004b06:	f000 b9fb 	b.w	8004f00 <__retarget_lock_release_recursive>
 8004b0a:	bf00      	nop
 8004b0c:	200003bd 	.word	0x200003bd

08004b10 <__sinit>:
 8004b10:	b510      	push	{r4, lr}
 8004b12:	4604      	mov	r4, r0
 8004b14:	f7ff fff0 	bl	8004af8 <__sfp_lock_acquire>
 8004b18:	6a23      	ldr	r3, [r4, #32]
 8004b1a:	b11b      	cbz	r3, 8004b24 <__sinit+0x14>
 8004b1c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b20:	f7ff bff0 	b.w	8004b04 <__sfp_lock_release>
 8004b24:	4b04      	ldr	r3, [pc, #16]	@ (8004b38 <__sinit+0x28>)
 8004b26:	6223      	str	r3, [r4, #32]
 8004b28:	4b04      	ldr	r3, [pc, #16]	@ (8004b3c <__sinit+0x2c>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	2b00      	cmp	r3, #0
 8004b2e:	d1f5      	bne.n	8004b1c <__sinit+0xc>
 8004b30:	f7ff ffc4 	bl	8004abc <global_stdio_init.part.0>
 8004b34:	e7f2      	b.n	8004b1c <__sinit+0xc>
 8004b36:	bf00      	nop
 8004b38:	08004a7d 	.word	0x08004a7d
 8004b3c:	200003b4 	.word	0x200003b4

08004b40 <_fwalk_sglue>:
 8004b40:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004b44:	4607      	mov	r7, r0
 8004b46:	4688      	mov	r8, r1
 8004b48:	4614      	mov	r4, r2
 8004b4a:	2600      	movs	r6, #0
 8004b4c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004b50:	f1b9 0901 	subs.w	r9, r9, #1
 8004b54:	d505      	bpl.n	8004b62 <_fwalk_sglue+0x22>
 8004b56:	6824      	ldr	r4, [r4, #0]
 8004b58:	2c00      	cmp	r4, #0
 8004b5a:	d1f7      	bne.n	8004b4c <_fwalk_sglue+0xc>
 8004b5c:	4630      	mov	r0, r6
 8004b5e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004b62:	89ab      	ldrh	r3, [r5, #12]
 8004b64:	2b01      	cmp	r3, #1
 8004b66:	d907      	bls.n	8004b78 <_fwalk_sglue+0x38>
 8004b68:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004b6c:	3301      	adds	r3, #1
 8004b6e:	d003      	beq.n	8004b78 <_fwalk_sglue+0x38>
 8004b70:	4629      	mov	r1, r5
 8004b72:	4638      	mov	r0, r7
 8004b74:	47c0      	blx	r8
 8004b76:	4306      	orrs	r6, r0
 8004b78:	3568      	adds	r5, #104	@ 0x68
 8004b7a:	e7e9      	b.n	8004b50 <_fwalk_sglue+0x10>

08004b7c <iprintf>:
 8004b7c:	b40f      	push	{r0, r1, r2, r3}
 8004b7e:	b507      	push	{r0, r1, r2, lr}
 8004b80:	4906      	ldr	r1, [pc, #24]	@ (8004b9c <iprintf+0x20>)
 8004b82:	ab04      	add	r3, sp, #16
 8004b84:	6808      	ldr	r0, [r1, #0]
 8004b86:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b8a:	6881      	ldr	r1, [r0, #8]
 8004b8c:	9301      	str	r3, [sp, #4]
 8004b8e:	f000 fadb 	bl	8005148 <_vfiprintf_r>
 8004b92:	b003      	add	sp, #12
 8004b94:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b98:	b004      	add	sp, #16
 8004b9a:	4770      	bx	lr
 8004b9c:	20000018 	.word	0x20000018

08004ba0 <_puts_r>:
 8004ba0:	6a03      	ldr	r3, [r0, #32]
 8004ba2:	b570      	push	{r4, r5, r6, lr}
 8004ba4:	6884      	ldr	r4, [r0, #8]
 8004ba6:	4605      	mov	r5, r0
 8004ba8:	460e      	mov	r6, r1
 8004baa:	b90b      	cbnz	r3, 8004bb0 <_puts_r+0x10>
 8004bac:	f7ff ffb0 	bl	8004b10 <__sinit>
 8004bb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004bb2:	07db      	lsls	r3, r3, #31
 8004bb4:	d405      	bmi.n	8004bc2 <_puts_r+0x22>
 8004bb6:	89a3      	ldrh	r3, [r4, #12]
 8004bb8:	0598      	lsls	r0, r3, #22
 8004bba:	d402      	bmi.n	8004bc2 <_puts_r+0x22>
 8004bbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bbe:	f000 f99e 	bl	8004efe <__retarget_lock_acquire_recursive>
 8004bc2:	89a3      	ldrh	r3, [r4, #12]
 8004bc4:	0719      	lsls	r1, r3, #28
 8004bc6:	d502      	bpl.n	8004bce <_puts_r+0x2e>
 8004bc8:	6923      	ldr	r3, [r4, #16]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d135      	bne.n	8004c3a <_puts_r+0x9a>
 8004bce:	4621      	mov	r1, r4
 8004bd0:	4628      	mov	r0, r5
 8004bd2:	f000 f8c5 	bl	8004d60 <__swsetup_r>
 8004bd6:	b380      	cbz	r0, 8004c3a <_puts_r+0x9a>
 8004bd8:	f04f 35ff 	mov.w	r5, #4294967295
 8004bdc:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004bde:	07da      	lsls	r2, r3, #31
 8004be0:	d405      	bmi.n	8004bee <_puts_r+0x4e>
 8004be2:	89a3      	ldrh	r3, [r4, #12]
 8004be4:	059b      	lsls	r3, r3, #22
 8004be6:	d402      	bmi.n	8004bee <_puts_r+0x4e>
 8004be8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004bea:	f000 f989 	bl	8004f00 <__retarget_lock_release_recursive>
 8004bee:	4628      	mov	r0, r5
 8004bf0:	bd70      	pop	{r4, r5, r6, pc}
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	da04      	bge.n	8004c00 <_puts_r+0x60>
 8004bf6:	69a2      	ldr	r2, [r4, #24]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	dc17      	bgt.n	8004c2c <_puts_r+0x8c>
 8004bfc:	290a      	cmp	r1, #10
 8004bfe:	d015      	beq.n	8004c2c <_puts_r+0x8c>
 8004c00:	6823      	ldr	r3, [r4, #0]
 8004c02:	1c5a      	adds	r2, r3, #1
 8004c04:	6022      	str	r2, [r4, #0]
 8004c06:	7019      	strb	r1, [r3, #0]
 8004c08:	68a3      	ldr	r3, [r4, #8]
 8004c0a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	60a3      	str	r3, [r4, #8]
 8004c12:	2900      	cmp	r1, #0
 8004c14:	d1ed      	bne.n	8004bf2 <_puts_r+0x52>
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	da11      	bge.n	8004c3e <_puts_r+0x9e>
 8004c1a:	4622      	mov	r2, r4
 8004c1c:	210a      	movs	r1, #10
 8004c1e:	4628      	mov	r0, r5
 8004c20:	f000 f85f 	bl	8004ce2 <__swbuf_r>
 8004c24:	3001      	adds	r0, #1
 8004c26:	d0d7      	beq.n	8004bd8 <_puts_r+0x38>
 8004c28:	250a      	movs	r5, #10
 8004c2a:	e7d7      	b.n	8004bdc <_puts_r+0x3c>
 8004c2c:	4622      	mov	r2, r4
 8004c2e:	4628      	mov	r0, r5
 8004c30:	f000 f857 	bl	8004ce2 <__swbuf_r>
 8004c34:	3001      	adds	r0, #1
 8004c36:	d1e7      	bne.n	8004c08 <_puts_r+0x68>
 8004c38:	e7ce      	b.n	8004bd8 <_puts_r+0x38>
 8004c3a:	3e01      	subs	r6, #1
 8004c3c:	e7e4      	b.n	8004c08 <_puts_r+0x68>
 8004c3e:	6823      	ldr	r3, [r4, #0]
 8004c40:	1c5a      	adds	r2, r3, #1
 8004c42:	6022      	str	r2, [r4, #0]
 8004c44:	220a      	movs	r2, #10
 8004c46:	701a      	strb	r2, [r3, #0]
 8004c48:	e7ee      	b.n	8004c28 <_puts_r+0x88>
	...

08004c4c <puts>:
 8004c4c:	4b02      	ldr	r3, [pc, #8]	@ (8004c58 <puts+0xc>)
 8004c4e:	4601      	mov	r1, r0
 8004c50:	6818      	ldr	r0, [r3, #0]
 8004c52:	f7ff bfa5 	b.w	8004ba0 <_puts_r>
 8004c56:	bf00      	nop
 8004c58:	20000018 	.word	0x20000018

08004c5c <__sread>:
 8004c5c:	b510      	push	{r4, lr}
 8004c5e:	460c      	mov	r4, r1
 8004c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c64:	f000 f8fc 	bl	8004e60 <_read_r>
 8004c68:	2800      	cmp	r0, #0
 8004c6a:	bfab      	itete	ge
 8004c6c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004c6e:	89a3      	ldrhlt	r3, [r4, #12]
 8004c70:	181b      	addge	r3, r3, r0
 8004c72:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004c76:	bfac      	ite	ge
 8004c78:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004c7a:	81a3      	strhlt	r3, [r4, #12]
 8004c7c:	bd10      	pop	{r4, pc}

08004c7e <__swrite>:
 8004c7e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c82:	461f      	mov	r7, r3
 8004c84:	898b      	ldrh	r3, [r1, #12]
 8004c86:	05db      	lsls	r3, r3, #23
 8004c88:	4605      	mov	r5, r0
 8004c8a:	460c      	mov	r4, r1
 8004c8c:	4616      	mov	r6, r2
 8004c8e:	d505      	bpl.n	8004c9c <__swrite+0x1e>
 8004c90:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c94:	2302      	movs	r3, #2
 8004c96:	2200      	movs	r2, #0
 8004c98:	f000 f8d0 	bl	8004e3c <_lseek_r>
 8004c9c:	89a3      	ldrh	r3, [r4, #12]
 8004c9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ca2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ca6:	81a3      	strh	r3, [r4, #12]
 8004ca8:	4632      	mov	r2, r6
 8004caa:	463b      	mov	r3, r7
 8004cac:	4628      	mov	r0, r5
 8004cae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004cb2:	f000 b8e7 	b.w	8004e84 <_write_r>

08004cb6 <__sseek>:
 8004cb6:	b510      	push	{r4, lr}
 8004cb8:	460c      	mov	r4, r1
 8004cba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cbe:	f000 f8bd 	bl	8004e3c <_lseek_r>
 8004cc2:	1c43      	adds	r3, r0, #1
 8004cc4:	89a3      	ldrh	r3, [r4, #12]
 8004cc6:	bf15      	itete	ne
 8004cc8:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004cca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004cce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004cd2:	81a3      	strheq	r3, [r4, #12]
 8004cd4:	bf18      	it	ne
 8004cd6:	81a3      	strhne	r3, [r4, #12]
 8004cd8:	bd10      	pop	{r4, pc}

08004cda <__sclose>:
 8004cda:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004cde:	f000 b89d 	b.w	8004e1c <_close_r>

08004ce2 <__swbuf_r>:
 8004ce2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ce4:	460e      	mov	r6, r1
 8004ce6:	4614      	mov	r4, r2
 8004ce8:	4605      	mov	r5, r0
 8004cea:	b118      	cbz	r0, 8004cf4 <__swbuf_r+0x12>
 8004cec:	6a03      	ldr	r3, [r0, #32]
 8004cee:	b90b      	cbnz	r3, 8004cf4 <__swbuf_r+0x12>
 8004cf0:	f7ff ff0e 	bl	8004b10 <__sinit>
 8004cf4:	69a3      	ldr	r3, [r4, #24]
 8004cf6:	60a3      	str	r3, [r4, #8]
 8004cf8:	89a3      	ldrh	r3, [r4, #12]
 8004cfa:	071a      	lsls	r2, r3, #28
 8004cfc:	d501      	bpl.n	8004d02 <__swbuf_r+0x20>
 8004cfe:	6923      	ldr	r3, [r4, #16]
 8004d00:	b943      	cbnz	r3, 8004d14 <__swbuf_r+0x32>
 8004d02:	4621      	mov	r1, r4
 8004d04:	4628      	mov	r0, r5
 8004d06:	f000 f82b 	bl	8004d60 <__swsetup_r>
 8004d0a:	b118      	cbz	r0, 8004d14 <__swbuf_r+0x32>
 8004d0c:	f04f 37ff 	mov.w	r7, #4294967295
 8004d10:	4638      	mov	r0, r7
 8004d12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004d14:	6823      	ldr	r3, [r4, #0]
 8004d16:	6922      	ldr	r2, [r4, #16]
 8004d18:	1a98      	subs	r0, r3, r2
 8004d1a:	6963      	ldr	r3, [r4, #20]
 8004d1c:	b2f6      	uxtb	r6, r6
 8004d1e:	4283      	cmp	r3, r0
 8004d20:	4637      	mov	r7, r6
 8004d22:	dc05      	bgt.n	8004d30 <__swbuf_r+0x4e>
 8004d24:	4621      	mov	r1, r4
 8004d26:	4628      	mov	r0, r5
 8004d28:	f000 fd38 	bl	800579c <_fflush_r>
 8004d2c:	2800      	cmp	r0, #0
 8004d2e:	d1ed      	bne.n	8004d0c <__swbuf_r+0x2a>
 8004d30:	68a3      	ldr	r3, [r4, #8]
 8004d32:	3b01      	subs	r3, #1
 8004d34:	60a3      	str	r3, [r4, #8]
 8004d36:	6823      	ldr	r3, [r4, #0]
 8004d38:	1c5a      	adds	r2, r3, #1
 8004d3a:	6022      	str	r2, [r4, #0]
 8004d3c:	701e      	strb	r6, [r3, #0]
 8004d3e:	6962      	ldr	r2, [r4, #20]
 8004d40:	1c43      	adds	r3, r0, #1
 8004d42:	429a      	cmp	r2, r3
 8004d44:	d004      	beq.n	8004d50 <__swbuf_r+0x6e>
 8004d46:	89a3      	ldrh	r3, [r4, #12]
 8004d48:	07db      	lsls	r3, r3, #31
 8004d4a:	d5e1      	bpl.n	8004d10 <__swbuf_r+0x2e>
 8004d4c:	2e0a      	cmp	r6, #10
 8004d4e:	d1df      	bne.n	8004d10 <__swbuf_r+0x2e>
 8004d50:	4621      	mov	r1, r4
 8004d52:	4628      	mov	r0, r5
 8004d54:	f000 fd22 	bl	800579c <_fflush_r>
 8004d58:	2800      	cmp	r0, #0
 8004d5a:	d0d9      	beq.n	8004d10 <__swbuf_r+0x2e>
 8004d5c:	e7d6      	b.n	8004d0c <__swbuf_r+0x2a>
	...

08004d60 <__swsetup_r>:
 8004d60:	b538      	push	{r3, r4, r5, lr}
 8004d62:	4b29      	ldr	r3, [pc, #164]	@ (8004e08 <__swsetup_r+0xa8>)
 8004d64:	4605      	mov	r5, r0
 8004d66:	6818      	ldr	r0, [r3, #0]
 8004d68:	460c      	mov	r4, r1
 8004d6a:	b118      	cbz	r0, 8004d74 <__swsetup_r+0x14>
 8004d6c:	6a03      	ldr	r3, [r0, #32]
 8004d6e:	b90b      	cbnz	r3, 8004d74 <__swsetup_r+0x14>
 8004d70:	f7ff fece 	bl	8004b10 <__sinit>
 8004d74:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004d78:	0719      	lsls	r1, r3, #28
 8004d7a:	d422      	bmi.n	8004dc2 <__swsetup_r+0x62>
 8004d7c:	06da      	lsls	r2, r3, #27
 8004d7e:	d407      	bmi.n	8004d90 <__swsetup_r+0x30>
 8004d80:	2209      	movs	r2, #9
 8004d82:	602a      	str	r2, [r5, #0]
 8004d84:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004d88:	81a3      	strh	r3, [r4, #12]
 8004d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8004d8e:	e033      	b.n	8004df8 <__swsetup_r+0x98>
 8004d90:	0758      	lsls	r0, r3, #29
 8004d92:	d512      	bpl.n	8004dba <__swsetup_r+0x5a>
 8004d94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004d96:	b141      	cbz	r1, 8004daa <__swsetup_r+0x4a>
 8004d98:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004d9c:	4299      	cmp	r1, r3
 8004d9e:	d002      	beq.n	8004da6 <__swsetup_r+0x46>
 8004da0:	4628      	mov	r0, r5
 8004da2:	f000 f8af 	bl	8004f04 <_free_r>
 8004da6:	2300      	movs	r3, #0
 8004da8:	6363      	str	r3, [r4, #52]	@ 0x34
 8004daa:	89a3      	ldrh	r3, [r4, #12]
 8004dac:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004db0:	81a3      	strh	r3, [r4, #12]
 8004db2:	2300      	movs	r3, #0
 8004db4:	6063      	str	r3, [r4, #4]
 8004db6:	6923      	ldr	r3, [r4, #16]
 8004db8:	6023      	str	r3, [r4, #0]
 8004dba:	89a3      	ldrh	r3, [r4, #12]
 8004dbc:	f043 0308 	orr.w	r3, r3, #8
 8004dc0:	81a3      	strh	r3, [r4, #12]
 8004dc2:	6923      	ldr	r3, [r4, #16]
 8004dc4:	b94b      	cbnz	r3, 8004dda <__swsetup_r+0x7a>
 8004dc6:	89a3      	ldrh	r3, [r4, #12]
 8004dc8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004dcc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004dd0:	d003      	beq.n	8004dda <__swsetup_r+0x7a>
 8004dd2:	4621      	mov	r1, r4
 8004dd4:	4628      	mov	r0, r5
 8004dd6:	f000 fd2f 	bl	8005838 <__smakebuf_r>
 8004dda:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004dde:	f013 0201 	ands.w	r2, r3, #1
 8004de2:	d00a      	beq.n	8004dfa <__swsetup_r+0x9a>
 8004de4:	2200      	movs	r2, #0
 8004de6:	60a2      	str	r2, [r4, #8]
 8004de8:	6962      	ldr	r2, [r4, #20]
 8004dea:	4252      	negs	r2, r2
 8004dec:	61a2      	str	r2, [r4, #24]
 8004dee:	6922      	ldr	r2, [r4, #16]
 8004df0:	b942      	cbnz	r2, 8004e04 <__swsetup_r+0xa4>
 8004df2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004df6:	d1c5      	bne.n	8004d84 <__swsetup_r+0x24>
 8004df8:	bd38      	pop	{r3, r4, r5, pc}
 8004dfa:	0799      	lsls	r1, r3, #30
 8004dfc:	bf58      	it	pl
 8004dfe:	6962      	ldrpl	r2, [r4, #20]
 8004e00:	60a2      	str	r2, [r4, #8]
 8004e02:	e7f4      	b.n	8004dee <__swsetup_r+0x8e>
 8004e04:	2000      	movs	r0, #0
 8004e06:	e7f7      	b.n	8004df8 <__swsetup_r+0x98>
 8004e08:	20000018 	.word	0x20000018

08004e0c <memset>:
 8004e0c:	4402      	add	r2, r0
 8004e0e:	4603      	mov	r3, r0
 8004e10:	4293      	cmp	r3, r2
 8004e12:	d100      	bne.n	8004e16 <memset+0xa>
 8004e14:	4770      	bx	lr
 8004e16:	f803 1b01 	strb.w	r1, [r3], #1
 8004e1a:	e7f9      	b.n	8004e10 <memset+0x4>

08004e1c <_close_r>:
 8004e1c:	b538      	push	{r3, r4, r5, lr}
 8004e1e:	4d06      	ldr	r5, [pc, #24]	@ (8004e38 <_close_r+0x1c>)
 8004e20:	2300      	movs	r3, #0
 8004e22:	4604      	mov	r4, r0
 8004e24:	4608      	mov	r0, r1
 8004e26:	602b      	str	r3, [r5, #0]
 8004e28:	f7fc f92b 	bl	8001082 <_close>
 8004e2c:	1c43      	adds	r3, r0, #1
 8004e2e:	d102      	bne.n	8004e36 <_close_r+0x1a>
 8004e30:	682b      	ldr	r3, [r5, #0]
 8004e32:	b103      	cbz	r3, 8004e36 <_close_r+0x1a>
 8004e34:	6023      	str	r3, [r4, #0]
 8004e36:	bd38      	pop	{r3, r4, r5, pc}
 8004e38:	200003b8 	.word	0x200003b8

08004e3c <_lseek_r>:
 8004e3c:	b538      	push	{r3, r4, r5, lr}
 8004e3e:	4d07      	ldr	r5, [pc, #28]	@ (8004e5c <_lseek_r+0x20>)
 8004e40:	4604      	mov	r4, r0
 8004e42:	4608      	mov	r0, r1
 8004e44:	4611      	mov	r1, r2
 8004e46:	2200      	movs	r2, #0
 8004e48:	602a      	str	r2, [r5, #0]
 8004e4a:	461a      	mov	r2, r3
 8004e4c:	f7fc f940 	bl	80010d0 <_lseek>
 8004e50:	1c43      	adds	r3, r0, #1
 8004e52:	d102      	bne.n	8004e5a <_lseek_r+0x1e>
 8004e54:	682b      	ldr	r3, [r5, #0]
 8004e56:	b103      	cbz	r3, 8004e5a <_lseek_r+0x1e>
 8004e58:	6023      	str	r3, [r4, #0]
 8004e5a:	bd38      	pop	{r3, r4, r5, pc}
 8004e5c:	200003b8 	.word	0x200003b8

08004e60 <_read_r>:
 8004e60:	b538      	push	{r3, r4, r5, lr}
 8004e62:	4d07      	ldr	r5, [pc, #28]	@ (8004e80 <_read_r+0x20>)
 8004e64:	4604      	mov	r4, r0
 8004e66:	4608      	mov	r0, r1
 8004e68:	4611      	mov	r1, r2
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	602a      	str	r2, [r5, #0]
 8004e6e:	461a      	mov	r2, r3
 8004e70:	f7fc f8ce 	bl	8001010 <_read>
 8004e74:	1c43      	adds	r3, r0, #1
 8004e76:	d102      	bne.n	8004e7e <_read_r+0x1e>
 8004e78:	682b      	ldr	r3, [r5, #0]
 8004e7a:	b103      	cbz	r3, 8004e7e <_read_r+0x1e>
 8004e7c:	6023      	str	r3, [r4, #0]
 8004e7e:	bd38      	pop	{r3, r4, r5, pc}
 8004e80:	200003b8 	.word	0x200003b8

08004e84 <_write_r>:
 8004e84:	b538      	push	{r3, r4, r5, lr}
 8004e86:	4d07      	ldr	r5, [pc, #28]	@ (8004ea4 <_write_r+0x20>)
 8004e88:	4604      	mov	r4, r0
 8004e8a:	4608      	mov	r0, r1
 8004e8c:	4611      	mov	r1, r2
 8004e8e:	2200      	movs	r2, #0
 8004e90:	602a      	str	r2, [r5, #0]
 8004e92:	461a      	mov	r2, r3
 8004e94:	f7fc f8d9 	bl	800104a <_write>
 8004e98:	1c43      	adds	r3, r0, #1
 8004e9a:	d102      	bne.n	8004ea2 <_write_r+0x1e>
 8004e9c:	682b      	ldr	r3, [r5, #0]
 8004e9e:	b103      	cbz	r3, 8004ea2 <_write_r+0x1e>
 8004ea0:	6023      	str	r3, [r4, #0]
 8004ea2:	bd38      	pop	{r3, r4, r5, pc}
 8004ea4:	200003b8 	.word	0x200003b8

08004ea8 <__errno>:
 8004ea8:	4b01      	ldr	r3, [pc, #4]	@ (8004eb0 <__errno+0x8>)
 8004eaa:	6818      	ldr	r0, [r3, #0]
 8004eac:	4770      	bx	lr
 8004eae:	bf00      	nop
 8004eb0:	20000018 	.word	0x20000018

08004eb4 <__libc_init_array>:
 8004eb4:	b570      	push	{r4, r5, r6, lr}
 8004eb6:	4d0d      	ldr	r5, [pc, #52]	@ (8004eec <__libc_init_array+0x38>)
 8004eb8:	4c0d      	ldr	r4, [pc, #52]	@ (8004ef0 <__libc_init_array+0x3c>)
 8004eba:	1b64      	subs	r4, r4, r5
 8004ebc:	10a4      	asrs	r4, r4, #2
 8004ebe:	2600      	movs	r6, #0
 8004ec0:	42a6      	cmp	r6, r4
 8004ec2:	d109      	bne.n	8004ed8 <__libc_init_array+0x24>
 8004ec4:	4d0b      	ldr	r5, [pc, #44]	@ (8004ef4 <__libc_init_array+0x40>)
 8004ec6:	4c0c      	ldr	r4, [pc, #48]	@ (8004ef8 <__libc_init_array+0x44>)
 8004ec8:	f000 fd24 	bl	8005914 <_init>
 8004ecc:	1b64      	subs	r4, r4, r5
 8004ece:	10a4      	asrs	r4, r4, #2
 8004ed0:	2600      	movs	r6, #0
 8004ed2:	42a6      	cmp	r6, r4
 8004ed4:	d105      	bne.n	8004ee2 <__libc_init_array+0x2e>
 8004ed6:	bd70      	pop	{r4, r5, r6, pc}
 8004ed8:	f855 3b04 	ldr.w	r3, [r5], #4
 8004edc:	4798      	blx	r3
 8004ede:	3601      	adds	r6, #1
 8004ee0:	e7ee      	b.n	8004ec0 <__libc_init_array+0xc>
 8004ee2:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ee6:	4798      	blx	r3
 8004ee8:	3601      	adds	r6, #1
 8004eea:	e7f2      	b.n	8004ed2 <__libc_init_array+0x1e>
 8004eec:	080059e4 	.word	0x080059e4
 8004ef0:	080059e4 	.word	0x080059e4
 8004ef4:	080059e4 	.word	0x080059e4
 8004ef8:	080059e8 	.word	0x080059e8

08004efc <__retarget_lock_init_recursive>:
 8004efc:	4770      	bx	lr

08004efe <__retarget_lock_acquire_recursive>:
 8004efe:	4770      	bx	lr

08004f00 <__retarget_lock_release_recursive>:
 8004f00:	4770      	bx	lr
	...

08004f04 <_free_r>:
 8004f04:	b538      	push	{r3, r4, r5, lr}
 8004f06:	4605      	mov	r5, r0
 8004f08:	2900      	cmp	r1, #0
 8004f0a:	d041      	beq.n	8004f90 <_free_r+0x8c>
 8004f0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004f10:	1f0c      	subs	r4, r1, #4
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	bfb8      	it	lt
 8004f16:	18e4      	addlt	r4, r4, r3
 8004f18:	f000 f8e0 	bl	80050dc <__malloc_lock>
 8004f1c:	4a1d      	ldr	r2, [pc, #116]	@ (8004f94 <_free_r+0x90>)
 8004f1e:	6813      	ldr	r3, [r2, #0]
 8004f20:	b933      	cbnz	r3, 8004f30 <_free_r+0x2c>
 8004f22:	6063      	str	r3, [r4, #4]
 8004f24:	6014      	str	r4, [r2, #0]
 8004f26:	4628      	mov	r0, r5
 8004f28:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004f2c:	f000 b8dc 	b.w	80050e8 <__malloc_unlock>
 8004f30:	42a3      	cmp	r3, r4
 8004f32:	d908      	bls.n	8004f46 <_free_r+0x42>
 8004f34:	6820      	ldr	r0, [r4, #0]
 8004f36:	1821      	adds	r1, r4, r0
 8004f38:	428b      	cmp	r3, r1
 8004f3a:	bf01      	itttt	eq
 8004f3c:	6819      	ldreq	r1, [r3, #0]
 8004f3e:	685b      	ldreq	r3, [r3, #4]
 8004f40:	1809      	addeq	r1, r1, r0
 8004f42:	6021      	streq	r1, [r4, #0]
 8004f44:	e7ed      	b.n	8004f22 <_free_r+0x1e>
 8004f46:	461a      	mov	r2, r3
 8004f48:	685b      	ldr	r3, [r3, #4]
 8004f4a:	b10b      	cbz	r3, 8004f50 <_free_r+0x4c>
 8004f4c:	42a3      	cmp	r3, r4
 8004f4e:	d9fa      	bls.n	8004f46 <_free_r+0x42>
 8004f50:	6811      	ldr	r1, [r2, #0]
 8004f52:	1850      	adds	r0, r2, r1
 8004f54:	42a0      	cmp	r0, r4
 8004f56:	d10b      	bne.n	8004f70 <_free_r+0x6c>
 8004f58:	6820      	ldr	r0, [r4, #0]
 8004f5a:	4401      	add	r1, r0
 8004f5c:	1850      	adds	r0, r2, r1
 8004f5e:	4283      	cmp	r3, r0
 8004f60:	6011      	str	r1, [r2, #0]
 8004f62:	d1e0      	bne.n	8004f26 <_free_r+0x22>
 8004f64:	6818      	ldr	r0, [r3, #0]
 8004f66:	685b      	ldr	r3, [r3, #4]
 8004f68:	6053      	str	r3, [r2, #4]
 8004f6a:	4408      	add	r0, r1
 8004f6c:	6010      	str	r0, [r2, #0]
 8004f6e:	e7da      	b.n	8004f26 <_free_r+0x22>
 8004f70:	d902      	bls.n	8004f78 <_free_r+0x74>
 8004f72:	230c      	movs	r3, #12
 8004f74:	602b      	str	r3, [r5, #0]
 8004f76:	e7d6      	b.n	8004f26 <_free_r+0x22>
 8004f78:	6820      	ldr	r0, [r4, #0]
 8004f7a:	1821      	adds	r1, r4, r0
 8004f7c:	428b      	cmp	r3, r1
 8004f7e:	bf04      	itt	eq
 8004f80:	6819      	ldreq	r1, [r3, #0]
 8004f82:	685b      	ldreq	r3, [r3, #4]
 8004f84:	6063      	str	r3, [r4, #4]
 8004f86:	bf04      	itt	eq
 8004f88:	1809      	addeq	r1, r1, r0
 8004f8a:	6021      	streq	r1, [r4, #0]
 8004f8c:	6054      	str	r4, [r2, #4]
 8004f8e:	e7ca      	b.n	8004f26 <_free_r+0x22>
 8004f90:	bd38      	pop	{r3, r4, r5, pc}
 8004f92:	bf00      	nop
 8004f94:	200003c4 	.word	0x200003c4

08004f98 <sbrk_aligned>:
 8004f98:	b570      	push	{r4, r5, r6, lr}
 8004f9a:	4e0f      	ldr	r6, [pc, #60]	@ (8004fd8 <sbrk_aligned+0x40>)
 8004f9c:	460c      	mov	r4, r1
 8004f9e:	6831      	ldr	r1, [r6, #0]
 8004fa0:	4605      	mov	r5, r0
 8004fa2:	b911      	cbnz	r1, 8004faa <sbrk_aligned+0x12>
 8004fa4:	f000 fca6 	bl	80058f4 <_sbrk_r>
 8004fa8:	6030      	str	r0, [r6, #0]
 8004faa:	4621      	mov	r1, r4
 8004fac:	4628      	mov	r0, r5
 8004fae:	f000 fca1 	bl	80058f4 <_sbrk_r>
 8004fb2:	1c43      	adds	r3, r0, #1
 8004fb4:	d103      	bne.n	8004fbe <sbrk_aligned+0x26>
 8004fb6:	f04f 34ff 	mov.w	r4, #4294967295
 8004fba:	4620      	mov	r0, r4
 8004fbc:	bd70      	pop	{r4, r5, r6, pc}
 8004fbe:	1cc4      	adds	r4, r0, #3
 8004fc0:	f024 0403 	bic.w	r4, r4, #3
 8004fc4:	42a0      	cmp	r0, r4
 8004fc6:	d0f8      	beq.n	8004fba <sbrk_aligned+0x22>
 8004fc8:	1a21      	subs	r1, r4, r0
 8004fca:	4628      	mov	r0, r5
 8004fcc:	f000 fc92 	bl	80058f4 <_sbrk_r>
 8004fd0:	3001      	adds	r0, #1
 8004fd2:	d1f2      	bne.n	8004fba <sbrk_aligned+0x22>
 8004fd4:	e7ef      	b.n	8004fb6 <sbrk_aligned+0x1e>
 8004fd6:	bf00      	nop
 8004fd8:	200003c0 	.word	0x200003c0

08004fdc <_malloc_r>:
 8004fdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004fe0:	1ccd      	adds	r5, r1, #3
 8004fe2:	f025 0503 	bic.w	r5, r5, #3
 8004fe6:	3508      	adds	r5, #8
 8004fe8:	2d0c      	cmp	r5, #12
 8004fea:	bf38      	it	cc
 8004fec:	250c      	movcc	r5, #12
 8004fee:	2d00      	cmp	r5, #0
 8004ff0:	4606      	mov	r6, r0
 8004ff2:	db01      	blt.n	8004ff8 <_malloc_r+0x1c>
 8004ff4:	42a9      	cmp	r1, r5
 8004ff6:	d904      	bls.n	8005002 <_malloc_r+0x26>
 8004ff8:	230c      	movs	r3, #12
 8004ffa:	6033      	str	r3, [r6, #0]
 8004ffc:	2000      	movs	r0, #0
 8004ffe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005002:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80050d8 <_malloc_r+0xfc>
 8005006:	f000 f869 	bl	80050dc <__malloc_lock>
 800500a:	f8d8 3000 	ldr.w	r3, [r8]
 800500e:	461c      	mov	r4, r3
 8005010:	bb44      	cbnz	r4, 8005064 <_malloc_r+0x88>
 8005012:	4629      	mov	r1, r5
 8005014:	4630      	mov	r0, r6
 8005016:	f7ff ffbf 	bl	8004f98 <sbrk_aligned>
 800501a:	1c43      	adds	r3, r0, #1
 800501c:	4604      	mov	r4, r0
 800501e:	d158      	bne.n	80050d2 <_malloc_r+0xf6>
 8005020:	f8d8 4000 	ldr.w	r4, [r8]
 8005024:	4627      	mov	r7, r4
 8005026:	2f00      	cmp	r7, #0
 8005028:	d143      	bne.n	80050b2 <_malloc_r+0xd6>
 800502a:	2c00      	cmp	r4, #0
 800502c:	d04b      	beq.n	80050c6 <_malloc_r+0xea>
 800502e:	6823      	ldr	r3, [r4, #0]
 8005030:	4639      	mov	r1, r7
 8005032:	4630      	mov	r0, r6
 8005034:	eb04 0903 	add.w	r9, r4, r3
 8005038:	f000 fc5c 	bl	80058f4 <_sbrk_r>
 800503c:	4581      	cmp	r9, r0
 800503e:	d142      	bne.n	80050c6 <_malloc_r+0xea>
 8005040:	6821      	ldr	r1, [r4, #0]
 8005042:	1a6d      	subs	r5, r5, r1
 8005044:	4629      	mov	r1, r5
 8005046:	4630      	mov	r0, r6
 8005048:	f7ff ffa6 	bl	8004f98 <sbrk_aligned>
 800504c:	3001      	adds	r0, #1
 800504e:	d03a      	beq.n	80050c6 <_malloc_r+0xea>
 8005050:	6823      	ldr	r3, [r4, #0]
 8005052:	442b      	add	r3, r5
 8005054:	6023      	str	r3, [r4, #0]
 8005056:	f8d8 3000 	ldr.w	r3, [r8]
 800505a:	685a      	ldr	r2, [r3, #4]
 800505c:	bb62      	cbnz	r2, 80050b8 <_malloc_r+0xdc>
 800505e:	f8c8 7000 	str.w	r7, [r8]
 8005062:	e00f      	b.n	8005084 <_malloc_r+0xa8>
 8005064:	6822      	ldr	r2, [r4, #0]
 8005066:	1b52      	subs	r2, r2, r5
 8005068:	d420      	bmi.n	80050ac <_malloc_r+0xd0>
 800506a:	2a0b      	cmp	r2, #11
 800506c:	d917      	bls.n	800509e <_malloc_r+0xc2>
 800506e:	1961      	adds	r1, r4, r5
 8005070:	42a3      	cmp	r3, r4
 8005072:	6025      	str	r5, [r4, #0]
 8005074:	bf18      	it	ne
 8005076:	6059      	strne	r1, [r3, #4]
 8005078:	6863      	ldr	r3, [r4, #4]
 800507a:	bf08      	it	eq
 800507c:	f8c8 1000 	streq.w	r1, [r8]
 8005080:	5162      	str	r2, [r4, r5]
 8005082:	604b      	str	r3, [r1, #4]
 8005084:	4630      	mov	r0, r6
 8005086:	f000 f82f 	bl	80050e8 <__malloc_unlock>
 800508a:	f104 000b 	add.w	r0, r4, #11
 800508e:	1d23      	adds	r3, r4, #4
 8005090:	f020 0007 	bic.w	r0, r0, #7
 8005094:	1ac2      	subs	r2, r0, r3
 8005096:	bf1c      	itt	ne
 8005098:	1a1b      	subne	r3, r3, r0
 800509a:	50a3      	strne	r3, [r4, r2]
 800509c:	e7af      	b.n	8004ffe <_malloc_r+0x22>
 800509e:	6862      	ldr	r2, [r4, #4]
 80050a0:	42a3      	cmp	r3, r4
 80050a2:	bf0c      	ite	eq
 80050a4:	f8c8 2000 	streq.w	r2, [r8]
 80050a8:	605a      	strne	r2, [r3, #4]
 80050aa:	e7eb      	b.n	8005084 <_malloc_r+0xa8>
 80050ac:	4623      	mov	r3, r4
 80050ae:	6864      	ldr	r4, [r4, #4]
 80050b0:	e7ae      	b.n	8005010 <_malloc_r+0x34>
 80050b2:	463c      	mov	r4, r7
 80050b4:	687f      	ldr	r7, [r7, #4]
 80050b6:	e7b6      	b.n	8005026 <_malloc_r+0x4a>
 80050b8:	461a      	mov	r2, r3
 80050ba:	685b      	ldr	r3, [r3, #4]
 80050bc:	42a3      	cmp	r3, r4
 80050be:	d1fb      	bne.n	80050b8 <_malloc_r+0xdc>
 80050c0:	2300      	movs	r3, #0
 80050c2:	6053      	str	r3, [r2, #4]
 80050c4:	e7de      	b.n	8005084 <_malloc_r+0xa8>
 80050c6:	230c      	movs	r3, #12
 80050c8:	6033      	str	r3, [r6, #0]
 80050ca:	4630      	mov	r0, r6
 80050cc:	f000 f80c 	bl	80050e8 <__malloc_unlock>
 80050d0:	e794      	b.n	8004ffc <_malloc_r+0x20>
 80050d2:	6005      	str	r5, [r0, #0]
 80050d4:	e7d6      	b.n	8005084 <_malloc_r+0xa8>
 80050d6:	bf00      	nop
 80050d8:	200003c4 	.word	0x200003c4

080050dc <__malloc_lock>:
 80050dc:	4801      	ldr	r0, [pc, #4]	@ (80050e4 <__malloc_lock+0x8>)
 80050de:	f7ff bf0e 	b.w	8004efe <__retarget_lock_acquire_recursive>
 80050e2:	bf00      	nop
 80050e4:	200003bc 	.word	0x200003bc

080050e8 <__malloc_unlock>:
 80050e8:	4801      	ldr	r0, [pc, #4]	@ (80050f0 <__malloc_unlock+0x8>)
 80050ea:	f7ff bf09 	b.w	8004f00 <__retarget_lock_release_recursive>
 80050ee:	bf00      	nop
 80050f0:	200003bc 	.word	0x200003bc

080050f4 <__sfputc_r>:
 80050f4:	6893      	ldr	r3, [r2, #8]
 80050f6:	3b01      	subs	r3, #1
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	b410      	push	{r4}
 80050fc:	6093      	str	r3, [r2, #8]
 80050fe:	da08      	bge.n	8005112 <__sfputc_r+0x1e>
 8005100:	6994      	ldr	r4, [r2, #24]
 8005102:	42a3      	cmp	r3, r4
 8005104:	db01      	blt.n	800510a <__sfputc_r+0x16>
 8005106:	290a      	cmp	r1, #10
 8005108:	d103      	bne.n	8005112 <__sfputc_r+0x1e>
 800510a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800510e:	f7ff bde8 	b.w	8004ce2 <__swbuf_r>
 8005112:	6813      	ldr	r3, [r2, #0]
 8005114:	1c58      	adds	r0, r3, #1
 8005116:	6010      	str	r0, [r2, #0]
 8005118:	7019      	strb	r1, [r3, #0]
 800511a:	4608      	mov	r0, r1
 800511c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005120:	4770      	bx	lr

08005122 <__sfputs_r>:
 8005122:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005124:	4606      	mov	r6, r0
 8005126:	460f      	mov	r7, r1
 8005128:	4614      	mov	r4, r2
 800512a:	18d5      	adds	r5, r2, r3
 800512c:	42ac      	cmp	r4, r5
 800512e:	d101      	bne.n	8005134 <__sfputs_r+0x12>
 8005130:	2000      	movs	r0, #0
 8005132:	e007      	b.n	8005144 <__sfputs_r+0x22>
 8005134:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005138:	463a      	mov	r2, r7
 800513a:	4630      	mov	r0, r6
 800513c:	f7ff ffda 	bl	80050f4 <__sfputc_r>
 8005140:	1c43      	adds	r3, r0, #1
 8005142:	d1f3      	bne.n	800512c <__sfputs_r+0xa>
 8005144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005148 <_vfiprintf_r>:
 8005148:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800514c:	460d      	mov	r5, r1
 800514e:	b09d      	sub	sp, #116	@ 0x74
 8005150:	4614      	mov	r4, r2
 8005152:	4698      	mov	r8, r3
 8005154:	4606      	mov	r6, r0
 8005156:	b118      	cbz	r0, 8005160 <_vfiprintf_r+0x18>
 8005158:	6a03      	ldr	r3, [r0, #32]
 800515a:	b90b      	cbnz	r3, 8005160 <_vfiprintf_r+0x18>
 800515c:	f7ff fcd8 	bl	8004b10 <__sinit>
 8005160:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005162:	07d9      	lsls	r1, r3, #31
 8005164:	d405      	bmi.n	8005172 <_vfiprintf_r+0x2a>
 8005166:	89ab      	ldrh	r3, [r5, #12]
 8005168:	059a      	lsls	r2, r3, #22
 800516a:	d402      	bmi.n	8005172 <_vfiprintf_r+0x2a>
 800516c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800516e:	f7ff fec6 	bl	8004efe <__retarget_lock_acquire_recursive>
 8005172:	89ab      	ldrh	r3, [r5, #12]
 8005174:	071b      	lsls	r3, r3, #28
 8005176:	d501      	bpl.n	800517c <_vfiprintf_r+0x34>
 8005178:	692b      	ldr	r3, [r5, #16]
 800517a:	b99b      	cbnz	r3, 80051a4 <_vfiprintf_r+0x5c>
 800517c:	4629      	mov	r1, r5
 800517e:	4630      	mov	r0, r6
 8005180:	f7ff fdee 	bl	8004d60 <__swsetup_r>
 8005184:	b170      	cbz	r0, 80051a4 <_vfiprintf_r+0x5c>
 8005186:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005188:	07dc      	lsls	r4, r3, #31
 800518a:	d504      	bpl.n	8005196 <_vfiprintf_r+0x4e>
 800518c:	f04f 30ff 	mov.w	r0, #4294967295
 8005190:	b01d      	add	sp, #116	@ 0x74
 8005192:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005196:	89ab      	ldrh	r3, [r5, #12]
 8005198:	0598      	lsls	r0, r3, #22
 800519a:	d4f7      	bmi.n	800518c <_vfiprintf_r+0x44>
 800519c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800519e:	f7ff feaf 	bl	8004f00 <__retarget_lock_release_recursive>
 80051a2:	e7f3      	b.n	800518c <_vfiprintf_r+0x44>
 80051a4:	2300      	movs	r3, #0
 80051a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80051a8:	2320      	movs	r3, #32
 80051aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80051ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80051b2:	2330      	movs	r3, #48	@ 0x30
 80051b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005364 <_vfiprintf_r+0x21c>
 80051b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80051bc:	f04f 0901 	mov.w	r9, #1
 80051c0:	4623      	mov	r3, r4
 80051c2:	469a      	mov	sl, r3
 80051c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80051c8:	b10a      	cbz	r2, 80051ce <_vfiprintf_r+0x86>
 80051ca:	2a25      	cmp	r2, #37	@ 0x25
 80051cc:	d1f9      	bne.n	80051c2 <_vfiprintf_r+0x7a>
 80051ce:	ebba 0b04 	subs.w	fp, sl, r4
 80051d2:	d00b      	beq.n	80051ec <_vfiprintf_r+0xa4>
 80051d4:	465b      	mov	r3, fp
 80051d6:	4622      	mov	r2, r4
 80051d8:	4629      	mov	r1, r5
 80051da:	4630      	mov	r0, r6
 80051dc:	f7ff ffa1 	bl	8005122 <__sfputs_r>
 80051e0:	3001      	adds	r0, #1
 80051e2:	f000 80a7 	beq.w	8005334 <_vfiprintf_r+0x1ec>
 80051e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80051e8:	445a      	add	r2, fp
 80051ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80051ec:	f89a 3000 	ldrb.w	r3, [sl]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	f000 809f 	beq.w	8005334 <_vfiprintf_r+0x1ec>
 80051f6:	2300      	movs	r3, #0
 80051f8:	f04f 32ff 	mov.w	r2, #4294967295
 80051fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005200:	f10a 0a01 	add.w	sl, sl, #1
 8005204:	9304      	str	r3, [sp, #16]
 8005206:	9307      	str	r3, [sp, #28]
 8005208:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800520c:	931a      	str	r3, [sp, #104]	@ 0x68
 800520e:	4654      	mov	r4, sl
 8005210:	2205      	movs	r2, #5
 8005212:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005216:	4853      	ldr	r0, [pc, #332]	@ (8005364 <_vfiprintf_r+0x21c>)
 8005218:	f7fa fffa 	bl	8000210 <memchr>
 800521c:	9a04      	ldr	r2, [sp, #16]
 800521e:	b9d8      	cbnz	r0, 8005258 <_vfiprintf_r+0x110>
 8005220:	06d1      	lsls	r1, r2, #27
 8005222:	bf44      	itt	mi
 8005224:	2320      	movmi	r3, #32
 8005226:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800522a:	0713      	lsls	r3, r2, #28
 800522c:	bf44      	itt	mi
 800522e:	232b      	movmi	r3, #43	@ 0x2b
 8005230:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005234:	f89a 3000 	ldrb.w	r3, [sl]
 8005238:	2b2a      	cmp	r3, #42	@ 0x2a
 800523a:	d015      	beq.n	8005268 <_vfiprintf_r+0x120>
 800523c:	9a07      	ldr	r2, [sp, #28]
 800523e:	4654      	mov	r4, sl
 8005240:	2000      	movs	r0, #0
 8005242:	f04f 0c0a 	mov.w	ip, #10
 8005246:	4621      	mov	r1, r4
 8005248:	f811 3b01 	ldrb.w	r3, [r1], #1
 800524c:	3b30      	subs	r3, #48	@ 0x30
 800524e:	2b09      	cmp	r3, #9
 8005250:	d94b      	bls.n	80052ea <_vfiprintf_r+0x1a2>
 8005252:	b1b0      	cbz	r0, 8005282 <_vfiprintf_r+0x13a>
 8005254:	9207      	str	r2, [sp, #28]
 8005256:	e014      	b.n	8005282 <_vfiprintf_r+0x13a>
 8005258:	eba0 0308 	sub.w	r3, r0, r8
 800525c:	fa09 f303 	lsl.w	r3, r9, r3
 8005260:	4313      	orrs	r3, r2
 8005262:	9304      	str	r3, [sp, #16]
 8005264:	46a2      	mov	sl, r4
 8005266:	e7d2      	b.n	800520e <_vfiprintf_r+0xc6>
 8005268:	9b03      	ldr	r3, [sp, #12]
 800526a:	1d19      	adds	r1, r3, #4
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	9103      	str	r1, [sp, #12]
 8005270:	2b00      	cmp	r3, #0
 8005272:	bfbb      	ittet	lt
 8005274:	425b      	neglt	r3, r3
 8005276:	f042 0202 	orrlt.w	r2, r2, #2
 800527a:	9307      	strge	r3, [sp, #28]
 800527c:	9307      	strlt	r3, [sp, #28]
 800527e:	bfb8      	it	lt
 8005280:	9204      	strlt	r2, [sp, #16]
 8005282:	7823      	ldrb	r3, [r4, #0]
 8005284:	2b2e      	cmp	r3, #46	@ 0x2e
 8005286:	d10a      	bne.n	800529e <_vfiprintf_r+0x156>
 8005288:	7863      	ldrb	r3, [r4, #1]
 800528a:	2b2a      	cmp	r3, #42	@ 0x2a
 800528c:	d132      	bne.n	80052f4 <_vfiprintf_r+0x1ac>
 800528e:	9b03      	ldr	r3, [sp, #12]
 8005290:	1d1a      	adds	r2, r3, #4
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	9203      	str	r2, [sp, #12]
 8005296:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800529a:	3402      	adds	r4, #2
 800529c:	9305      	str	r3, [sp, #20]
 800529e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005374 <_vfiprintf_r+0x22c>
 80052a2:	7821      	ldrb	r1, [r4, #0]
 80052a4:	2203      	movs	r2, #3
 80052a6:	4650      	mov	r0, sl
 80052a8:	f7fa ffb2 	bl	8000210 <memchr>
 80052ac:	b138      	cbz	r0, 80052be <_vfiprintf_r+0x176>
 80052ae:	9b04      	ldr	r3, [sp, #16]
 80052b0:	eba0 000a 	sub.w	r0, r0, sl
 80052b4:	2240      	movs	r2, #64	@ 0x40
 80052b6:	4082      	lsls	r2, r0
 80052b8:	4313      	orrs	r3, r2
 80052ba:	3401      	adds	r4, #1
 80052bc:	9304      	str	r3, [sp, #16]
 80052be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80052c2:	4829      	ldr	r0, [pc, #164]	@ (8005368 <_vfiprintf_r+0x220>)
 80052c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80052c8:	2206      	movs	r2, #6
 80052ca:	f7fa ffa1 	bl	8000210 <memchr>
 80052ce:	2800      	cmp	r0, #0
 80052d0:	d03f      	beq.n	8005352 <_vfiprintf_r+0x20a>
 80052d2:	4b26      	ldr	r3, [pc, #152]	@ (800536c <_vfiprintf_r+0x224>)
 80052d4:	bb1b      	cbnz	r3, 800531e <_vfiprintf_r+0x1d6>
 80052d6:	9b03      	ldr	r3, [sp, #12]
 80052d8:	3307      	adds	r3, #7
 80052da:	f023 0307 	bic.w	r3, r3, #7
 80052de:	3308      	adds	r3, #8
 80052e0:	9303      	str	r3, [sp, #12]
 80052e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80052e4:	443b      	add	r3, r7
 80052e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80052e8:	e76a      	b.n	80051c0 <_vfiprintf_r+0x78>
 80052ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80052ee:	460c      	mov	r4, r1
 80052f0:	2001      	movs	r0, #1
 80052f2:	e7a8      	b.n	8005246 <_vfiprintf_r+0xfe>
 80052f4:	2300      	movs	r3, #0
 80052f6:	3401      	adds	r4, #1
 80052f8:	9305      	str	r3, [sp, #20]
 80052fa:	4619      	mov	r1, r3
 80052fc:	f04f 0c0a 	mov.w	ip, #10
 8005300:	4620      	mov	r0, r4
 8005302:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005306:	3a30      	subs	r2, #48	@ 0x30
 8005308:	2a09      	cmp	r2, #9
 800530a:	d903      	bls.n	8005314 <_vfiprintf_r+0x1cc>
 800530c:	2b00      	cmp	r3, #0
 800530e:	d0c6      	beq.n	800529e <_vfiprintf_r+0x156>
 8005310:	9105      	str	r1, [sp, #20]
 8005312:	e7c4      	b.n	800529e <_vfiprintf_r+0x156>
 8005314:	fb0c 2101 	mla	r1, ip, r1, r2
 8005318:	4604      	mov	r4, r0
 800531a:	2301      	movs	r3, #1
 800531c:	e7f0      	b.n	8005300 <_vfiprintf_r+0x1b8>
 800531e:	ab03      	add	r3, sp, #12
 8005320:	9300      	str	r3, [sp, #0]
 8005322:	462a      	mov	r2, r5
 8005324:	4b12      	ldr	r3, [pc, #72]	@ (8005370 <_vfiprintf_r+0x228>)
 8005326:	a904      	add	r1, sp, #16
 8005328:	4630      	mov	r0, r6
 800532a:	f3af 8000 	nop.w
 800532e:	4607      	mov	r7, r0
 8005330:	1c78      	adds	r0, r7, #1
 8005332:	d1d6      	bne.n	80052e2 <_vfiprintf_r+0x19a>
 8005334:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005336:	07d9      	lsls	r1, r3, #31
 8005338:	d405      	bmi.n	8005346 <_vfiprintf_r+0x1fe>
 800533a:	89ab      	ldrh	r3, [r5, #12]
 800533c:	059a      	lsls	r2, r3, #22
 800533e:	d402      	bmi.n	8005346 <_vfiprintf_r+0x1fe>
 8005340:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005342:	f7ff fddd 	bl	8004f00 <__retarget_lock_release_recursive>
 8005346:	89ab      	ldrh	r3, [r5, #12]
 8005348:	065b      	lsls	r3, r3, #25
 800534a:	f53f af1f 	bmi.w	800518c <_vfiprintf_r+0x44>
 800534e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005350:	e71e      	b.n	8005190 <_vfiprintf_r+0x48>
 8005352:	ab03      	add	r3, sp, #12
 8005354:	9300      	str	r3, [sp, #0]
 8005356:	462a      	mov	r2, r5
 8005358:	4b05      	ldr	r3, [pc, #20]	@ (8005370 <_vfiprintf_r+0x228>)
 800535a:	a904      	add	r1, sp, #16
 800535c:	4630      	mov	r0, r6
 800535e:	f000 f879 	bl	8005454 <_printf_i>
 8005362:	e7e4      	b.n	800532e <_vfiprintf_r+0x1e6>
 8005364:	080059a8 	.word	0x080059a8
 8005368:	080059b2 	.word	0x080059b2
 800536c:	00000000 	.word	0x00000000
 8005370:	08005123 	.word	0x08005123
 8005374:	080059ae 	.word	0x080059ae

08005378 <_printf_common>:
 8005378:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800537c:	4616      	mov	r6, r2
 800537e:	4698      	mov	r8, r3
 8005380:	688a      	ldr	r2, [r1, #8]
 8005382:	690b      	ldr	r3, [r1, #16]
 8005384:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005388:	4293      	cmp	r3, r2
 800538a:	bfb8      	it	lt
 800538c:	4613      	movlt	r3, r2
 800538e:	6033      	str	r3, [r6, #0]
 8005390:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005394:	4607      	mov	r7, r0
 8005396:	460c      	mov	r4, r1
 8005398:	b10a      	cbz	r2, 800539e <_printf_common+0x26>
 800539a:	3301      	adds	r3, #1
 800539c:	6033      	str	r3, [r6, #0]
 800539e:	6823      	ldr	r3, [r4, #0]
 80053a0:	0699      	lsls	r1, r3, #26
 80053a2:	bf42      	ittt	mi
 80053a4:	6833      	ldrmi	r3, [r6, #0]
 80053a6:	3302      	addmi	r3, #2
 80053a8:	6033      	strmi	r3, [r6, #0]
 80053aa:	6825      	ldr	r5, [r4, #0]
 80053ac:	f015 0506 	ands.w	r5, r5, #6
 80053b0:	d106      	bne.n	80053c0 <_printf_common+0x48>
 80053b2:	f104 0a19 	add.w	sl, r4, #25
 80053b6:	68e3      	ldr	r3, [r4, #12]
 80053b8:	6832      	ldr	r2, [r6, #0]
 80053ba:	1a9b      	subs	r3, r3, r2
 80053bc:	42ab      	cmp	r3, r5
 80053be:	dc26      	bgt.n	800540e <_printf_common+0x96>
 80053c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80053c4:	6822      	ldr	r2, [r4, #0]
 80053c6:	3b00      	subs	r3, #0
 80053c8:	bf18      	it	ne
 80053ca:	2301      	movne	r3, #1
 80053cc:	0692      	lsls	r2, r2, #26
 80053ce:	d42b      	bmi.n	8005428 <_printf_common+0xb0>
 80053d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80053d4:	4641      	mov	r1, r8
 80053d6:	4638      	mov	r0, r7
 80053d8:	47c8      	blx	r9
 80053da:	3001      	adds	r0, #1
 80053dc:	d01e      	beq.n	800541c <_printf_common+0xa4>
 80053de:	6823      	ldr	r3, [r4, #0]
 80053e0:	6922      	ldr	r2, [r4, #16]
 80053e2:	f003 0306 	and.w	r3, r3, #6
 80053e6:	2b04      	cmp	r3, #4
 80053e8:	bf02      	ittt	eq
 80053ea:	68e5      	ldreq	r5, [r4, #12]
 80053ec:	6833      	ldreq	r3, [r6, #0]
 80053ee:	1aed      	subeq	r5, r5, r3
 80053f0:	68a3      	ldr	r3, [r4, #8]
 80053f2:	bf0c      	ite	eq
 80053f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80053f8:	2500      	movne	r5, #0
 80053fa:	4293      	cmp	r3, r2
 80053fc:	bfc4      	itt	gt
 80053fe:	1a9b      	subgt	r3, r3, r2
 8005400:	18ed      	addgt	r5, r5, r3
 8005402:	2600      	movs	r6, #0
 8005404:	341a      	adds	r4, #26
 8005406:	42b5      	cmp	r5, r6
 8005408:	d11a      	bne.n	8005440 <_printf_common+0xc8>
 800540a:	2000      	movs	r0, #0
 800540c:	e008      	b.n	8005420 <_printf_common+0xa8>
 800540e:	2301      	movs	r3, #1
 8005410:	4652      	mov	r2, sl
 8005412:	4641      	mov	r1, r8
 8005414:	4638      	mov	r0, r7
 8005416:	47c8      	blx	r9
 8005418:	3001      	adds	r0, #1
 800541a:	d103      	bne.n	8005424 <_printf_common+0xac>
 800541c:	f04f 30ff 	mov.w	r0, #4294967295
 8005420:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005424:	3501      	adds	r5, #1
 8005426:	e7c6      	b.n	80053b6 <_printf_common+0x3e>
 8005428:	18e1      	adds	r1, r4, r3
 800542a:	1c5a      	adds	r2, r3, #1
 800542c:	2030      	movs	r0, #48	@ 0x30
 800542e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005432:	4422      	add	r2, r4
 8005434:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005438:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800543c:	3302      	adds	r3, #2
 800543e:	e7c7      	b.n	80053d0 <_printf_common+0x58>
 8005440:	2301      	movs	r3, #1
 8005442:	4622      	mov	r2, r4
 8005444:	4641      	mov	r1, r8
 8005446:	4638      	mov	r0, r7
 8005448:	47c8      	blx	r9
 800544a:	3001      	adds	r0, #1
 800544c:	d0e6      	beq.n	800541c <_printf_common+0xa4>
 800544e:	3601      	adds	r6, #1
 8005450:	e7d9      	b.n	8005406 <_printf_common+0x8e>
	...

08005454 <_printf_i>:
 8005454:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005458:	7e0f      	ldrb	r7, [r1, #24]
 800545a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800545c:	2f78      	cmp	r7, #120	@ 0x78
 800545e:	4691      	mov	r9, r2
 8005460:	4680      	mov	r8, r0
 8005462:	460c      	mov	r4, r1
 8005464:	469a      	mov	sl, r3
 8005466:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800546a:	d807      	bhi.n	800547c <_printf_i+0x28>
 800546c:	2f62      	cmp	r7, #98	@ 0x62
 800546e:	d80a      	bhi.n	8005486 <_printf_i+0x32>
 8005470:	2f00      	cmp	r7, #0
 8005472:	f000 80d2 	beq.w	800561a <_printf_i+0x1c6>
 8005476:	2f58      	cmp	r7, #88	@ 0x58
 8005478:	f000 80b9 	beq.w	80055ee <_printf_i+0x19a>
 800547c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005480:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005484:	e03a      	b.n	80054fc <_printf_i+0xa8>
 8005486:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800548a:	2b15      	cmp	r3, #21
 800548c:	d8f6      	bhi.n	800547c <_printf_i+0x28>
 800548e:	a101      	add	r1, pc, #4	@ (adr r1, 8005494 <_printf_i+0x40>)
 8005490:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005494:	080054ed 	.word	0x080054ed
 8005498:	08005501 	.word	0x08005501
 800549c:	0800547d 	.word	0x0800547d
 80054a0:	0800547d 	.word	0x0800547d
 80054a4:	0800547d 	.word	0x0800547d
 80054a8:	0800547d 	.word	0x0800547d
 80054ac:	08005501 	.word	0x08005501
 80054b0:	0800547d 	.word	0x0800547d
 80054b4:	0800547d 	.word	0x0800547d
 80054b8:	0800547d 	.word	0x0800547d
 80054bc:	0800547d 	.word	0x0800547d
 80054c0:	08005601 	.word	0x08005601
 80054c4:	0800552b 	.word	0x0800552b
 80054c8:	080055bb 	.word	0x080055bb
 80054cc:	0800547d 	.word	0x0800547d
 80054d0:	0800547d 	.word	0x0800547d
 80054d4:	08005623 	.word	0x08005623
 80054d8:	0800547d 	.word	0x0800547d
 80054dc:	0800552b 	.word	0x0800552b
 80054e0:	0800547d 	.word	0x0800547d
 80054e4:	0800547d 	.word	0x0800547d
 80054e8:	080055c3 	.word	0x080055c3
 80054ec:	6833      	ldr	r3, [r6, #0]
 80054ee:	1d1a      	adds	r2, r3, #4
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	6032      	str	r2, [r6, #0]
 80054f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80054f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80054fc:	2301      	movs	r3, #1
 80054fe:	e09d      	b.n	800563c <_printf_i+0x1e8>
 8005500:	6833      	ldr	r3, [r6, #0]
 8005502:	6820      	ldr	r0, [r4, #0]
 8005504:	1d19      	adds	r1, r3, #4
 8005506:	6031      	str	r1, [r6, #0]
 8005508:	0606      	lsls	r6, r0, #24
 800550a:	d501      	bpl.n	8005510 <_printf_i+0xbc>
 800550c:	681d      	ldr	r5, [r3, #0]
 800550e:	e003      	b.n	8005518 <_printf_i+0xc4>
 8005510:	0645      	lsls	r5, r0, #25
 8005512:	d5fb      	bpl.n	800550c <_printf_i+0xb8>
 8005514:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005518:	2d00      	cmp	r5, #0
 800551a:	da03      	bge.n	8005524 <_printf_i+0xd0>
 800551c:	232d      	movs	r3, #45	@ 0x2d
 800551e:	426d      	negs	r5, r5
 8005520:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005524:	4859      	ldr	r0, [pc, #356]	@ (800568c <_printf_i+0x238>)
 8005526:	230a      	movs	r3, #10
 8005528:	e011      	b.n	800554e <_printf_i+0xfa>
 800552a:	6821      	ldr	r1, [r4, #0]
 800552c:	6833      	ldr	r3, [r6, #0]
 800552e:	0608      	lsls	r0, r1, #24
 8005530:	f853 5b04 	ldr.w	r5, [r3], #4
 8005534:	d402      	bmi.n	800553c <_printf_i+0xe8>
 8005536:	0649      	lsls	r1, r1, #25
 8005538:	bf48      	it	mi
 800553a:	b2ad      	uxthmi	r5, r5
 800553c:	2f6f      	cmp	r7, #111	@ 0x6f
 800553e:	4853      	ldr	r0, [pc, #332]	@ (800568c <_printf_i+0x238>)
 8005540:	6033      	str	r3, [r6, #0]
 8005542:	bf14      	ite	ne
 8005544:	230a      	movne	r3, #10
 8005546:	2308      	moveq	r3, #8
 8005548:	2100      	movs	r1, #0
 800554a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800554e:	6866      	ldr	r6, [r4, #4]
 8005550:	60a6      	str	r6, [r4, #8]
 8005552:	2e00      	cmp	r6, #0
 8005554:	bfa2      	ittt	ge
 8005556:	6821      	ldrge	r1, [r4, #0]
 8005558:	f021 0104 	bicge.w	r1, r1, #4
 800555c:	6021      	strge	r1, [r4, #0]
 800555e:	b90d      	cbnz	r5, 8005564 <_printf_i+0x110>
 8005560:	2e00      	cmp	r6, #0
 8005562:	d04b      	beq.n	80055fc <_printf_i+0x1a8>
 8005564:	4616      	mov	r6, r2
 8005566:	fbb5 f1f3 	udiv	r1, r5, r3
 800556a:	fb03 5711 	mls	r7, r3, r1, r5
 800556e:	5dc7      	ldrb	r7, [r0, r7]
 8005570:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005574:	462f      	mov	r7, r5
 8005576:	42bb      	cmp	r3, r7
 8005578:	460d      	mov	r5, r1
 800557a:	d9f4      	bls.n	8005566 <_printf_i+0x112>
 800557c:	2b08      	cmp	r3, #8
 800557e:	d10b      	bne.n	8005598 <_printf_i+0x144>
 8005580:	6823      	ldr	r3, [r4, #0]
 8005582:	07df      	lsls	r7, r3, #31
 8005584:	d508      	bpl.n	8005598 <_printf_i+0x144>
 8005586:	6923      	ldr	r3, [r4, #16]
 8005588:	6861      	ldr	r1, [r4, #4]
 800558a:	4299      	cmp	r1, r3
 800558c:	bfde      	ittt	le
 800558e:	2330      	movle	r3, #48	@ 0x30
 8005590:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005594:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005598:	1b92      	subs	r2, r2, r6
 800559a:	6122      	str	r2, [r4, #16]
 800559c:	f8cd a000 	str.w	sl, [sp]
 80055a0:	464b      	mov	r3, r9
 80055a2:	aa03      	add	r2, sp, #12
 80055a4:	4621      	mov	r1, r4
 80055a6:	4640      	mov	r0, r8
 80055a8:	f7ff fee6 	bl	8005378 <_printf_common>
 80055ac:	3001      	adds	r0, #1
 80055ae:	d14a      	bne.n	8005646 <_printf_i+0x1f2>
 80055b0:	f04f 30ff 	mov.w	r0, #4294967295
 80055b4:	b004      	add	sp, #16
 80055b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80055ba:	6823      	ldr	r3, [r4, #0]
 80055bc:	f043 0320 	orr.w	r3, r3, #32
 80055c0:	6023      	str	r3, [r4, #0]
 80055c2:	4833      	ldr	r0, [pc, #204]	@ (8005690 <_printf_i+0x23c>)
 80055c4:	2778      	movs	r7, #120	@ 0x78
 80055c6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80055ca:	6823      	ldr	r3, [r4, #0]
 80055cc:	6831      	ldr	r1, [r6, #0]
 80055ce:	061f      	lsls	r7, r3, #24
 80055d0:	f851 5b04 	ldr.w	r5, [r1], #4
 80055d4:	d402      	bmi.n	80055dc <_printf_i+0x188>
 80055d6:	065f      	lsls	r7, r3, #25
 80055d8:	bf48      	it	mi
 80055da:	b2ad      	uxthmi	r5, r5
 80055dc:	6031      	str	r1, [r6, #0]
 80055de:	07d9      	lsls	r1, r3, #31
 80055e0:	bf44      	itt	mi
 80055e2:	f043 0320 	orrmi.w	r3, r3, #32
 80055e6:	6023      	strmi	r3, [r4, #0]
 80055e8:	b11d      	cbz	r5, 80055f2 <_printf_i+0x19e>
 80055ea:	2310      	movs	r3, #16
 80055ec:	e7ac      	b.n	8005548 <_printf_i+0xf4>
 80055ee:	4827      	ldr	r0, [pc, #156]	@ (800568c <_printf_i+0x238>)
 80055f0:	e7e9      	b.n	80055c6 <_printf_i+0x172>
 80055f2:	6823      	ldr	r3, [r4, #0]
 80055f4:	f023 0320 	bic.w	r3, r3, #32
 80055f8:	6023      	str	r3, [r4, #0]
 80055fa:	e7f6      	b.n	80055ea <_printf_i+0x196>
 80055fc:	4616      	mov	r6, r2
 80055fe:	e7bd      	b.n	800557c <_printf_i+0x128>
 8005600:	6833      	ldr	r3, [r6, #0]
 8005602:	6825      	ldr	r5, [r4, #0]
 8005604:	6961      	ldr	r1, [r4, #20]
 8005606:	1d18      	adds	r0, r3, #4
 8005608:	6030      	str	r0, [r6, #0]
 800560a:	062e      	lsls	r6, r5, #24
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	d501      	bpl.n	8005614 <_printf_i+0x1c0>
 8005610:	6019      	str	r1, [r3, #0]
 8005612:	e002      	b.n	800561a <_printf_i+0x1c6>
 8005614:	0668      	lsls	r0, r5, #25
 8005616:	d5fb      	bpl.n	8005610 <_printf_i+0x1bc>
 8005618:	8019      	strh	r1, [r3, #0]
 800561a:	2300      	movs	r3, #0
 800561c:	6123      	str	r3, [r4, #16]
 800561e:	4616      	mov	r6, r2
 8005620:	e7bc      	b.n	800559c <_printf_i+0x148>
 8005622:	6833      	ldr	r3, [r6, #0]
 8005624:	1d1a      	adds	r2, r3, #4
 8005626:	6032      	str	r2, [r6, #0]
 8005628:	681e      	ldr	r6, [r3, #0]
 800562a:	6862      	ldr	r2, [r4, #4]
 800562c:	2100      	movs	r1, #0
 800562e:	4630      	mov	r0, r6
 8005630:	f7fa fdee 	bl	8000210 <memchr>
 8005634:	b108      	cbz	r0, 800563a <_printf_i+0x1e6>
 8005636:	1b80      	subs	r0, r0, r6
 8005638:	6060      	str	r0, [r4, #4]
 800563a:	6863      	ldr	r3, [r4, #4]
 800563c:	6123      	str	r3, [r4, #16]
 800563e:	2300      	movs	r3, #0
 8005640:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005644:	e7aa      	b.n	800559c <_printf_i+0x148>
 8005646:	6923      	ldr	r3, [r4, #16]
 8005648:	4632      	mov	r2, r6
 800564a:	4649      	mov	r1, r9
 800564c:	4640      	mov	r0, r8
 800564e:	47d0      	blx	sl
 8005650:	3001      	adds	r0, #1
 8005652:	d0ad      	beq.n	80055b0 <_printf_i+0x15c>
 8005654:	6823      	ldr	r3, [r4, #0]
 8005656:	079b      	lsls	r3, r3, #30
 8005658:	d413      	bmi.n	8005682 <_printf_i+0x22e>
 800565a:	68e0      	ldr	r0, [r4, #12]
 800565c:	9b03      	ldr	r3, [sp, #12]
 800565e:	4298      	cmp	r0, r3
 8005660:	bfb8      	it	lt
 8005662:	4618      	movlt	r0, r3
 8005664:	e7a6      	b.n	80055b4 <_printf_i+0x160>
 8005666:	2301      	movs	r3, #1
 8005668:	4632      	mov	r2, r6
 800566a:	4649      	mov	r1, r9
 800566c:	4640      	mov	r0, r8
 800566e:	47d0      	blx	sl
 8005670:	3001      	adds	r0, #1
 8005672:	d09d      	beq.n	80055b0 <_printf_i+0x15c>
 8005674:	3501      	adds	r5, #1
 8005676:	68e3      	ldr	r3, [r4, #12]
 8005678:	9903      	ldr	r1, [sp, #12]
 800567a:	1a5b      	subs	r3, r3, r1
 800567c:	42ab      	cmp	r3, r5
 800567e:	dcf2      	bgt.n	8005666 <_printf_i+0x212>
 8005680:	e7eb      	b.n	800565a <_printf_i+0x206>
 8005682:	2500      	movs	r5, #0
 8005684:	f104 0619 	add.w	r6, r4, #25
 8005688:	e7f5      	b.n	8005676 <_printf_i+0x222>
 800568a:	bf00      	nop
 800568c:	080059b9 	.word	0x080059b9
 8005690:	080059ca 	.word	0x080059ca

08005694 <__sflush_r>:
 8005694:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005698:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800569c:	0716      	lsls	r6, r2, #28
 800569e:	4605      	mov	r5, r0
 80056a0:	460c      	mov	r4, r1
 80056a2:	d454      	bmi.n	800574e <__sflush_r+0xba>
 80056a4:	684b      	ldr	r3, [r1, #4]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	dc02      	bgt.n	80056b0 <__sflush_r+0x1c>
 80056aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	dd48      	ble.n	8005742 <__sflush_r+0xae>
 80056b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056b2:	2e00      	cmp	r6, #0
 80056b4:	d045      	beq.n	8005742 <__sflush_r+0xae>
 80056b6:	2300      	movs	r3, #0
 80056b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80056bc:	682f      	ldr	r7, [r5, #0]
 80056be:	6a21      	ldr	r1, [r4, #32]
 80056c0:	602b      	str	r3, [r5, #0]
 80056c2:	d030      	beq.n	8005726 <__sflush_r+0x92>
 80056c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80056c6:	89a3      	ldrh	r3, [r4, #12]
 80056c8:	0759      	lsls	r1, r3, #29
 80056ca:	d505      	bpl.n	80056d8 <__sflush_r+0x44>
 80056cc:	6863      	ldr	r3, [r4, #4]
 80056ce:	1ad2      	subs	r2, r2, r3
 80056d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80056d2:	b10b      	cbz	r3, 80056d8 <__sflush_r+0x44>
 80056d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80056d6:	1ad2      	subs	r2, r2, r3
 80056d8:	2300      	movs	r3, #0
 80056da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80056dc:	6a21      	ldr	r1, [r4, #32]
 80056de:	4628      	mov	r0, r5
 80056e0:	47b0      	blx	r6
 80056e2:	1c43      	adds	r3, r0, #1
 80056e4:	89a3      	ldrh	r3, [r4, #12]
 80056e6:	d106      	bne.n	80056f6 <__sflush_r+0x62>
 80056e8:	6829      	ldr	r1, [r5, #0]
 80056ea:	291d      	cmp	r1, #29
 80056ec:	d82b      	bhi.n	8005746 <__sflush_r+0xb2>
 80056ee:	4a2a      	ldr	r2, [pc, #168]	@ (8005798 <__sflush_r+0x104>)
 80056f0:	410a      	asrs	r2, r1
 80056f2:	07d6      	lsls	r6, r2, #31
 80056f4:	d427      	bmi.n	8005746 <__sflush_r+0xb2>
 80056f6:	2200      	movs	r2, #0
 80056f8:	6062      	str	r2, [r4, #4]
 80056fa:	04d9      	lsls	r1, r3, #19
 80056fc:	6922      	ldr	r2, [r4, #16]
 80056fe:	6022      	str	r2, [r4, #0]
 8005700:	d504      	bpl.n	800570c <__sflush_r+0x78>
 8005702:	1c42      	adds	r2, r0, #1
 8005704:	d101      	bne.n	800570a <__sflush_r+0x76>
 8005706:	682b      	ldr	r3, [r5, #0]
 8005708:	b903      	cbnz	r3, 800570c <__sflush_r+0x78>
 800570a:	6560      	str	r0, [r4, #84]	@ 0x54
 800570c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800570e:	602f      	str	r7, [r5, #0]
 8005710:	b1b9      	cbz	r1, 8005742 <__sflush_r+0xae>
 8005712:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005716:	4299      	cmp	r1, r3
 8005718:	d002      	beq.n	8005720 <__sflush_r+0x8c>
 800571a:	4628      	mov	r0, r5
 800571c:	f7ff fbf2 	bl	8004f04 <_free_r>
 8005720:	2300      	movs	r3, #0
 8005722:	6363      	str	r3, [r4, #52]	@ 0x34
 8005724:	e00d      	b.n	8005742 <__sflush_r+0xae>
 8005726:	2301      	movs	r3, #1
 8005728:	4628      	mov	r0, r5
 800572a:	47b0      	blx	r6
 800572c:	4602      	mov	r2, r0
 800572e:	1c50      	adds	r0, r2, #1
 8005730:	d1c9      	bne.n	80056c6 <__sflush_r+0x32>
 8005732:	682b      	ldr	r3, [r5, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d0c6      	beq.n	80056c6 <__sflush_r+0x32>
 8005738:	2b1d      	cmp	r3, #29
 800573a:	d001      	beq.n	8005740 <__sflush_r+0xac>
 800573c:	2b16      	cmp	r3, #22
 800573e:	d11e      	bne.n	800577e <__sflush_r+0xea>
 8005740:	602f      	str	r7, [r5, #0]
 8005742:	2000      	movs	r0, #0
 8005744:	e022      	b.n	800578c <__sflush_r+0xf8>
 8005746:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800574a:	b21b      	sxth	r3, r3
 800574c:	e01b      	b.n	8005786 <__sflush_r+0xf2>
 800574e:	690f      	ldr	r7, [r1, #16]
 8005750:	2f00      	cmp	r7, #0
 8005752:	d0f6      	beq.n	8005742 <__sflush_r+0xae>
 8005754:	0793      	lsls	r3, r2, #30
 8005756:	680e      	ldr	r6, [r1, #0]
 8005758:	bf08      	it	eq
 800575a:	694b      	ldreq	r3, [r1, #20]
 800575c:	600f      	str	r7, [r1, #0]
 800575e:	bf18      	it	ne
 8005760:	2300      	movne	r3, #0
 8005762:	eba6 0807 	sub.w	r8, r6, r7
 8005766:	608b      	str	r3, [r1, #8]
 8005768:	f1b8 0f00 	cmp.w	r8, #0
 800576c:	dde9      	ble.n	8005742 <__sflush_r+0xae>
 800576e:	6a21      	ldr	r1, [r4, #32]
 8005770:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005772:	4643      	mov	r3, r8
 8005774:	463a      	mov	r2, r7
 8005776:	4628      	mov	r0, r5
 8005778:	47b0      	blx	r6
 800577a:	2800      	cmp	r0, #0
 800577c:	dc08      	bgt.n	8005790 <__sflush_r+0xfc>
 800577e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005782:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005786:	81a3      	strh	r3, [r4, #12]
 8005788:	f04f 30ff 	mov.w	r0, #4294967295
 800578c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005790:	4407      	add	r7, r0
 8005792:	eba8 0800 	sub.w	r8, r8, r0
 8005796:	e7e7      	b.n	8005768 <__sflush_r+0xd4>
 8005798:	dfbffffe 	.word	0xdfbffffe

0800579c <_fflush_r>:
 800579c:	b538      	push	{r3, r4, r5, lr}
 800579e:	690b      	ldr	r3, [r1, #16]
 80057a0:	4605      	mov	r5, r0
 80057a2:	460c      	mov	r4, r1
 80057a4:	b913      	cbnz	r3, 80057ac <_fflush_r+0x10>
 80057a6:	2500      	movs	r5, #0
 80057a8:	4628      	mov	r0, r5
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
 80057ac:	b118      	cbz	r0, 80057b6 <_fflush_r+0x1a>
 80057ae:	6a03      	ldr	r3, [r0, #32]
 80057b0:	b90b      	cbnz	r3, 80057b6 <_fflush_r+0x1a>
 80057b2:	f7ff f9ad 	bl	8004b10 <__sinit>
 80057b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d0f3      	beq.n	80057a6 <_fflush_r+0xa>
 80057be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80057c0:	07d0      	lsls	r0, r2, #31
 80057c2:	d404      	bmi.n	80057ce <_fflush_r+0x32>
 80057c4:	0599      	lsls	r1, r3, #22
 80057c6:	d402      	bmi.n	80057ce <_fflush_r+0x32>
 80057c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057ca:	f7ff fb98 	bl	8004efe <__retarget_lock_acquire_recursive>
 80057ce:	4628      	mov	r0, r5
 80057d0:	4621      	mov	r1, r4
 80057d2:	f7ff ff5f 	bl	8005694 <__sflush_r>
 80057d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80057d8:	07da      	lsls	r2, r3, #31
 80057da:	4605      	mov	r5, r0
 80057dc:	d4e4      	bmi.n	80057a8 <_fflush_r+0xc>
 80057de:	89a3      	ldrh	r3, [r4, #12]
 80057e0:	059b      	lsls	r3, r3, #22
 80057e2:	d4e1      	bmi.n	80057a8 <_fflush_r+0xc>
 80057e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80057e6:	f7ff fb8b 	bl	8004f00 <__retarget_lock_release_recursive>
 80057ea:	e7dd      	b.n	80057a8 <_fflush_r+0xc>

080057ec <__swhatbuf_r>:
 80057ec:	b570      	push	{r4, r5, r6, lr}
 80057ee:	460c      	mov	r4, r1
 80057f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057f4:	2900      	cmp	r1, #0
 80057f6:	b096      	sub	sp, #88	@ 0x58
 80057f8:	4615      	mov	r5, r2
 80057fa:	461e      	mov	r6, r3
 80057fc:	da0d      	bge.n	800581a <__swhatbuf_r+0x2e>
 80057fe:	89a3      	ldrh	r3, [r4, #12]
 8005800:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005804:	f04f 0100 	mov.w	r1, #0
 8005808:	bf14      	ite	ne
 800580a:	2340      	movne	r3, #64	@ 0x40
 800580c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005810:	2000      	movs	r0, #0
 8005812:	6031      	str	r1, [r6, #0]
 8005814:	602b      	str	r3, [r5, #0]
 8005816:	b016      	add	sp, #88	@ 0x58
 8005818:	bd70      	pop	{r4, r5, r6, pc}
 800581a:	466a      	mov	r2, sp
 800581c:	f000 f848 	bl	80058b0 <_fstat_r>
 8005820:	2800      	cmp	r0, #0
 8005822:	dbec      	blt.n	80057fe <__swhatbuf_r+0x12>
 8005824:	9901      	ldr	r1, [sp, #4]
 8005826:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800582a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800582e:	4259      	negs	r1, r3
 8005830:	4159      	adcs	r1, r3
 8005832:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005836:	e7eb      	b.n	8005810 <__swhatbuf_r+0x24>

08005838 <__smakebuf_r>:
 8005838:	898b      	ldrh	r3, [r1, #12]
 800583a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800583c:	079d      	lsls	r5, r3, #30
 800583e:	4606      	mov	r6, r0
 8005840:	460c      	mov	r4, r1
 8005842:	d507      	bpl.n	8005854 <__smakebuf_r+0x1c>
 8005844:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005848:	6023      	str	r3, [r4, #0]
 800584a:	6123      	str	r3, [r4, #16]
 800584c:	2301      	movs	r3, #1
 800584e:	6163      	str	r3, [r4, #20]
 8005850:	b003      	add	sp, #12
 8005852:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005854:	ab01      	add	r3, sp, #4
 8005856:	466a      	mov	r2, sp
 8005858:	f7ff ffc8 	bl	80057ec <__swhatbuf_r>
 800585c:	9f00      	ldr	r7, [sp, #0]
 800585e:	4605      	mov	r5, r0
 8005860:	4639      	mov	r1, r7
 8005862:	4630      	mov	r0, r6
 8005864:	f7ff fbba 	bl	8004fdc <_malloc_r>
 8005868:	b948      	cbnz	r0, 800587e <__smakebuf_r+0x46>
 800586a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800586e:	059a      	lsls	r2, r3, #22
 8005870:	d4ee      	bmi.n	8005850 <__smakebuf_r+0x18>
 8005872:	f023 0303 	bic.w	r3, r3, #3
 8005876:	f043 0302 	orr.w	r3, r3, #2
 800587a:	81a3      	strh	r3, [r4, #12]
 800587c:	e7e2      	b.n	8005844 <__smakebuf_r+0xc>
 800587e:	89a3      	ldrh	r3, [r4, #12]
 8005880:	6020      	str	r0, [r4, #0]
 8005882:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005886:	81a3      	strh	r3, [r4, #12]
 8005888:	9b01      	ldr	r3, [sp, #4]
 800588a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800588e:	b15b      	cbz	r3, 80058a8 <__smakebuf_r+0x70>
 8005890:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005894:	4630      	mov	r0, r6
 8005896:	f000 f81d 	bl	80058d4 <_isatty_r>
 800589a:	b128      	cbz	r0, 80058a8 <__smakebuf_r+0x70>
 800589c:	89a3      	ldrh	r3, [r4, #12]
 800589e:	f023 0303 	bic.w	r3, r3, #3
 80058a2:	f043 0301 	orr.w	r3, r3, #1
 80058a6:	81a3      	strh	r3, [r4, #12]
 80058a8:	89a3      	ldrh	r3, [r4, #12]
 80058aa:	431d      	orrs	r5, r3
 80058ac:	81a5      	strh	r5, [r4, #12]
 80058ae:	e7cf      	b.n	8005850 <__smakebuf_r+0x18>

080058b0 <_fstat_r>:
 80058b0:	b538      	push	{r3, r4, r5, lr}
 80058b2:	4d07      	ldr	r5, [pc, #28]	@ (80058d0 <_fstat_r+0x20>)
 80058b4:	2300      	movs	r3, #0
 80058b6:	4604      	mov	r4, r0
 80058b8:	4608      	mov	r0, r1
 80058ba:	4611      	mov	r1, r2
 80058bc:	602b      	str	r3, [r5, #0]
 80058be:	f7fb fbec 	bl	800109a <_fstat>
 80058c2:	1c43      	adds	r3, r0, #1
 80058c4:	d102      	bne.n	80058cc <_fstat_r+0x1c>
 80058c6:	682b      	ldr	r3, [r5, #0]
 80058c8:	b103      	cbz	r3, 80058cc <_fstat_r+0x1c>
 80058ca:	6023      	str	r3, [r4, #0]
 80058cc:	bd38      	pop	{r3, r4, r5, pc}
 80058ce:	bf00      	nop
 80058d0:	200003b8 	.word	0x200003b8

080058d4 <_isatty_r>:
 80058d4:	b538      	push	{r3, r4, r5, lr}
 80058d6:	4d06      	ldr	r5, [pc, #24]	@ (80058f0 <_isatty_r+0x1c>)
 80058d8:	2300      	movs	r3, #0
 80058da:	4604      	mov	r4, r0
 80058dc:	4608      	mov	r0, r1
 80058de:	602b      	str	r3, [r5, #0]
 80058e0:	f7fb fbeb 	bl	80010ba <_isatty>
 80058e4:	1c43      	adds	r3, r0, #1
 80058e6:	d102      	bne.n	80058ee <_isatty_r+0x1a>
 80058e8:	682b      	ldr	r3, [r5, #0]
 80058ea:	b103      	cbz	r3, 80058ee <_isatty_r+0x1a>
 80058ec:	6023      	str	r3, [r4, #0]
 80058ee:	bd38      	pop	{r3, r4, r5, pc}
 80058f0:	200003b8 	.word	0x200003b8

080058f4 <_sbrk_r>:
 80058f4:	b538      	push	{r3, r4, r5, lr}
 80058f6:	4d06      	ldr	r5, [pc, #24]	@ (8005910 <_sbrk_r+0x1c>)
 80058f8:	2300      	movs	r3, #0
 80058fa:	4604      	mov	r4, r0
 80058fc:	4608      	mov	r0, r1
 80058fe:	602b      	str	r3, [r5, #0]
 8005900:	f7fb fbf4 	bl	80010ec <_sbrk>
 8005904:	1c43      	adds	r3, r0, #1
 8005906:	d102      	bne.n	800590e <_sbrk_r+0x1a>
 8005908:	682b      	ldr	r3, [r5, #0]
 800590a:	b103      	cbz	r3, 800590e <_sbrk_r+0x1a>
 800590c:	6023      	str	r3, [r4, #0]
 800590e:	bd38      	pop	{r3, r4, r5, pc}
 8005910:	200003b8 	.word	0x200003b8

08005914 <_init>:
 8005914:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005916:	bf00      	nop
 8005918:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800591a:	bc08      	pop	{r3}
 800591c:	469e      	mov	lr, r3
 800591e:	4770      	bx	lr

08005920 <_fini>:
 8005920:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005922:	bf00      	nop
 8005924:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005926:	bc08      	pop	{r3}
 8005928:	469e      	mov	lr, r3
 800592a:	4770      	bx	lr
