Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date         : Sat Nov 25 23:07:08 2017
| Host         : localhost.localdomain running 64-bit Fedora release 26 (Twenty Six)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file calc_top_timing_summary_routed.rpt -rpx calc_top_timing_summary_routed.rpx
| Design       : calc_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.504        0.000                      0                  329        0.153        0.000                      0                  329        4.500        0.000                       0                   201  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               5.504        0.000                      0                  329        0.153        0.000                      0                  329        4.500        0.000                       0                   201  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        5.504ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.504ns  (required time - arrival time)
  Source:                 i_alu/cntval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 1.845ns (41.564%)  route 2.594ns (58.436%))
  Logic Levels:           5  (CARRY4=3 LUT1=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.566     5.087    i_alu/clk_i_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  i_alu/cntval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  i_alu/cntval_reg[1]/Q
                         net (fo=3, routed)           1.125     6.669    i_alu/cntval[1]
    SLICE_X57Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.793 r  i_alu/result_o0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.793    i_alu/result_o0_carry_i_4_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.325 r  i_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    i_alu/result_o0_carry_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  i_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    i_alu/result_o0_carry__0_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.752 r  i_alu/result_o0_carry__1/O[3]
                         net (fo=1, routed)           0.894     8.646    i_calc_ctrl/cntval_reg[12][3]
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.306     8.952 r  i_calc_ctrl/result_o[12]_i_1/O
                         net (fo=1, routed)           0.574     9.526    i_alu/D[11]
    SLICE_X58Y16         FDCE                                         r  i_alu/result_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  i_alu/result_o_reg[12]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)       -0.047    15.030    i_alu/result_o_reg[12]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.526    
  -------------------------------------------------------------------
                         slack                                  5.504    

Slack (MET) :             5.672ns  (required time - arrival time)
  Source:                 i_calc_ctrl/optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.295ns  (logic 0.934ns (21.746%)  route 3.361ns (78.254%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.632     5.153    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  i_calc_ctrl/optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  i_calc_ctrl/optype_o_reg[1]/Q
                         net (fo=52, routed)          2.330     7.939    i_calc_ctrl/optype[1]
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.152     8.091 f  i_calc_ctrl/result_o[11]_i_3/O
                         net (fo=4, routed)           1.031     9.122    i_calc_ctrl/result_o[11]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I3_O)        0.326     9.448 r  i_calc_ctrl/result_o[10]_i_1/O
                         net (fo=1, routed)           0.000     9.448    i_alu/D[9]
    SLICE_X59Y16         FDCE                                         r  i_alu/result_o_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  i_alu/result_o_reg[10]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y16         FDCE (Setup_fdce_C_D)        0.029    15.120    i_alu/result_o_reg[10]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.672    

Slack (MET) :             5.675ns  (required time - arrival time)
  Source:                 i_calc_ctrl/optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.294ns  (logic 0.934ns (21.751%)  route 3.360ns (78.249%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.632     5.153    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  i_calc_ctrl/optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  i_calc_ctrl/optype_o_reg[1]/Q
                         net (fo=52, routed)          2.330     7.939    i_calc_ctrl/optype[1]
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.152     8.091 f  i_calc_ctrl/result_o[11]_i_3/O
                         net (fo=4, routed)           1.030     9.121    i_calc_ctrl/result_o[11]_i_3_n_0
    SLICE_X59Y16         LUT5 (Prop_lut5_I3_O)        0.326     9.447 r  i_calc_ctrl/result_o[9]_i_1/O
                         net (fo=1, routed)           0.000     9.447    i_alu/D[8]
    SLICE_X59Y16         FDCE                                         r  i_alu/result_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y16         FDCE                                         r  i_alu/result_o_reg[9]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X59Y16         FDCE (Setup_fdce_C_D)        0.031    15.122    i_alu/result_o_reg[9]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.447    
  -------------------------------------------------------------------
                         slack                                  5.675    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 i_alu/cntval_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.861ns (44.163%)  route 2.353ns (55.837%))
  Logic Levels:           6  (CARRY4=4 LUT1=1 LUT5=1)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.566     5.087    i_alu/clk_i_IBUF_BUFG
    SLICE_X53Y14         FDCE                                         r  i_alu/cntval_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y14         FDCE (Prop_fdce_C_Q)         0.456     5.543 f  i_alu/cntval_reg[1]/Q
                         net (fo=3, routed)           1.125     6.669    i_alu/cntval[1]
    SLICE_X57Y14         LUT1 (Prop_lut1_I0_O)        0.124     6.793 r  i_alu/result_o0_carry_i_4/O
                         net (fo=1, routed)           0.000     6.793    i_alu/result_o0_carry_i_4_n_0
    SLICE_X57Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.325 r  i_alu/result_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.325    i_alu/result_o0_carry_n_0
    SLICE_X57Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.439 r  i_alu/result_o0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.439    i_alu/result_o0_carry__0_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.553 r  i_alu/result_o0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.553    i_alu/result_o0_carry__1_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.775 r  i_alu/result_o0_carry__2/O[0]
                         net (fo=1, routed)           0.659     8.434    i_calc_ctrl/cntval_reg[14][0]
    SLICE_X58Y16         LUT5 (Prop_lut5_I0_O)        0.299     8.733 r  i_calc_ctrl/result_o[13]_i_1/O
                         net (fo=1, routed)           0.569     9.301    i_alu/D[12]
    SLICE_X58Y16         FDCE                                         r  i_alu/result_o_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  i_alu/result_o_reg[13]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)       -0.081    14.996    i_alu/result_o_reg[13]
  -------------------------------------------------------------------
                         required time                         14.996    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 i_calc_ctrl/optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.277ns  (logic 0.940ns (21.980%)  route 3.337ns (78.020%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.632     5.153    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  i_calc_ctrl/optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  i_calc_ctrl/optype_o_reg[1]/Q
                         net (fo=52, routed)          2.192     7.801    i_calc_ctrl/optype[1]
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.953 f  i_calc_ctrl/result_o[11]_i_2/O
                         net (fo=9, routed)           1.145     9.098    i_calc_ctrl/result_o_reg[4]
    SLICE_X60Y13         LUT6 (Prop_lut6_I4_O)        0.332     9.430 r  i_calc_ctrl/result_o[7]_i_1/O
                         net (fo=1, routed)           0.000     9.430    i_alu/D[6]
    SLICE_X60Y13         FDCE                                         r  i_alu/result_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.513    14.854    i_alu/clk_i_IBUF_BUFG
    SLICE_X60Y13         FDCE                                         r  i_alu/result_o_reg[7]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X60Y13         FDCE (Setup_fdce_C_D)        0.077    15.170    i_alu/result_o_reg[7]
  -------------------------------------------------------------------
                         required time                         15.170    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.831ns  (required time - arrival time)
  Source:                 i_calc_ctrl/optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.138ns  (logic 0.940ns (22.716%)  route 3.198ns (77.284%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.632     5.153    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  i_calc_ctrl/optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  i_calc_ctrl/optype_o_reg[1]/Q
                         net (fo=52, routed)          2.192     7.801    i_calc_ctrl/optype[1]
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.953 f  i_calc_ctrl/result_o[11]_i_2/O
                         net (fo=9, routed)           1.006     8.959    i_calc_ctrl/result_o_reg[4]
    SLICE_X59Y13         LUT6 (Prop_lut6_I4_O)        0.332     9.291 r  i_calc_ctrl/result_o[5]_i_1/O
                         net (fo=1, routed)           0.000     9.291    i_alu/D[4]
    SLICE_X59Y13         FDCE                                         r  i_alu/result_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.513    14.854    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y13         FDCE                                         r  i_alu/result_o_reg[5]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X59Y13         FDCE (Setup_fdce_C_D)        0.029    15.122    i_alu/result_o_reg[5]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  5.831    

Slack (MET) :             5.845ns  (required time - arrival time)
  Source:                 i_calc_ctrl/optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.176ns  (logic 1.064ns (25.476%)  route 3.112ns (74.524%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.632     5.153    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  i_calc_ctrl/optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  i_calc_ctrl/optype_o_reg[1]/Q
                         net (fo=52, routed)          2.192     7.801    i_calc_ctrl/optype[1]
    SLICE_X58Y16         LUT4 (Prop_lut4_I1_O)        0.152     7.953 f  i_calc_ctrl/result_o[11]_i_2/O
                         net (fo=9, routed)           0.626     8.579    i_alu/optype_o_reg[2]_1
    SLICE_X58Y12         LUT5 (Prop_lut5_I0_O)        0.332     8.911 r  i_alu/result_o[2]_i_3/O
                         net (fo=1, routed)           0.295     9.206    i_calc_ctrl/workNumber1_s_reg[3]
    SLICE_X60Y12         LUT6 (Prop_lut6_I5_O)        0.124     9.330 r  i_calc_ctrl/result_o[2]_i_1/O
                         net (fo=1, routed)           0.000     9.330    i_alu/D[1]
    SLICE_X60Y12         FDCE                                         r  i_alu/result_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.514    14.855    i_alu/clk_i_IBUF_BUFG
    SLICE_X60Y12         FDCE                                         r  i_alu/result_o_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X60Y12         FDCE (Setup_fdce_C_D)        0.081    15.175    i_alu/result_o_reg[2]
  -------------------------------------------------------------------
                         required time                         15.175    
                         arrival time                          -9.330    
  -------------------------------------------------------------------
                         slack                                  5.845    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 i_calc_ctrl/optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/result_o_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 0.934ns (22.776%)  route 3.167ns (77.224%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.632     5.153    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y14         FDCE                                         r  i_calc_ctrl/optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y14         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  i_calc_ctrl/optype_o_reg[1]/Q
                         net (fo=52, routed)          2.330     7.939    i_calc_ctrl/optype[1]
    SLICE_X59Y17         LUT4 (Prop_lut4_I3_O)        0.152     8.091 f  i_calc_ctrl/result_o[11]_i_3/O
                         net (fo=4, routed)           0.837     8.928    i_calc_ctrl/result_o[11]_i_3_n_0
    SLICE_X58Y16         LUT5 (Prop_lut5_I3_O)        0.326     9.254 r  i_calc_ctrl/result_o[11]_i_1/O
                         net (fo=1, routed)           0.000     9.254    i_alu/D[10]
    SLICE_X58Y16         FDCE                                         r  i_alu/result_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.511    14.852    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y16         FDCE                                         r  i_alu/result_o_reg[11]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X58Y16         FDCE (Setup_fdce_C_D)        0.029    15.120    i_alu/result_o_reg[11]
  -------------------------------------------------------------------
                         required time                         15.120    
                         arrival time                          -9.254    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 i_io_ctrl/swsync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/swsync_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.616ns (41.513%)  route 2.277ns (58.487%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.633     5.154    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X61Y12         FDCE                                         r  i_io_ctrl/swsync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  i_io_ctrl/swsync_reg[3]/Q
                         net (fo=9, routed)           0.993     6.604    i_io_ctrl/Q[3]
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.728 r  i_io_ctrl/s_button1_inferred__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.728    i_io_ctrl/s_button1_inferred__0_carry_i_3_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.278 r  i_io_ctrl/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_io_ctrl/s_button1_inferred__0_carry_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.435 r  i_io_ctrl/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.570     8.004    i_io_ctrl/s_button1_inferred__0_carry__0_n_2
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.329     8.333 r  i_io_ctrl/swsync[15]_i_1/O
                         net (fo=16, routed)          0.714     9.047    i_io_ctrl/swsync
    SLICE_X61Y12         FDCE                                         r  i_io_ctrl/swsync_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.514    14.855    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X61Y12         FDCE                                         r  i_io_ctrl/swsync_reg[0]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X61Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.914    i_io_ctrl/swsync_reg[0]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  5.867    

Slack (MET) :             5.867ns  (required time - arrival time)
  Source:                 i_io_ctrl/swsync_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/swsync_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        3.893ns  (logic 1.616ns (41.513%)  route 2.277ns (58.487%))
  Logic Levels:           4  (CARRY4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.633     5.154    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X61Y12         FDCE                                         r  i_io_ctrl/swsync_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y12         FDCE (Prop_fdce_C_Q)         0.456     5.610 r  i_io_ctrl/swsync_reg[3]/Q
                         net (fo=9, routed)           0.993     6.604    i_io_ctrl/Q[3]
    SLICE_X61Y14         LUT6 (Prop_lut6_I0_O)        0.124     6.728 r  i_io_ctrl/s_button1_inferred__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.728    i_io_ctrl/s_button1_inferred__0_carry_i_3_n_0
    SLICE_X61Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.278 r  i_io_ctrl/s_button1_inferred__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.278    i_io_ctrl/s_button1_inferred__0_carry_n_0
    SLICE_X61Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.435 r  i_io_ctrl/s_button1_inferred__0_carry__0/CO[1]
                         net (fo=2, routed)           0.570     8.004    i_io_ctrl/s_button1_inferred__0_carry__0_n_2
    SLICE_X59Y18         LUT6 (Prop_lut6_I2_O)        0.329     8.333 r  i_io_ctrl/swsync[15]_i_1/O
                         net (fo=16, routed)          0.714     9.047    i_io_ctrl/swsync
    SLICE_X61Y12         FDCE                                         r  i_io_ctrl/swsync_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         1.514    14.855    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X61Y12         FDCE                                         r  i_io_ctrl/swsync_reg[1]/C
                         clock pessimism              0.299    15.154    
                         clock uncertainty           -0.035    15.119    
    SLICE_X61Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.914    i_io_ctrl/swsync_reg[1]
  -------------------------------------------------------------------
                         required time                         14.914    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                  5.867    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_calc_ctrl/dig3_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.769%)  route 0.101ns (35.231%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.591     1.474    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  i_calc_ctrl/dig3_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  i_calc_ctrl/dig3_o_reg[2]/Q
                         net (fo=1, routed)           0.101     1.716    i_io_ctrl/dig3_o_reg[7][2]
    SLICE_X64Y15         LUT6 (Prop_lut6_I0_O)        0.045     1.761 r  i_io_ctrl/s_ss[2]_i_1/O
                         net (fo=1, routed)           0.000     1.761    i_io_ctrl/s_ss[2]_i_1_n_0
    SLICE_X64Y15         FDCE                                         r  i_io_ctrl/s_ss_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.860     1.987    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X64Y15         FDCE                                         r  i_io_ctrl/s_ss_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X64Y15         FDCE (Hold_fdce_C_D)         0.120     1.608    i_io_ctrl/s_ss_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 i_calc_ctrl/dig2_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.186ns (63.754%)  route 0.106ns (36.246%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.473    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X62Y16         FDCE                                         r  i_calc_ctrl/dig2_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  i_calc_ctrl/dig2_o_reg[3]/Q
                         net (fo=1, routed)           0.106     1.720    i_io_ctrl/dig2_o_reg[7]_0[2]
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  i_io_ctrl/s_ss[3]_i_1/O
                         net (fo=1, routed)           0.000     1.765    i_io_ctrl/s_ss[3]_i_1_n_0
    SLICE_X64Y16         FDCE                                         r  i_io_ctrl/s_ss_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.859     1.986    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  i_io_ctrl/s_ss_reg[3]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.120     1.607    i_io_ctrl/s_ss_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op2_o_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber2_s_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.592     1.475    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X60Y11         FDCE                                         r  i_calc_ctrl/op2_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  i_calc_ctrl/op2_o_reg[7]/Q
                         net (fo=1, routed)           0.101     1.740    i_alu/op2_o_reg[11][7]
    SLICE_X59Y11         FDCE                                         r  i_alu/workNumber2_s_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.862     1.989    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y11         FDCE                                         r  i_alu/workNumber2_s_reg[7]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.078     1.569    i_alu/workNumber2_s_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op2_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber2_s_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.201%)  route 0.097ns (40.799%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.592     1.475    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X61Y11         FDCE                                         r  i_calc_ctrl/op2_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y11         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  i_calc_ctrl/op2_o_reg[3]/Q
                         net (fo=1, routed)           0.097     1.713    i_alu/op2_o_reg[11][3]
    SLICE_X59Y11         FDCE                                         r  i_alu/workNumber2_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.862     1.989    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y11         FDCE                                         r  i_alu/workNumber2_s_reg[3]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.047     1.538    i_alu/workNumber2_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op2_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber2_s_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.592     1.475    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X60Y11         FDCE                                         r  i_calc_ctrl/op2_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y11         FDCE (Prop_fdce_C_Q)         0.164     1.639 r  i_calc_ctrl/op2_o_reg[5]/Q
                         net (fo=1, routed)           0.101     1.740    i_alu/op2_o_reg[11][5]
    SLICE_X59Y11         FDCE                                         r  i_alu/workNumber2_s_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.862     1.989    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y11         FDCE                                         r  i_alu/workNumber2_s_reg[5]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.071     1.562    i_alu/workNumber2_s_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op2_o_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber2_s_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.473    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y15         FDCE                                         r  i_calc_ctrl/op2_o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y15         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  i_calc_ctrl/op2_o_reg[8]/Q
                         net (fo=1, routed)           0.116     1.730    i_alu/op2_o_reg[11][8]
    SLICE_X58Y15         FDCE                                         r  i_alu/workNumber2_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.858     1.985    i_alu/clk_i_IBUF_BUFG
    SLICE_X58Y15         FDCE                                         r  i_alu/workNumber2_s_reg[8]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X58Y15         FDCE (Hold_fdce_C_D)         0.066     1.552    i_alu/workNumber2_s_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 i_calc_ctrl/op2_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_alu/workNumber2_s_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.746%)  route 0.103ns (42.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.592     1.475    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X59Y10         FDCE                                         r  i_calc_ctrl/op2_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  i_calc_ctrl/op2_o_reg[2]/Q
                         net (fo=1, routed)           0.103     1.719    i_alu/op2_o_reg[11][2]
    SLICE_X59Y11         FDCE                                         r  i_alu/workNumber2_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.862     1.989    i_alu/clk_i_IBUF_BUFG
    SLICE_X59Y11         FDCE                                         r  i_alu/workNumber2_s_reg[2]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y11         FDCE (Hold_fdce_C_D)         0.047     1.538    i_alu/workNumber2_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 i_calc_ctrl/dig3_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.880%)  route 0.105ns (36.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.591     1.474    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y15         FDCE                                         r  i_calc_ctrl/dig3_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  i_calc_ctrl/dig3_o_reg[6]/Q
                         net (fo=1, routed)           0.105     1.720    i_io_ctrl/dig3_o_reg[7][6]
    SLICE_X63Y14         LUT6 (Prop_lut6_I0_O)        0.045     1.765 r  i_io_ctrl/s_ss[6]_i_1/O
                         net (fo=1, routed)           0.000     1.765    i_io_ctrl/s_ss[6]_i_1_n_0
    SLICE_X63Y14         FDCE                                         r  i_io_ctrl/s_ss_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.861     1.988    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  i_io_ctrl/s_ss_reg[6]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.091     1.580    i_io_ctrl/s_ss_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 i_calc_ctrl/dig2_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.733%)  route 0.136ns (42.267%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.590     1.473    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y16         FDCE                                         r  i_calc_ctrl/dig2_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  i_calc_ctrl/dig2_o_reg[5]/Q
                         net (fo=1, routed)           0.136     1.750    i_io_ctrl/dig2_o_reg[7]_0[4]
    SLICE_X64Y16         LUT6 (Prop_lut6_I2_O)        0.045     1.795 r  i_io_ctrl/s_ss[5]_i_1/O
                         net (fo=1, routed)           0.000     1.795    i_io_ctrl/s_ss[5]_i_1_n_0
    SLICE_X64Y16         FDCE                                         r  i_io_ctrl/s_ss_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.859     1.986    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X64Y16         FDCE                                         r  i_io_ctrl/s_ss_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X64Y16         FDCE (Hold_fdce_C_D)         0.121     1.608    i_io_ctrl/s_ss_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 i_calc_ctrl/dig0_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_io_ctrl/s_ss_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.938%)  route 0.094ns (31.062%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.591     1.474    i_calc_ctrl/clk_i_IBUF_BUFG
    SLICE_X64Y14         FDCE                                         r  i_calc_ctrl/dig0_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y14         FDCE (Prop_fdce_C_Q)         0.164     1.638 r  i_calc_ctrl/dig0_o_reg[0]/Q
                         net (fo=1, routed)           0.094     1.732    i_io_ctrl/dig0_o_reg[0]
    SLICE_X63Y14         LUT4 (Prop_lut4_I2_O)        0.045     1.777 r  i_io_ctrl/s_ss[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    i_io_ctrl/s_ss[0]_i_1_n_0
    SLICE_X63Y14         FDCE                                         r  i_io_ctrl/s_ss_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=200, routed)         0.861     1.988    i_io_ctrl/clk_i_IBUF_BUFG
    SLICE_X63Y14         FDCE                                         r  i_io_ctrl/s_ss_reg[0]/C
                         clock pessimism             -0.499     1.489    
    SLICE_X63Y14         FDCE (Hold_fdce_C_D)         0.092     1.581    i_io_ctrl/s_ss_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y11   i_alu/cntval_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y16   i_alu/cntval_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y17   i_alu/cntval_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y16   i_alu/cntval_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   i_alu/cntval_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   i_alu/cntval_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y18   i_alu/cntval_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y14   i_alu/cntval_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X53Y14   i_alu/cntval_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   i_alu/cntval_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   i_alu/cntval_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y14   i_alu/cntval_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   i_alu/cntval_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   i_alu/cntval_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   i_alu/cntval_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y16   i_alu/cntval_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   i_alu/oddNumber_s_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y15   i_alu/oddNumber_s_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y13   i_alu/oddNumber_s_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y11   i_alu/cntval_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   i_alu/cntval_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   i_alu/oddNumber_s_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y17   i_alu/oddNumber_s_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   i_alu/oddNumber_s_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   i_alu/oddNumber_s_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y12   i_alu/oddNumber_s_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y11   i_alu/oddNumber_s_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   i_alu/result_o_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   i_alu/result_o_reg[11]/C



