Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Jun  8 21:13:54 2022
| Host         : DESKTOP-QI02RAP running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_pivot_control_sets_placed.rpt
| Design       : top_pivot
| Device       : xc7z010
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   135 |
|    Minimum number of control sets                        |   135 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    20 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   135 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |   132 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4558 |          844 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              83 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4163 |         2032 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
| Clock Signal |           Enable Signal          |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------------------+----------------------------------+------------------+----------------+--------------+
|  clk         | ip_core/j_reg[5]_i_1_n_0         | reset                            |                2 |              9 |         4.50 |
|  clk         | ip_core/state_reg[3]             | reset                            |                6 |             13 |         2.17 |
|  clk         | ip_core/i_next                   | reset                            |                7 |             13 |         1.86 |
|  clk         | ip_core/newRow_next[26]_139      | reset                            |               18 |             32 |         1.78 |
|  clk         | ip_core/pivot_next               | reset                            |               11 |             32 |         2.91 |
|  clk         |                                  | ip_core/dsp1/c_reg_s[31]_i_1_n_0 |                9 |             32 |         3.56 |
|  clk         | ip_core/newRow_next[52]_217      | reset                            |               11 |             32 |         2.91 |
|  clk         | ip_core/newRow_next[100]_169     | reset                            |               26 |             32 |         1.23 |
|  clk         | ip_core/newRow_next[21]_133      | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[19]_137      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[29]_225      | reset                            |               17 |             32 |         1.88 |
|  clk         | ip_core/newRow_next[30]_253      | reset                            |               20 |             32 |         1.60 |
|  clk         | ip_core/newRow_next[15]_211      | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[39]_229      | reset                            |               20 |             32 |         1.60 |
|  clk         | ip_core/newRow_next[16]_152      | reset                            |               11 |             32 |         2.91 |
|  clk         | ip_core/newRow_next[2]_166       | reset                            |               12 |             32 |         2.67 |
|  clk         | ip_core/newRow_next[18]_187      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[38]_172      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[27]_221      | reset                            |               19 |             32 |         1.68 |
|  clk         | ip_core/newRow_next[33]_179      | reset                            |               19 |             32 |         1.68 |
|  clk         | ip_core/newRow_next[35]_175      | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[3]_185       | reset                            |               10 |             32 |         3.20 |
|  clk         | ip_core/newRow_next[43]_231      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[40]_200      | reset                            |               17 |             32 |         1.88 |
|  clk         | ip_core/newRow_next[47]_233      | reset                            |               27 |             32 |         1.19 |
|  clk         | ip_core/newRow_next[11]_196      | reset                            |               11 |             32 |         2.91 |
|  clk         | ip_core/newRow_next[4]_160       | reset                            |               17 |             32 |         1.88 |
|  clk         | ip_core/newRow_next[37]_171      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[50]_213      | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[54]_145      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[56]_234      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[14]_189      | reset                            |                9 |             32 |         3.56 |
|  clk         | ip_core/data1_out_next           | reset                            |                9 |             32 |         3.56 |
|  clk         | ip_core/newRow_next[1]_158       | reset                            |                9 |             32 |         3.56 |
|  clk         | ip_core/newRow_next[20]_129      | reset                            |               13 |             32 |         2.46 |
|  clk         | ip_core/newRow_next[23]_219      | reset                            |               12 |             32 |         2.67 |
|  clk         | ip_core/newRow_next[28]_191      | reset                            |               17 |             32 |         1.88 |
|  clk         | ip_core/newRow_next[32]_156      | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[31]_227      | reset                            |               24 |             32 |         1.33 |
|  clk         | ip_core/newRow_next[25]_154      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[34]_176      | reset                            |               17 |             32 |         1.88 |
|  clk         | ip_core/newRow_next[46]_252      | reset                            |               22 |             32 |         1.45 |
|  clk         | ip_core/newRow_next[12]_190      | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[41]_209      | reset                            |               21 |             32 |         1.52 |
|  clk         | ip_core/newRow_next[45]_223      | reset                            |               17 |             32 |         1.88 |
|  clk         | ip_core/newRow_next[49]_131      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[51]_241      | reset                            |               18 |             32 |         1.78 |
|  clk         | ip_core/newRow_next[53]_238      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[55]_242      | reset                            |               15 |             32 |         2.13 |
|  clk         | ip_core/newRow_next[0]_148       | reset                            |                9 |             32 |         3.56 |
|  clk         | ip_core/newRow_next[13]_198      | reset                            |               12 |             32 |         2.67 |
|  clk         | ip_core/newRow_next[24]_192      | reset                            |               15 |             32 |         2.13 |
|  clk         | ip_core/newRow_next[36]_168      | reset                            |               15 |             32 |         2.13 |
|  clk         | ip_core/newRow_next[42]_201      | reset                            |               18 |             32 |         1.78 |
|  clk         | ip_core/newRow_next[44]_202      | reset                            |               19 |             32 |         1.68 |
|  clk         | ip_core/newRow_next[10]_188      | reset                            |               12 |             32 |         2.67 |
|  clk         | ip_core/newRow_next[17]_135      | reset                            |               12 |             32 |         2.67 |
|  clk         | ip_core/newRow_next[22]_138      | reset                            |               12 |             32 |         2.67 |
|  clk         | ip_core/newRow_next[48]_212      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[93]_236      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[58]_144      | reset                            |               15 |             32 |         2.13 |
|  clk         | ip_core/newRow_next[60]_251      | reset                            |               20 |             32 |         1.60 |
|  clk         | ip_core/newRow_next[7]_181       | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[86]_141      | reset                            |               13 |             32 |         2.46 |
|  clk         | ip_core/newRow_next[63]_244      | reset                            |               24 |             32 |         1.33 |
|  clk         | ip_core/newRow_next[57]_235      | reset                            |               15 |             32 |         2.13 |
|  clk         | ip_core/newRow_next[88]_239      | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[62]_143      | reset                            |               24 |             32 |         1.33 |
|  clk         | ip_core/newRow_next[64]_155      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[67]_164      | reset                            |               17 |             32 |         1.88 |
|  clk         | ip_core/newRow_next[78]_199      | reset                            |               21 |             32 |         1.52 |
|  clk         | ip_core/newRow_next[85]_127      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[90]_140      | reset                            |               20 |             32 |         1.60 |
|  clk         | ip_core/newRow_next[92]_240      | reset                            |               19 |             32 |         1.68 |
|  clk         | ip_core/newRow_next[98]_173      | reset                            |               13 |             32 |         2.46 |
|  clk         | ip_core/newRow_next[69]_165      | reset                            |               18 |             32 |         1.78 |
|  clk         | ip_core/newRow_next[72]_205      | reset                            |               18 |             32 |         1.78 |
|  clk         | ip_core/newRow_next[8]_151       | reset                            |               22 |             32 |         1.45 |
|  clk         | ip_core/newRow_next[65]_162      | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[96]_177      | reset                            |               15 |             32 |         2.13 |
|  clk         | ip_core/newRow_next[73]_207      | reset                            |               20 |             32 |         1.60 |
|  clk         | ip_core/newRow_next[76]_203      | reset                            |               17 |             32 |         1.88 |
|  clk         | ip_core/newRow_next[87]_247      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[84]_214      | reset                            |               15 |             32 |         2.13 |
|  clk         | ip_core/newRow_next[61]_237      | reset                            |               21 |             32 |         1.52 |
|  clk         | ip_core/newRow_next[77]_206      | reset                            |               21 |             32 |         1.52 |
|  clk         | ip_core/newRow_next[68]_186      | reset                            |               13 |             32 |         2.46 |
|  clk         | ip_core/newRow_next[80]_216      | reset                            |               17 |             32 |         1.88 |
|  clk         | ip_core/newRow_next[82]_215      | reset                            |               13 |             32 |         2.46 |
|  clk         | ip_core/newRow_next[71]_159      | reset                            |               18 |             32 |         1.78 |
|  clk         | ip_core/newRow_next[91]_248      | reset                            |               19 |             32 |         1.68 |
|  clk         | ip_core/newRow_next[95]_249      | reset                            |               26 |             32 |         1.23 |
|  clk         | ip_core/newRow_next[99]_250      | reset                            |               25 |             32 |         1.28 |
|  clk         | ip_core/newRow_next[75]_245      | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[5]_183       | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[6]_167       | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/newRow_next[94]_142      | reset                            |               18 |             32 |         1.78 |
|  clk         | ip_core/newRow_next[9]_194       | reset                            |               19 |             32 |         1.68 |
|  clk         | ip_core/newRow_next[79]_246      | reset                            |               27 |             32 |         1.19 |
|  clk         | ip_core/newRow_next[70]_163      | reset                            |               18 |             32 |         1.78 |
|  clk         | ip_core/newRow_next[89]_149      | reset                            |               15 |             32 |         2.13 |
|  clk         | ip_core/newRow_next[81]_128      | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[66]_161      | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/newRow_next[59]_243      | reset                            |               17 |             32 |         1.88 |
|  clk         | ip_core/newRow_next[97]_150      | reset                            |               12 |             32 |         2.67 |
|  clk         | ip_core/newRow_next[83]_146      | reset                            |               12 |             32 |         2.67 |
|  clk         | ip_core/newRow_next[74]_204      | reset                            |               18 |             32 |         1.78 |
|  clk         | ip_core/pivotColVal_next[15]_210 | reset                            |                7 |             32 |         4.57 |
|  clk         | ip_core/pivotColVal_next[37]_170 | reset                            |               10 |             32 |         3.20 |
|  clk         | ip_core/pivotColVal_next[41]_208 | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/pivotColVal_next[17]_134 | reset                            |               10 |             32 |         3.20 |
|  clk         | ip_core/pivotColVal_next[43]_230 | reset                            |               13 |             32 |         2.46 |
|  clk         | ip_core/pivotColVal_next[45]_222 | reset                            |               13 |             32 |         2.46 |
|  clk         | ip_core/pivotColVal_next[19]_136 | reset                            |                7 |             32 |         4.57 |
|  clk         | ip_core/pivotColVal_next[11]_195 | reset                            |               10 |             32 |         3.20 |
|  clk         | ip_core/pivotColVal_next[23]_218 | reset                            |               16 |             32 |         2.00 |
|  clk         | ip_core/pivotColVal_next[29]_224 | reset                            |               12 |             32 |         2.67 |
|  clk         | ip_core/pivotColVal_next[33]_178 | reset                            |               11 |             32 |         2.91 |
|  clk         | ip_core/pivotColVal_next[35]_174 | reset                            |                9 |             32 |         3.56 |
|  clk         | ip_core/pivotColVal_next[47]_232 | reset                            |               20 |             32 |         1.60 |
|  clk         | ip_core/pivotColVal_next[1]_157  | reset                            |               13 |             32 |         2.46 |
|  clk         | ip_core/pivotColVal_next[27]_220 | reset                            |               11 |             32 |         2.91 |
|  clk         | ip_core/pivotColVal_next[31]_226 | reset                            |               15 |             32 |         2.13 |
|  clk         | ip_core/pivotColVal_next[5]_182  | reset                            |               20 |             32 |         1.60 |
|  clk         | ip_core/pivotColVal_next[0]_147  | reset                            |               10 |             32 |         3.20 |
|  clk         | ip_core/pivotColVal_next[21]_132 | reset                            |               13 |             32 |         2.46 |
|  clk         | ip_core/pivotColVal_next[25]_153 | reset                            |                8 |             32 |         4.00 |
|  clk         | ip_core/pivotColVal_next[49]_130 | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/pivotColVal_next[9]_193  | reset                            |               20 |             32 |         1.60 |
|  clk         | ip_core/pivotColVal_next[7]_180  | reset                            |               14 |             32 |         2.29 |
|  clk         | ip_core/pivotColVal_next[39]_228 | reset                            |               10 |             32 |         3.20 |
|  clk         | ip_core/pivotColVal_next[3]_184  | reset                            |               13 |             32 |         2.46 |
|  clk         | ip_core/pivotColVal_next[13]_197 | reset                            |               16 |             32 |         2.00 |
|  clk         |                                  | reset                            |               24 |             51 |         2.12 |
|  clk         |                                  |                                  |              844 |           4562 |         5.41 |
+--------------+----------------------------------+----------------------------------+------------------+----------------+--------------+


