INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/PowerPCItoSDRAM/mpc106fsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpc106fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/PowerPCItoSDRAM/powerpcfsm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module powerpcfsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/PowerPCItoSDRAM/mx9_sdram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mx9_sdram
WARNING: [VRFC 10-3507] macro 'S1' redefined [/home/mada/an4/smp/lab3/PowerPCItoSDRAM/mx9_sdram.v:30]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/lab2-smp/lab2-smp.srcs/sources_1/new/split1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/lab2-smp/lab2-smp.srcs/sources_1/new/split2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module split2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/lab2-smp/lab2-smp.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_0_1/sim/design_1_mpc106fsm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mpc106fsm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/lab2-smp/lab2-smp.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_0_1/sim/design_1_powerpcfsm_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_powerpcfsm_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/lab2-smp/lab2-smp.ip_user_files/bd/design_1/ip/design_1_mx9_sdram_0_0_1/sim/design_1_mx9_sdram_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_mx9_sdram_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/lab2-smp/lab2-smp.ip_user_files/bd/design_1/ip/design_1_split1_0_0_1/sim/design_1_split1_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_split1_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/lab2-smp/lab2-smp.ip_user_files/bd/design_1/ip/design_1_split2_0_0_1/sim/design_1_split2_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_split2_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/lab2-smp/lab2-smp.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/lab2-smp/lab2-smp.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/mada/an4/smp/lab3/lab2-smp/lab2-smp.srcs/sim_1/new/simulation.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation
