// Seed: 2752785259
module module_0 ();
  assign module_3.type_12 = 0;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output supply1 id_0,
    input wor id_1,
    input supply1 id_2,
    input wor id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wire id_6,
    input wire id_7,
    input wand id_8,
    input wor id_9,
    input wor id_10,
    output uwire id_11
    , id_25,
    input supply1 id_12,
    input tri1 id_13,
    input wor id_14,
    input tri0 id_15,
    input uwire id_16,
    input tri id_17,
    output wire id_18,
    input wire id_19,
    output tri0 id_20,
    input supply0 id_21,
    output tri1 id_22,
    input wand id_23
);
  assign id_11 = 1'b0;
  module_0 modCall_1 ();
endmodule
