0.7
2020.2
May 22 2024
19:03:11
D:/Code/FPGADesign/ComputerArchitecure/CA/CA.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/PC.sv,1734292417,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/alu.sv,,PC,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/alu.sv,1734297451,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/alu_decoder.sv,,alu,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/alu_decoder.sv,1734300683,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/cla_32_bit.sv,,alu_decoder,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/cla_32_bit.sv,1734289967,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/cla_4_bit.sv,,cla_32_bit,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/cla_4_bit.sv,1734289951,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/control_unit.sv,,cla_4_bit,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/control_unit.sv,1734292765,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/data_memory.sv,,control_unit,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/data_memory.sv,1734302283,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/decode_cycle.sv,,data_memory,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/instruction_memory.sv,1734300307,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/main_decoder.sv,,instruction_memory,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/main_decoder.sv,1734296540,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/memory_cycle.sv,,main_decoder,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/mips_top.sv,1734302372,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/register_file.sv,,mips_top,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/decode_cycle.sv,1734388219,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/execute_cycle.sv,,decode_cycle,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/execute_cycle.sv,1734386296,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/fetch_cycle.sv,,execute_cycle,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/fetch_cycle.sv,1734385588,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/instruction_memory.sv,,fetch_cycle,,uvm,,,,,,
,,,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/pipelined_mips.sv,,memory_cycle,,,,,,,,
,,,,D:/Code/FPGADesign/ComputerArchitecure/modules/register_file.sv,,pipelined_mips,,,,,,,,
,,,,D:/Code/FPGADesign/ComputerArchitecure/test_benches/pipelined_mips_tb.sv,,writeback_cycle,,,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/register_file.sv,1734301786,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/sign_extend.sv,,register_file,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/modules/sign_extend.sv,1734295934,systemVerilog,,D:/Code/FPGADesign/ComputerArchitecure/modules/pipelined/writeback_cycle.sv,,sign_extend,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/alu_tb.sv,1734268081,systemVerilog,,,,alu_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/carry_look_ahead_adder_32_bit_tb.sv,1734253343,systemVerilog,,,,carry_look_ahead_adder_32_bit_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/carry_look_ahead_adder_4_bit_tb.sv,1734252024,systemVerilog,,,,carry_look_ahead_adder_4_bit_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/fetch_cycle_tb.sv,1734384308,systemVerilog,,,,fetch_cycle_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/instruction_memory_tb.sv,1734299647,systemVerilog,,,,instruction_memory_tb,,uvm,,,,,,
D:/Code/FPGADesign/ComputerArchitecure/test_benches/mips_top_tb.sv,1734296831,systemVerilog,,,,mips_tops_tb,,uvm,,,,,,
,,,,,,pipelined_mips_tb,,,,,,,,
