# ğŸ‘‹ Hello, I'm SEOKHYUN HWANG
> **FPGA & Embedded System Developer**
> *ë°˜ë„ì²´ ì„¤ê³„ ê²€ì¦ ì—”ì§€ë‹ˆì–´*
> 

<br>

## ğŸš€ About Me
- ğŸ“ **Education**: ê³ ë ¤ëŒ€í•™êµ ì „ìë°ì •ë³´ê³µí•™ê³¼ (ì¡¸ì—…)
- ğŸ“ **Location**: Incheon, Korea
- ğŸ‚ **Birth**: 1998.10.06.

<br>

## ğŸ› ï¸ Tech Stacks
### Languages
![Verilog](https://img.shields.io/badge/Verilog-Hz?style=flat&logo=verilog&logoColor=white&color=blue)
![SystemVerilog](https://img.shields.io/badge/SystemVerilog-Hz?style=flat&logo=systemverilog&logoColor=white&color=green)
![C](https://img.shields.io/badge/C-Hz?style=flat&logo=c&logoColor=white&color=blue)
![C++](https://img.shields.io/badge/C++-Hz?style=flat&logo=c%2B%2B&logoColor=white&color=00599C)
![MATLAB(basic)](https://img.shields.io/badge/MATLAB(Basic)-Hz?style=flat&logo=mathworks&logoColor=white&color=orange)

### Tools & IDE
![Vivado](https://img.shields.io/badge/Xilinx%20Vivado-Hz?style=flat&logo=xilinx&logoColor=white&color=red)
![Vitis](https://img.shields.io/badge/Xilinx%20Vitis-Hz?style=flat&logo=xilinx&logoColor=white&color=orange)
![EDA Playground](https://img.shields.io/badge/EDA%20Playground-Hz?style=flat&logo=edaplayground&logoColor=white&color=9C27B0)

<br>

## ğŸ—‚ï¸ Projects
### ğŸ”© FPGA / SoC Architecture
| Project & Description | Tech Stack | Links |
| :--- | :--- | :---: |
| **ğŸš€ SystemVerilog RISC-V RV32I MCU SoC**<br>â€¢ 32-bit RISC-V Multi-Cycle Core ì„¤ê³„ ë° APB ë²„ìŠ¤ ì¸í„°í˜ì´ìŠ¤ êµ¬ì¶•<br>â€¢ UART, GPIO ë“± ì£¼ë³€ì¥ì¹˜ í†µí•© ë° FPGA ê²€ì¦<br>â€¢ FSM ê¸°ë°˜ Control Unit ë° Datapath ìµœì í™” | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-green)<br>![Vivado](https://img.shields.io/badge/-Vivado-red)<br>![RISC-V](https://img.shields.io/badge/-RISC--V-brown) | [ğŸ‘‰ Repo](https://github.com/hyun1006/SystemVerilog-RISC-V-RV32I-MCU-SoC) |
| **ğŸ² Real-time VGA Processing & Dice Game SoC**<br>â€¢ Master-Slave ì´ì›í™” ì•„í‚¤í…ì²˜ ê¸°ë°˜ ë©€í‹°ë¯¸ë””ì–´ ì‹œìŠ¤í…œ<br>â€¢ ì‹¤ì‹œê°„ Red Color ê²€ì¶œ ë° í”½ì…€ ë©´ì  ê³„ì‚° ì•Œê³ ë¦¬ì¦˜ í•˜ë“œì›¨ì–´ êµ¬í˜„<br>â€¢ I2C í†µì‹  í”„ë¡œí† ì½œ ì„¤ê³„ ë° Custom VGA ì»¨íŠ¸ë¡¤ëŸ¬ ì œì‘ | ![SystemVerilog](https://img.shields.io/badge/-SystemVerilog-green)<br>![Vivado](https://img.shields.io/badge/-Vivado-red)<br>![I2C](https://img.shields.io/badge/-I2C-orange) | [ğŸ‘‰ Repo](https://github.com/hyun1006/Real-time-VGA-Processing-Filter-Dice-Game) |
| **â±ï¸ FPGA Smart Watch & Stopwatch**<br>â€¢ ë¬¼ë¦¬ ë²„íŠ¼ê³¼ I2C í†µì‹ ì„ ê²°í•©í•œ í•˜ì´ë¸Œë¦¬ë“œ ì œì–´ ì‹œê³„<br>â€¢ FND Dynamic Scanning ë° ì •ë°€ í´ëŸ­ ë¶„ì£¼ ì„¤ê³„<br>â€¢ ê¸°ê³„ì  ìŠ¤ìœ„ì¹˜ ë””ë°”ìš´ì‹±(Debouncing) ë¡œì§ êµ¬í˜„ | ![Verilog](https://img.shields.io/badge/-Verilog-blue)<br>![Vivado](https://img.shields.io/badge/-Vivado-red) | [ğŸ‘‰ Repo](https://github.com/hyun1006/FPGA-Smart-Watch-Stopwatch) |

<br>

## ğŸ“‚ Other Projects & Research
> **ğŸ“„ ì••ë ¥ ë³€í™”ì™€ ì—´ì²˜ë¦¬ ê³¼ì •ì´ ë°•ë§‰ì— ë¯¸ì¹˜ëŠ” ì˜í–¥**
> * **ì„¤ëª…**: ê³µì • ì••ë ¥(ìœ ëŸ‰)ì— ë”°ë¥¸ ì¦ì°©ë¥  ë° ë¹„ì €í•­ ë¶„ì„ ì—°êµ¬
> * **ìë£Œ ë³´ê¸°**: ğŸ‘‰ ./files/ë°˜ë„ì²´ê³µì •ë°ì‹¤ìŠµìº¡ìŠ¤í†¤_ë³´ê³ ì„œ.pdf

<br>

## ğŸ“ Education & Training
* **[í•˜ë§Œ ì„¸ë¯¸ì½˜ ì•„ì¹´ë°ë¯¸]** | [ëŒ€í•œìƒê³µíšŒì˜ì†Œ ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„°] | *2025.07.01 ~ 2026.01.26*
    * ì£¼ìš” í•™ìŠµ ë‚´ìš©: Verilog HDL/SystemVerilog & UVMì„ í™œìš©í•œ FPGA ì„¤ê³„ ë° ê²€ì¦
* **[êµë‚´ ë°˜ë„ì²´ê³µì •, ì¥ë¹„ ì‹¤ìŠµ]** | [ê³ ë ¤ëŒ€í•™êµ] | *2021.01 ~ 2021.01*
    * Project ë‚´ìš© :  Photo-litho, Etch, Deposition ë“± ë°˜ë„ì²´ ê³µì • ì‹¤ìŠµì„ í†µí•´ ê³µì • ê³¼ì • ì„¤ê³„ì™€ ì‹¤ì œ êµ¬í˜„
* **[ë°˜ë„ì²´ê³µì •ë°ì‹¤ìŠµìº¡ìŠ¤í†¤ë””ìì¸]** | [ê³ ë ¤ëŒ€í•™êµ] | *2024.03 ~ 2024.06*
    * Project ë‚´ìš© :  ê³µì • ì••ë ¥ì— ë”°ë¥¸ ì¦ì°©ë¥  ë¶„ì„ ì—°êµ¬

<br>

## ğŸ“« Contact
* ğŸ“ **Phone**: 010-6506-3552
* ğŸ“§ **Email**: [doitndidit@gmail.com](mailto:doitndidit@gmail.com)
* ğŸ± **Github**: [https://github.com/hyun1006](https://github.com/hyun1006)
