{"vcs1":{"timestamp_begin":1684324998.682069564, "rt":1.41, "ut":0.41, "st":0.21}}
{"vcselab":{"timestamp_begin":1684325000.176170876, "rt":1.29, "ut":0.51, "st":0.17}}
{"link":{"timestamp_begin":1684325001.534419842, "rt":0.48, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684324998.035745608}
{"VCS_COMP_START_TIME": 1684324998.035745608}
{"VCS_COMP_END_TIME": 1684325003.608162034}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330636}}
{"stitch_vcselab": {"peak_mem": 211884}}
