
*** Running vivado
    with args -log sad.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sad.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source sad.tcl -notrace
Command: synth_design -top sad -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sad' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/sad.vhd:27]
	Parameter nPixel bound to: 5 - type: integer 
	Parameter nBits bound to: 8 - type: integer 
	Parameter outBits bound to: 16 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:5' bound to instance 'PA_register' of component 'dff_n' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/sad.vhd:90]
INFO: [Synth 8-638] synthesizing module 'dff_n' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:16]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff_n' (1#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:16]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:5' bound to instance 'PB_register' of component 'dff_n' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/sad.vhd:98]
	Parameter nBits bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'subtractor' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/subtractor.vhd:6' bound to instance 'sub' of component 'subtractor' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/sad.vhd:108]
INFO: [Synth 8-638] synthesizing module 'subtractor' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/subtractor.vhd:15]
	Parameter nBits bound to: 8 - type: integer 
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:5' bound to instance 'SUB' of component 'ripple_carry_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/subtractor.vhd:36]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:16]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_1' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (2#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:14]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (3#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'subtractor' (4#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/subtractor.vhd:15]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:5' bound to instance 'SUB_REG' of component 'dff_n' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/sad.vhd:117]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/counter.vhd:5' bound to instance 'add' of component 'counter' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/sad.vhd:136]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/counter.vhd:19]
	Parameter N bound to: 16 - type: integer 
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:5' bound to instance 'RCA' of component 'ripple_carry_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/counter.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder__parameterized1' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_1' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder__parameterized1' (4#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:5' bound to instance 'DFF' of component 'dff_n' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/counter.vhd:58]
INFO: [Synth 8-638] synthesizing module 'dff_n__parameterized2' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:16]
	Parameter N bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff_n__parameterized2' (4#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'counter' (5#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/counter.vhd:19]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/counter.vhd:5' bound to instance 'counter1' of component 'counter' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/sad.vhd:162]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized1' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/counter.vhd:19]
	Parameter N bound to: 5 - type: integer 
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'ripple_carry_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:5' bound to instance 'RCA' of component 'ripple_carry_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/counter.vhd:48]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder__parameterized3' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:16]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_1' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:33]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-3491] module 'full_adder' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/full_adder.vhd:4' bound to instance 'FA_M' of component 'full_adder' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder__parameterized3' (5#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/ripple_carry_adder.vhd:16]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dff_n' declared at 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:5' bound to instance 'DFF' of component 'dff_n' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/counter.vhd:58]
INFO: [Synth 8-638] synthesizing module 'dff_n__parameterized4' [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:16]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dff_n__parameterized4' (5#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/dff_n.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized1' (5#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/counter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'sad' (6#1) [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/src/sad.vhd:27]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 998.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/vivado/SAD/SAD.srcs/constrs_1/new/sad_constraints.xdc]
Finished Parsing XDC File [C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/vivado/SAD/SAD.srcs/constrs_1/new/sad_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 29    
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 59    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     1|
|3     |LUT1   |     2|
|4     |LUT2   |     5|
|5     |LUT3   |     8|
|6     |LUT4   |    12|
|7     |LUT5   |    10|
|8     |LUT6   |    10|
|9     |FDCE   |    45|
|10    |IBUF   |    20|
|11    |OBUF   |    22|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 998.855 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 998.855 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 998.855 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 998.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 998.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:43 . Memory (MB): peak = 998.855 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/ZenBook Pro/Documents/GitHub/SAD-Image-Calculation/vivado/SAD/SAD.runs/synth_1/sad.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sad_utilization_synth.rpt -pb sad_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 12 18:59:27 2022...
