===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 21.2637 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8886 ( 11.6%)    3.8886 ( 18.3%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.2180 (  9.6%)    3.2180 ( 15.1%)    Parse modules
    0.5860 (  1.7%)    0.5860 (  2.8%)    Verify circuit
   17.0680 ( 50.8%)   10.5610 ( 49.7%)  'firrtl.circuit' Pipeline
    0.5702 (  1.7%)    0.5702 (  2.7%)    LowerFIRRTLAnnotations
    2.6990 (  8.0%)    1.3498 (  6.3%)    'firrtl.module' Pipeline
    1.2708 (  3.8%)    0.6412 (  3.0%)      DropName
    1.4241 (  4.2%)    0.7168 (  3.4%)      CSE
    0.0010 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1229 (  0.4%)    0.0614 (  0.3%)    'firrtl.module' Pipeline
    0.1199 (  0.4%)    0.0600 (  0.3%)      LowerCHIRRTLPass
    0.1525 (  0.5%)    0.1525 (  0.7%)    InferWidths
    0.3706 (  1.1%)    0.3706 (  1.7%)    MemToRegOfVec
    0.6338 (  1.9%)    0.6338 (  3.0%)    InferResets
    0.0727 (  0.2%)    0.0727 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.1209 (  0.4%)    0.1209 (  0.6%)    WireDFT
    0.4721 (  1.4%)    0.4721 (  2.2%)    LowerFIRRTLTypes
    0.0001 (  0.0%)    0.0001 (  0.0%)      (A) circt::firrtl::NLATable
    0.6594 (  2.0%)    0.3299 (  1.6%)    'firrtl.module' Pipeline
    0.6358 (  1.9%)    0.3183 (  1.5%)      ExpandWhens
    0.0189 (  0.1%)    0.0097 (  0.0%)      SFCCompat
    1.0828 (  3.2%)    1.0828 (  5.1%)    CheckCombCycles
    0.0744 (  0.2%)    0.0744 (  0.3%)      (A) circt::firrtl::InstanceGraph
    2.1121 (  6.3%)    1.0563 (  5.0%)    'firrtl.module' Pipeline
    1.8529 (  5.5%)    0.9282 (  4.4%)      Canonicalizer
    0.2547 (  0.8%)    0.1291 (  0.6%)      InferReadWrite
    0.1878 (  0.6%)    0.1878 (  0.9%)    PrefixModules
    0.0627 (  0.2%)    0.0627 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)      (A) circt::firrtl::NLATable
    0.4299 (  1.3%)    0.4299 (  2.0%)    Inliner
    1.4953 (  4.5%)    1.4953 (  7.0%)    IMConstProp
    0.0619 (  0.2%)    0.0619 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0633 (  0.2%)    0.0633 (  0.3%)    AddSeqMemPorts
    0.0630 (  0.2%)    0.0630 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.2611 (  0.8%)    0.2611 (  1.2%)    CreateSiFiveMetadata
    0.0417 (  0.1%)    0.0417 (  0.2%)    ExtractInstances
    0.0002 (  0.0%)    0.0002 (  0.0%)      (A) circt::firrtl::NLATable
    0.0004 (  0.0%)    0.0004 (  0.0%)    BlackBoxReader
    0.9136 (  2.7%)    0.4570 (  2.1%)    'firrtl.module' Pipeline
    0.3058 (  0.9%)    0.1556 (  0.7%)      DropName
    0.6035 (  1.8%)    0.3048 (  1.4%)      Canonicalizer
    0.7264 (  2.2%)    0.7264 (  3.4%)    IMDeadCodeElim
    0.0628 (  0.2%)    0.0628 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    1.4399 (  4.3%)    1.4399 (  6.8%)  LowerFIRRTLToHW
    0.0627 (  0.2%)    0.0627 (  0.3%)    (A) circt::firrtl::InstanceGraph
    0.0003 (  0.0%)    0.0003 (  0.0%)    (A) circt::firrtl::NLATable
    0.2719 (  0.8%)    0.2719 (  1.3%)  HWMemSimImpl
    5.2896 ( 15.8%)    2.6727 ( 12.6%)  'hw.module' Pipeline
    0.9497 (  2.8%)    0.4892 (  2.3%)    CSE
    0.0013 (  0.0%)    0.0007 (  0.0%)      (A) DominanceInfo
    3.5098 ( 10.5%)    1.7648 (  8.3%)    Canonicalizer
    0.6679 (  2.0%)    0.3529 (  1.7%)    CSE
    0.0010 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.1522 (  0.5%)    0.0808 (  0.4%)    HWCleanup
    0.5165 (  1.5%)    0.2583 (  1.2%)  'hw.module' Pipeline
    0.0534 (  0.2%)    0.0285 (  0.1%)    HWLegalizeModules
    0.4564 (  1.4%)    0.2301 (  1.1%)    PrettifyVerilog
    0.3207 (  1.0%)    0.3207 (  1.5%)  StripDebugInfoWithPred
    1.6513 (  4.9%)    1.6513 (  7.8%)  ExportVerilog
    0.0067 (  0.0%)    0.0067 (  0.0%)  Rest
   33.5768 (100.0%)   21.2637 (100.0%)  Total

{
  totalTime: 21.306,
  maxMemory: 853344256
}
