#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Dec  9 22:47:16 2025
# Process ID: 24762
# Current directory: /media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex
# Command line: vivado -notrace -source /media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/p4_cmac_qdma_implt/p4_cmac_qdma_implt.gen/sources_1/ip/qdma_0/qdma_0_ex.tcl
# Log file: /media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/vivado.log
# Journal file: /media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/vivado.jou
# Running On: nisitha-laptop, OS: Linux, CPU Frequency: 3012.968 MHz, CPU Physical cores: 4, Host memory: 16471 MB
#-----------------------------------------------------------
start_gui
source /media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/p4_cmac_qdma_implt/p4_cmac_qdma_implt.gen/sources_1/ip/qdma_0/qdma_0_ex.tcl -notrace
INFO: [open_example_project] Creating new example project...
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
create_project: Time (s): cpu = 00:00:43 ; elapsed = 00:00:25 . Memory (MB): peak = 7918.125 ; gain = 471.723 ; free physical = 234 ; free virtual = 6038
INFO: [open_example_project] Importing original IP ...
INFO: [open_example_project] Generating the example project IP ...
INFO: [IP_Flow 19-1706] Not generating 'Instantiation Template' target for IP 'qdma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Synthesis' target for IP 'qdma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Simulation' target for IP 'qdma_0'. Target already exists and is up to date.
INFO: [IP_Flow 19-1706] Not generating 'Implementation' target for IP 'qdma_0'. Target already exists and is up to date.
INFO: [open_example_project] Adding example synthesis HDL files ...
INFO: [open_example_project] Adding example synthesis miscellaneous files ...
INFO: [open_example_project] Adding example XDC files ...
INFO: [open_example_project] Adding simulation HDL files ...
INFO: [open_example_project] Adding simulation miscellaneous files ...
INFO: [open_example_project] Sourcing example extension scripts ...
INFO: [open_example_project] Sourcing extension script: gen_ex_cores.tcl
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] blk_mem_gen_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] blk_mem_gen_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] blk_mem_gen_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] blk_mem_gen_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] blk_mem_gen_0: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] blk_mem_gen_0: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_bram_ctrl_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_bram_ctrl_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_bram_ctrl_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_bram_ctrl_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-2] axi_bram_ctrl_1: In IP Integrator, please note that memory depth value gets calculated based on the Data Width of the IP and Address range selected in the Address Editor.Incase a validation error occured on the range of this parameter, please check if the selected Data width and the Address Range are valid. For valid Data width and memory depth values, please refer to the AXI BRAM Controller Product Guide.
INFO: [xilinx.com:ip:axi_bram_ctrl:4.1-1] axi_bram_ctrl_1: In IP Integrator, The Maximum address range supported is 2G. Selecting the address range more than 2G in the address editor may resets the value of Memory depth to default value (1024). please refer to the AXI BRAM Controller Product Guide.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_bram_ctrl_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_bram_ctrl_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_bram_ctrl_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_bram_ctrl_1'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
INFO: [open_example_project] Rebuilding top IP...
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/tools/Xilinx/Vivado/2023.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xsim/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xsim/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xsim/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xsim/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/modelsim/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/modelsim/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/modelsim/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/modelsim/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/questa/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/questa/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/questa/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/questa/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xcelium/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xcelium/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xcelium/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/xcelium/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/vcs/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/vcs/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/vcs/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/vcs/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/riviera/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/riviera/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/riviera/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/riviera/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/activehdl/axi_bram_ctrl_1.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/activehdl/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/activehdl/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/axi_bram_ctrl_1/activehdl/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/tools/Xilinx/Vivado/2023.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xsim/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/modelsim/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/questa/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/xcelium/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/vcs/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/riviera/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/blk_mem_gen_0.sh'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/axi_bram_ram_fmodel.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/axi_bram_fmodel_shared_memory.cxx'
INFO: [SIM-utils-43] Exported '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/blk_mem_gen_0/activehdl/axi_bram_fmodel_base.cxx'
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2023.2/tps/boost_1_72_0'
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (AMD Vivado Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/tools/Xilinx/Vivado/2023.2/data/xsim'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/xsim/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "MODELSIM" (Siemens ModelSim Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/modelsim'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/modelsim/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "QUESTA" (Siemens Questa Advanced Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/questa'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/questa/qdma_0.sh'
INFO: [exportsim-Tcl-5] Generating 3-step script for 'xcelium'. To create a single-step script, use the -single_step switch.
INFO: [exportsim-Tcl-35] Exporting simulation files for "XCELIUM" (Cadence Xcelium Parallel Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/xcelium'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/xcelium/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "VCS" (Synopsys Verilog Compiler Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/vcs'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/vcs/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "RIVIERA" (Aldec Riviera-PRO Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/riviera'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/riviera/qdma_0.sh'
INFO: [exportsim-Tcl-35] Exporting simulation files for "ACTIVEHDL" (Aldec Active-HDL Simulator)...
INFO: [exportsim-Tcl-29] Pre-compiled simulation library path: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.cache/compile_simlib/activehdl'
INFO: [exportsim-Tcl-29] Script generated: '/media/nisitha/My_Passport/MOODLE/P4_Networking/Compiler_design/P4_CMAC_QDMA/example/qdma_0_ex/qdma_0_ex.ip_user_files/sim_scripts/qdma_0/activehdl/qdma_0.sh'
export_ip_user_files: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 7979.488 ; gain = 8.887 ; free physical = 250 ; free virtual = 6032
INFO: [open_example_project] Open Example Project completed
update_compile_order -fileset sources_1
