;redcode
;assert 1
	SPL 0, <-902
	CMP -207, <-124
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <112
	SPL <100
	SUB 0, @802
	DJN 271, 0
	JMZ 110, 9
	SPL <-12, <-10
	ADD 10, 0
	SUB #172, @329
	SUB #172, @329
	SLT @-12, @-10
	DAT #0, <802
	ADD 270, 60
	ADD #270, <1
	ADD 10, 0
	JMZ 410, 9
	JMZ <-127, 102
	SPL <121, 103
	SUB @0, @2
	SLT 20, @12
	SUB @0, @2
	SUB 930, 60
	SUB #172, @321
	ADD 10, 0
	ADD 10, 0
	ADD #270, <1
	SUB #172, @321
	SUB @-127, 100
	MOV -7, <-20
	SUB @0, @2
	DAT #0, <802
	ADD 270, 60
	ADD 270, 60
	SUB @0, @2
	JMZ 110, 9
	CMP 270, 47
	SUB 270, 60
	CMP 270, 47
	SUB -17, <-32
	SLT @-12, @-10
	SLT @-12, @-10
	JMZ 110, 9
	SLT @-12, @-10
	JMZ 110, 9
	CMP -207, <-124
	CMP -207, <-124
	DJN -1, @-20
	SPL 0, <112
