Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 20:09:18 2025
| Host         : DESKTOP-403USDT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file metronome_control_sets_placed.rpt
| Design       : metronome
| Device       : xc7a35ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    12 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |             128 |           47 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              16 |            5 |
| Yes          | Yes                   | No                     |              56 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                       Enable Signal                       |                 Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                           |                                                 |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | adjust_beats_per_measure/beats_per_measure_out[3]_i_1_n_0 | reset_IBUF                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | gen/E[0]                                                  | reset_IBUF                                      |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | adjust_bpm/bpm_out[7]_i_1_n_0                             | reset_IBUF                                      |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                                           | frontend/u_front/u_disp/digit_timer[16]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | frontend/u_front/u_ledflash/tmr_reg[2]_0                  | downbeats/downbeat                              |                6 |             24 |         4.00 |
|  clk_IBUF_BUFG | gen/tick/ms_tick                                          | reset_IBUF                                      |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG |                                                           | reset_IBUF                                      |               47 |            128 |         2.72 |
+----------------+-----------------------------------------------------------+-------------------------------------------------+------------------+----------------+--------------+


