// -------------------------------------------------------------
// 
// File Name: hdl_prj\hdlsrc\CustArch_v12\TimeStamp.v
// Created: 2021-06-22 11:45:56
// 
// Generated by MATLAB 9.8 and HDL Coder 3.16
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: TimeStamp
// Source Path: CustArch_v12/cust_architecture/process_and_retrieve/HardThreshold/refractory_period/TimeStamp
// Hierarchy Level: 4
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module TimeStamp
          (clk,
           reset,
           enb,
           u1,
           u2,
           Enable,
           y);


  input   clk;
  input   reset;
  input   enb;
  input   [15:0] u1;  // uint16
  input   [15:0] u2;  // uint16
  input   Enable;
  output  [31:0] y;  // uint32


  wire enb_gated;
  wire read_from_porcessing;
  wire [31:0] Bit_Concat_out1;  // uint32
  wire [31:0] Bit_Concat_out1_bypass;  // uint32
  reg [31:0] Bit_Concat_out1_last_value;  // uint32


  assign read_from_porcessing = Enable;

  assign enb_gated = Enable && enb;

  assign Bit_Concat_out1 = {u1, u2};



  always @(posedge clk or posedge reset)
    begin : y_bypass_process
      if (reset == 1'b1) begin
        Bit_Concat_out1_last_value <= 32'b00000000000000000000000000000000;
      end
      else begin
        if (enb_gated) begin
          Bit_Concat_out1_last_value <= Bit_Concat_out1_bypass;
        end
      end
    end



  assign Bit_Concat_out1_bypass = (read_from_porcessing == 1'b0 ? Bit_Concat_out1_last_value :
              Bit_Concat_out1);



  assign y = Bit_Concat_out1_bypass;

endmodule  // TimeStamp

