// Seed: 317409491
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input id_1
);
  assign id_2 = 1'b0;
  defparam id_3.id_4 = 1;
  assign id_4 = id_4;
  logic id_5;
  assign id_3 = 1;
  generate
    type_0 id_6 (
        id_2,
        id_5,
        1'b0
    );
  endgenerate
endmodule
