
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 649986                       # Simulator instruction rate (inst/s)
host_mem_usage                              134379824                       # Number of bytes of host memory used
host_op_rate                                   731679                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  7644.18                       # Real time elapsed on the host
host_tick_rate                              531182906                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4968605912                       # Number of instructions simulated
sim_ops                                    5593083502                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.060457                       # Number of seconds simulated
sim_ticks                                4060456786673                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    56                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6844734                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13689470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 486236703                       # Number of branches fetched
system.switch_cpus.committedInsts          2968605911                       # Number of instructions committed
system.switch_cpus.committedOps            3342082753                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9737306431                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9737306431                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    781468107                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    715560588                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    415900049                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            36847826                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3077397568                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3077397568                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4452817390                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2606968796                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           748050925                       # Number of load instructions
system.switch_cpus.num_mem_refs            1180697708                       # number of memory refs
system.switch_cpus.num_store_insts          432646783                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses      56640715                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts             56640715                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     37760458                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     18880257                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        1970987513     58.97%     58.97% # Class of executed instruction
system.switch_cpus.op_class::IntMult        186736103      5.59%     64.56% # Class of executed instruction
system.switch_cpus.op_class::IntDiv           3661485      0.11%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus.op_class::MemRead        748050925     22.38%     87.05% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       432646783     12.95%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3342082809                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      6844736                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6844738                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     13689473                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6844738                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6526358                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2714196                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4130538                       # Transaction distribution
system.membus.trans_dist::ReadExReq            318378                       # Transaction distribution
system.membus.trans_dist::ReadExResp           318378                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6526358                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port     10285307                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port     10248899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     20534206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               20534206                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    613246080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    610297216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total   1223543296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1223543296                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6844736                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6844736    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6844736                       # Request fanout histogram
system.membus.reqLayer0.occupancy         21064198811                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         20992336531                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        64526605500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           6526358                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5428394                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10975276                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           318378                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          318378                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      6526359                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     20534209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              20534209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1223543552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1223543552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         9558934                       # Total snoops (count)
system.tol2bus.snoopTraffic                 347417088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         16403671                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.417269                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493108                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                9558933     58.27%     58.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6844738     41.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           16403671                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        10235792505                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14271274560                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    438839936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         438839936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    174406144                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      174406144                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      3428437                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            3428437                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1362548                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1362548                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    108076495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            108076495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      42952346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            42952346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      42952346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    108076495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           151028840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   2725096.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   6856874.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000323015680                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       152299                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       152299                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           12672355                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2580892                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    3428437                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1362548                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  6856874                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 2725096                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0          1066796                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           936940                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           564908                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           165670                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           644852                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           657966                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           114420                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           244342                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           235988                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           215844                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          202620                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          191892                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          235994                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          219310                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          514402                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          644930                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           457616                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           464952                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           271772                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           414816                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           457728                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9              112                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           14304                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          186172                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          457607                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                112772066106                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               34284370000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           241338453606                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    16446.57                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               35196.57                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 4674156                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2444864                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                68.17                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               89.72                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              6856874                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             2725096                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                3428437                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                3428437                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                144063                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                144148                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                152299                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    86                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      2462927                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   248.989545                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   191.596909                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   231.798439                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        14510      0.59%      0.59% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      1598090     64.89%     65.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       387961     15.75%     81.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       129819      5.27%     86.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        86807      3.52%     90.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        79643      3.23%     93.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        33809      1.37%     94.63% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        14800      0.60%     95.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       117488      4.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      2462927                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       152299                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     45.022397                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    44.092731                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     9.382707                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27          333      0.22%      0.22% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         3036      1.99%      2.21% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35        14935      9.81%     12.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39        25959     17.04%     29.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43        27322     17.94%     47.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47        28600     18.78%     65.78% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51        16719     10.98%     76.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55         8945      5.87%     82.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59        10742      7.05%     89.69% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63         7661      5.03%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67         5279      3.47%     98.18% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71         2151      1.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75          563      0.37%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::76-79           35      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-99            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       152299                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       152299                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.892954                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.886852                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.451409                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            8152      5.35%      5.35% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              85      0.06%      5.41% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          143976     94.54%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              86      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       152299                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             438839936                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              174405056                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              438839936                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           174406144                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      108.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       42.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   108.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    42.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.18                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4060455044088                       # Total gap between requests
system.mem_ctrls0.avgGap                    847519.88                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    438839936                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    174405056                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 108076494.605320140719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 42952077.848093926907                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      6856874                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      2725096                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 241338453606                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 93529562939136                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     35196.57                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  34321566.26                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   74.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          6560196300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          3486811845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy        17571397200                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3435777900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    956131626420                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    754048941120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      2061763364385                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       507.766360                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 1951101760686                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 1973767625987                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy         11025145320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          5859996120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        31386683160                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       10789134480                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1482409875030                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    310870088160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2172869535870                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       535.129334                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 794282165884                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 3130587220789                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    437286272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         437286272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    173010944                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      173010944                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      3416299                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3416299                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1351648                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1351648                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data    107693862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            107693862                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      42608739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            42608739                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      42608739                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data    107693862                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           150302601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   2703296.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   6832598.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000323214172                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       151367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       151367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           12630779                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2553340                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    3416299                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1351648                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  6832598                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 2703296                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0          1191096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           920178                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           464786                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           234804                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           646042                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           661542                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           222880                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           165678                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           200232                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           202726                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          228840                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          182360                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          175212                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          177584                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          561504                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          597134                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           457616                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           457682                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           271772                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           421968                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           457728                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9              112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          178789                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          457606                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                113895305394                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               34162990000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           242006517894                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    16669.40                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               35419.40                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 4624075                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2429946                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.68                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               89.89                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              6832598                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             2703296                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                3416299                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                3416299                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                140685                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                140685                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                151384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                151384                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                151368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                151368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                151368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                151368                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                151367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                151367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                151367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                151367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                151367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                151367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                151367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                151367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                151367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                151367                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      2481848                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   245.903549                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   189.969133                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   229.838886                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127         6723      0.27%      0.27% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      1637439     65.98%     66.25% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       386093     15.56%     81.80% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       131283      5.29%     87.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        84110      3.39%     90.48% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        75242      3.03%     93.51% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        26638      1.07%     94.59% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        15548      0.63%     95.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       118772      4.79%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      2481848                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       151367                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     45.139139                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    44.158957                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     9.542204                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23          596      0.39%      0.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         1190      0.79%      1.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         4746      3.14%      4.32% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35        11503      7.60%     11.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39        25058     16.55%     28.47% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43        28299     18.70%     47.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47        24248     16.02%     63.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51        17332     11.45%     74.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55        12708      8.40%     83.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59        11569      7.64%     90.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63         5997      3.96%     94.63% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67         6283      4.15%     98.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71          660      0.44%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75          605      0.40%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79          572      0.38%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::84-87            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       151367                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       151367                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.859064                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.851196                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.512714                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16           10683      7.06%      7.06% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          140667     92.93%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              16      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       151367                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             437286272                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              173009472                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              437286272                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           173010944                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                      107.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       42.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   107.69                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    42.61                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.17                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.84                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.33                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4060455676260                       # Total gap between requests
system.mem_ctrls1.avgGap                    851615.10                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    437286272                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    173009472                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 107693861.792898789048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 42608376.616109259427                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      6832598                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      2703296                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 242006517894                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 94333709704545                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     35419.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  34895812.26                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   73.97                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          6189116220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          3289589490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy        16604726880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3322566540                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    935622790440                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    771319539840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      2056876943010                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       506.562944                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 1996116242281                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 1928753144392                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy         11531292780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          6129023670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        32180022840                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       10788518520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    320528613600.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1441882218390                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    344997890880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2168037580680                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       533.939331                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 883308519319                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135587400000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 3041560867354                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.switch_cpus.data      6844737                       # number of demand (read+write) misses
system.l2.demand_misses::total                6844737                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      6844737                       # number of overall misses
system.l2.overall_misses::total               6844737                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 589310934807                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     589310934807                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 589310934807                       # number of overall miss cycles
system.l2.overall_miss_latency::total    589310934807                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      6844737                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              6844737                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      6844737                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             6844737                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 86096.943507                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86096.943507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 86096.943507                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86096.943507                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2714196                       # number of writebacks
system.l2.writebacks::total                   2714196                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      6844737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6844737                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      6844737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6844737                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 530797069458                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 530797069458                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 530797069458                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 530797069458                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 77548.205206                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77548.205206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 77548.205206                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77548.205206                       # average overall mshr miss latency
system.l2.replacements                        9558934                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2714198                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2714198                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2714198                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2714198                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      4130538                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       4130538                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.switch_cpus.data       318378                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              318378                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  26282380347                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   26282380347                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       318378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            318378                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82550.868298                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82550.868298                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       318378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         318378                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  23562432510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  23562432510                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74007.728266                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74007.728266                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      6526359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         6526359                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 563028554460                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 563028554460                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      6526359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       6526359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 86269.933122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86269.933122                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      6526359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6526359                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 507234636948                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 507234636948                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 77720.921719                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77720.921719                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                     9558998                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   9558998                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.578653                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000180                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    45.421167                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.290291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.709706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           32                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 228590502                       # Number of tag accesses
system.l2.tags.data_accesses                228590502                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    939543213327                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4060456786673                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   2968605968                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       4970705664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099696                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   2968605968                       # number of overall hits
system.cpu.icache.overall_hits::total      4970705664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          788                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            788                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          788                       # number of overall misses
system.cpu.icache.overall_misses::total           788                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   2968605968                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   4970706452                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   2968605968                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   4970706452                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          164                       # number of writebacks
system.cpu.icache.writebacks::total               164                       # number of writebacks
system.cpu.icache.replacements                    164                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   2968605968                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      4970705664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          788                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           788                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   2968605968                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   4970706452                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.774615                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          4970706452                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6308003.111675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.774615                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999639                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      193857552416                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     193857552416                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    721717816                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1112894577                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1834612393                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    721717816                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1112894577                       # number of overall hits
system.cpu.dcache.overall_hits::total      1834612393                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7507294                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6844681                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       14351975                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7507294                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6844681                       # number of overall misses
system.cpu.dcache.overall_misses::total      14351975                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 603577931781                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 603577931781                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 603577931781                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 603577931781                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    729225110                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1119739258                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1848964368                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    729225110                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1119739258                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1848964368                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010295                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006113                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010295                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006113                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007762                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 88182.039715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42055.391804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 88182.039715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42055.391804                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      7804598                       # number of writebacks
system.cpu.dcache.writebacks::total           7804598                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6844681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6844681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6844681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6844681                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 597869468661                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 597869468661                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 597869468661                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 597869468661                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006113                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003702                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006113                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003702                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87348.039837                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87348.039837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87348.039837                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87348.039837                       # average overall mshr miss latency
system.cpu.dcache.replacements               14351820                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    442228627                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    713090858                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1155319485                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3792261                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      6526303                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10318564                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 576631733304                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 576631733304                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    446020888                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    719617161                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1165638049                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008502                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.009069                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008852                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 88355.035508                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55882.943916                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      6526303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      6526303                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 571188797436                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 571188797436                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009069                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005599                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87521.035636                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87521.035636                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    279489189                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    399803719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      679292908                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3715033                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       318378                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      4033411                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  26946198477                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  26946198477                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    283204222                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    400122097                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    683326319                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.013118                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000796                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005903                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 84635.868298                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  6680.747010                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       318378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       318378                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  26680671225                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  26680671225                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000466                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 83801.868298                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83801.868298                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20101419                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     32953731                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     53055150                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           46                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           56                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4309278                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4309278                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20101465                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     32953787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     53055252                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 76951.392857                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 42247.823529                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           56                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           56                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4262574                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4262574                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 76117.392857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76117.392857                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20101465                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     32953787                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     53055252                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20101465                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     32953787                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     53055252                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999719                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1955074871                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          14352076                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            136.222444                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    88.711517                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   167.288202                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.346529                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.653470                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           50                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       62576747980                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      62576747980                       # Number of data accesses

---------- End Simulation Statistics   ----------
