<stg><name>test_Pipeline_VITIS_LOOP_67_7</name>


<trans_list>

<trans id="227" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %add124169 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add124169"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %add124_156170 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add124_156170"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %add124_142171 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add124_142171"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %add124_142_1172 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add124_142_1172"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %add124_2173 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add124_2173"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %add124_2_1174 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add124_2_1174"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %add124_3175 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add124_3175"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="128" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %add124_3_1176 = alloca i32 1

]]></Node>
<StgValue><ssdm name="add124_3_1176"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:9 %arg1_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_reload

]]></Node>
<StgValue><ssdm name="arg1_r_reload_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:10 %arg2_r_8_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_8_reload

]]></Node>
<StgValue><ssdm name="arg2_r_8_reload_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:11 %arg2_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_7_reload

]]></Node>
<StgValue><ssdm name="arg2_r_7_reload_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:12 %arg2_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_6_reload

]]></Node>
<StgValue><ssdm name="arg2_r_6_reload_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:13 %arg2_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_5_reload

]]></Node>
<StgValue><ssdm name="arg2_r_5_reload_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:14 %arg2_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_4_reload

]]></Node>
<StgValue><ssdm name="arg2_r_4_reload_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:15 %arg2_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_3_reload

]]></Node>
<StgValue><ssdm name="arg2_r_3_reload_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:16 %arg2_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_2_reload

]]></Node>
<StgValue><ssdm name="arg2_r_2_reload_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:17 %arg2_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_1_reload

]]></Node>
<StgValue><ssdm name="arg2_r_1_reload_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:18 %arg2_r_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg2_r_reload

]]></Node>
<StgValue><ssdm name="arg2_r_reload_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:19 %arg1_r_7_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_7_reload

]]></Node>
<StgValue><ssdm name="arg1_r_7_reload_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:20 %arg1_r_6_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_6_reload

]]></Node>
<StgValue><ssdm name="arg1_r_6_reload_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:21 %arg1_r_5_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_5_reload

]]></Node>
<StgValue><ssdm name="arg1_r_5_reload_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:22 %arg1_r_4_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_4_reload

]]></Node>
<StgValue><ssdm name="arg1_r_4_reload_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:23 %arg1_r_3_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_3_reload

]]></Node>
<StgValue><ssdm name="arg1_r_3_reload_read"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:24 %arg1_r_2_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_2_reload

]]></Node>
<StgValue><ssdm name="arg1_r_2_reload_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:25 %arg1_r_1_reload_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arg1_r_1_reload

]]></Node>
<StgValue><ssdm name="arg1_r_1_reload_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:26 %add177_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add177_reload

]]></Node>
<StgValue><ssdm name="add177_reload_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:27 %add_1164178_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add_1164178_reload

]]></Node>
<StgValue><ssdm name="add_1164178_reload_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:28 %add_1116179_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add_1116179_reload

]]></Node>
<StgValue><ssdm name="add_1116179_reload_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:29 %add_1116_1180_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add_1116_1180_reload

]]></Node>
<StgValue><ssdm name="add_1116_1180_reload_read"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:30 %add_2131181_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add_2131181_reload

]]></Node>
<StgValue><ssdm name="add_2131181_reload_read"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:31 %add_2131_1182_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add_2131_1182_reload

]]></Node>
<StgValue><ssdm name="add_2131_1182_reload_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:32 %add_3146183_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add_3146183_reload

]]></Node>
<StgValue><ssdm name="add_3146183_reload_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:33 %add_3146_1184_reload_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %add_3146_1184_reload

]]></Node>
<StgValue><ssdm name="add_3146_1184_reload_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:34 %store_ln0 = store i4 7, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:35 %store_ln0 = store i128 %add_3146_1184_reload_read, i128 %add124_3_1176

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:36 %store_ln0 = store i128 %add_3146183_reload_read, i128 %add124_3175

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:37 %store_ln0 = store i128 %add_2131_1182_reload_read, i128 %add124_2_1174

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:38 %store_ln0 = store i128 %add_2131181_reload_read, i128 %add124_2173

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:39 %store_ln0 = store i128 %add_1116_1180_reload_read, i128 %add124_142_1172

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:40 %store_ln0 = store i128 %add_1116179_reload_read, i128 %add124_142171

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:41 %store_ln0 = store i128 %add_1164178_reload_read, i128 %add124_156170

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="128" op_1_bw="128">
<![CDATA[
newFuncRoot:42 %store_ln0 = store i128 %add177_reload_read, i128 %add124169

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:43 %br_ln0 = br void %for.inc131.1.3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc131.1.3:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="4" op_2_bw="32">
<![CDATA[
for.inc131.1.3:1 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %i_1, i32 3

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc131.1.3:2 %br_ln67 = br i1 %tmp, void %for.inc131.1.3.split, void %for.end142.exitStub

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="3" op_0_bw="4">
<![CDATA[
for.inc131.1.3.split:11 %trunc_ln34 = trunc i4 %i_1

]]></Node>
<StgValue><ssdm name="trunc_ln34"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc131.1.3.split:12 %xor_ln70 = xor i3 %trunc_ln34, i3 7

]]></Node>
<StgValue><ssdm name="xor_ln70"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="3">
<![CDATA[
for.inc131.1.3.split:13 %zext_ln80_15 = zext i3 %xor_ln70

]]></Node>
<StgValue><ssdm name="zext_ln80_15"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="3">
<![CDATA[
for.inc131.1.3.split:14 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 0, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i64 %arg1_r_7_reload_read, i3 %trunc_ln34

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:15 %zext_ln80 = zext i64 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="3">
<![CDATA[
for.inc131.1.3.split:18 %tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 0, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i3 %xor_ln70

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:19 %zext_ln80_2 = zext i64 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln80_2"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:20 %icmp_ln80 = icmp_ne  i4 %i_1, i4 7

]]></Node>
<StgValue><ssdm name="icmp_ln80"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:21 %add_ln81 = add i4 %zext_ln80_15, i4 15

]]></Node>
<StgValue><ssdm name="add_ln81"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="4" op_0_bw="1">
<![CDATA[
for.inc131.1.3.split:22 %zext_ln81 = zext i1 %icmp_ln80

]]></Node>
<StgValue><ssdm name="zext_ln81"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:23 %sub_ln77_6 = sub i4 %add_ln81, i4 %zext_ln81

]]></Node>
<StgValue><ssdm name="sub_ln77_6"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc131.1.3.split:24 %tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln77_6

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:25 %zext_ln80_3 = zext i64 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln80_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:26 %icmp_ln80_1 = icmp_slt  i4 %i_1, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln80_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="4" op_0_bw="1">
<![CDATA[
for.inc131.1.3.split:27 %zext_ln81_1 = zext i1 %icmp_ln80_1

]]></Node>
<StgValue><ssdm name="zext_ln81_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:28 %sub_ln77_7 = sub i4 %sub_ln77_6, i4 %zext_ln81_1

]]></Node>
<StgValue><ssdm name="sub_ln77_7"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:31 %icmp_ln80_2 = icmp_slt  i4 %i_1, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln80_2"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="4" op_0_bw="1">
<![CDATA[
for.inc131.1.3.split:32 %zext_ln81_2 = zext i1 %icmp_ln80_2

]]></Node>
<StgValue><ssdm name="zext_ln81_2"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:33 %sub_ln77 = sub i4 %sub_ln77_7, i4 %zext_ln81_2

]]></Node>
<StgValue><ssdm name="sub_ln77"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131.1.3.split:36 %tmp_6 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %i_1, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc131.1.3.split:37 %icmp_ln80_3 = icmp_ne  i2 %tmp_6, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln80_3"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:42 %icmp_ln80_4 = icmp_slt  i4 %i_1, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln80_4"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131.1.3.split:47 %tmp_9 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %i_1, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc131.1.3.split:48 %icmp_ln80_5 = icmp_slt  i3 %tmp_9, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln80_5"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:49 %empty = add i4 %i_1, i4 15

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="3">
<![CDATA[
for.inc131.1.3.split:50 %tmp_10 = mux i64 @_ssdm_op_Mux.ap_auto.8i64.i3, i64 0, i64 %arg1_r_reload_read, i64 %arg1_r_1_reload_read, i64 %arg1_r_2_reload_read, i64 %arg1_r_3_reload_read, i64 %arg1_r_4_reload_read, i64 %arg1_r_5_reload_read, i64 %arg1_r_6_reload_read, i3 %trunc_ln34

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:51 %zext_ln80_8 = zext i64 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln80_8"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:58 %mul_ln80_2 = mul i128 %zext_ln80_2, i128 %zext_ln80

]]></Node>
<StgValue><ssdm name="mul_ln80_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:59 %select_ln80 = select i1 %icmp_ln80, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:60 %and_ln80 = and i128 %mul_ln80_2, i128 %select_ln80

]]></Node>
<StgValue><ssdm name="and_ln80"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:64 %icmp_ln80_6 = icmp_slt  i4 %empty, i4 6

]]></Node>
<StgValue><ssdm name="icmp_ln80_6"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:65 %mul_ln80_4 = mul i128 %zext_ln80_3, i128 %zext_ln80

]]></Node>
<StgValue><ssdm name="mul_ln80_4"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:66 %select_ln80_1 = select i1 %icmp_ln80_1, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:67 %and_ln80_1 = and i128 %mul_ln80_4, i128 %select_ln80_1

]]></Node>
<StgValue><ssdm name="and_ln80_1"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:68 %mul_ln80_5 = mul i128 %zext_ln80_8, i128 %zext_ln80_2

]]></Node>
<StgValue><ssdm name="mul_ln80_5"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:69 %select_ln80_2 = select i1 %icmp_ln80_6, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:70 %and_ln80_2 = and i128 %mul_ln80_5, i128 %select_ln80_2

]]></Node>
<StgValue><ssdm name="and_ln80_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="4" op_0_bw="1">
<![CDATA[
for.inc131.1.3.split:73 %zext_ln81_5 = zext i1 %icmp_ln80_6

]]></Node>
<StgValue><ssdm name="zext_ln81_5"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:74 %sub_ln77_8 = sub i4 %add_ln81, i4 %zext_ln81_5

]]></Node>
<StgValue><ssdm name="sub_ln77_8"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:77 %icmp_ln80_7 = icmp_slt  i4 %empty, i4 5

]]></Node>
<StgValue><ssdm name="icmp_ln80_7"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="4" op_0_bw="1">
<![CDATA[
for.inc131.1.3.split:86 %zext_ln81_6 = zext i1 %icmp_ln80_7

]]></Node>
<StgValue><ssdm name="zext_ln81_6"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:87 %sub_ln77_9 = sub i4 %sub_ln77_8, i4 %zext_ln81_6

]]></Node>
<StgValue><ssdm name="sub_ln77_9"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="2" op_0_bw="2" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131.1.3.split:90 %tmp_14 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %empty, i32 2, i32 3

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc131.1.3.split:91 %icmp_ln80_8 = icmp_ne  i2 %tmp_14, i2 1

]]></Node>
<StgValue><ssdm name="icmp_ln80_8"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="4" op_0_bw="1">
<![CDATA[
for.inc131.1.3.split:100 %zext_ln81_7 = zext i1 %icmp_ln80_8

]]></Node>
<StgValue><ssdm name="zext_ln81_7"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:101 %sub_ln77_3 = sub i4 %sub_ln77_9, i4 %zext_ln81_7

]]></Node>
<StgValue><ssdm name="sub_ln77_3"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:104 %icmp_ln80_9 = icmp_slt  i4 %empty, i4 3

]]></Node>
<StgValue><ssdm name="icmp_ln80_9"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="3" op_0_bw="3" op_1_bw="4" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc131.1.3.split:117 %tmp_17 = partselect i3 @_ssdm_op_PartSelect.i3.i4.i32.i32, i4 %empty, i32 1, i32 3

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc131.1.3.split:118 %icmp_ln80_10 = icmp_slt  i3 %tmp_17, i3 1

]]></Node>
<StgValue><ssdm name="icmp_ln80_10"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:131 %icmp_ln80_11 = icmp_slt  i4 %empty, i4 1

]]></Node>
<StgValue><ssdm name="icmp_ln80_11"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:136 %add_ln67 = add i4 %i_1, i4 14

]]></Node>
<StgValue><ssdm name="add_ln67"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131.1.3.split:137 %store_ln67 = store i4 %add_ln67, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc131.1.3.split:0 %add124169_load = load i128 %add124169

]]></Node>
<StgValue><ssdm name="add124169_load"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc131.1.3.split:1 %add124_156170_load = load i128 %add124_156170

]]></Node>
<StgValue><ssdm name="add124_156170_load"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc131.1.3.split:2 %add124_142171_load = load i128 %add124_142171

]]></Node>
<StgValue><ssdm name="add124_142171_load"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="3">
<![CDATA[
for.inc131.1.3.split:16 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i3 %xor_ln70

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:17 %zext_ln80_1 = zext i64 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln80_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc131.1.3.split:29 %tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln77_7

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:30 %zext_ln80_4 = zext i64 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln80_4"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc131.1.3.split:34 %tmp_5 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln77

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:35 %zext_ln80_5 = zext i64 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln80_5"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="4" op_0_bw="1">
<![CDATA[
for.inc131.1.3.split:38 %zext_ln81_3 = zext i1 %icmp_ln80_3

]]></Node>
<StgValue><ssdm name="zext_ln81_3"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:39 %sub_ln77_1 = sub i4 %sub_ln77, i4 %zext_ln81_3

]]></Node>
<StgValue><ssdm name="sub_ln77_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc131.1.3.split:40 %tmp_7 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln77_1

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:41 %zext_ln80_6 = zext i64 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln80_6"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="4" op_0_bw="1">
<![CDATA[
for.inc131.1.3.split:43 %zext_ln81_4 = zext i1 %icmp_ln80_4

]]></Node>
<StgValue><ssdm name="zext_ln81_4"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:44 %sub_ln77_2 = sub i4 %sub_ln77_1, i4 %zext_ln81_4

]]></Node>
<StgValue><ssdm name="sub_ln77_2"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc131.1.3.split:45 %tmp_8 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln77_2

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:46 %zext_ln80_7 = zext i64 %tmp_8

]]></Node>
<StgValue><ssdm name="zext_ln80_7"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="3">
<![CDATA[
for.inc131.1.3.split:52 %tmp_11 = mux i64 @_ssdm_op_Mux.ap_auto.7i64.i3, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i3 %xor_ln70

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:53 %zext_ln80_9 = zext i64 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln80_9"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:54 %mul_ln80 = mul i128 %zext_ln80_1, i128 %zext_ln80

]]></Node>
<StgValue><ssdm name="mul_ln80"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:55 %mul_ln80_1 = mul i128 %zext_ln80_9, i128 %zext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln80_1"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:56 %add_ln80 = add i128 %mul_ln80_1, i128 %mul_ln80

]]></Node>
<StgValue><ssdm name="add_ln80"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:57 %add_ln80_1 = add i128 %add124169_load, i128 %add_ln80

]]></Node>
<StgValue><ssdm name="add_ln80_1"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:61 %mul_ln80_3 = mul i128 %zext_ln80_8, i128 %zext_ln80_1

]]></Node>
<StgValue><ssdm name="mul_ln80_3"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:62 %add_ln80_2 = add i128 %mul_ln80_3, i128 %and_ln80

]]></Node>
<StgValue><ssdm name="add_ln80_2"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:63 %add_ln80_3 = add i128 %add124_156170_load, i128 %add_ln80_2

]]></Node>
<StgValue><ssdm name="add_ln80_3"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:71 %add_ln80_4 = add i128 %and_ln80_2, i128 %and_ln80_1

]]></Node>
<StgValue><ssdm name="add_ln80_4"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:72 %add_ln80_5 = add i128 %add124_142171_load, i128 %add_ln80_4

]]></Node>
<StgValue><ssdm name="add_ln80_5"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc131.1.3.split:75 %tmp_12 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln77_8

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:76 %zext_ln80_10 = zext i64 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln80_10"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:78 %mul_ln80_6 = mul i128 %zext_ln80_4, i128 %zext_ln80

]]></Node>
<StgValue><ssdm name="mul_ln80_6"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:79 %select_ln80_3 = select i1 %icmp_ln80_2, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_3"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:80 %and_ln80_3 = and i128 %mul_ln80_6, i128 %select_ln80_3

]]></Node>
<StgValue><ssdm name="and_ln80_3"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:81 %mul_ln80_7 = mul i128 %zext_ln80_10, i128 %zext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln80_7"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:82 %select_ln80_4 = select i1 %icmp_ln80_7, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_4"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:83 %and_ln80_4 = and i128 %mul_ln80_7, i128 %select_ln80_4

]]></Node>
<StgValue><ssdm name="and_ln80_4"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc131.1.3.split:88 %tmp_13 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln77_9

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:89 %zext_ln80_11 = zext i64 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln80_11"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:92 %mul_ln80_8 = mul i128 %zext_ln80_5, i128 %zext_ln80

]]></Node>
<StgValue><ssdm name="mul_ln80_8"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:93 %select_ln80_5 = select i1 %icmp_ln80_3, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_5"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:94 %and_ln80_5 = and i128 %mul_ln80_8, i128 %select_ln80_5

]]></Node>
<StgValue><ssdm name="and_ln80_5"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:95 %mul_ln80_9 = mul i128 %zext_ln80_11, i128 %zext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln80_9"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:96 %select_ln80_6 = select i1 %icmp_ln80_8, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_6"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:97 %and_ln80_6 = and i128 %mul_ln80_9, i128 %select_ln80_6

]]></Node>
<StgValue><ssdm name="and_ln80_6"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc131.1.3.split:102 %tmp_15 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln77_3

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:103 %zext_ln80_12 = zext i64 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln80_12"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:105 %mul_ln80_10 = mul i128 %zext_ln80_6, i128 %zext_ln80

]]></Node>
<StgValue><ssdm name="mul_ln80_10"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:106 %select_ln80_7 = select i1 %icmp_ln80_4, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_7"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:107 %and_ln80_7 = and i128 %mul_ln80_10, i128 %select_ln80_7

]]></Node>
<StgValue><ssdm name="and_ln80_7"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:108 %mul_ln80_11 = mul i128 %zext_ln80_12, i128 %zext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln80_11"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:109 %select_ln80_8 = select i1 %icmp_ln80_9, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_8"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:110 %and_ln80_8 = and i128 %mul_ln80_11, i128 %select_ln80_8

]]></Node>
<StgValue><ssdm name="and_ln80_8"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="1">
<![CDATA[
for.inc131.1.3.split:113 %zext_ln81_8 = zext i1 %icmp_ln80_9

]]></Node>
<StgValue><ssdm name="zext_ln81_8"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:114 %sub_ln77_4 = sub i4 %sub_ln77_3, i4 %zext_ln81_8

]]></Node>
<StgValue><ssdm name="sub_ln77_4"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc131.1.3.split:115 %tmp_16 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln77_4

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:116 %zext_ln80_13 = zext i64 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln80_13"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:119 %mul_ln80_12 = mul i128 %zext_ln80_7, i128 %zext_ln80

]]></Node>
<StgValue><ssdm name="mul_ln80_12"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:120 %select_ln80_9 = select i1 %icmp_ln80_5, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_9"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:121 %and_ln80_9 = and i128 %mul_ln80_12, i128 %select_ln80_9

]]></Node>
<StgValue><ssdm name="and_ln80_9"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:122 %mul_ln80_13 = mul i128 %zext_ln80_13, i128 %zext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln80_13"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:123 %select_ln80_10 = select i1 %icmp_ln80_10, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_10"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:124 %and_ln80_10 = and i128 %mul_ln80_13, i128 %select_ln80_10

]]></Node>
<StgValue><ssdm name="and_ln80_10"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="4" op_0_bw="1">
<![CDATA[
for.inc131.1.3.split:127 %zext_ln81_9 = zext i1 %icmp_ln80_10

]]></Node>
<StgValue><ssdm name="zext_ln81_9"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc131.1.3.split:128 %sub_ln77_5 = sub i4 %sub_ln77_4, i4 %zext_ln81_9

]]></Node>
<StgValue><ssdm name="sub_ln77_5"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="4">
<![CDATA[
for.inc131.1.3.split:129 %tmp_18 = mux i64 @_ssdm_op_Mux.ap_auto.9i64.i4, i64 %arg2_r_reload_read, i64 %arg2_r_1_reload_read, i64 %arg2_r_2_reload_read, i64 %arg2_r_3_reload_read, i64 %arg2_r_4_reload_read, i64 %arg2_r_5_reload_read, i64 %arg2_r_6_reload_read, i64 %arg2_r_7_reload_read, i64 %arg2_r_8_reload_read, i4 %sub_ln77_5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="128" op_0_bw="64">
<![CDATA[
for.inc131.1.3.split:130 %zext_ln80_14 = zext i64 %tmp_18

]]></Node>
<StgValue><ssdm name="zext_ln80_14"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:132 %mul_ln80_14 = mul i128 %zext_ln80_14, i128 %zext_ln80_8

]]></Node>
<StgValue><ssdm name="mul_ln80_14"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131.1.3.split:143 %store_ln67 = store i128 %add_ln80_5, i128 %add124_142171

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131.1.3.split:144 %store_ln67 = store i128 %add_ln80_3, i128 %add124_156170

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131.1.3.split:145 %store_ln67 = store i128 %add_ln80_1, i128 %add124169

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end142.exitStub:0 %add124169_load_1 = load i128 %add124169

]]></Node>
<StgValue><ssdm name="add124169_load_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end142.exitStub:1 %add124_156170_load_1 = load i128 %add124_156170

]]></Node>
<StgValue><ssdm name="add124_156170_load_1"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end142.exitStub:2 %add124_142171_load_1 = load i128 %add124_142171

]]></Node>
<StgValue><ssdm name="add124_142171_load_1"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end142.exitStub:3 %add124_142_1172_load_1 = load i128 %add124_142_1172

]]></Node>
<StgValue><ssdm name="add124_142_1172_load_1"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end142.exitStub:4 %add124_2173_load_1 = load i128 %add124_2173

]]></Node>
<StgValue><ssdm name="add124_2173_load_1"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end142.exitStub:5 %add124_2_1174_load_1 = load i128 %add124_2_1174

]]></Node>
<StgValue><ssdm name="add124_2_1174_load_1"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end142.exitStub:6 %add124_3175_load_1 = load i128 %add124_3175

]]></Node>
<StgValue><ssdm name="add124_3175_load_1"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.end142.exitStub:7 %add124_3_1176_load_1 = load i128 %add124_3_1176

]]></Node>
<StgValue><ssdm name="add124_3_1176_load_1"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end142.exitStub:8 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add124_3_1176_out, i128 %add124_3_1176_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end142.exitStub:9 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add124_3175_out, i128 %add124_3175_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end142.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add124_2_1174_out, i128 %add124_2_1174_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end142.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add124_2173_out, i128 %add124_2173_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end142.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add124_142_1172_out, i128 %add124_142_1172_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end142.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add124_142171_out, i128 %add124_142171_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end142.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add124_156170_out, i128 %add124_156170_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.end142.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i128P0A, i128 %add124169_out, i128 %add124169_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0">
<![CDATA[
for.end142.exitStub:16 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="175" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc131.1.3.split:3 %add124_142_1172_load = load i128 %add124_142_1172

]]></Node>
<StgValue><ssdm name="add124_142_1172_load"/></StgValue>
</operation>

<operation id="176" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc131.1.3.split:4 %add124_2173_load = load i128 %add124_2173

]]></Node>
<StgValue><ssdm name="add124_2173_load"/></StgValue>
</operation>

<operation id="177" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc131.1.3.split:5 %add124_2_1174_load = load i128 %add124_2_1174

]]></Node>
<StgValue><ssdm name="add124_2_1174_load"/></StgValue>
</operation>

<operation id="178" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc131.1.3.split:6 %add124_3175_load = load i128 %add124_3175

]]></Node>
<StgValue><ssdm name="add124_3175_load"/></StgValue>
</operation>

<operation id="179" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="128" op_0_bw="128" op_1_bw="0">
<![CDATA[
for.inc131.1.3.split:7 %add124_3_1176_load = load i128 %add124_3_1176

]]></Node>
<StgValue><ssdm name="add124_3_1176_load"/></StgValue>
</operation>

<operation id="180" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc131.1.3.split:8 %specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln69"/></StgValue>
</operation>

<operation id="181" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc131.1.3.split:9 %speclooptripcount_ln34 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln34"/></StgValue>
</operation>

<operation id="182" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc131.1.3.split:10 %specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln67"/></StgValue>
</operation>

<operation id="183" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:84 %add_ln80_6 = add i128 %and_ln80_4, i128 %and_ln80_3

]]></Node>
<StgValue><ssdm name="add_ln80_6"/></StgValue>
</operation>

<operation id="184" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:85 %add_ln80_7 = add i128 %add124_142_1172_load, i128 %add_ln80_6

]]></Node>
<StgValue><ssdm name="add_ln80_7"/></StgValue>
</operation>

<operation id="185" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:98 %add_ln80_8 = add i128 %and_ln80_6, i128 %and_ln80_5

]]></Node>
<StgValue><ssdm name="add_ln80_8"/></StgValue>
</operation>

<operation id="186" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:99 %add_ln80_9 = add i128 %add124_2173_load, i128 %add_ln80_8

]]></Node>
<StgValue><ssdm name="add_ln80_9"/></StgValue>
</operation>

<operation id="187" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:111 %add_ln80_10 = add i128 %and_ln80_8, i128 %and_ln80_7

]]></Node>
<StgValue><ssdm name="add_ln80_10"/></StgValue>
</operation>

<operation id="188" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:112 %add_ln80_11 = add i128 %add124_2_1174_load, i128 %add_ln80_10

]]></Node>
<StgValue><ssdm name="add_ln80_11"/></StgValue>
</operation>

<operation id="189" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:125 %add_ln80_12 = add i128 %and_ln80_10, i128 %and_ln80_9

]]></Node>
<StgValue><ssdm name="add_ln80_12"/></StgValue>
</operation>

<operation id="190" st_id="3" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:126 %add_ln80_13 = add i128 %add124_3175_load, i128 %add_ln80_12

]]></Node>
<StgValue><ssdm name="add_ln80_13"/></StgValue>
</operation>

<operation id="191" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc131.1.3.split:133 %select_ln80_11 = select i1 %icmp_ln80_11, i128 340282366920938463463374607431768211455, i128 0

]]></Node>
<StgValue><ssdm name="select_ln80_11"/></StgValue>
</operation>

<operation id="192" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:134 %and_ln80_11 = and i128 %mul_ln80_14, i128 %select_ln80_11

]]></Node>
<StgValue><ssdm name="and_ln80_11"/></StgValue>
</operation>

<operation id="193" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
for.inc131.1.3.split:135 %add_ln80_14 = add i128 %and_ln80_11, i128 %add124_3_1176_load

]]></Node>
<StgValue><ssdm name="add_ln80_14"/></StgValue>
</operation>

<operation id="194" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131.1.3.split:138 %store_ln67 = store i128 %add_ln80_14, i128 %add124_3_1176

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="195" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131.1.3.split:139 %store_ln67 = store i128 %add_ln80_13, i128 %add124_3175

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="196" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131.1.3.split:140 %store_ln67 = store i128 %add_ln80_11, i128 %add124_2_1174

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="197" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131.1.3.split:141 %store_ln67 = store i128 %add_ln80_9, i128 %add124_2173

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="198" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="128" op_1_bw="128" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc131.1.3.split:142 %store_ln67 = store i128 %add_ln80_7, i128 %add124_142_1172

]]></Node>
<StgValue><ssdm name="store_ln67"/></StgValue>
</operation>

<operation id="199" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
for.inc131.1.3.split:146 %br_ln67 = br void %for.inc131.1.3

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
