/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [7:0] _01_;
  wire [8:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [41:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [33:0] celloutsig_0_20z;
  wire [15:0] celloutsig_0_21z;
  wire [12:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [30:0] celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_3z;
  wire [20:0] celloutsig_0_43z;
  wire [3:0] celloutsig_0_45z;
  wire [12:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_61z;
  wire [5:0] celloutsig_0_62z;
  wire [3:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_13z;
  wire [4:0] celloutsig_1_18z;
  wire [2:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [19:0] celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [41:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_4z[12:8], celloutsig_0_9z };
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _01_ <= 8'h00;
    else _01_ <= celloutsig_0_2z[9:2];
  assign celloutsig_0_0z = in_data[20:12] - in_data[24:16];
  assign celloutsig_0_3z = in_data[30:21] - celloutsig_0_2z[9:0];
  assign celloutsig_0_4z = { celloutsig_0_1z[5:3], celloutsig_0_1z } - { celloutsig_0_2z[4:2], celloutsig_0_3z };
  assign celloutsig_0_43z = { celloutsig_0_28z[28:27], celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_22z } - { celloutsig_0_12z, _01_ };
  assign celloutsig_0_45z = celloutsig_0_9z - celloutsig_0_0z[6:3];
  assign celloutsig_0_5z = celloutsig_0_0z[2:0] - in_data[50:48];
  assign celloutsig_0_61z = { celloutsig_0_45z[2], celloutsig_0_5z } - celloutsig_0_8z[10:7];
  assign celloutsig_0_6z = celloutsig_0_1z[7:4] - celloutsig_0_4z[12:9];
  assign celloutsig_0_62z = celloutsig_0_43z[5:0] - celloutsig_0_19z[7:2];
  assign celloutsig_1_0z = in_data[153:139] - in_data[133:119];
  assign celloutsig_1_1z = in_data[100:96] - in_data[187:183];
  assign celloutsig_1_2z = in_data[137:132] - celloutsig_1_0z[9:4];
  assign celloutsig_1_3z = in_data[173:168] - { celloutsig_1_0z[5], celloutsig_1_1z };
  assign celloutsig_1_4z = in_data[187:168] - { celloutsig_1_0z[8:4], celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[135:132] - celloutsig_1_4z[13:10];
  assign celloutsig_1_6z = celloutsig_1_2z[5:2] - celloutsig_1_0z[10:7];
  assign celloutsig_1_8z = { in_data[188:153], celloutsig_1_3z } - { celloutsig_1_2z[1:0], celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_1_9z = celloutsig_1_3z[3:0] - celloutsig_1_1z[3:0];
  assign celloutsig_1_13z = celloutsig_1_6z[3:1] - in_data[121:119];
  assign celloutsig_1_18z = celloutsig_1_4z[13:9] - { celloutsig_1_13z[2], celloutsig_1_9z };
  assign celloutsig_0_8z = in_data[42:25] - { celloutsig_0_6z[3:1], celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_5z[2:0] - celloutsig_1_8z[6:4];
  assign celloutsig_0_9z = { celloutsig_0_0z[8], celloutsig_0_5z } - celloutsig_0_1z[6:3];
  assign celloutsig_0_11z = { celloutsig_0_3z[4], celloutsig_0_6z } - celloutsig_0_4z[9:5];
  assign celloutsig_0_12z = { celloutsig_0_0z[8:6], celloutsig_0_3z } - { celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_1z = { celloutsig_0_0z[5], celloutsig_0_0z } - in_data[32:23];
  assign celloutsig_0_14z = in_data[66:25] - { in_data[15:7], celloutsig_0_1z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_8z[15], celloutsig_0_5z } - _01_[3:0];
  assign celloutsig_0_16z = { celloutsig_0_4z[10:8], celloutsig_0_6z } - celloutsig_0_0z[7:1];
  assign celloutsig_0_17z = celloutsig_0_3z[5:3] - celloutsig_0_11z[2:0];
  assign celloutsig_0_18z = celloutsig_0_2z - { celloutsig_0_12z[6:5], celloutsig_0_0z };
  assign celloutsig_0_19z = { celloutsig_0_14z[31:20], celloutsig_0_9z } - { in_data[5:3], celloutsig_0_12z };
  assign celloutsig_0_20z = { celloutsig_0_0z[5:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_18z } - { celloutsig_0_14z[33:14], celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_17z };
  assign celloutsig_0_21z = celloutsig_0_14z[15:0] - in_data[51:36];
  assign celloutsig_0_2z = { in_data[64:63], celloutsig_0_0z } - in_data[90:80];
  assign celloutsig_0_22z = { _00_[3:0], celloutsig_0_0z } - { celloutsig_0_19z[13:5], celloutsig_0_15z };
  assign celloutsig_0_23z = celloutsig_0_21z[7:3] - celloutsig_0_20z[9:5];
  assign celloutsig_0_28z = celloutsig_0_20z[31:1] - { celloutsig_0_21z[15:1], celloutsig_0_2z, celloutsig_0_23z };
  assign { out_data[132:128], out_data[98:96], out_data[35:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_61z, celloutsig_0_62z };
endmodule
