static struct V_1 * F_1 ( void )\r\n{\r\nF_2 ( ! V_2 || ! V_2 -> V_3 ) ;\r\nreturn & V_2 -> V_3 -> V_4 ;\r\n}\r\nvoid F_3 ( T_1 V_5 )\r\n{\r\nasm volatile("nop;nop;nop;nop;nop;nop;nop;nop;nop;");\r\nF_4 ( V_6 , V_5 ) ;\r\nasm volatile("nop;nop;nop;nop;nop;nop;nop;nop;nop;");\r\n}\r\nvoid F_5 ( T_1 V_7 , T_1 V_8 , T_1 V_9 )\r\n{\r\nT_1 V_5 ;\r\nV_5 = ( F_6 () & 0x00000000FFFFFFFFULL ) |\r\nV_10 ;\r\nV_5 = ( ( V_7 << 56 ) & V_11 ) |\r\n( V_8 << 48 ) | ( V_9 << 32 ) | V_5 ;\r\nF_3 ( V_5 ) ;\r\n}\r\nT_2 F_7 ( T_2 V_12 , T_2 V_13 )\r\n{\r\nint V_14 ;\r\nT_1 V_15 ;\r\nT_1 V_16 ;\r\nif ( V_13 >= V_17 ) {\r\nF_8 ( F_1 () , L_1 , V_18 ,\r\n__LINE__ , V_13 ) ;\r\nreturn 0 ;\r\n}\r\nV_14 = F_9 ( V_2 -> V_19 , 0 , 0 , 0 , 0 , & V_15 ,\r\n& V_16 ) ;\r\nif ( V_14 ) {\r\nF_10 ( F_1 () , L_2\r\nL_3 , V_18 , __LINE__ , V_13 ,\r\nF_11 ( V_14 ) ) ;\r\nreturn 0 ;\r\n}\r\nswitch ( V_13 ) {\r\ncase 0 :\r\nreturn V_15 >> 32 ;\r\ncase 1 :\r\nreturn V_15 & V_20 ;\r\ncase 2 :\r\nreturn V_16 >> 32 ;\r\ncase 3 :\r\nreturn V_16 & V_20 ;\r\ndefault:\r\nF_12 () ;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_13 ( T_2 V_12 , T_2 V_13 , T_2 V_21 )\r\n{\r\nT_1 V_15 ;\r\nT_1 V_22 ;\r\nT_1 V_16 ;\r\nT_1 V_23 ;\r\nint V_14 ;\r\nif ( V_13 >= V_17 ) {\r\nF_8 ( F_1 () , L_1 , V_18 ,\r\n__LINE__ , V_13 ) ;\r\nreturn;\r\n}\r\nswitch ( V_13 ) {\r\ncase 0 :\r\nV_15 = ( T_1 ) V_21 << 32 ;\r\nV_22 = V_24 ;\r\nV_16 = 0x0 ;\r\nV_23 = 0x0 ;\r\nbreak;\r\ncase 1 :\r\nV_15 = ( T_1 ) V_21 ;\r\nV_22 = V_20 ;\r\nV_16 = 0x0 ;\r\nV_23 = 0x0 ;\r\nbreak;\r\ncase 2 :\r\nV_15 = 0x0 ;\r\nV_22 = 0x0 ;\r\nV_16 = ( T_1 ) V_21 << 32 ;\r\nV_23 = V_24 ;\r\nbreak;\r\ncase 3 :\r\nV_15 = 0x0 ;\r\nV_22 = 0x0 ;\r\nV_16 = ( T_1 ) V_21 ;\r\nV_23 = V_20 ;\r\nbreak;\r\ndefault:\r\nF_12 () ;\r\n}\r\nV_14 = F_9 ( V_2 -> V_19 ,\r\nV_15 , V_22 ,\r\nV_16 , V_23 ,\r\n& V_15 , & V_16 ) ;\r\nif ( V_14 )\r\nF_10 ( F_1 () , L_2\r\nL_4 , V_18 , __LINE__ ,\r\nV_13 , V_21 , F_11 ( V_14 ) ) ;\r\n}\r\nT_2 F_14 ( T_2 V_12 , T_2 V_25 )\r\n{\r\nT_2 V_21 ;\r\nT_2 V_13 = V_25 & ( V_17 - 1 ) ;\r\nV_21 = F_7 ( V_12 , V_13 ) ;\r\nif ( F_15 ( V_12 , V_13 ) == 16 )\r\nV_21 = ( V_25 < V_17 ) ? ( V_21 >> 16 ) : ( V_21 & 0xffff ) ;\r\nreturn V_21 ;\r\n}\r\nvoid F_16 ( T_2 V_12 , T_2 V_25 , T_2 V_21 )\r\n{\r\nT_2 V_13 ;\r\nT_2 V_26 ;\r\nV_13 = V_25 & ( V_17 - 1 ) ;\r\nif ( F_15 ( V_12 , V_13 ) == 16 ) {\r\nV_26 = F_7 ( V_12 , V_13 ) ;\r\nif ( V_25 < V_17 )\r\nV_21 = ( V_21 << 16 ) | ( V_26 & 0xffff ) ;\r\nelse\r\nV_21 = ( V_21 & 0xffff ) | ( V_26 & 0xffff0000 ) ;\r\n}\r\nF_13 ( V_12 , V_13 , V_21 ) ;\r\n}\r\nT_2 F_17 ( T_2 V_12 , T_2 V_25 )\r\n{\r\nreturn 0 ;\r\n}\r\nvoid F_18 ( T_2 V_12 , T_2 V_25 , T_2 V_21 )\r\n{\r\nint V_14 ;\r\nstatic const T_1 V_27 = 0xFFFFFFFFFFFFFFFFULL ;\r\nT_1 V_28 ;\r\nif ( V_25 >= V_29 ) {\r\nF_8 ( F_1 () , L_5 , V_18 ,\r\n__LINE__ , V_25 ) ;\r\nreturn;\r\n}\r\nV_14 = F_19 ( V_2 -> V_19 , V_25 , V_21 , V_27 ,\r\n& V_28 ) ;\r\nif ( V_14 )\r\nF_10 ( F_1 () , L_6\r\nL_7 , V_18 , __LINE__ , V_25 ,\r\nF_11 ( V_14 ) ) ;\r\n}\r\nT_2 F_20 ( T_2 V_12 , enum V_30 V_31 )\r\n{\r\nint V_14 = 0 ;\r\nT_1 V_21 = 0 ;\r\nswitch ( V_31 ) {\r\ncase V_32 :\r\nreturn V_2 -> V_33 . V_32 ;\r\ncase V_34 :\r\nreturn V_35 ;\r\ncase V_36 :\r\nreturn V_2 -> V_33 . V_36 ;\r\ncase V_37 :\r\nV_14 = F_21 ( V_2 -> V_19 , 0 , 0 , & V_21 ) ;\r\nif ( V_14 ) {\r\nV_21 = 0 ;\r\nF_8 ( F_1 () , L_8\r\nL_9 , V_18 , __LINE__ , V_31 ,\r\nF_11 ( V_14 ) ) ;\r\n}\r\nreturn ( T_2 ) V_21 ;\r\ncase V_38 :\r\nreturn V_2 -> V_33 . V_38 ;\r\ncase V_39 :\r\nreturn V_2 -> V_33 . V_39 ;\r\ncase V_40 :\r\nV_14 = F_22 ( V_2 -> V_19 ,\r\n& V_21 ) ;\r\nif ( V_14 ) {\r\nV_21 = 0 ;\r\nF_8 ( F_1 () , L_10\r\nL_9 , V_18 , __LINE__ , V_31 ,\r\nF_11 ( V_14 ) ) ;\r\n}\r\nreturn ( T_2 ) V_21 ;\r\ncase V_41 :\r\nreturn 0 ;\r\ndefault:\r\nF_8 ( F_1 () , L_11 , V_18 ,\r\n__LINE__ , V_31 ) ;\r\nF_12 () ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nvoid F_23 ( T_2 V_12 , enum V_30 V_31 , T_2 V_21 )\r\n{\r\nint V_14 = 0 ;\r\nT_1 V_42 ;\r\nswitch ( V_31 ) {\r\ncase V_38 :\r\nif ( V_21 != V_2 -> V_33 . V_38 )\r\nV_14 = F_24 ( V_2 -> V_19 ,\r\nV_21 ,\r\nV_43 ,\r\n& V_42 ) ;\r\nV_2 -> V_33 . V_38 = V_21 ;\r\nbreak;\r\ncase V_39 :\r\nif ( V_21 != V_2 -> V_33 . V_39 )\r\nV_14 = F_25 ( V_2 -> V_19 ,\r\nV_21 ,\r\nV_43 ,\r\n& V_42 ) ;\r\nV_2 -> V_33 . V_39 = V_21 ;\r\nbreak;\r\ncase V_32 :\r\nif ( V_44 )\r\nV_21 |= ( V_45 |\r\nV_46 ) ;\r\nif ( V_21 != V_2 -> V_33 . V_32 )\r\nV_14 = F_26 ( V_2 -> V_19 ,\r\nV_21 ,\r\nV_43 ,\r\n0 , 0 , & V_42 ,\r\n& V_42 ) ;\r\nV_2 -> V_33 . V_32 = V_21 ;\r\nbreak;\r\ncase V_37 :\r\nV_14 = F_21 ( V_2 -> V_19 , V_21 ,\r\nV_43 , & V_42 ) ;\r\nbreak;\r\ncase V_36 :\r\nif ( V_21 != V_2 -> V_33 . V_36 )\r\nV_14 = F_27 ( V_2 -> V_19 ,\r\nV_21 ,\r\nV_43 ,\r\n& V_42 ) ;\r\nV_2 -> V_33 . V_36 = V_21 ;\r\nbreak;\r\ncase V_34 :\r\ncase V_41 :\r\ncase V_40 :\r\nbreak;\r\ndefault:\r\nF_8 ( F_1 () , L_11 , V_18 ,\r\n__LINE__ , V_31 ) ;\r\nF_12 () ;\r\nbreak;\r\n}\r\nif ( V_14 )\r\nF_10 ( F_1 () , L_12\r\nL_9 , V_18 , __LINE__ , V_31 ,\r\nF_11 ( V_14 ) ) ;\r\n}\r\nT_2 F_15 ( T_2 V_12 , T_2 V_13 )\r\n{\r\nT_2 V_47 ;\r\nif ( V_13 >= V_17 ) {\r\nF_8 ( F_1 () , L_1 , V_18 ,\r\n__LINE__ , V_13 ) ;\r\nreturn 0 ;\r\n}\r\nV_47 = F_20 ( V_12 , V_32 ) ;\r\nreturn ( V_47 & F_28 ( V_13 ) ) ? 16 : 32 ;\r\n}\r\nvoid F_29 ( T_2 V_12 , T_2 V_13 , T_2 V_48 )\r\n{\r\nT_2 V_47 ;\r\nif ( V_13 >= V_17 ) {\r\nF_8 ( F_1 () , L_1 , V_18 ,\r\n__LINE__ , V_13 ) ;\r\nreturn;\r\n}\r\nV_47 = F_20 ( V_12 , V_32 ) ;\r\nswitch ( V_48 ) {\r\ncase 16 :\r\nV_47 |= F_28 ( V_13 ) ;\r\nF_23 ( V_12 , V_32 , V_47 ) ;\r\nbreak;\r\ncase 32 :\r\nV_47 &= ~ F_28 ( V_13 ) ;\r\nF_23 ( V_12 , V_32 , V_47 ) ;\r\nbreak;\r\ndefault:\r\nF_12 () ;\r\n}\r\n}\r\nstatic T_1 F_30 ( T_1 V_49 )\r\n{\r\nif ( V_49 == 2 )\r\nV_49 = 3 ;\r\nif ( V_49 <= 6 )\r\nreturn V_50 + V_49 ;\r\nelse if ( V_49 == 7 )\r\nreturn V_51 ;\r\nelse\r\nreturn V_52 ;\r\n}\r\nstatic T_1 F_31 ( T_1 V_49 )\r\n{\r\nswitch ( V_49 ) {\r\ncase 2 :\r\ncase 3 :\r\ncase 4 :\r\nV_49 += 2 ;\r\nbreak;\r\ncase 5 :\r\nV_49 = 8 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_53 + V_49 ;\r\n}\r\nstatic T_1 F_32 ( T_1 V_49 )\r\n{\r\nreturn V_54 + V_49 ;\r\n}\r\nstatic T_1 F_33 ( T_1 V_49 )\r\n{\r\nswitch ( V_49 ) {\r\ncase 3 :\r\nV_49 = 4 ;\r\nbreak;\r\ncase 4 :\r\nV_49 = 6 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nreturn V_55 + V_49 ;\r\n}\r\nstatic T_1 F_34 ( T_1 V_49 ,\r\nT_1 V_56 )\r\n{\r\nswitch ( V_49 ) {\r\ncase 3 :\r\ncase 4 :\r\ncase 5 :\r\nV_49 += 1 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nswitch ( V_56 ) {\r\ncase 4 :\r\ncase 5 :\r\ncase 6 :\r\nV_56 += 2 ;\r\nbreak;\r\ncase 7 :\r\ncase 8 :\r\ncase 9 :\r\ncase 10 :\r\nV_56 += 4 ;\r\nbreak;\r\ncase 11 :\r\ncase 12 :\r\ncase 13 :\r\nV_56 += 5 ;\r\nbreak;\r\ndefault:\r\nbreak;\r\n}\r\nif ( V_49 <= 5 )\r\nreturn ( V_57 + V_49 ) ;\r\nelse\r\nreturn ( V_57 + V_49\r\n+ V_56 - 1 ) ;\r\n}\r\nstatic T_1 F_35 ( T_1 V_49 )\r\n{\r\nreturn V_58 + V_49 ;\r\n}\r\nstatic T_1 F_36 ( T_1 V_49 )\r\n{\r\nreturn V_59 + V_49 ;\r\n}\r\nstatic T_1 F_37 ( T_1 V_60 )\r\n{\r\nT_1 V_61 ;\r\nT_1 V_49 ;\r\nT_1 V_56 ;\r\nV_49 = 0 ;\r\nV_56 = 0 ;\r\nV_61 = 0 ;\r\nif ( V_60 < 1000 ) {\r\nif ( V_60 < 100 ) {\r\nif ( 20 <= V_60 && V_60 < 30 ) {\r\nV_61 = 2 ;\r\nV_49 = V_60 - 20 ;\r\n} else if ( 30 <= V_60 && V_60 < 40 ) {\r\nV_61 = 3 ;\r\nV_49 = V_60 - 30 ;\r\n} else if ( 40 <= V_60 && V_60 < 50 ) {\r\nV_61 = 4 ;\r\nV_49 = V_60 - 40 ;\r\n} else if ( 50 <= V_60 && V_60 < 60 ) {\r\nV_61 = 5 ;\r\nV_49 = V_60 - 50 ;\r\n} else if ( 60 <= V_60 && V_60 < 70 ) {\r\nV_61 = 6 ;\r\nV_49 = V_60 - 60 ;\r\n} else if ( 70 <= V_60 && V_60 < 80 ) {\r\nV_61 = 7 ;\r\nV_49 = V_60 - 70 ;\r\n} else if ( 80 <= V_60 && V_60 < 90 ) {\r\nV_61 = 8 ;\r\nV_49 = V_60 - 80 ;\r\n}\r\n} else if ( 200 <= V_60 && V_60 < 300 ) {\r\nV_61 = 2 ;\r\nV_49 = V_60 - 200 ;\r\n} else if ( 600 <= V_60 && V_60 < 700 ) {\r\nV_61 = 6 ;\r\nV_49 = 5 ;\r\nV_56 = V_60 - 650 ;\r\n}\r\n} else if ( 6000 <= V_60 && V_60 < 7000 ) {\r\nV_61 = 6 ;\r\nV_49 = 5 ;\r\nV_56 = V_60 - 6500 ;\r\n}\r\nswitch ( V_61 ) {\r\ncase 2 :\r\nreturn F_30 ( V_49 ) ;\r\ncase 3 :\r\nreturn F_31 ( V_49 ) ;\r\ncase 4 :\r\nreturn F_32 ( V_49 ) ;\r\ncase 5 :\r\nreturn F_33 ( V_49 ) ;\r\ncase 6 :\r\nreturn F_34 ( V_49 ,\r\nV_56 ) ;\r\ncase 7 :\r\nreturn F_35 ( V_49 ) ;\r\ncase 8 :\r\nreturn F_36 ( V_49 ) ;\r\ndefault:\r\nF_8 ( F_1 () , L_13 , V_18 ,\r\n__LINE__ , V_60 ) ;\r\nF_12 () ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic T_1 F_38 ( T_3 V_62 )\r\n{\r\nswitch ( V_62 ) {\r\ncase 1 :\r\nreturn 0xF000 ;\r\ncase 2 :\r\nreturn 0x0F00 ;\r\ncase 4 :\r\nreturn 0x00F0 ;\r\ncase 8 :\r\ndefault:\r\nreturn 0x000F ;\r\n}\r\n}\r\nstatic int F_39 ( T_1 V_63 , T_1 V_64 ,\r\nT_1 V_65 , T_1 V_66 , T_1 V_67 , T_1 V_68 )\r\n{\r\nint V_69 ;\r\nV_69 = F_40 ( V_2 -> V_19 , V_63 , V_64 ,\r\nV_65 , V_66 , V_67 , V_68 ) ;\r\nif ( V_69 )\r\nF_10 ( F_1 () ,\r\nL_14 ,\r\nV_18 , __LINE__ , V_69 , V_63 , V_64 ,\r\nV_65 , V_66 , V_67 , V_68 ) ;\r\nreturn V_69 ;\r\n}\r\nint F_41 ( T_1 V_70 , T_3 V_71 , T_4 V_72 ,\r\nT_3 V_73 )\r\n{\r\nint V_69 ;\r\nT_1 V_63 ;\r\nT_1 V_64 ;\r\nT_1 V_65 ;\r\nT_1 V_66 , V_67 , V_68 ;\r\nif ( V_70 == 0 )\r\nreturn F_39 ( 0 , 0 , 0 , 0 , 0 , 0 ) ;\r\nV_63 =\r\nF_37 ( V_70 ) ;\r\nV_64 = F_38 ( V_73 ) ;\r\nswitch ( V_70 ) {\r\ncase V_74 :\r\nV_65 = 1 ;\r\nV_65 = V_65 << ( 63 - V_71 ) ;\r\nbreak;\r\ncase V_75 :\r\nV_65 = 1 ;\r\nV_65 = ( V_65 << ( 63 - V_71 ) ) | 0x3 ;\r\nbreak;\r\ndefault:\r\nV_65 = 0 ;\r\nbreak;\r\n}\r\nV_66 = 1 ;\r\nif ( V_76 <= V_70 &&\r\nV_70 < V_77 )\r\nV_67 = V_72 ;\r\nelse\r\nV_67 = V_2 -> V_78 ;\r\nV_68 = 0 ;\r\nV_69 = F_39 ( V_63 , V_64 , V_65 ,\r\nV_66 , V_67 , V_68 ) ;\r\nif ( V_69 )\r\nF_10 ( F_1 () , L_15 ,\r\nV_18 , __LINE__ , V_69 ) ;\r\nreturn V_69 ;\r\n}\r\nT_2 F_42 ( int V_12 )\r\n{\r\nreturn F_43 ( V_12 ) ;\r\n}\r\nvoid F_44 ( T_2 V_12 )\r\n{\r\nint V_14 ;\r\nT_1 V_79 ;\r\nint V_80 = 0 ;\r\nV_2 -> V_81 = 0 ;\r\nif ( V_44 ) {\r\nif ( ! ( V_2 -> V_33 . V_36 &\r\n( V_82\r\n| V_83 ) ) ) {\r\nV_14 = F_27 ( V_2 -> V_19 ,\r\n( V_84 |\r\nV_85 |\r\nV_86 |\r\nV_87 ) ,\r\n0xFFFFFFFFFFFFFFFFULL , & V_79 ) ;\r\nif ( V_14 )\r\nF_10 ( F_1 () , L_16\r\nL_17\r\nL_18 , V_18 , __LINE__ ,\r\nF_11 ( V_14 ) ) ;\r\nV_80 = ! V_14 ;\r\n}\r\n}\r\nV_14 = F_45 ( V_2 -> V_19 ) ;\r\nif ( V_14 )\r\nF_10 ( F_1 () , L_19 ,\r\nV_18 , __LINE__ , F_11 ( V_14 ) ) ;\r\nif ( V_44 && ! V_14 && V_80 )\r\nF_3 ( F_6 () | V_88 ) ;\r\n}\r\nvoid F_46 ( T_2 V_12 )\r\n{\r\nint V_14 ;\r\nT_1 V_79 ;\r\nF_3 ( F_6 () | V_89 ) ;\r\nV_14 = F_47 ( V_2 -> V_19 , & V_79 ) ;\r\nif ( V_14 ) {\r\nif( V_14 != V_90 )\r\nF_10 ( F_1 () , L_20 ,\r\nV_18 , __LINE__ , F_11 ( V_14 ) ) ;\r\nreturn;\r\n}\r\nV_2 -> V_81 = V_79 ;\r\nF_8 ( F_1 () , L_21 , V_18 , __LINE__ ,\r\nV_2 -> V_81 , V_2 -> V_81 ) ;\r\n}\r\nint F_48 ( unsigned long V_91 , void * V_92 , unsigned long V_93 ,\r\nunsigned long * V_94 )\r\n{\r\nint V_14 ;\r\n* V_94 = 0 ;\r\nif ( ! V_2 -> V_95 )\r\nreturn - V_96 ;\r\nif ( V_91 >= V_2 -> V_81 )\r\nreturn 0 ;\r\nV_93 = F_49 ( T_1 , V_93 , V_2 -> V_81 - V_91 ) ;\r\nwhile ( * V_94 < V_93 ) {\r\nconst unsigned long V_97 = V_93 - * V_94 ;\r\nT_1 V_79 ;\r\nV_14 = F_50 ( V_2 -> V_19 , V_91 ,\r\nV_97 , & V_79 ) ;\r\nif ( V_14 ) {\r\nF_8 ( F_1 () , L_22 ,\r\nV_18 , __LINE__ , V_97 , V_91 ) ;\r\nF_10 ( F_1 () , L_23\r\nL_24 , V_18 , __LINE__ ,\r\nF_11 ( V_14 ) ) ;\r\nreturn V_14 == V_90 ? - V_98 : - V_99 ;\r\n}\r\nmemcpy ( V_92 , V_2 -> V_95 , V_79 ) ;\r\nV_92 += V_79 ;\r\n* V_94 += V_79 ;\r\nV_91 += V_79 ;\r\n}\r\nF_8 ( F_1 () , L_25 , V_18 , __LINE__ ,\r\n* V_94 ) ;\r\nreturn 0 ;\r\n}\r\nint F_51 ( unsigned long V_91 , void T_5 * V_92 ,\r\nunsigned long V_93 , unsigned long * V_94 )\r\n{\r\nint V_14 ;\r\n* V_94 = 0 ;\r\nif ( ! V_2 -> V_95 )\r\nreturn - V_96 ;\r\nif ( V_91 >= V_2 -> V_81 )\r\nreturn 0 ;\r\nV_93 = F_49 ( T_1 , V_93 , V_2 -> V_81 - V_91 ) ;\r\nwhile ( * V_94 < V_93 ) {\r\nconst unsigned long V_97 = V_93 - * V_94 ;\r\nT_1 V_79 ;\r\nV_14 = F_50 ( V_2 -> V_19 , V_91 ,\r\nV_97 , & V_79 ) ;\r\nif ( V_14 ) {\r\nF_8 ( F_1 () , L_22 ,\r\nV_18 , __LINE__ , V_97 , V_91 ) ;\r\nF_10 ( F_1 () , L_23\r\nL_24 , V_18 , __LINE__ ,\r\nF_11 ( V_14 ) ) ;\r\nreturn V_14 == V_90 ? - V_98 : - V_99 ;\r\n}\r\nV_14 = F_52 ( V_92 , V_2 -> V_95 , V_79 ) ;\r\nif ( V_14 ) {\r\nF_8 ( F_1 () , L_26 ,\r\nV_18 , __LINE__ , V_79 , V_92 ) ;\r\nF_10 ( F_1 () , L_27 ,\r\nV_18 , __LINE__ , V_14 ) ;\r\nreturn - V_100 ;\r\n}\r\nV_92 += V_79 ;\r\n* V_94 += V_79 ;\r\nV_91 += V_79 ;\r\n}\r\nF_8 ( F_1 () , L_25 , V_18 , __LINE__ ,\r\n* V_94 ) ;\r\nreturn 0 ;\r\n}\r\nT_2 F_53 ( T_2 V_12 )\r\n{\r\nreturn F_20 ( V_12 , V_40 ) ;\r\n}\r\nvoid F_54 ( T_2 V_12 , T_2 V_101 , T_2 V_27 )\r\n{\r\nif ( V_27 )\r\nF_23 ( V_12 , V_40 , V_27 ) ;\r\n}\r\nvoid F_55 ( T_2 V_12 )\r\n{\r\nF_53 ( V_12 ) ;\r\nF_23 ( V_12 , V_40 , 0 ) ;\r\n}\r\nint F_56 ( enum V_102 V_103 , void * V_95 ,\r\nT_1 V_104 )\r\n{\r\nint V_14 ;\r\nT_1 V_105 ;\r\nF_2 ( ! V_2 ) ;\r\nF_2 ( V_103 != V_106\r\n&& V_103 != V_107 ) ;\r\nif ( V_103 == V_106 && V_95 )\r\nF_8 ( F_1 () , L_28 , V_18 , __LINE__ ) ;\r\nif ( ! F_57 ( & V_2 -> V_108 , 1 , 1 ) ) {\r\nF_8 ( F_1 () , L_29 , V_18 , __LINE__ ) ;\r\nreturn - V_98 ;\r\n}\r\nif ( V_103 == V_106 ) {\r\nV_2 -> V_104 = 0 ;\r\nV_2 -> V_109 = NULL ;\r\nV_2 -> V_95 = NULL ;\r\n} else if ( V_95 ) {\r\nif ( V_95 != ( void * ) F_58 ( ( unsigned long ) V_95 , 128 )\r\n|| V_104 != F_58 ( V_104 , 128 ) ) {\r\nF_10 ( F_1 () , L_30 ,\r\nV_18 , __LINE__ ) ;\r\nV_14 = - V_99 ;\r\ngoto V_110;\r\n}\r\nV_2 -> V_104 = V_104 ;\r\nV_2 -> V_109 = NULL ;\r\nV_2 -> V_95 = V_95 ;\r\n} else {\r\nV_2 -> V_104 = V_111 ;\r\nV_2 -> V_109 = F_59 (\r\nV_2 -> V_104 + 127 , V_112 ) ;\r\nif ( ! V_2 -> V_109 ) {\r\nF_10 ( F_1 () , L_31\r\nL_32 , V_18 , __LINE__ ) ;\r\nV_14 = - V_113 ;\r\ngoto V_114;\r\n}\r\nV_2 -> V_95 = ( void * ) F_58 (\r\n( unsigned long ) V_2 -> V_109 , 128 ) ;\r\n}\r\nV_14 = F_60 ( V_2 -> V_115 , V_103 , 0 , 0 ,\r\nF_61 ( F_62 ( V_2 -> V_95 ) ) ,\r\nV_2 -> V_104 , & V_2 -> V_19 ,\r\n& V_2 -> V_116 , & V_105 ) ;\r\nif ( V_14 ) {\r\nF_10 ( F_1 () , L_33 ,\r\nV_18 , __LINE__ , F_11 ( V_14 ) ) ;\r\nV_14 = - V_99 ;\r\ngoto V_117;\r\n}\r\nV_2 -> V_33 . V_32 = V_118 ;\r\nV_2 -> V_33 . V_36 = V_118 ;\r\nV_2 -> V_33 . V_38 = V_118 ;\r\nV_2 -> V_33 . V_39 = V_118 ;\r\nF_8 ( F_1 () , L_34\r\nL_35 , V_18 , __LINE__ , V_2 -> V_19 ,\r\nV_2 -> V_116 , V_105 ) ;\r\nreturn 0 ;\r\nV_117:\r\nF_63 ( V_2 -> V_109 ) ;\r\nV_2 -> V_109 = NULL ;\r\nV_114:\r\nV_110:\r\nF_64 ( & V_2 -> V_108 ) ;\r\nreturn V_14 ;\r\n}\r\nint F_65 ( void )\r\n{\r\nF_8 ( F_1 () , L_36 , V_18 , __LINE__ ) ;\r\nF_66 ( V_2 -> V_19 ) ;\r\nV_2 -> V_19 = 0 ;\r\nF_63 ( V_2 -> V_109 ) ;\r\nV_2 -> V_109 = NULL ;\r\nF_64 ( & V_2 -> V_108 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_67 ( struct V_119 * V_120 )\r\n{\r\nF_8 ( & V_120 -> V_4 , L_37 , V_18 , __LINE__ ) ;\r\nif ( V_2 ) {\r\nF_68 ( & V_120 -> V_4 , L_38 ,\r\nV_18 , __LINE__ ) ;\r\nreturn - V_98 ;\r\n}\r\nV_2 = F_59 ( sizeof( * V_2 ) , V_112 ) ;\r\nif ( ! V_2 )\r\nreturn - V_113 ;\r\nV_2 -> V_3 = V_120 ;\r\nV_2 -> V_115 = V_120 -> V_121 . V_115 ;\r\nV_2 -> V_78 = V_120 -> V_121 . V_78 ;\r\nV_2 -> V_122 = V_120 -> V_121 . V_122 ;\r\nF_68 ( & V_120 -> V_4 , L_39 , V_18 , __LINE__ ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_69 ( struct V_119 * V_120 )\r\n{\r\nF_8 ( & V_120 -> V_4 , L_40 , V_18 , __LINE__ ) ;\r\nF_65 () ;\r\nF_63 ( V_2 ) ;\r\nV_2 = NULL ;\r\nF_68 ( & V_120 -> V_4 , L_39 , V_18 , __LINE__ ) ;\r\nreturn 0 ;\r\n}\r\nstatic int T_6 F_70 ( void )\r\n{\r\nF_71 ( L_41 , V_18 , __LINE__ ) ;\r\nreturn F_72 ( & V_123 ) ;\r\n}\r\nstatic void T_7 F_73 ( void )\r\n{\r\nF_71 ( L_41 , V_18 , __LINE__ ) ;\r\nF_74 ( & V_123 ) ;\r\n}
