
map -a "MachXO2" -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial   "top_impl1.ngd" -o "top_impl1_map.ncd" -pr "top_impl1.prf" -mp "top_impl1.mrp" -lpf "C:/Users/admin/Desktop/new/-FPGA/top-xu-25/impl1/top_impl1.lpf" -lpf "C:/Users/admin/Desktop/new/-FPGA/top-xu-25/top.lpf" -c 0           
map:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: top_impl1.ngd
   Picdevice="LCMXO2-4000HC"

   Pictype="CSBGA132"

   Picspeed=4

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LCMXO2-4000HCCSBGA132, Performance used: 4.

Loading device for application map from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.

Running general design DRC...

Removing unused logic...

Optimizing...




Design Summary:
   Number of registers:    658 out of  4635 (14%)
      PFU registers:          658 out of  4320 (15%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:      1123 out of  2160 (52%)
      SLICEs as Logic/ROM:   1123 out of  2160 (52%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        262 out of  2160 (12%)
   Number of LUT4s:        2237 out of  4320 (52%)
      Number used as logic LUTs:        1713
      Number used as distributed RAM:     0
      Number used as ripple logic:      524
      Number used as shift registers:     0
   Number of PIO sites used: 17 + 4(JTAG) out of 105 (20%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : No
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.
   Number of clocks:  4
     Net sys_clk_c: 374 loads, 374 rising, 0 falling (Driver: PIO sys_clk )
     Net clk_1s: 19 loads, 19 rising, 0 falling (Driver: devide_1s/clk_p_29 )
     Net u_DS18B20Z/clk_1mhz: 2 loads, 2 rising, 0 falling (Driver: u_DS18B20Z/clk_1mhz_112 )
     Net oled1/clk_in_1Hz: 1 loads, 1 rising, 0 falling (Driver: oled1/divide_1Hz/clk_p_29 )
   Number of Clock Enables:  82
     Net sys_clk_c_enable_79: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_58: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_134: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_141: 8 loads, 8 LSLICEs
     Net clk_1s: 4 loads, 4 LSLICEs
     Net clk_1s_enable_16: 5 loads, 5 LSLICEs
     Net clk_1s_enable_9: 5 loads, 5 LSLICEs
     Net sys_clk_c_enable_27: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_154: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_350: 5 loads, 5 LSLICEs
     Net warning_time_7__N_176: 1 loads, 1 LSLICEs
     Net key1_pulse: 3 loads, 3 LSLICEs
     Net sys_clk_c_enable_240: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_28: 2 loads, 2 LSLICEs
     Net sys_clk_c_enable_368: 9 loads, 9 LSLICEs
     Net sys_clk_c_enable_302: 9 loads, 9 LSLICEs
     Net sys_clk_c_enable_47: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_265: 1 loads, 1 LSLICEs
     Net key_2/sys_clk_c_enable_220: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_34: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_346: 2 loads, 2 LSLICEs
     Net sys_clk_c_enable_330: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_316: 2 loads, 2 LSLICEs
     Net sys_clk_c_enable_296: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_243: 2 loads, 2 LSLICEs
     Net sys_clk_c_enable_354: 5 loads, 5 LSLICEs
     Net sys_clk_c_enable_83: 2 loads, 2 LSLICEs
     Net sys_clk_c_enable_130: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_40: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_376: 11 loads, 11 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_30: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_31: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_293: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/one_wire_N_673: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_86: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_94: 4 loads, 4 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_97: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_100: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_101: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_335: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_102: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_103: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_104: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_106: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_319: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_131: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_132: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_347: 3 loads, 3 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_266: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_284: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_287: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_340: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_305: 1 loads, 1 LSLICEs
     Net u_DS18B20Z/sys_clk_c_enable_306: 1 loads, 1 LSLICEs
     Net sys_clk_c_enable_128: 1 loads, 1 LSLICEs
     Net key_1/sys_clk_c_enable_223: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_147: 3 loads, 3 LSLICEs
     Net m_music_play/sys_clk_c_enable_124: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_125: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_126: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_127: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_129: 1 loads, 1 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_198: 8 loads, 8 LSLICEs
     Net u_uart_send/sys_clk_c_enable_181: 8 loads, 8 LSLICEs
     Net u_uart_send/sys_clk_c_enable_273: 4 loads, 4 LSLICEs
     Net key_3/sys_clk_c_enable_235: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_377: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_326: 9 loads, 9 LSLICEs
     Net oled1/sys_clk_c_enable_183: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_19: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_20: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_219: 4 loads, 4 LSLICEs
     Net oled1/sys_clk_c_enable_143: 2 loads, 2 LSLICEs
     Net oled1/sys_clk_c_enable_328: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_375: 34 loads, 34 LSLICEs
     Net oled1/sys_clk_c_enable_77: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_336: 3 loads, 3 LSLICEs
     Net oled1/sys_clk_c_enable_123: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_157: 1 loads, 1 LSLICEs
     Net oled1/sys_clk_c_enable_295: 9 loads, 9 LSLICEs
     Net oled1/sys_clk_c_enable_298: 2 loads, 2 LSLICEs
     Net oled1/sys_clk_c_enable_313: 3 loads, 3 LSLICEs
   Number of LSRs:  42
     Net n8537: 4 loads, 4 LSLICEs
     Net clk_1s: 1 loads, 1 LSLICEs
     Net n8541: 4 loads, 4 LSLICEs
     Net n20647: 4 loads, 4 LSLICEs
     Net sys_rst_n_c: 1 loads, 1 LSLICEs
     Net warning_time_7__N_176: 5 loads, 5 LSLICEs
     Net n37321: 2 loads, 2 LSLICEs
     Net n30619: 2 loads, 2 LSLICEs
     Net n25211: 4 loads, 4 LSLICEs
     Net sys_clk_c_enable_302: 9 loads, 9 LSLICEs
     Net rx_flag: 12 loads, 12 LSLICEs
     Net key_2/key_edge: 10 loads, 10 LSLICEs
     Net n32206: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n24264: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n29837: 4 loads, 4 LSLICEs
     Net u_DS18B20Z/n20533: 10 loads, 10 LSLICEs
     Net u_DS18B20Z/n24270: 2 loads, 2 LSLICEs
     Net u_DS18B20Z/n20592: 3 loads, 3 LSLICEs
     Net key_1/key_edge: 10 loads, 10 LSLICEs
     Net m_music_play/n20691: 5 loads, 5 LSLICEs
     Net m_music_play/n20676: 9 loads, 9 LSLICEs
     Net devide_1s/n20576: 17 loads, 17 LSLICEs
     Net m_beep/n3677: 10 loads, 10 LSLICEs
     Net u_uart_recv/uart_data_7__N_1490: 4 loads, 4 LSLICEs
     Net u_uart_recv/n20580: 9 loads, 9 LSLICEs
     Net u_uart_send/uart_tx_busy: 9 loads, 9 LSLICEs
     Net u_uart_send/n20579: 9 loads, 9 LSLICEs
     Net u_uart_send/n28996: 4 loads, 4 LSLICEs
     Net key_3/key_edge: 10 loads, 10 LSLICEs
     Net oled1/n20657: 3 loads, 3 LSLICEs
     Net oled1/n20553: 9 loads, 9 LSLICEs
     Net oled1/n39006: 34 loads, 34 LSLICEs
     Net oled1/n20706: 2 loads, 2 LSLICEs
     Net oled1/n20640: 2 loads, 2 LSLICEs
     Net oled1/n20637: 1 loads, 1 LSLICEs
     Net oled1/n20629: 2 loads, 2 LSLICEs
     Net oled1/n20618: 3 loads, 3 LSLICEs
     Net oled1/n20710: 9 loads, 9 LSLICEs
     Net oled1/n20572: 3 loads, 3 LSLICEs
     Net oled1/n20704: 1 loads, 1 LSLICEs
     Net oled1/n20700: 1 loads, 1 LSLICEs
     Net oled1/divide_1Hz/n20584: 17 loads, 17 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net n2724: 275 loads
     Net n37317: 275 loads
     Net n2721: 272 loads
     Net n37314: 271 loads
     Net n2720: 142 loads
     Net oled1/cnt_main_3: 88 loads
     Net cnt_main_0: 86 loads
     Net oled1/cnt_main_2: 84 loads
     Net oled1/state_2: 84 loads
     Net n2722: 75 loads
 

   Number of warnings:  0
   Number of errors:    0



Total CPU Time: 1 secs  
Total REAL Time: 2 secs  
Peak Memory Usage: 64 MB

Dumping design to file top_impl1_map.ncd.

ncd2vdb "top_impl1_map.ncd" ".vdbs/top_impl1_map.vdb"

Loading device for application ncd2vdb from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.11_x64/ispfpga.

trce -f "top_impl1.mt" -o "top_impl1.tw1" "top_impl1_map.ncd" "top_impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file top_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Feb 25 19:08:06 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o top_impl1.tw1 -gui -msgset C:/Users/admin/Desktop/new/-FPGA/top-xu-25/promote.xml top_impl1_map.ncd top_impl1.prf 
Design file:     top_impl1_map.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 74535 paths, 4 nets, and 8866 connections (95.39% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Feb 25 19:08:06 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o top_impl1.tw1 -gui -msgset C:/Users/admin/Desktop/new/-FPGA/top-xu-25/promote.xml top_impl1_map.ncd top_impl1.prf 
Design file:     top_impl1_map.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 74535 paths, 4 nets, and 9213 connections (99.13% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 70 MB


mpartrce -p "top_impl1.p2t" -f "top_impl1.p3t" -tf "top_impl1.pt" "top_impl1_map.ncd" "top_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "top_impl1_map.ncd"
Thu Feb 25 19:08:07 2021

PAR: Place And Route Diamond (64-bit) 3.11.0.396.4.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/admin/Desktop/new/-FPGA/top-xu-25/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF top_impl1_map.ncd top_impl1.dir/5_1.ncd top_impl1.prf
Preference file: top_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file top_impl1_map.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application par from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)   17+4(JTAG)/280     8% used
                  17+4(JTAG)/105     20% bonded

   SLICE           1123/2160         51% used

   GSR                1/1           100% used


Number of Signals: 2810
Number of Connections: 9294

Pin Constraint Summary:
   17 out of 17 pins locked (100% locked).

The following 1 signal is selected to use the primary clock routing resources:
    sys_clk_c (driver: sys_clk, clk load #: 374)

    <postMsg mid="61061008" type="Warning" dynamic="5" navigation="0" arg0="sys_clk_c" arg1="Primary" arg2="sys_clk" arg3="C1" arg4="Primary"  />

The following 8 signals are selected to use the secondary clock routing resources:
    clk_1s (driver: devide_1s/SLICE_137, clk load #: 19, sr load #: 1, ce load #: 4)
    oled1/sys_clk_c_enable_375 (driver: oled1/SLICE_1028, clk load #: 0, sr load #: 0, ce load #: 34)
    oled1/n39006 (driver: oled1/SLICE_1034, clk load #: 0, sr load #: 34, ce load #: 0)
    sys_clk_c_enable_302 (driver: SLICE_871, clk load #: 0, sr load #: 9, ce load #: 9)
    devide_1s/n20576 (driver: devide_1s/SLICE_967, clk load #: 0, sr load #: 17, ce load #: 0)
    oled1/divide_1Hz/n20584 (driver: oled1/divide_1Hz/SLICE_1078, clk load #: 0, sr load #: 17, ce load #: 0)
    rx_flag (driver: u_uart_recv/SLICE_401, clk load #: 0, sr load #: 12, ce load #: 0)
    u_DS18B20Z/sys_clk_c_enable_376 (driver: u_DS18B20Z/SLICE_812, clk load #: 0, sr load #: 0, ce load #: 11)

Signal sys_rst_n_c is selected as Global Set/Reset.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 4 secs 

Starting Placer Phase 1.
........................
Placer score = 398114.
Finished Placer Phase 1.  REAL time: 15 secs 

Starting Placer Phase 2.
.
Placer score =  395894
Finished Placer Phase 2.  REAL time: 16 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  General PIO: 1 out of 280 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "sys_clk_c" from comp "sys_clk" on PIO site "C1 (PL4A)", clk load = 374
  SECONDARY "clk_1s" from Q0 on comp "devide_1s/SLICE_137" on site "R13C31A", clk load = 19, ce load = 4, sr load = 1
  SECONDARY "oled1/sys_clk_c_enable_375" from F0 on comp "oled1/SLICE_1028" on site "R12C15B", clk load = 0, ce load = 34, sr load = 0
  SECONDARY "oled1/n39006" from F0 on comp "oled1/SLICE_1034" on site "R12C15A", clk load = 0, ce load = 0, sr load = 34
  SECONDARY "sys_clk_c_enable_302" from F0 on comp "SLICE_871" on site "R12C17B", clk load = 0, ce load = 9, sr load = 9
  SECONDARY "devide_1s/n20576" from F0 on comp "devide_1s/SLICE_967" on site "R12C17D", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "oled1/divide_1Hz/n20584" from F0 on comp "oled1/divide_1Hz/SLICE_1078" on site "R13C31C", clk load = 0, ce load = 0, sr load = 17
  SECONDARY "rx_flag" from Q0 on comp "u_uart_recv/SLICE_401" on site "R12C17C", clk load = 0, ce load = 0, sr load = 12
  SECONDARY "u_DS18B20Z/sys_clk_c_enable_376" from F1 on comp "u_DS18B20Z/SLICE_812" on site "R12C15D", clk load = 0, ce load = 11, sr load = 0

  PRIMARY  : 1 out of 8 (12%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   17 + 4(JTAG) out of 280 (7.5%) PIO sites used.
   17 + 4(JTAG) out of 105 (20.0%) bonded PIO sites used.
   Number of PIO comps: 17; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 2 / 26 (  7%) | 2.5V       | -         |
| 1        | 9 / 26 ( 34%) | 2.5V       | -         |
| 2        | 5 / 28 ( 17%) | 2.5V       | -         |
| 3        | 0 / 7 (  0%)  | -          | -         |
| 4        | 0 / 8 (  0%)  | -          | -         |
| 5        | 1 / 10 ( 10%) | 2.5V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 15 secs 

Dumping design to file top_impl1.dir/5_1.ncd.

0 connections routed; 9294 unrouted.
Starting router resource preassignment

    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=u_DS18B20Z/clk_1mhz loads=15 clock_loads=2&#xA;   Signal=oled1/clk_in_1Hz loads=1 clock_loads=1"  />

Completed router resource preassignment. Real time: 18 secs 

Start NBR router at 19:08:26 02/25/21

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 19:08:26 02/25/21

Start NBR section for initial routing at 19:08:26 02/25/21
Level 4, iteration 1
271(0.11%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.790ns/0.000ns; real time: 20 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 19:08:27 02/25/21
Level 4, iteration 1
126(0.05%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.777ns/0.000ns; real time: 21 secs 
Level 4, iteration 2
48(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.313ns/0.000ns; real time: 21 secs 
Level 4, iteration 3
14(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.313ns/0.000ns; real time: 21 secs 
Level 4, iteration 4
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.313ns/0.000ns; real time: 21 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.313ns/0.000ns; real time: 21 secs 
Level 4, iteration 6
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.313ns/0.000ns; real time: 21 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 19:08:28 02/25/21
Level 4, iteration 0
Level 4, iteration 1
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.040ns/0.000ns; real time: 25 secs 
Level 4, iteration 2
0(0.00%) conflict; 2(0.02%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<hold >: 0.040ns/0.000ns; real time: 25 secs 
Level 4, iteration 0
0(0.00%) conflict; 2(0.02%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.293ns/0.000ns; real time: 25 secs 
Level 4, iteration 1
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.293ns/0.000ns; real time: 25 secs 
Level 4, iteration 2
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.293ns/0.000ns; real time: 26 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.293ns/0.000ns; real time: 26 secs 

Start NBR section for re-routing at 19:08:33 02/25/21
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack<setup>: 59.313ns/0.000ns; real time: 26 secs 

Start NBR section for post-routing at 19:08:33 02/25/21

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack<setup> : 59.313ns
  Timing score<setup> : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



    <postMsg mid="66011008" type="Warning" dynamic="1" navigation="0" arg0="&#xA;   Signal=u_DS18B20Z/clk_1mhz loads=15 clock_loads=2&#xA;   Signal=oled1/clk_in_1Hz loads=1 clock_loads=1"  />

Total CPU time 27 secs 
Total REAL time: 28 secs 
Completely routed.
End of route.  9294 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file top_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = 59.313
PAR_SUMMARY::Timing score<setup/<ns>> = 0.000
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.045
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 28 secs 
Total REAL time to completion: 29 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "top_impl1.pt" -o "top_impl1.twr" "top_impl1.ncd" "top_impl1.prf"
trce:  version Diamond (64-bit) 3.11.0.396.4

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file top_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.0.396.4
Thu Feb 25 19:08:37 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o top_impl1.twr -gui -msgset C:/Users/admin/Desktop/new/-FPGA/top-xu-25/promote.xml top_impl1.ncd top_impl1.prf 
Design file:     top_impl1.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 74535 paths, 4 nets, and 9219 connections (99.19% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Feb 25 19:08:37 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o top_impl1.twr -gui -msgset C:/Users/admin/Desktop/new/-FPGA/top-xu-25/promote.xml top_impl1.ncd top_impl1.prf 
Design file:     top_impl1.ncd
Preference file: top_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 74535 paths, 4 nets, and 9219 connections (99.19% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 1 secs 
Total REAL Time: 0 secs 
Peak Memory Usage: 71 MB


tmcheck -par "top_impl1.par" 

bitgen -f "top_impl1.t2b" -w "top_impl1.ncd"  -jedec "top_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.0.396.4
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file top_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CSBGA132
Performance: 4
Loading device for application Bitgen from file 'xo2c4000.nph' in environment: D:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from top_impl1.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                         2.08**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                           ON**  |
+---------------------------------+---------------------------------+
|                      JTAG_PORT  |                       ENABLE**  |
+---------------------------------+---------------------------------+
|                       SDM_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                       I2C_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|        MUX_CONFIGURATION_PORTS  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  CONFIGURATION  |                          CFG**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                           ON**  |
+---------------------------------+---------------------------------+
|                        MY_ASSP  |                          OFF**  |
+---------------------------------+---------------------------------+
|               ONE_TIME_PROGRAM  |                          OFF**  |
+---------------------------------+---------------------------------+
|                 ENABLE_TRANSFR  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                  SHAREDEBRINIT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.95.
 
Saving bit stream in "top_impl1.jed".
 
===========
UFM Summary.
===========
UFM Size:        767 Pages (128*767 Bits).
UFM Utilization: General Purpose Flash Memory.
 
Available General Purpose Flash Memory:  767 Pages (Page 0 to Page 766).
Initialized UFM Pages:                     0 Page.
 
Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 280 MB
