// Seed: 1637174771
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6#(
        .id_7(1 >= id_8),
        .id_9(0)
    ),
    id_10,
    id_11,
    id_12
);
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  id_13(
      1
  );
  assign id_10 = id_9;
  wire id_14;
  assign id_8 = ~1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input wor id_2,
    output tri0 id_3,
    input wire id_4,
    output supply0 id_5,
    input tri1 id_6,
    output wand id_7
);
  initial begin
    id_5 = id_6;
  end
  wire id_9, id_10, id_11;
  module_0(
      id_11, id_11, id_11, id_9, id_9, id_11, id_10, id_9, id_10
  );
endmodule
