Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Aug 22 21:22:53 2018
| Host         : WYU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FPGA_Top_timing_summary_routed.rpt -pb FPGA_Top_timing_summary_routed.pb -rpx FPGA_Top_timing_summary_routed.rpx -warn_on_violation
| Design       : FPGA_Top
| Device       : 7a100t-fgg484
| Speed File   : -2L  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: Acquisition/AD9220Control/Ad9220Control/data_ready_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: Command/AcquisitionStartStopSet/CommandOut_reg[3]/Q (HIGH)

 There are 116 register/latch pins with no clock driven by root clock pin: Command/DaqModeSelect/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet3to0/CommandOut_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Command/HoldDelaySet7to4/CommandOut_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[110]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[111]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[112]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[113]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[114]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[115]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[116]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[117]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[118]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[119]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[120]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[121]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[122]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[123]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[124]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[125]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[126]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[129]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[130]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[131]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[132]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[133]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[134]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[135]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[136]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[137]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[138]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[139]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[140]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[141]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[142]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[143]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[144]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[145]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[146]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[147]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[148]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[149]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[150]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[151]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[152]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[153]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[154]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[155]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[156]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[157]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[158]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[159]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[160]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[161]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[167]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[168]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[169]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[170]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[171]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[172]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[173]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[174]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[175]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[176]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[177]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[178]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[179]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[180]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[181]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[182]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[183]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[184]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[185]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[186]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[187]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[189]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[190]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[191]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[192]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[193]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[194]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[195]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[196]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[197]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[198]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[199]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[202]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[203]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[204]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[205]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[206]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[207]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[209]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[210]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[211]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[212]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[213]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[214]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[215]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[216]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[217]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[218]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[219]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[220]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[221]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[222]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[225]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[226]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[227]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[228]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[229]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[230]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[231]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[232]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[233]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[234]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[237]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[238]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[239]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[240]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[241]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[242]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[243]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[244]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[245]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[246]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[247]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[248]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[249]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[250]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[251]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[252]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[253]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[32]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[33]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[34]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[35]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[36]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[37]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[38]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[39]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[40]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[41]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[42]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[43]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[44]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[47]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[48]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[49]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[50]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[51]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[52]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[55]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[56]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[57]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[58]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[59]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[62]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[63]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[64]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[66]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[67]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[68]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[69]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[70]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[71]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[72]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[73]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[74]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[75]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[76]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[77]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[78]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[79]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[81]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[82]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[83]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[84]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[85]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[88]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[89]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[90]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[91]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[92]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[93]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[94]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[95]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[96]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[97]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[98]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[99]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CommonControlSignalGenerator/HoldGen/TriggerShift_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain1/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain2/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain3/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MicrorocChain4/ReadOnChipRam/parallel_data_en_reg/Q (HIGH)

 There are 104 register/latch pins with no clock driven by root clock pin: TriggerSwitcher/TriggerExternal_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 348 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 65 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 64 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.601       -1.611                      6                51631        0.020        0.000                      0                51547        4.500        0.000                       0                 27389  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
CLKOUT                                                                                      {0.000 10.417}       20.833          48.001          
Clk40M                                                                                      {0.000 12.500}       25.000          40.000          
  ClockFeedback                                                                             {0.000 25.000}       50.000          20.000          
  Mmcm100M                                                                                  {0.000 5.000}        10.000          100.000         
  Mmcm40M                                                                                   {0.000 12.500}       25.000          40.000          
  Mmcm5M                                                                                    {0.000 100.000}      200.000         5.000           
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLKOUT                                                                                            4.391        0.000                      0                29294        0.036        0.000                      0                29294        9.286        0.000                       0                 16490  
Clk40M                                                                                                                                                                                                                                        7.500        0.000                       0                     1  
  ClockFeedback                                                                                                                                                                                                                              48.751        0.000                       0                     2  
  Mmcm100M                                                                                        5.174        0.000                      0                  256        0.165        0.000                      0                  256        4.500        0.000                       0                   262  
  Mmcm40M                                                                                         3.567        0.000                      0                18630        0.020        0.000                      0                18630       11.646        0.000                       0                  9758  
  Mmcm5M                                                                                         96.598        0.000                      0                  565        0.108        0.000                      0                  565       13.360        0.000                       0                   391  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.222        0.000                      0                  931        0.048        0.000                      0                  931       15.370        0.000                       0                   485  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
Mmcm40M       CLKOUT              0.214        0.000                      0                   19        0.158        0.000                      0                    1  
Mmcm40M       Mmcm100M            0.496        0.000                      0                    1        1.043        0.000                      0                    1  
CLKOUT        Mmcm40M            -0.314       -1.011                      5                   24        1.687        0.000                      0                    6  
Mmcm100M      Mmcm40M             0.841        0.000                      0                    7        0.566        0.000                      0                    7  
Mmcm5M        Mmcm40M            21.940        0.000                      0                   34        0.102        0.000                      0                   10  
Mmcm40M       Mmcm5M             21.139        0.000                      0                   53        0.125        0.000                      0                   29  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           CLKOUT                                                                                      CLKOUT                                                                                           17.782        0.000                      0                   97        0.380        0.000                      0                   97  
**async_default**                                                                           Mmcm40M                                                                                     Mmcm100M                                                                                          1.506        0.000                      0                  256        0.663        0.000                      0                  256  
**async_default**                                                                           CLKOUT                                                                                      Mmcm40M                                                                                          -0.601       -0.601                      1                    1        2.003        0.000                      0                    1  
**async_default**                                                                           Mmcm40M                                                                                     Mmcm40M                                                                                          18.448        0.000                      0                 1375        0.603        0.000                      0                 1375  
**async_default**                                                                           Mmcm40M                                                                                     Mmcm5M                                                                                           20.787        0.000                      0                   13        1.173        0.000                      0                   13  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.195        0.000                      0                  100        0.340        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack        4.391ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.579ns  (logic 2.240ns (40.152%)  route 3.339ns (59.848%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 25.240 - 20.833 ) 
    Source Clock Delay      (SCD):    4.809ns = ( 15.226 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.595    15.226    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y6          RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125    17.351 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.995    18.346    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[27]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.115    18.461 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0/O
                         net (fo=3, routed)           2.344    20.805    usb_cy7c68013A/in_from_ext_fifo_dout[11]
    SLICE_X88Y88         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.351    25.240    usb_cy7c68013A/IFCLK
    SLICE_X88Y88         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[3]/C
                         clock pessimism              0.166    25.405    
                         clock uncertainty           -0.035    25.370    
    SLICE_X88Y88         FDRE (Setup_fdre_C_D)       -0.174    25.196    usb_cy7c68013A/FD_BUS_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         25.196    
                         arrival time                         -20.805    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.391ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.739ns  (logic 2.230ns (38.860%)  route 3.509ns (61.140%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 25.241 - 20.833 ) 
    Source Clock Delay      (SCD):    4.809ns = ( 15.226 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.595    15.226    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y6          RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    17.351 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.811    18.163    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[30]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.105    18.268 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[14]_INST_0/O
                         net (fo=3, routed)           2.697    20.965    usb_cy7c68013A/in_from_ext_fifo_dout[14]
    SLICE_X88Y89         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.352    25.241    usb_cy7c68013A/IFCLK
    SLICE_X88Y89         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[6]/C
                         clock pessimism              0.166    25.406    
                         clock uncertainty           -0.035    25.371    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)       -0.015    25.356    usb_cy7c68013A/FD_BUS_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         25.356    
                         arrival time                         -20.965    
  -------------------------------------------------------------------
                         slack                                  4.391    

Slack (MET) :             4.486ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.480ns  (logic 2.253ns (41.116%)  route 3.227ns (58.884%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 25.240 - 20.833 ) 
    Source Clock Delay      (SCD):    4.809ns = ( 15.226 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.595    15.226    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y6          RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.125    17.351 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[0]
                         net (fo=1, routed)           1.254    18.605    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[25]
    SLICE_X72Y45         LUT3 (Prop_lut3_I0_O)        0.128    18.733 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[9]_INST_0/O
                         net (fo=3, routed)           1.973    20.706    usb_cy7c68013A/in_from_ext_fifo_dout[9]
    SLICE_X88Y88         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.351    25.240    usb_cy7c68013A/IFCLK
    SLICE_X88Y88         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[1]/C
                         clock pessimism              0.166    25.405    
                         clock uncertainty           -0.035    25.370    
    SLICE_X88Y88         FDRE (Setup_fdre_C_D)       -0.178    25.192    usb_cy7c68013A/FD_BUS_OUT_reg[1]
  -------------------------------------------------------------------
                         required time                         25.192    
                         arrival time                         -20.706    
  -------------------------------------------------------------------
                         slack                                  4.486    

Slack (MET) :             4.612ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.505ns  (logic 2.230ns (40.507%)  route 3.275ns (59.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 25.240 - 20.833 ) 
    Source Clock Delay      (SCD):    4.809ns = ( 15.226 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.595    15.226    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y6          RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.125    17.351 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=1, routed)           1.090    18.442    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[26]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.105    18.547 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[10]_INST_0/O
                         net (fo=3, routed)           2.185    20.731    usb_cy7c68013A/in_from_ext_fifo_dout[10]
    SLICE_X88Y88         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.351    25.240    usb_cy7c68013A/IFCLK
    SLICE_X88Y88         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[2]/C
                         clock pessimism              0.166    25.405    
                         clock uncertainty           -0.035    25.370    
    SLICE_X88Y88         FDRE (Setup_fdre_C_D)       -0.027    25.343    usb_cy7c68013A/FD_BUS_OUT_reg[2]
  -------------------------------------------------------------------
                         required time                         25.343    
                         arrival time                         -20.731    
  -------------------------------------------------------------------
                         slack                                  4.612    

Slack (MET) :             4.613ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.323ns  (logic 2.251ns (42.287%)  route 3.072ns (57.713%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 25.241 - 20.833 ) 
    Source Clock Delay      (SCD):    4.809ns = ( 15.226 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.595    15.226    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y6          RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.125    17.351 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.808    18.159    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[29]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.126    18.285 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[13]_INST_0/O
                         net (fo=3, routed)           2.264    20.549    usb_cy7c68013A/in_from_ext_fifo_dout[13]
    SLICE_X89Y89         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.352    25.241    usb_cy7c68013A/IFCLK
    SLICE_X89Y89         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[5]/C
                         clock pessimism              0.166    25.406    
                         clock uncertainty           -0.035    25.371    
    SLICE_X89Y89         FDRE (Setup_fdre_C_D)       -0.209    25.162    usb_cy7c68013A/FD_BUS_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         25.162    
                         arrival time                         -20.549    
  -------------------------------------------------------------------
                         slack                                  4.613    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.312ns  (logic 2.251ns (42.376%)  route 3.061ns (57.624%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 25.240 - 20.833 ) 
    Source Clock Delay      (SCD):    4.818ns = ( 15.235 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.604    15.235    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y8          RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.125    17.360 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=1, routed)           0.876    18.236    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[21]
    SLICE_X72Y47         LUT3 (Prop_lut3_I0_O)        0.126    18.362 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[5]_INST_0/O
                         net (fo=3, routed)           2.185    20.547    usb_cy7c68013A/in_from_ext_fifo_dout[5]
    SLICE_X89Y88         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.351    25.240    usb_cy7c68013A/IFCLK
    SLICE_X89Y88         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[13]/C
                         clock pessimism              0.166    25.405    
                         clock uncertainty           -0.035    25.370    
    SLICE_X89Y88         FDRE (Setup_fdre_C_D)       -0.204    25.166    usb_cy7c68013A/FD_BUS_OUT_reg[13]
  -------------------------------------------------------------------
                         required time                         25.166    
                         arrival time                         -20.547    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.417ns  (logic 2.230ns (41.167%)  route 3.187ns (58.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.407ns = ( 25.240 - 20.833 ) 
    Source Clock Delay      (SCD):    4.815ns = ( 15.232 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.601    15.232    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y7          RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.125    17.357 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           0.829    18.186    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[12]
    SLICE_X72Y37         LUT3 (Prop_lut3_I2_O)        0.105    18.291 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[12]_INST_0/O
                         net (fo=3, routed)           2.358    20.649    usb_cy7c68013A/in_from_ext_fifo_dout[12]
    SLICE_X88Y88         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.351    25.240    usb_cy7c68013A/IFCLK
    SLICE_X88Y88         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[4]/C
                         clock pessimism              0.166    25.405    
                         clock uncertainty           -0.035    25.370    
    SLICE_X88Y88         FDRE (Setup_fdre_C_D)       -0.012    25.358    usb_cy7c68013A/FD_BUS_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         25.358    
                         arrival time                         -20.649    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.108ns  (logic 2.244ns (43.929%)  route 2.864ns (56.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 25.241 - 20.833 ) 
    Source Clock Delay      (SCD):    4.818ns = ( 15.235 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.604    15.235    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y8          RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y8          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.125    17.360 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=1, routed)           1.011    18.371    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[23]
    SLICE_X72Y47         LUT3 (Prop_lut3_I0_O)        0.119    18.490 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[7]_INST_0/O
                         net (fo=3, routed)           1.853    20.343    usb_cy7c68013A/in_from_ext_fifo_dout[7]
    SLICE_X89Y89         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.352    25.241    usb_cy7c68013A/IFCLK
    SLICE_X89Y89         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[15]/C
                         clock pessimism              0.166    25.406    
                         clock uncertainty           -0.035    25.371    
    SLICE_X89Y89         FDRE (Setup_fdre_C_D)       -0.212    25.159    usb_cy7c68013A/FD_BUS_OUT_reg[15]
  -------------------------------------------------------------------
                         required time                         25.159    
                         arrival time                         -20.343    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.820ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            usb_cy7c68013A/FD_BUS_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.134ns  (logic 2.243ns (43.687%)  route 2.891ns (56.313%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 25.241 - 20.833 ) 
    Source Clock Delay      (SCD):    4.809ns = ( 15.226 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.595    15.226    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y6          RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.125    17.351 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           1.009    18.360    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[31]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.118    18.478 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[15]_INST_0/O
                         net (fo=3, routed)           1.883    20.360    usb_cy7c68013A/in_from_ext_fifo_dout[15]
    SLICE_X88Y89         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.352    25.241    usb_cy7c68013A/IFCLK
    SLICE_X88Y89         FDRE                                         r  usb_cy7c68013A/FD_BUS_OUT_reg[7]/C
                         clock pessimism              0.166    25.406    
                         clock uncertainty           -0.035    25.371    
    SLICE_X88Y89         FDRE (Setup_fdre_C_D)       -0.190    25.181    usb_cy7c68013A/FD_BUS_OUT_reg[7]
  -------------------------------------------------------------------
                         required time                         25.181    
                         arrival time                         -20.360    
  -------------------------------------------------------------------
                         slack                                  4.820    

Slack (MET) :             4.864ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (falling edge-triggered cell RAMB36E1 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.416ns  (CLKOUT rise@20.833ns - CLKOUT fall@10.417ns)
  Data Path Delay:        5.342ns  (logic 2.507ns (46.932%)  route 2.835ns (53.068%))
  Logic Levels:           2  (LUT3=2)
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.393ns = ( 25.226 - 20.833 ) 
    Source Clock Delay      (SCD):    4.809ns = ( 15.226 - 10.417 ) 
    Clock Pessimism Removal (CPR):    0.166ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    10.417    10.417 f  
    H4                                                0.000    10.417 f  CLKOUT (IN)
                         net (fo=0)                   0.000    10.417    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    11.834 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    13.551    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    13.632 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.595    15.226    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/lopt_1
    RAMB36_X2Y6          RAMB36E1                                     r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.125    17.351 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           0.995    18.346    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb_array[27]
    SLICE_X72Y37         LUT3 (Prop_lut3_I0_O)        0.115    18.461 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/dout[11]_INST_0/O
                         net (fo=3, routed)           1.840    20.301    u_ila_1/inst/ila_core_inst/probe0[11]
    SLICE_X74Y88         LUT3 (Prop_lut3_I1_O)        0.267    20.568 r  u_ila_1/inst/ila_core_inst/probeDelay1[11]_i_1/O
                         net (fo=1, routed)           0.000    20.568    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[11]
    SLICE_X74Y88         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.337    25.226    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X74Y88         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]/C
                         clock pessimism              0.166    25.391    
                         clock uncertainty           -0.035    25.356    
    SLICE_X74Y88         FDRE (Setup_fdre_C_D)        0.076    25.432    u_ila_1/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[11]
  -------------------------------------------------------------------
                         required time                         25.432    
                         arrival time                         -20.568    
  -------------------------------------------------------------------
                         slack                                  4.864    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.565     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X47Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y91         FDRE (Prop_fdre_C_Q)         0.141     1.629 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[12]/Q
                         net (fo=1, routed)           0.055     1.684    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X46Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.836     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X46Y91         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.504     1.501    
    SLICE_X46Y91         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.563     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X47Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[6]/Q
                         net (fo=1, routed)           0.055     1.682    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X46Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.833     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X46Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.503     1.499    
    SLICE_X46Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_21_23/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.634%)  route 0.081ns (36.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.569     1.492    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X71Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y50         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA_reg[21]/Q
                         net (fo=4, routed)           0.081     1.714    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_21_23/DIA
    SLICE_X70Y50         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_21_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.841     2.010    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_21_23/WCLK
    SLICE_X70Y50         RAMD64E                                      r  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_21_23/RAMA/CLK
                         clock pessimism             -0.505     1.505    
    SLICE_X70Y50         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     1.652    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_21_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shadow_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shadow_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.150%)  route 0.171ns (47.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.633     1.557    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/s_dclk_o
    SLICE_X59Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shadow_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shadow_reg[5]/Q
                         net (fo=1, routed)           0.171     1.868    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shadow_reg_n_0_[5]
    SLICE_X59Y51         LUT6 (Prop_lut6_I5_O)        0.045     1.913 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shadow[4]_i_1__33/O
                         net (fo=1, routed)           0.000     1.913    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shadow[4]
    SLICE_X59Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shadow_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.838     2.007    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/s_dclk_o
    SLICE_X59Y51         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shadow_reg[4]/C
                         clock pessimism             -0.251     1.756    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.092     1.848    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/shadow_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.026%)  route 0.217ns (50.974%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.560     1.483    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X50Y101        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y101        FDRE (Prop_fdre_C_Q)         0.164     1.647 r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg[4]/Q
                         net (fo=1, routed)           0.217     1.865    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg_n_0_[4]
    SLICE_X52Y103        LUT6 (Prop_lut6_I0_O)        0.045     1.910 r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow[3]_i_1__30/O
                         net (fo=1, routed)           0.000     1.910    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow[3]
    SLICE_X52Y103        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.827     1.997    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/s_dclk_o
    SLICE_X52Y103        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg[3]/C
                         clock pessimism             -0.251     1.746    
    SLICE_X52Y103        FDRE (Hold_fdre_C_D)         0.092     1.838    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/shadow_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.128ns (36.266%)  route 0.225ns (63.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.561     1.484    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X51Y84         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y84         FDRE (Prop_fdre_C_Q)         0.128     1.612 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=34, routed)          0.225     1.837    u_ila_1/inst/ila_core_inst/u_ila_regs/s_daddr_o[6]
    SLICE_X55Y86         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.829     1.998    u_ila_1/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X55Y86         FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]/C
                         clock pessimism             -0.251     1.747    
    SLICE_X55Y86         FDRE (Hold_fdre_C_D)         0.017     1.764    u_ila_1/inst/ila_core_inst/u_ila_regs/FSM_BRAM_ADDR_O_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shadow_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.209ns (52.418%)  route 0.190ns (47.582%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.595ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.671     1.595    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/s_dclk_o
    SLICE_X2Y49          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.759 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/current_state_reg[2]/Q
                         net (fo=22, routed)          0.190     1.949    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/current_state[2]
    SLICE_X2Y50          LUT6 (Prop_lut6_I3_O)        0.045     1.994 r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shadow[9]_i_1__69/O
                         net (fo=1, routed)           0.000     1.994    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shadow[9]
    SLICE_X2Y50          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shadow_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.878     2.047    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/s_dclk_o
    SLICE_X2Y50          FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shadow_reg[9]/C
                         clock pessimism             -0.251     1.796    
    SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.121     1.917    u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[69].mu_srl_reg/shadow_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.223%)  route 0.101ns (41.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.563     1.486    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/clk
    SLICE_X48Y87         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y87         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_MSTR2SL_PORT_IFACE/MA_RD_DIN_O_reg[0]/Q
                         net (fo=1, routed)           0.101     1.728    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X46Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.835     2.004    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X46Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.501     1.503    
    SLICE_X46Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.650    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.435%)  route 0.208ns (59.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.559ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.635     1.559    u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/S_DCLK_O
    SLICE_X64Y49         FDRE                                         r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y49         FDRE (Prop_fdre_C_Q)         0.141     1.700 r  u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O_reg[11]/Q
                         net (fo=1, routed)           0.208     1.908    u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/FSM_BRAM_CONFIG_DATA_I[11]
    SLICE_X64Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.841     2.010    u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/s_dclk_o
    SLICE_X64Y50         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]/C
                         clock pessimism             -0.251     1.759    
    SLICE_X64Y50         FDRE (Hold_fdre_C_D)         0.070     1.829    u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM_READBACK.reg_stream_ffb/I_EN_STAT_EQ1.U_STAT/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.964%)  route 0.195ns (58.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.563     1.486    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/S_DCLK_O
    SLICE_X57Y89         FDRE                                         r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y89         FDRE (Prop_fdre_C_Q)         0.141     1.627 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr_reg[3]/Q
                         net (fo=164, routed)         0.195     1.822    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/ADDRD3
    SLICE_X56Y90         RAMD64E                                      r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.834     2.003    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/WCLK
    SLICE_X56Y90         RAMD64E                                      r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA/CLK
                         clock pessimism             -0.500     1.503    
    SLICE_X56Y90         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.743    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_64_127_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -1.743    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.079    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKOUT
Waveform(ns):       { 0.000 10.417 }
Period(ns):         20.833
Sources:            { CLKOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y15  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y15  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB18_X1Y11  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X0Y4   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y4   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X0Y3   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X0Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y6   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         20.833      18.361     RAMB36_X1Y7   u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.833      18.663     RAMB18_X2Y10  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y49  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y49  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y49  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y49  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y48  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y48  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y48  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y48  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_6_8/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y45  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_21_23/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.130         10.416      9.286      SLICE_X70Y45  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r2_0_63_21_23/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X66Y51  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X66Y51  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X66Y51  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X66Y51  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X74Y53  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X74Y53  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X74Y53  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X74Y53  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X70Y51  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.130         10.417      9.287      SLICE_X70Y51  u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_21_23/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Clk40M
  To Clock:  Clk40M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { Clk40M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  ClockFeedback
  To Clock:  ClockFeedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ClockFeedback
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm100M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        5.174ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.174ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 1.000ns (20.421%)  route 3.897ns (79.579%))
  Logic Levels:           3  (BUFG=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 15.367 - 10.000 ) 
    Source Clock Delay      (SCD):    5.445ns
    Clock Pessimism Removal (CPR):    0.210ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.359     5.445    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.348     5.793 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.905     6.698    TriggerSwitcher/TriggerExternal
    SLICE_X52Y67         LUT5 (Prop_lut5_I0_O)        0.242     6.940 r  TriggerSwitcher/BUFG_TRIGGER_i_3/O
                         net (fo=1, routed)           0.000     6.940    TriggerSwitcher/BUFG_TRIGGER_i_3_n_0
    SLICE_X52Y67         MUXF7 (Prop_muxf7_I1_O)      0.182     7.122 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           1.253     8.375    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.228     8.603 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=1, routed)           1.739    10.342    CommonControlSignalGenerator/HoldGen/D[0]
    SLICE_X2Y12          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.483    15.367    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y12          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism              0.210    15.576    
                         clock uncertainty           -0.058    15.518    
    SLICE_X2Y12          FDCE (Setup_fdce_C_D)       -0.002    15.516    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         15.516    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                  5.174    

Slack (MET) :             8.576ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.165ns  (logic 0.398ns (34.149%)  route 0.767ns (65.851%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 15.364 - 10.000 ) 
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.597     5.683    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDCE (Prop_fdce_C_Q)         0.398     6.081 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[60]/Q
                         net (fo=2, routed)           0.767     6.849    CommonControlSignalGenerator/HoldGen/TriggerShift[60]
    SLICE_X0Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.480    15.364    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]/C
                         clock pessimism              0.294    15.657    
                         clock uncertainty           -0.058    15.599    
    SLICE_X0Y15          FDCE (Setup_fdce_C_D)       -0.174    15.425    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[61]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -6.849    
  -------------------------------------------------------------------
                         slack                                  8.576    

Slack (MET) :             8.706ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[247]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[248]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.204ns  (logic 0.433ns (35.952%)  route 0.771ns (64.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 15.358 - 10.000 ) 
    Source Clock Delay      (SCD):    5.676ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.590     5.676    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[247]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y21          FDCE (Prop_fdce_C_Q)         0.433     6.109 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[247]/Q
                         net (fo=2, routed)           0.771     6.881    CommonControlSignalGenerator/HoldGen/TriggerShift[247]
    SLICE_X2Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[248]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.474    15.358    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[248]/C
                         clock pessimism              0.319    15.676    
                         clock uncertainty           -0.058    15.618    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)       -0.031    15.587    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[248]
  -------------------------------------------------------------------
                         required time                         15.587    
                         arrival time                          -6.881    
  -------------------------------------------------------------------
                         slack                                  8.706    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[66]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.146ns  (logic 0.379ns (33.071%)  route 0.767ns (66.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 15.364 - 10.000 ) 
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.597     5.683    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.379     6.062 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[65]/Q
                         net (fo=2, routed)           0.767     6.829    CommonControlSignalGenerator/HoldGen/TriggerShift[65]
    SLICE_X3Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[66]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.480    15.364    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[66]/C
                         clock pessimism              0.320    15.683    
                         clock uncertainty           -0.058    15.625    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)       -0.073    15.552    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[66]
  -------------------------------------------------------------------
                         required time                         15.552    
                         arrival time                          -6.829    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.723ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.433ns (36.457%)  route 0.755ns (63.543%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.365ns = ( 15.365 - 10.000 ) 
    Source Clock Delay      (SCD):    5.685ns
    Clock Pessimism Removal (CPR):    0.321ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.599     5.685    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X6Y13          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDCE (Prop_fdce_C_Q)         0.433     6.118 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[86]/Q
                         net (fo=2, routed)           0.755     6.873    CommonControlSignalGenerator/HoldGen/TriggerShift[86]
    SLICE_X6Y13          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.481    15.365    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X6Y13          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]/C
                         clock pessimism              0.321    15.685    
                         clock uncertainty           -0.058    15.627    
    SLICE_X6Y13          FDCE (Setup_fdce_C_D)       -0.031    15.596    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[87]
  -------------------------------------------------------------------
                         required time                         15.596    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  8.723    

Slack (MET) :             8.735ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.348ns (34.568%)  route 0.659ns (65.432%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 15.364 - 10.000 ) 
    Source Clock Delay      (SCD):    5.683ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.597     5.683    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.348     6.031 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[53]/Q
                         net (fo=2, routed)           0.659     6.690    CommonControlSignalGenerator/HoldGen/TriggerShift[53]
    SLICE_X1Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.480    15.364    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y15          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]/C
                         clock pessimism              0.296    15.659    
                         clock uncertainty           -0.058    15.601    
    SLICE_X1Y15          FDCE (Setup_fdce_C_D)       -0.176    15.425    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[54]
  -------------------------------------------------------------------
                         required time                         15.425    
                         arrival time                          -6.690    
  -------------------------------------------------------------------
                         slack                                  8.735    

Slack (MET) :             8.736ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.348ns (33.967%)  route 0.677ns (66.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 15.362 - 10.000 ) 
    Source Clock Delay      (SCD):    5.680ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.594     5.680    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X7Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y17          FDCE (Prop_fdce_C_Q)         0.348     6.028 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/Q
                         net (fo=2, routed)           0.677     6.705    CommonControlSignalGenerator/HoldGen/TriggerShift[165]
    SLICE_X7Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.478    15.362    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X7Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/C
                         clock pessimism              0.319    15.680    
                         clock uncertainty           -0.058    15.622    
    SLICE_X7Y17          FDCE (Setup_fdce_C_D)       -0.181    15.441    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]
  -------------------------------------------------------------------
                         required time                         15.441    
                         arrival time                          -6.705    
  -------------------------------------------------------------------
                         slack                                  8.736    

Slack (MET) :             8.739ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.003ns  (logic 0.348ns (34.711%)  route 0.655ns (65.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 15.358 - 10.000 ) 
    Source Clock Delay      (SCD):    5.676ns
    Clock Pessimism Removal (CPR):    0.295ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.590     5.676    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.348     6.024 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[254]/Q
                         net (fo=2, routed)           0.655     6.679    CommonControlSignalGenerator/HoldGen/TriggerShift[254]
    SLICE_X0Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.474    15.358    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y21          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]/C
                         clock pessimism              0.295    15.652    
                         clock uncertainty           -0.058    15.594    
    SLICE_X0Y21          FDCE (Setup_fdce_C_D)       -0.176    15.418    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[255]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                          -6.679    
  -------------------------------------------------------------------
                         slack                                  8.739    

Slack (MET) :             8.746ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[219]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[220]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.153ns  (logic 0.379ns (32.865%)  route 0.774ns (67.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 15.363 - 10.000 ) 
    Source Clock Delay      (SCD):    5.681ns
    Clock Pessimism Removal (CPR):    0.319ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.595     5.681    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[219]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.379     6.060 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[219]/Q
                         net (fo=2, routed)           0.774     6.835    CommonControlSignalGenerator/HoldGen/TriggerShift[219]
    SLICE_X1Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[220]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.479    15.363    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[220]/C
                         clock pessimism              0.319    15.681    
                         clock uncertainty           -0.058    15.623    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)       -0.042    15.581    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[220]
  -------------------------------------------------------------------
                         required time                         15.581    
                         arrival time                          -6.835    
  -------------------------------------------------------------------
                         slack                                  8.746    

Slack (MET) :             8.751ns  (required time - arrival time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Mmcm100M rise@10.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.398ns (41.657%)  route 0.557ns (58.343%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 15.364 - 10.000 ) 
    Source Clock Delay      (SCD):    5.687ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.058ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.601     5.687    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y12          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDCE (Prop_fdce_C_Q)         0.398     6.085 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[127]/Q
                         net (fo=2, routed)           0.557     6.643    CommonControlSignalGenerator/HoldGen/TriggerShift[127]
    SLICE_X1Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     10.000    10.000 r  
    K4                                                0.000    10.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    10.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    11.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    12.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    12.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    13.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    13.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.480    15.364    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]/C
                         clock pessimism              0.294    15.657    
                         clock uncertainty           -0.058    15.599    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)       -0.205    15.394    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[128]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                  8.751    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[190]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[191]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.039%)  route 0.075ns (36.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.663     1.930    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[190]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.128     2.058 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[190]/Q
                         net (fo=2, routed)           0.075     2.133    CommonControlSignalGenerator/HoldGen/TriggerShift[190]
    SLICE_X5Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X5Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[191]/C
                         clock pessimism             -0.540     1.943    
    SLICE_X5Y17          FDCE (Hold_fdce_C_D)         0.025     1.968    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[191]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.133    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[81]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.016%)  route 0.125ns (46.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.486ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.665     1.932    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y14          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     2.073 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[80]/Q
                         net (fo=2, routed)           0.125     2.198    CommonControlSignalGenerator/HoldGen/TriggerShift[80]
    SLICE_X4Y13          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[81]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.941     2.486    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y13          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[81]/C
                         clock pessimism             -0.539     1.947    
    SLICE_X4Y13          FDCE (Hold_fdce_C_D)         0.075     2.022    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[81]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[139]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[140]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.280%)  route 0.071ns (35.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.485ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.665     1.932    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.128     2.060 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[139]/Q
                         net (fo=2, routed)           0.071     2.131    CommonControlSignalGenerator/HoldGen/TriggerShift[139]
    SLICE_X2Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.940     2.485    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[140]/C
                         clock pessimism             -0.540     1.945    
    SLICE_X2Y16          FDCE (Hold_fdce_C_D)         0.010     1.955    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[140]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.131    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.268%)  route 0.124ns (46.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.667     1.934    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y10          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDCE (Prop_fdce_C_Q)         0.141     2.075 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[35]/Q
                         net (fo=2, routed)           0.124     2.198    CommonControlSignalGenerator/HoldGen/TriggerShift[35]
    SLICE_X4Y11          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.944     2.489    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y11          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[36]/C
                         clock pessimism             -0.539     1.950    
    SLICE_X4Y11          FDCE (Hold_fdce_C_D)         0.072     2.022    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.659%)  route 0.122ns (46.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.665     1.932    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y13          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDCE (Prop_fdce_C_Q)         0.141     2.073 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[16]/Q
                         net (fo=2, routed)           0.122     2.194    CommonControlSignalGenerator/HoldGen/TriggerShift[16]
    SLICE_X3Y13          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.942     2.487    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y13          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]/C
                         clock pessimism             -0.516     1.971    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.046     2.017    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.017    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[187]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.355%)  route 0.123ns (46.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.931ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.664     1.931    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X5Y16          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[187]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y16          FDCE (Prop_fdce_C_Q)         0.141     2.072 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[187]/Q
                         net (fo=2, routed)           0.123     2.195    CommonControlSignalGenerator/HoldGen/TriggerShift[187]
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/C
                         clock pessimism             -0.539     1.944    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.072     2.016    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.328%)  route 0.114ns (44.672%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.668     1.935    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y11          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDCE (Prop_fdce_C_Q)         0.141     2.076 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/Q
                         net (fo=2, routed)           0.114     2.189    CommonControlSignalGenerator/HoldGen/TriggerShift[102]
    SLICE_X1Y10          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.945     2.490    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y10          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
                         clock pessimism             -0.539     1.951    
    SLICE_X1Y10          FDCE (Hold_fdce_C_D)         0.046     1.997    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.189    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[189]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.591%)  route 0.127ns (47.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.930ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.663     1.930    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          FDCE (Prop_fdce_C_Q)         0.141     2.071 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[188]/Q
                         net (fo=2, routed)           0.127     2.198    CommonControlSignalGenerator/HoldGen/TriggerShift[188]
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[189]/C
                         clock pessimism             -0.553     1.930    
    SLICE_X4Y17          FDCE (Hold_fdce_C_D)         0.075     2.005    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[189]
  -------------------------------------------------------------------
                         required time                         -2.005    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.591%)  route 0.127ns (47.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.480ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.660     1.927    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y20          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y20          FDCE (Prop_fdce_C_Q)         0.141     2.068 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[200]/Q
                         net (fo=2, routed)           0.127     2.195    CommonControlSignalGenerator/HoldGen/TriggerShift[200]
    SLICE_X4Y20          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.935     2.480    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X4Y20          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]/C
                         clock pessimism             -0.553     1.927    
    SLICE_X4Y20          FDCE (Hold_fdce_C_D)         0.075     2.002    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[201]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.280%)  route 0.129ns (47.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.479ns
    Source Clock Delay      (SCD):    1.927ns
    Clock Pessimism Removal (CPR):    0.552ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.660     1.927    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y22          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDCE (Prop_fdce_C_Q)         0.141     2.068 r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[235]/Q
                         net (fo=2, routed)           0.129     2.196    CommonControlSignalGenerator/HoldGen/TriggerShift[235]
    SLICE_X0Y22          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.934     2.479    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X0Y22          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]/C
                         clock pessimism             -0.552     1.927    
    SLICE_X0Y22          FDCE (Hold_fdce_C_D)         0.075     2.002    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[236]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y19   ClockGenerator/BUFG_SyncClk/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y70     TriggerSwitcher/InternalTrigger0_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y70     TriggerSwitcher/InternalTrigger1_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y70     TriggerSwitcher/InternalTrigger2_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y70     TriggerSwitcher/TriggerExternal_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X2Y12      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y11      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y11      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X1Y11      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y11      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[100]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y11      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[101]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y11      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[102]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y70     TriggerSwitcher/InternalTrigger0_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y70     TriggerSwitcher/InternalTrigger1_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y70     TriggerSwitcher/InternalTrigger2_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X52Y70     TriggerSwitcher/TriggerExternal_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X2Y12      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y10      CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/C



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        3.567ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.646ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.567ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/HoldTimeSet11to8/CommandOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.723ns  (logic 2.125ns (24.361%)  route 6.598ns (75.639%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 30.362 - 25.000 ) 
    Source Clock Delay      (SCD):    5.677ns = ( 18.177 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.591    18.177    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y10         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.302 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=116, routed)         6.598    26.900    Command/HoldTimeSet11to8/dout[3]
    SLICE_X3Y31          FDCE                                         r  Command/HoldTimeSet11to8/CommandOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.478    30.362    Command/HoldTimeSet11to8/Clk
    SLICE_X3Y31          FDCE                                         r  Command/HoldTimeSet11to8/CommandOut_reg[3]/C
                         clock pessimism              0.217    30.578    
                         clock uncertainty           -0.065    30.514    
    SLICE_X3Y31          FDCE (Setup_fdce_C_D)       -0.047    30.467    Command/HoldTimeSet11to8/CommandOut_reg[3]
  -------------------------------------------------------------------
                         required time                         30.467    
                         arrival time                         -26.900    
  -------------------------------------------------------------------
                         slack                                  3.567    

Slack (MET) :             3.862ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SetStartAcquisitionTime3to0/CommandOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.360ns  (logic 2.125ns (25.418%)  route 6.235ns (74.582%))
  Logic Levels:           0  
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 30.295 - 25.000 ) 
    Source Clock Delay      (SCD):    5.677ns = ( 18.177 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.591    18.177    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y10         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.302 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=116, routed)         6.235    26.537    Command/SetStartAcquisitionTime3to0/dout[3]
    SLICE_X9Y34          FDCE                                         r  Command/SetStartAcquisitionTime3to0/CommandOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.411    30.295    Command/SetStartAcquisitionTime3to0/Clk
    SLICE_X9Y34          FDCE                                         r  Command/SetStartAcquisitionTime3to0/CommandOut_reg[3]/C
                         clock pessimism              0.217    30.511    
                         clock uncertainty           -0.065    30.447    
    SLICE_X9Y34          FDCE (Setup_fdce_C_D)       -0.047    30.400    Command/SetStartAcquisitionTime3to0/CommandOut_reg[3]
  -------------------------------------------------------------------
                         required time                         30.400    
                         arrival time                         -26.537    
  -------------------------------------------------------------------
                         slack                                  3.862    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SetStartAcquisitionTime11to8/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.412ns  (logic 2.125ns (25.262%)  route 6.287ns (74.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 30.368 - 25.000 ) 
    Source Clock Delay      (SCD):    5.677ns = ( 18.177 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.591    18.177    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y10         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.302 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=178, routed)         6.287    26.589    Command/SetStartAcquisitionTime11to8/dout[0]
    SLICE_X7Y40          FDCE                                         r  Command/SetStartAcquisitionTime11to8/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.484    30.368    Command/SetStartAcquisitionTime11to8/Clk
    SLICE_X7Y40          FDCE                                         r  Command/SetStartAcquisitionTime11to8/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.584    
                         clock uncertainty           -0.065    30.520    
    SLICE_X7Y40          FDCE (Setup_fdce_C_D)       -0.047    30.473    Command/SetStartAcquisitionTime11to8/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.473    
                         arrival time                         -26.589    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/TestSignalRowSelect/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.405ns  (logic 2.125ns (25.284%)  route 6.280ns (74.716%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 30.368 - 25.000 ) 
    Source Clock Delay      (SCD):    5.677ns = ( 18.177 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.591    18.177    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y10         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.302 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=178, routed)         6.280    26.582    Command/TestSignalRowSelect/dout[0]
    SLICE_X5Y40          FDCE                                         r  Command/TestSignalRowSelect/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.484    30.368    Command/TestSignalRowSelect/Clk
    SLICE_X5Y40          FDCE                                         r  Command/TestSignalRowSelect/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.584    
                         clock uncertainty           -0.065    30.520    
    SLICE_X5Y40          FDCE (Setup_fdce_C_D)       -0.047    30.473    Command/TestSignalRowSelect/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.473    
                         arrival time                         -26.582    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.904ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SetStartAcquisitionTime3to0/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.356ns  (logic 2.125ns (25.431%)  route 6.231ns (74.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 30.366 - 25.000 ) 
    Source Clock Delay      (SCD):    5.677ns = ( 18.177 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.591    18.177    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y10         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.302 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=178, routed)         6.231    26.533    Command/SetStartAcquisitionTime3to0/dout[0]
    SLICE_X7Y37          FDCE                                         r  Command/SetStartAcquisitionTime3to0/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.482    30.366    Command/SetStartAcquisitionTime3to0/Clk
    SLICE_X7Y37          FDCE                                         r  Command/SetStartAcquisitionTime3to0/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.582    
                         clock uncertainty           -0.065    30.518    
    SLICE_X7Y37          FDCE (Setup_fdce_C_D)       -0.081    30.437    Command/SetStartAcquisitionTime3to0/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.437    
                         arrival time                         -26.533    
  -------------------------------------------------------------------
                         slack                                  3.904    

Slack (MET) :             3.906ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/TestSignalColumnSelect/CommandOut_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.377ns  (logic 2.125ns (25.367%)  route 6.252ns (74.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 30.356 - 25.000 ) 
    Source Clock Delay      (SCD):    5.677ns = ( 18.177 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.591    18.177    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y10         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125    20.302 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=123, routed)         6.252    26.554    Command/TestSignalColumnSelect/dout[2]
    SLICE_X0Y26          FDCE                                         r  Command/TestSignalColumnSelect/CommandOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.472    30.356    Command/TestSignalColumnSelect/Clk
    SLICE_X0Y26          FDCE                                         r  Command/TestSignalColumnSelect/CommandOut_reg[2]/C
                         clock pessimism              0.217    30.572    
                         clock uncertainty           -0.065    30.508    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)       -0.047    30.461    Command/TestSignalColumnSelect/CommandOut_reg[2]
  -------------------------------------------------------------------
                         required time                         30.461    
                         arrival time                         -26.554    
  -------------------------------------------------------------------
                         slack                                  3.906    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/HoldTimeSet3to0/CommandOut_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.372ns  (logic 2.125ns (25.382%)  route 6.247ns (74.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.356ns = ( 30.356 - 25.000 ) 
    Source Clock Delay      (SCD):    5.677ns = ( 18.177 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.591    18.177    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y10         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125    20.302 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=123, routed)         6.247    26.549    Command/HoldTimeSet3to0/dout[2]
    SLICE_X1Y26          FDCE                                         r  Command/HoldTimeSet3to0/CommandOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.472    30.356    Command/HoldTimeSet3to0/Clk
    SLICE_X1Y26          FDCE                                         r  Command/HoldTimeSet3to0/CommandOut_reg[2]/C
                         clock pessimism              0.217    30.572    
                         clock uncertainty           -0.065    30.508    
    SLICE_X1Y26          FDCE (Setup_fdce_C_D)       -0.047    30.461    Command/HoldTimeSet3to0/CommandOut_reg[2]
  -------------------------------------------------------------------
                         required time                         30.461    
                         arrival time                         -26.549    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             3.929ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/HoldTimeSet3to0/CommandOut_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.361ns  (logic 2.125ns (25.415%)  route 6.236ns (74.585%))
  Logic Levels:           0  
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 30.362 - 25.000 ) 
    Source Clock Delay      (SCD):    5.677ns = ( 18.177 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.591    18.177    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y10         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.125    20.302 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[0]
                         net (fo=178, routed)         6.236    26.538    Command/HoldTimeSet3to0/dout[0]
    SLICE_X0Y31          FDCE                                         r  Command/HoldTimeSet3to0/CommandOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.478    30.362    Command/HoldTimeSet3to0/Clk
    SLICE_X0Y31          FDCE                                         r  Command/HoldTimeSet3to0/CommandOut_reg[0]/C
                         clock pessimism              0.217    30.578    
                         clock uncertainty           -0.065    30.514    
    SLICE_X0Y31          FDCE (Setup_fdce_C_D)       -0.047    30.467    Command/HoldTimeSet3to0/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         30.467    
                         arrival time                         -26.538    
  -------------------------------------------------------------------
                         slack                                  3.929    

Slack (MET) :             3.958ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SetStartAcquisitionTime7to4/CommandOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.333ns  (logic 2.125ns (25.501%)  route 6.208ns (74.499%))
  Logic Levels:           0  
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.363ns = ( 30.363 - 25.000 ) 
    Source Clock Delay      (SCD):    5.677ns = ( 18.177 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.591    18.177    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y10         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.302 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=116, routed)         6.208    26.510    Command/SetStartAcquisitionTime7to4/dout[3]
    SLICE_X7Y34          FDCE                                         r  Command/SetStartAcquisitionTime7to4/CommandOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.479    30.363    Command/SetStartAcquisitionTime7to4/Clk
    SLICE_X7Y34          FDCE                                         r  Command/SetStartAcquisitionTime7to4/CommandOut_reg[3]/C
                         clock pessimism              0.217    30.579    
                         clock uncertainty           -0.065    30.515    
    SLICE_X7Y34          FDCE (Setup_fdce_C_D)       -0.047    30.468    Command/SetStartAcquisitionTime7to4/CommandOut_reg[3]
  -------------------------------------------------------------------
                         required time                         30.468    
                         arrival time                         -26.510    
  -------------------------------------------------------------------
                         slack                                  3.958    

Slack (MET) :             4.000ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/HoldTimeSet15to12/CommandOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (Mmcm40M rise@25.000ns - Mmcm40M fall@12.500ns)
  Data Path Delay:        8.323ns  (logic 2.125ns (25.531%)  route 6.198ns (74.469%))
  Logic Levels:           0  
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 30.364 - 25.000 ) 
    Source Clock Delay      (SCD):    5.677ns = ( 18.177 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.217ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M fall edge)   12.500    12.500 f  
    K4                                                0.000    12.500 f  Clk40M (IN)
                         net (fo=0)                   0.000    12.500    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    13.915 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    14.980    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    15.057 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    16.505    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    16.586 f  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.591    18.177    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt_1
    RAMB18_X2Y10         RAMB18E1                                     r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y10         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125    20.302 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=116, routed)         6.198    26.500    Command/HoldTimeSet15to12/dout[3]
    SLICE_X2Y34          FDCE                                         r  Command/HoldTimeSet15to12/CommandOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.480    30.364    Command/HoldTimeSet15to12/Clk
    SLICE_X2Y34          FDCE                                         r  Command/HoldTimeSet15to12/CommandOut_reg[3]/C
                         clock pessimism              0.217    30.580    
                         clock uncertainty           -0.065    30.516    
    SLICE_X2Y34          FDCE (Setup_fdce_C_D)       -0.015    30.501    Command/HoldTimeSet15to12/CommandOut_reg[3]
  -------------------------------------------------------------------
                         required time                         30.501    
                         arrival time                         -26.500    
  -------------------------------------------------------------------
                         slack                                  4.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.904%)  route 0.252ns (64.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.500ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.641     1.908    MicrorocChain2/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X11Y4          FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y4          FDCE (Prop_fdce_C_Q)         0.141     2.049 r  MicrorocChain2/SlowControlAndReadScope/ParameterGen/ExternalFifoData_reg[2]/Q
                         net (fo=1, routed)           0.252     2.300    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[2]
    RAMB18_X0Y0          RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.955     2.500    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB18_X0Y0          RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.516     1.984    
    RAMB18_X0Y0          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[2])
                                                      0.296     2.280    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.280    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][100]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.148ns (42.795%)  route 0.198ns (57.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.630     1.897    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y35         FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][100]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.148     2.045 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][100]/Q
                         net (fo=1, routed)           0.198     2.242    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/CAP_TRIGGER_O_reg[1]
    RAMB36_X1Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.945     2.490    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/out
    RAMB36_X1Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.537     1.953    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.243     2.196    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.196    
                         arrival time                           2.242    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[489]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[442]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.226ns (55.346%)  route 0.182ns (44.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.631     1.898    ConfigurationSelect/Clk
    SLICE_X51Y5          FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[489]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y5          FDCE (Prop_fdce_C_Q)         0.128     2.026 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[489]/Q
                         net (fo=1, routed)           0.182     2.208    MicrorocChain3/SlowControlAndReadScope/ParameterGen/ChannelDiscriminatorMask[105]
    SLICE_X53Y6          LUT3 (Prop_lut3_I0_O)        0.098     2.306 r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[442]_i_1/O
                         net (fo=1, routed)           0.000     2.306    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[442]_i_1_n_0
    SLICE_X53Y6          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.904     2.449    MicrorocChain3/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X53Y6          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[442]/C
                         clock pessimism             -0.287     2.162    
    SLICE_X53Y6          FDCE (Hold_fdce_C_D)         0.092     2.254    MicrorocChain3/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[442]
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[16]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.186ns (44.846%)  route 0.229ns (55.154%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.625     1.892    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X51Y17         FDPE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17         FDPE (Prop_fdpe_C_Q)         0.141     2.033 r  Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg[16]/Q
                         net (fo=1, routed)           0.229     2.261    Acquisition/MicrorocSCurveTest/SC_test_control/MicrorocDiscriminatorMaskInternal_reg_n_0_[16]
    SLICE_X53Y15         LUT2 (Prop_lut2_I0_O)        0.045     2.306 r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask[16]_i_1/O
                         net (fo=1, routed)           0.000     2.306    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask[16]_i_1_n_0
    SLICE_X53Y15         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.898     2.443    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X53Y15         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[16]/C
                         clock pessimism             -0.287     2.156    
    SLICE_X53Y15         FDCE (Hold_fdce_C_D)         0.092     2.248    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_Discriminator_Mask_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.306    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.835%)  route 0.167ns (54.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.379ns
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.563     1.829    u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/clk
    SLICE_X52Y58         FDSE                                         r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDSE (Prop_fdse_C_Q)         0.141     1.970 r  u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[5]/Q
                         net (fo=32, routed)          0.167     2.137    u_ila_0/inst/ila_core_inst/u_trig/Q[2]
    SLICE_X51Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.834     2.379    u_ila_0/inst/ila_core_inst/u_trig/out
    SLICE_X51Y58         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]/C
                         clock pessimism             -0.283     2.095    
    SLICE_X51Y58         FDRE (Hold_fdre_C_R)        -0.018     2.077    u_ila_0/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][70]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.148ns (39.967%)  route 0.222ns (60.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.497ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.637     1.904    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y35          FDRE                                         r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.148     2.052 r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[8][70]/Q
                         net (fo=1, routed)           0.222     2.274    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/shifted_data_in_reg[8][79][7]
    RAMB36_X0Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.952     2.497    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/out
    RAMB36_X0Y7          RAMB36E1                                     r  u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.537     1.960    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     2.203    u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 Command/SingleChannelMask_reg[52]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/MicrorocChannelDiscriminatorMask_reg[52]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.005%)  route 0.257ns (57.995%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.452ns
    Source Clock Delay      (SCD):    1.896ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.629     1.896    Command/Clk
    SLICE_X55Y8          FDPE                                         r  Command/SingleChannelMask_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y8          FDPE (Prop_fdpe_C_Q)         0.141     2.037 r  Command/SingleChannelMask_reg[52]/Q
                         net (fo=1, routed)           0.257     2.293    Command/MaskSet/Q[52]
    SLICE_X48Y6          LUT5 (Prop_lut5_I4_O)        0.045     2.338 r  Command/MaskSet/MicrorocChannelDiscriminatorMask[52]_i_1/O
                         net (fo=1, routed)           0.000     2.338    Command/MaskSet_n_144
    SLICE_X48Y6          FDPE                                         r  Command/MicrorocChannelDiscriminatorMask_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.907     2.452    Command/Clk
    SLICE_X48Y6          FDPE                                         r  Command/MicrorocChannelDiscriminatorMask_reg[52]/C
                         clock pessimism             -0.287     2.165    
    SLICE_X48Y6          FDPE (Hold_fdpe_C_D)         0.092     2.257    Command/MicrorocChannelDiscriminatorMask_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.338    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[707]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[468]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.186ns (41.732%)  route 0.260ns (58.268%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.630     1.897    ConfigurationSelect/Clk
    SLICE_X55Y5          FDCE                                         r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[707]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y5          FDCE (Prop_fdce_C_Q)         0.141     2.038 r  ConfigurationSelect/MicrorocChannelDiscriminatorMask_Output_reg[707]/Q
                         net (fo=1, routed)           0.260     2.297    MicrorocChain4/SlowControlAndReadScope/ParameterGen/ChannelDiscriminatorMask[131]
    SLICE_X43Y4          LUT3 (Prop_lut3_I0_O)        0.045     2.342 r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[468]_i_1/O
                         net (fo=1, routed)           0.000     2.342    MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[468]_i_1_n_0
    SLICE_X43Y4          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[468]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.909     2.454    MicrorocChain4/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X43Y4          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[468]/C
                         clock pessimism             -0.287     2.167    
    SLICE_X43Y4          FDCE (Hold_fdce_C_D)         0.092     2.259    MicrorocChain4/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[468]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.342    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Command/SingleChannelMask_reg[174]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/MicrorocChannelDiscriminatorMask_reg[174]/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.209ns (47.020%)  route 0.235ns (52.980%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.888ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.621     1.888    Command/Clk
    SLICE_X54Y20         FDPE                                         r  Command/SingleChannelMask_reg[174]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y20         FDPE (Prop_fdpe_C_Q)         0.164     2.052 r  Command/SingleChannelMask_reg[174]/Q
                         net (fo=1, routed)           0.235     2.287    Command/MaskSet/Q[174]
    SLICE_X44Y20         LUT5 (Prop_lut5_I4_O)        0.045     2.332 r  Command/MaskSet/MicrorocChannelDiscriminatorMask[174]_i_1/O
                         net (fo=1, routed)           0.000     2.332    Command/MaskSet_n_22
    SLICE_X44Y20         FDPE                                         r  Command/MicrorocChannelDiscriminatorMask_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.898     2.443    Command/Clk
    SLICE_X44Y20         FDPE                                         r  Command/MicrorocChannelDiscriminatorMask_reg[174]/C
                         clock pessimism             -0.287     2.156    
    SLICE_X44Y20         FDPE (Hold_fdpe_C_D)         0.092     2.248    Command/MicrorocChannelDiscriminatorMask_reg[174]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[335]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[351]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.186ns (42.208%)  route 0.255ns (57.792%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.443ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.625     1.892    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X59Y18         FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[335]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDCE (Prop_fdce_C_Q)         0.141     2.033 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[335]/Q
                         net (fo=1, routed)           0.255     2.287    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg_n_0_[335]
    SLICE_X49Y18         LUT3 (Prop_lut3_I2_O)        0.045     2.332 r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[351]_i_1/O
                         net (fo=1, routed)           0.000     2.332    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift[351]_i_1_n_0
    SLICE_X49Y18         FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.898     2.443    MicrorocChain1/SlowControlAndReadScope/ParameterGen/Clk
    SLICE_X49Y18         FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[351]/C
                         clock pessimism             -0.287     2.156    
    SLICE_X49Y18         FDCE (Hold_fdce_C_D)         0.091     2.247    MicrorocChain1/SlowControlAndReadScope/ParameterGen/SlowControlParameter_Shift_reg[351]
  -------------------------------------------------------------------
                         required time                         -2.247    
                         arrival time                           2.332    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm40M
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         25.000      22.528     RAMB18_X1Y10     Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.472         25.000      22.528     RAMB18_X1Y10     Acquisition/MicrorocSCurveTest/scurve_data_fifo_16x16/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X2Y10     Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y10     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y10     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y12     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y12     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y11     Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X0Y11     Acquisition/AcquisitionDataSwitcher/MicrorocChain3DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         25.000      22.830     RAMB18_X1Y0      MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y35     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y35     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y35     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X62Y35     u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y27     Acquisition/AcquisitionDataSwitcher/MicrorocChain1DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X10Y27     Acquisition/AcquisitionDataSwitcher/MicrorocChain2DataFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X70Y39     UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         12.500      11.646     SLICE_X8Y30      u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][8]_srl8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm5M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       96.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             96.598ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.259ns  (logic 2.230ns (68.428%)  route 1.029ns (31.572%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 105.649 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.563   105.649    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y0          RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[3])
                                                      2.125   107.774 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[3]
                         net (fo=1, routed)           1.029   108.803    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[11]
    SLICE_X59Y0          LUT4 (Prop_lut4_I3_O)        0.105   108.908 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[11]_i_1/O
                         net (fo=1, routed)           0.000   108.908    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[11]
    SLICE_X59Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X59Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]/C
                         clock pessimism              0.277   205.560    
                         clock uncertainty           -0.085   205.476    
    SLICE_X59Y0          FDCE (Setup_fdce_C_D)        0.030   205.506    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[11]
  -------------------------------------------------------------------
                         required time                        205.506    
                         arrival time                        -108.908    
  -------------------------------------------------------------------
                         slack                                 96.598    

Slack (MET) :             96.651ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.250ns  (logic 2.230ns (68.612%)  route 1.020ns (31.388%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 105.649 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.563   105.649    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y0          RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.125   107.774 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.020   108.794    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[8]
    SLICE_X60Y0          LUT4 (Prop_lut4_I3_O)        0.105   108.899 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[8]_i_1/O
                         net (fo=1, routed)           0.000   108.899    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[8]
    SLICE_X60Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X60Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]/C
                         clock pessimism              0.277   205.560    
                         clock uncertainty           -0.085   205.476    
    SLICE_X60Y0          FDCE (Setup_fdce_C_D)        0.074   205.550    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]
  -------------------------------------------------------------------
                         required time                        205.550    
                         arrival time                        -108.899    
  -------------------------------------------------------------------
                         slack                                 96.651    

Slack (MET) :             96.651ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.252ns  (logic 2.230ns (68.570%)  route 1.022ns (31.430%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 105.649 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.563   105.649    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y0          RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.125   107.774 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.022   108.796    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[3]
    SLICE_X60Y0          LUT4 (Prop_lut4_I3_O)        0.105   108.901 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[3]_i_1/O
                         net (fo=1, routed)           0.000   108.901    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[3]
    SLICE_X60Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X60Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[3]/C
                         clock pessimism              0.277   205.560    
                         clock uncertainty           -0.085   205.476    
    SLICE_X60Y0          FDCE (Setup_fdce_C_D)        0.076   205.552    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[3]
  -------------------------------------------------------------------
                         required time                        205.552    
                         arrival time                        -108.901    
  -------------------------------------------------------------------
                         slack                                 96.651    

Slack (MET) :             96.667ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.266ns  (logic 2.230ns (68.275%)  route 1.036ns (31.725%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 205.369 - 200.000 ) 
    Source Clock Delay      (SCD):    5.661ns = ( 105.661 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.575   105.661    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y0          RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[0])
                                                      2.125   107.786 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[0]
                         net (fo=1, routed)           1.036   108.822    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[8]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.105   108.927 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[8]_i_1/O
                         net (fo=1, routed)           0.000   108.927    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[8]
    SLICE_X7Y1           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.485   205.369    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y1           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]/C
                         clock pessimism              0.277   205.645    
                         clock uncertainty           -0.085   205.561    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.033   205.594    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[8]
  -------------------------------------------------------------------
                         required time                        205.594    
                         arrival time                        -108.927    
  -------------------------------------------------------------------
                         slack                                 96.667    

Slack (MET) :             96.671ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.259ns  (logic 2.230ns (68.421%)  route 1.029ns (31.579%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.369ns = ( 205.369 - 200.000 ) 
    Source Clock Delay      (SCD):    5.661ns = ( 105.661 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.575   105.661    MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y0          RAMB18E1                                     r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[10])
                                                      2.125   107.786 r  MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[10]
                         net (fo=1, routed)           1.029   108.815    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/dout[14]
    SLICE_X7Y1           LUT4 (Prop_lut4_I3_O)        0.105   108.920 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[14]_i_1/O
                         net (fo=1, routed)           0.000   108.920    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[14]
    SLICE_X7Y1           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.485   205.369    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y1           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[14]/C
                         clock pessimism              0.277   205.645    
                         clock uncertainty           -0.085   205.561    
    SLICE_X7Y1           FDCE (Setup_fdce_C_D)        0.030   205.591    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[14]
  -------------------------------------------------------------------
                         required time                        205.591    
                         arrival time                        -108.920    
  -------------------------------------------------------------------
                         slack                                 96.671    

Slack (MET) :             96.683ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.251ns  (logic 2.230ns (68.590%)  route 1.021ns (31.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.366ns = ( 205.366 - 200.000 ) 
    Source Clock Delay      (SCD):    5.656ns = ( 105.656 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.570   105.656    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y4          RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.125   107.781 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           1.021   108.802    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[2]
    SLICE_X7Y11          LUT4 (Prop_lut4_I3_O)        0.105   108.907 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[2]_i_1/O
                         net (fo=1, routed)           0.000   108.907    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[2]
    SLICE_X7Y11          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.482   205.366    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y11          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]/C
                         clock pessimism              0.277   205.642    
                         clock uncertainty           -0.085   205.558    
    SLICE_X7Y11          FDCE (Setup_fdce_C_D)        0.032   205.590    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[2]
  -------------------------------------------------------------------
                         required time                        205.590    
                         arrival time                        -108.907    
  -------------------------------------------------------------------
                         slack                                 96.683    

Slack (MET) :             96.689ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.193ns  (logic 2.230ns (69.850%)  route 0.963ns (30.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 205.301 - 200.000 ) 
    Source Clock Delay      (SCD):    5.661ns = ( 105.661 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.575   105.661    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y1          RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOBDO[2])
                                                      2.125   107.786 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOBDO[2]
                         net (fo=1, routed)           0.963   108.749    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/dout[10]
    SLICE_X9Y3           LUT4 (Prop_lut4_I3_O)        0.105   108.854 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[10]_i_1/O
                         net (fo=1, routed)           0.000   108.854    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[10]
    SLICE_X9Y3           FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.417   205.301    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X9Y3           FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[10]/C
                         clock pessimism              0.294   205.594    
                         clock uncertainty           -0.085   205.510    
    SLICE_X9Y3           FDCE (Setup_fdce_C_D)        0.033   205.543    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[10]
  -------------------------------------------------------------------
                         required time                        205.543    
                         arrival time                        -108.854    
  -------------------------------------------------------------------
                         slack                                 96.689    

Slack (MET) :             96.700ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.179ns  (logic 2.230ns (70.145%)  route 0.949ns (29.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 205.301 - 200.000 ) 
    Source Clock Delay      (SCD):    5.661ns = ( 105.661 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.575   105.661    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y1          RAMB18E1                                     r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.125   107.786 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.949   108.735    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/dout[1]
    SLICE_X9Y4           LUT4 (Prop_lut4_I3_O)        0.105   108.840 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[1]_i_1/O
                         net (fo=1, routed)           0.000   108.840    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[1]
    SLICE_X9Y4           FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.417   205.301    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X9Y4           FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[1]/C
                         clock pessimism              0.294   205.594    
                         clock uncertainty           -0.085   205.510    
    SLICE_X9Y4           FDCE (Setup_fdce_C_D)        0.030   205.540    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[1]
  -------------------------------------------------------------------
                         required time                        205.540    
                         arrival time                        -108.840    
  -------------------------------------------------------------------
                         slack                                 96.700    

Slack (MET) :             96.717ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.140ns  (logic 2.230ns (71.017%)  route 0.910ns (28.983%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.649ns = ( 105.649 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.563   105.649    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X1Y0          RAMB18E1                                     r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X1Y0          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125   107.774 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.910   108.684    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/dout[4]
    SLICE_X61Y0          LUT4 (Prop_lut4_I3_O)        0.105   108.789 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[4]_i_1/O
                         net (fo=1, routed)           0.000   108.789    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[4]
    SLICE_X61Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X61Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[4]/C
                         clock pessimism              0.277   205.560    
                         clock uncertainty           -0.085   205.476    
    SLICE_X61Y0          FDCE (Setup_fdce_C_D)        0.030   205.506    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[4]
  -------------------------------------------------------------------
                         required time                        205.506    
                         arrival time                        -108.789    
  -------------------------------------------------------------------
                         slack                                 96.717    

Slack (MET) :             96.720ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (falling edge-triggered cell RAMB18E1 clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (Mmcm5M rise@200.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        3.205ns  (logic 2.230ns (69.583%)  route 0.975ns (30.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 205.298 - 200.000 ) 
    Source Clock Delay      (SCD):    5.656ns = ( 105.656 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   101.415 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   102.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077   102.557 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449   104.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081   104.086 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.570   105.656    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB18_X0Y4          RAMB18E1                                     r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      2.125   107.781 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.975   108.756    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/dout[5]
    SLICE_X8Y11          LUT4 (Prop_lut4_I3_O)        0.105   108.861 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[5]_i_1/O
                         net (fo=1, routed)           0.000   108.861    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[5]
    SLICE_X8Y11          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.414   205.298    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X8Y11          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[5]/C
                         clock pessimism              0.294   205.591    
                         clock uncertainty           -0.085   205.507    
    SLICE_X8Y11          FDCE (Setup_fdce_C_D)        0.074   205.581    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[5]
  -------------------------------------------------------------------
                         required time                        205.581    
                         arrival time                        -108.861    
  -------------------------------------------------------------------
                         slack                                 96.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.186ns (77.036%)  route 0.055ns (22.964%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.633     1.900    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X59Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y0          FDCE (Prop_fdce_C_Q)         0.141     2.041 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[13]/Q
                         net (fo=1, routed)           0.055     2.096    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg_n_0_[13]
    SLICE_X58Y0          LUT4 (Prop_lut4_I1_O)        0.045     2.141 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[14]_i_1/O
                         net (fo=1, routed)           0.000     2.141    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit[14]
    SLICE_X58Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.908     2.453    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X58Y0          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[14]/C
                         clock pessimism             -0.540     1.913    
    SLICE_X58Y0          FDCE (Hold_fdce_C_D)         0.120     2.033    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/shift_reg16bit_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 102.461 - 100.000 ) 
    Source Clock Delay      (SCD):    1.907ns = ( 101.907 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.640   101.907    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDRE (Prop_fdre_C_Q)         0.146   102.053 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/Q
                         net (fo=1, routed)           0.055   102.108    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_rd_ext[0]
    SLICE_X25Y1          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.916   102.461    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X25Y1          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.907    
    SLICE_X25Y1          FDRE (Hold_fdre_C_D)         0.085   101.992    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.992    
                         arrival time                         102.108    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 102.461 - 100.000 ) 
    Source Clock Delay      (SCD):    1.907ns = ( 101.907 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.640   101.907    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X25Y1          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y1          FDRE (Prop_fdre_C_Q)         0.146   102.053 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055   102.108    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X25Y1          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.916   102.461    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X25Y1          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.907    
    SLICE_X25Y1          FDRE (Hold_fdre_C_D)         0.082   101.989    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.989    
                         arrival time                         102.108    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns = ( 102.462 - 100.000 ) 
    Source Clock Delay      (SCD):    1.908ns = ( 101.908 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.554ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.641   101.908    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y0          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y0          FDRE (Prop_fdre_C_Q)         0.146   102.054 r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055   102.109    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff[0]
    SLICE_X23Y0          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.917   102.462    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/dest_clk
    SLICE_X23Y0          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.554   101.908    
    SLICE_X23Y0          FDRE (Hold_fdre_C_D)         0.082   101.990    MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       -101.990    
                         arrival time                         102.109    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 102.490 - 100.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 101.935 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.668   101.935    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y8           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.146   102.081 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/Q
                         net (fo=1, routed)           0.055   102.136    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][1]
    SLICE_X5Y8           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.945   102.490    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X5Y8           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]/C  (IS_INVERTED)
                         clock pessimism             -0.555   101.935    
    SLICE_X5Y8           FDRE (Hold_fdre_C_D)         0.082   102.017    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][1]
  -------------------------------------------------------------------
                         required time                       -102.017    
                         arrival time                         102.136    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns = ( 102.490 - 100.000 ) 
    Source Clock Delay      (SCD):    1.935ns = ( 101.935 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.668   101.935    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y7           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.146   102.081 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055   102.136    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X7Y7           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.945   102.490    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X7Y7           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.555   101.935    
    SLICE_X7Y7           FDRE (Hold_fdre_C_D)         0.082   102.017    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                       -102.017    
                         arrival time                         102.136    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.492ns = ( 102.492 - 100.000 ) 
    Source Clock Delay      (SCD):    1.937ns = ( 101.937 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.670   101.937    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X3Y5           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y5           FDRE (Prop_fdre_C_Q)         0.146   102.083 r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055   102.138    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X3Y5           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.947   102.492    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X3Y5           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.555   101.937    
    SLICE_X3Y5           FDRE (Hold_fdre_C_D)         0.082   102.019    MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                       -102.019    
                         arrival time                         102.138    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns = ( 102.462 - 100.000 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 101.909 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.642   101.909    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y2           FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.146   102.055 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055   102.110    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X9Y2           FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.917   102.462    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y2           FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C  (IS_INVERTED)
                         clock pessimism             -0.553   101.909    
    SLICE_X9Y2           FDRE (Hold_fdre_C_D)         0.082   101.991    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                       -101.991    
                         arrival time                         102.110    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns = ( 102.462 - 100.000 ) 
    Source Clock Delay      (SCD):    1.909ns = ( 101.909 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.642   101.909    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y1          FDRE (Prop_fdre_C_Q)         0.146   102.055 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/Q
                         net (fo=1, routed)           0.055   102.110    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][3]
    SLICE_X11Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.917   102.462    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X11Y1          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]/C  (IS_INVERTED)
                         clock pessimism             -0.553   101.909    
    SLICE_X11Y1          FDRE (Hold_fdre_C_D)         0.082   101.991    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][3]
  -------------------------------------------------------------------
                         required time                       -101.991    
                         arrival time                         102.110    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
                            (falling edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M fall@100.000ns - Mmcm5M fall@100.000ns)
  Data Path Delay:        0.201ns  (logic 0.146ns (72.537%)  route 0.055ns (27.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns = ( 102.460 - 100.000 ) 
    Source Clock Delay      (SCD):    1.907ns = ( 101.907 - 100.000 ) 
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251   100.251 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440   100.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050   100.742 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499   101.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026   101.266 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.640   101.907    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X9Y7           FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.146   102.053 r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_reg/Q
                         net (fo=1, routed)           0.055   102.108    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/ENB_dly
    SLICE_X9Y7           FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M fall edge)   100.000   100.000 f  
    K4                                                0.000   100.000 f  Clk40M (IN)
                         net (fo=0)                   0.000   100.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439   100.439 f  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480   100.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053   100.972 f  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544   101.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029   101.545 f  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.915   102.460    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/rd_clk
    SLICE_X9Y7           FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C  (IS_INVERTED)
                         clock pessimism             -0.553   101.907    
    SLICE_X9Y7           FDRE (Hold_fdre_C_D)         0.082   101.989    MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg
  -------------------------------------------------------------------
                         required time                       -101.989    
                         arrival time                         102.108    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Mmcm5M
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { ClockGenerator/MMCME2_BASE_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X1Y0      MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y4      MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y0      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         200.000     197.830    RAMB18_X0Y1      MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.592         200.000     198.408    BUFGCTRL_X0Y18   ClockGenerator/BUFG_5M/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X7Y6       MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X6Y3       MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/ExternalFifoReadEn_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y5       MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/FSM_sequential_State_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X2Y5       MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/FSM_sequential_State_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y7       MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y7       MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X8Y1       MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X8Y1       MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y7       MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y1      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y1      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y7       MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y8       MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X7Y8       MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[1]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y7       MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y7       MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y1      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X8Y1       MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X8Y1       MicrorocChain1/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y7       MicrorocChain3/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X10Y1      MicrorocChain2/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         100.000     99.146     SLICE_X6Y7       MicrorocChain4/SlowControlAndReadScope/ConfigParameter/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[3]_srl3/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y6       MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X7Y6       MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.222ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.222ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.815ns  (logic 1.270ns (21.841%)  route 4.545ns (78.159%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 35.720 - 33.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.380     3.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.398     3.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.846     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.232     5.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.908     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.105     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.791     8.771    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X10Y83         LUT6 (Prop_lut6_I4_O)        0.105     8.876 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.876    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.272    35.720    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.341    36.061    
                         clock uncertainty           -0.035    36.026    
    SLICE_X10Y83         FDRE (Setup_fdre_C_D)        0.072    36.098    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.098    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                 27.222    

Slack (MET) :             27.398ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.270ns (22.859%)  route 4.286ns (77.141%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 35.718 - 33.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.380     3.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.398     3.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.846     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.232     5.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.908     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.105     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.533     8.512    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I2_O)        0.105     8.617 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     8.617    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.270    35.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.299    36.017    
                         clock uncertainty           -0.035    35.982    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.033    36.015    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.015    
                         arrival time                          -8.617    
  -------------------------------------------------------------------
                         slack                                 27.398    

Slack (MET) :             27.599ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 1.270ns (23.721%)  route 4.084ns (76.279%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 35.718 - 33.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.380     3.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.398     3.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.846     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.232     5.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.908     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.105     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.331     8.310    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I2_O)        0.105     8.415 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     8.415    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.270    35.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.299    36.017    
                         clock uncertainty           -0.035    35.982    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.032    36.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.014    
                         arrival time                          -8.415    
  -------------------------------------------------------------------
                         slack                                 27.599    

Slack (MET) :             27.723ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.288ns  (logic 1.270ns (24.018%)  route 4.018ns (75.982%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 35.719 - 33.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.380     3.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.398     3.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.846     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.232     5.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.908     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.105     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.264     8.244    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X10Y82         LUT5 (Prop_lut5_I3_O)        0.105     8.349 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     8.349    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.271    35.719    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.316    36.035    
                         clock uncertainty           -0.035    36.000    
    SLICE_X10Y82         FDRE (Setup_fdre_C_D)        0.072    36.072    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.072    
                         arrival time                          -8.349    
  -------------------------------------------------------------------
                         slack                                 27.723    

Slack (MET) :             27.823ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.128ns  (logic 1.270ns (24.767%)  route 3.858ns (75.233%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 35.718 - 33.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.380     3.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.398     3.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.846     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.232     5.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.908     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.105     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.105     8.084    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I2_O)        0.105     8.189 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     8.189    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.270    35.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.299    36.017    
                         clock uncertainty           -0.035    35.982    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.030    36.012    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.012    
                         arrival time                          -8.189    
  -------------------------------------------------------------------
                         slack                                 27.823    

Slack (MET) :             27.828ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 1.270ns (24.781%)  route 3.855ns (75.219%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.718ns = ( 35.718 - 33.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.380     3.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.398     3.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.846     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.232     5.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.908     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.105     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.102     8.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X9Y81          LUT5 (Prop_lut5_I2_O)        0.105     8.186 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.186    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X9Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.270    35.718    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X9Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.299    36.017    
                         clock uncertainty           -0.035    35.982    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)        0.032    36.014    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.014    
                         arrival time                          -8.186    
  -------------------------------------------------------------------
                         slack                                 27.828    

Slack (MET) :             27.944ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.075ns  (logic 1.270ns (25.027%)  route 3.805ns (74.973%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 35.786 - 33.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.380     3.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.398     3.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.846     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.232     5.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.908     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.105     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.979 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.051     8.031    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.105     8.136 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     8.136    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X7Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.338    35.786    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y82          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.299    36.085    
                         clock uncertainty           -0.035    36.050    
    SLICE_X7Y82          FDRE (Setup_fdre_C_D)        0.030    36.080    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.080    
                         arrival time                          -8.136    
  -------------------------------------------------------------------
                         slack                                 27.944    

Slack (MET) :             28.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.782ns  (logic 1.270ns (26.556%)  route 3.512ns (73.444%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 35.785 - 33.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.380     3.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.398     3.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.846     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.232     5.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.908     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.105     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.759     7.739    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I2_O)        0.105     7.844 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     7.844    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.337    35.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.299    36.084    
                         clock uncertainty           -0.035    36.049    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.030    36.079    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.079    
                         arrival time                          -7.844    
  -------------------------------------------------------------------
                         slack                                 28.235    

Slack (MET) :             28.240ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.270ns (26.573%)  route 3.509ns (73.427%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.785ns = ( 35.785 - 33.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.380     3.061    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y83         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y83         FDRE (Prop_fdre_C_Q)         0.398     3.459 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=49, routed)          1.846     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X1Y85          LUT4 (Prop_lut4_I3_O)        0.232     5.537 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_15/O
                         net (fo=2, routed)           0.908     6.444    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[17]
    SLICE_X4Y84          LUT6 (Prop_lut6_I1_O)        0.105     6.549 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9/O
                         net (fo=1, routed)           0.000     6.549    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_9_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     6.881 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     6.881    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_4_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     6.979 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.756     7.736    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I2_O)        0.105     7.841 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.841    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.337    35.785    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X7Y81          FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.299    36.084    
                         clock uncertainty           -0.035    36.049    
    SLICE_X7Y81          FDRE (Setup_fdre_C_D)        0.032    36.081    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.081    
                         arrival time                          -7.841    
  -------------------------------------------------------------------
                         slack                                 28.240    

Slack (MET) :             28.363ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.535ns  (logic 0.904ns (19.932%)  route 3.631ns (80.068%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 35.715 - 33.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.377     3.058    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X44Y91         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.379     3.437 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[2]/Q
                         net (fo=3, routed)           0.708     4.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_bit_count_reg[3][2]
    SLICE_X44Y91         LUT6 (Prop_lut6_I0_O)        0.105     4.250 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_3/O
                         net (fo=2, routed)           0.743     4.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[2]
    SLICE_X38Y88         LUT3 (Prop_lut3_I2_O)        0.105     5.098 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.989     6.087    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/icn_cmd_en_reg[6]
    SLICE_X42Y91         LUT4 (Prop_lut4_I1_O)        0.105     6.192 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.495     6.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X44Y89         LUT6 (Prop_lut6_I0_O)        0.105     6.792 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.296     7.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X44Y89         LUT6 (Prop_lut6_I0_O)        0.105     7.194 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.400     7.594    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[3]
    SLICE_X44Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.267    35.715    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X44Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.316    36.031    
                         clock uncertainty           -0.035    35.996    
    SLICE_X44Y90         FDPE (Setup_fdpe_C_D)       -0.039    35.957    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         35.957    
                         arrival time                          -7.594    
  -------------------------------------------------------------------
                         slack                                 28.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.562     1.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDCE (Prop_fdce_C_Q)         0.141     1.483 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.067     1.550    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X38Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.833     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y86         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.382     1.355    
    SLICE_X38Y86         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.550    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.343ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.563     1.343    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X39Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         FDCE (Prop_fdce_C_Q)         0.141     1.484 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.122     1.606    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.382     1.356    
    SLICE_X38Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.502    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X31Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X31Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.833     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X31Y83         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.393     1.344    
    SLICE_X31Y83         FDCE (Hold_fdce_C_D)         0.076     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y92         FDPE (Prop_fdpe_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X39Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.837     1.741    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X39Y92         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.396     1.345    
    SLICE_X39Y92         FDPE (Hold_fdpe_C_D)         0.075     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X31Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.541    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X31Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X31Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.393     1.345    
    SLICE_X31Y84         FDCE (Hold_fdce_C_D)         0.075     1.420    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.420    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.737ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/m_bscan_tck[0]
    SLICE_X35Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X35Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.833     1.737    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/m_bscan_tck[0]
    SLICE_X35Y84         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.393     1.344    
    SLICE_X35Y84         FDCE (Hold_fdce_C_D)         0.075     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X37Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg1
    SLICE_X37Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X37Y85         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism             -0.394     1.344    
    SLICE_X37Y85         FDPE (Hold_fdpe_C_D)         0.075     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=1, routed)           0.055     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[1]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.394     1.344    
    SLICE_X45Y88         FDCE (Hold_fdce_C_D)         0.075     1.419    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (51.935%)  route 0.130ns (48.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[6]/Q
                         net (fo=2, routed)           0.130     1.615    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X38Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y87         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.358     1.380    
    SLICE_X38Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.494    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.494    
                         arrival time                           1.615    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.394ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.564     1.344    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.540    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.394     1.344    
    SLICE_X45Y88         FDCE (Hold_fdce_C_D)         0.071     1.415    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.415    
                         arrival time                           1.540    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y0  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDSE/C      n/a            1.000         33.000      32.000     SLICE_X10Y95   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y96   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X10Y97   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X12Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X13Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y86   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X38Y87   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 Command/AcquisitionStartStopSet/CommandOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.834ns  (CLKOUT rise@20728.834ns - Mmcm40M rise@20725.000ns)
  Data Path Delay:        2.307ns  (logic 0.800ns (34.680%)  route 1.507ns (65.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -1.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.461ns = ( 20733.295 - 20728.834 ) 
    Source Clock Delay      (SCD):    5.612ns = ( 20730.613 - 20725.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)20725.000 20725.000 r  
    K4                                                0.000 20725.000 r  Clk40M (IN)
                         net (fo=0)                   0.000 20725.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415 20726.414 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065 20727.479    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077 20727.555 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449 20729.004    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081 20729.084 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.526 20730.609    Command/AcquisitionStartStopSet/Clk
    SLICE_X27Y34         FDCE                                         r  Command/AcquisitionStartStopSet/CommandOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y34         FDCE (Prop_fdce_C_Q)         0.348 20730.957 r  Command/AcquisitionStartStopSet/CommandOut_reg[3]/Q
                         net (fo=23, routed)          0.375 20731.332    MicrorocChain4/MicrorocDaq/AcqStart
    SLICE_X27Y34         LUT3 (Prop_lut3_I0_O)        0.242 20731.574 r  MicrorocChain4/MicrorocDaq/UsbStartStop_INST_0/O
                         net (fo=1, routed)           0.452 20732.027    MicrorocAcquisitionUsbStartStop[3]
    SLICE_X28Y33         LUT4 (Prop_lut4_I2_O)        0.105 20732.133 r  Acquisition_i_2/O
                         net (fo=3, routed)           0.680 20732.813    Acquisition/CommandMicrorocAcquisitionStartStop
    SLICE_X31Y33         LUT5 (Prop_lut5_I0_O)        0.105 20732.918 r  Acquisition/OutUsbStartStop_INST_0/O
                         net (fo=3, routed)           0.000 20732.918    usb_cy7c68013A/Acq_Start_Stop
    SLICE_X31Y33         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge) 20728.834 20728.834 r  
    H4                                                0.000 20728.834 r  CLKOUT (IN)
                         net (fo=0)                   0.000 20728.834    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351 20730.186 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628 20731.814    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077 20731.891 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.405 20733.295    usb_cy7c68013A/IFCLK
    SLICE_X31Y33         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                         clock pessimism              0.000 20733.295    
                         clock uncertainty           -0.195 20733.100    
    SLICE_X31Y33         FDRE (Setup_fdre_C_D)        0.033 20733.133    usb_cy7c68013A/Acq_Start_Stop_sync1_reg
  -------------------------------------------------------------------
                         required time                      20733.133    
                         arrival time                       -20732.920    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             23.910ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.891ns  (logic 0.402ns (45.139%)  route 0.489ns (54.861%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X74Y39         FDRE (Prop_fdre_C_Q)         0.402     0.402 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.489     0.891    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[12]
    SLICE_X75Y39         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X75Y39         FDRE (Setup_fdre_C_D)       -0.199    24.801    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         24.801    
                         arrival time                          -0.891    
  -------------------------------------------------------------------
                         slack                                 23.910    

Slack (MET) :             24.014ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.957ns  (logic 0.437ns (45.679%)  route 0.520ns (54.321%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y29                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X78Y29         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.520     0.957    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X78Y31         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X78Y31         FDRE (Setup_fdre_C_D)       -0.029    24.971    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 24.014    

Slack (MET) :             24.034ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.895ns  (logic 0.437ns (48.849%)  route 0.458ns (51.151%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y36                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/C
    SLICE_X74Y36         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[10]/Q
                         net (fo=1, routed)           0.458     0.895    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[10]
    SLICE_X75Y36         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X75Y36         FDRE (Setup_fdre_C_D)       -0.071    24.929    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][10]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.895    
  -------------------------------------------------------------------
                         slack                                 24.034    

Slack (MET) :             24.035ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.930ns  (logic 0.437ns (46.966%)  route 0.493ns (53.034%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y39                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X74Y39         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.493     0.930    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[7]
    SLICE_X75Y39         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X75Y39         FDRE (Setup_fdre_C_D)       -0.035    24.965    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                         24.965    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 24.035    

Slack (MET) :             24.036ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.768ns  (logic 0.402ns (52.337%)  route 0.366ns (47.663%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y29                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X78Y29         FDRE (Prop_fdre_C_Q)         0.402     0.402 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.366     0.768    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X79Y29         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)       -0.196    24.804    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         24.804    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                 24.036    

Slack (MET) :             24.045ns  (required time - arrival time)
  Source:                 Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.884ns  (logic 0.437ns (49.419%)  route 0.447ns (50.581%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y29                                      0.000     0.000 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X78Y29         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.447     0.884    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X79Y29         FDRE                                         r  Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X79Y29         FDRE (Setup_fdre_C_D)       -0.071    24.929    Command/CommandFifo32Depth/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.929    
                         arrival time                          -0.884    
  -------------------------------------------------------------------
                         slack                                 24.045    

Slack (MET) :             24.083ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.888ns  (logic 0.384ns (43.240%)  route 0.504ns (56.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y35                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X77Y35         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.504     0.888    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X76Y34         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X76Y34         FDRE (Setup_fdre_C_D)       -0.029    24.971    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.888    
  -------------------------------------------------------------------
                         slack                                 24.083    

Slack (MET) :             24.083ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.848ns  (logic 0.384ns (45.283%)  route 0.464ns (54.717%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y35                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X77Y35         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.464     0.848    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[6]
    SLICE_X79Y34         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X79Y34         FDRE (Setup_fdre_C_D)       -0.069    24.931    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                 24.083    

Slack (MET) :             24.096ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Mmcm40M'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (MaxDelay Path 25.000ns)
  Data Path Delay:        0.875ns  (logic 0.384ns (43.893%)  route 0.491ns (56.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 25.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y33                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X77Y33         FDRE (Prop_fdre_C_Q)         0.384     0.384 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.491     0.875    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X78Y34         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   25.000    25.000    
    SLICE_X78Y34         FDRE (Setup_fdre_C_D)       -0.029    24.971    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         24.971    
                         arrival time                          -0.875    
  -------------------------------------------------------------------
                         slack                                 24.096    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 Command/ExternalAdcStartStop/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             CLKOUT
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.186ns (30.202%)  route 0.430ns (69.798%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.074ns
    Source Clock Delay      (SCD):    1.903ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.636     1.903    Command/ExternalAdcStartStop/Clk
    SLICE_X37Y40         FDCE                                         r  Command/ExternalAdcStartStop/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDCE (Prop_fdce_C_Q)         0.141     2.044 r  Command/ExternalAdcStartStop/CommandOut_reg[0]/Q
                         net (fo=6, routed)           0.430     2.473    Acquisition/CommandAdcStartStop
    SLICE_X31Y33         LUT5 (Prop_lut5_I3_O)        0.045     2.518 r  Acquisition/OutUsbStartStop_INST_0/O
                         net (fo=3, routed)           0.000     2.518    usb_cy7c68013A/Acq_Start_Stop
    SLICE_X31Y33         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.905     2.074    usb_cy7c68013A/IFCLK
    SLICE_X31Y33         FDRE                                         r  usb_cy7c68013A/Acq_Start_Stop_sync1_reg/C
                         clock pessimism              0.000     2.074    
                         clock uncertainty            0.195     2.268    
    SLICE_X31Y33         FDRE (Hold_fdre_C_D)         0.092     2.360    usb_cy7c68013A/Acq_Start_Stop_sync1_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        0.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.043ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.496ns  (required time - arrival time)
  Source:                 Command/TriggerCoincidenceSet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        4.367ns  (logic 0.890ns (20.381%)  route 3.477ns (79.619%))
  Logic Levels:           3  (BUFG=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 35.367 - 30.000 ) 
    Source Clock Delay      (SCD):    5.448ns = ( 30.448 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.362    30.448    Command/TriggerCoincidenceSet/Clk
    SLICE_X52Y67         FDCE                                         r  Command/TriggerCoincidenceSet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y67         FDCE (Prop_fdce_C_Q)         0.379    30.827 r  Command/TriggerCoincidenceSet/CommandOut_reg[0]/Q
                         net (fo=2, routed)           0.485    31.312    TriggerSwitcher/TriggerCoincidence[0]
    SLICE_X52Y67         LUT6 (Prop_lut6_I3_O)        0.105    31.417 r  TriggerSwitcher/BUFG_TRIGGER_i_2/O
                         net (fo=1, routed)           0.000    31.417    TriggerSwitcher/BUFG_TRIGGER_i_2_n_0
    SLICE_X52Y67         MUXF7 (Prop_muxf7_I0_O)      0.178    31.595 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           1.253    32.848    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.228    33.076 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=1, routed)           1.739    34.815    CommonControlSignalGenerator/HoldGen/D[0]
    SLICE_X2Y12          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.483    35.367    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y12          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism              0.131    35.498    
                         clock uncertainty           -0.185    35.313    
    SLICE_X2Y12          FDCE (Setup_fdce_C_D)       -0.002    35.311    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         35.311    
                         arrival time                         -34.815    
  -------------------------------------------------------------------
                         slack                                  0.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.043ns  (arrival time - required time)
  Source:                 Command/TriggerCoincidenceSet/CommandOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Mmcm100M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.722ns  (logic 0.315ns (18.288%)  route 1.407ns (81.712%))
  Logic Levels:           2  (BUFG=1 MUXF7=1)
  Clock Path Skew:        0.431ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.560     1.826    Command/TriggerCoincidenceSet/Clk
    SLICE_X52Y65         FDCE                                         r  Command/TriggerCoincidenceSet/CommandOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y65         FDCE (Prop_fdce_C_Q)         0.141     1.967 r  Command/TriggerCoincidenceSet/CommandOut_reg[3]/Q
                         net (fo=1, routed)           0.122     2.089    TriggerSwitcher/TriggerCoincidence[3]
    SLICE_X52Y67         MUXF7 (Prop_muxf7_S_O)       0.085     2.174 r  TriggerSwitcher/BUFG_TRIGGER_i_1/O
                         net (fo=1, routed)           0.564     2.737    TriggerSwitcher/TriggerSelected
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.089     2.826 r  TriggerSwitcher/BUFG_TRIGGER/O
                         net (fo=1, routed)           0.722     3.549    CommonControlSignalGenerator/HoldGen/D[0]
    SLICE_X2Y12          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.943     2.488    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X2Y12          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]/C
                         clock pessimism             -0.231     2.257    
                         clock uncertainty            0.185     2.441    
    SLICE_X2Y12          FDCE (Hold_fdce_C_D)         0.064     2.505    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           3.549    
  -------------------------------------------------------------------
                         slack                                  1.043    





---------------------------------------------------------------------------------------------------
From Clock:  CLKOUT
  To Clock:  Mmcm40M

Setup :            5  Failing Endpoints,  Worst Slack       -0.314ns,  Total Violation       -1.011ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.314ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.250ns  (logic 0.379ns (30.327%)  route 0.871ns (69.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.282ns = ( 80.282 - 75.000 ) 
    Source Clock Delay      (SCD):    6.189ns = ( 79.105 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       2.076    78.207    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.105    78.312 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.794    79.105    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.379    79.484 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.871    80.355    u_ila_0/inst/ila_core_inst/TRIGGER_I[98]
    SLICE_X62Y35         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.398    80.282    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y35         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/CLK
                         clock pessimism              0.000    80.282    
                         clock uncertainty           -0.195    80.087    
    SLICE_X62Y35         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    80.041    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8
  -------------------------------------------------------------------
                         required time                         80.041    
                         arrival time                         -80.355    
  -------------------------------------------------------------------
                         slack                                 -0.314    

Slack (VIOLATED) :        -0.305ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.332ns  (logic 0.484ns (36.337%)  route 0.848ns (63.663%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.295ns = ( 80.295 - 75.000 ) 
    Source Clock Delay      (SCD):    6.189ns = ( 79.105 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       2.076    78.207    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.105    78.312 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.794    79.105    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.379    79.484 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.848    80.332    MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.105    80.437 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    80.437    MicrorocChain4/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X27Y36         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.411    80.295    MicrorocChain4/MicrorocDaq/Clk
    SLICE_X27Y36         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.295    
                         clock uncertainty           -0.195    80.100    
    SLICE_X27Y36         FDPE (Setup_fdpe_C_D)        0.032    80.132    MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.132    
                         arrival time                         -80.437    
  -------------------------------------------------------------------
                         slack                                 -0.305    

Slack (VIOLATED) :        -0.173ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.198ns  (logic 0.484ns (40.395%)  route 0.714ns (59.605%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.296ns = ( 80.296 - 75.000 ) 
    Source Clock Delay      (SCD):    6.189ns = ( 79.105 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       2.076    78.207    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.105    78.312 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.794    79.105    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.379    79.484 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.714    80.199    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.105    80.304 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    80.304    MicrorocChain3/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X27Y37         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.412    80.296    MicrorocChain3/MicrorocDaq/Clk
    SLICE_X27Y37         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.296    
                         clock uncertainty           -0.195    80.101    
    SLICE_X27Y37         FDPE (Setup_fdpe_C_D)        0.030    80.131    MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.131    
                         arrival time                         -80.304    
  -------------------------------------------------------------------
                         slack                                 -0.173    

Slack (VIOLATED) :        -0.165ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.188ns  (logic 0.484ns (40.735%)  route 0.704ns (59.265%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 80.294 - 75.000 ) 
    Source Clock Delay      (SCD):    6.189ns = ( 79.105 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       2.076    78.207    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.105    78.312 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.794    79.105    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.379    79.484 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.704    80.189    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.105    80.294 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    80.294    MicrorocChain2/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X33Y40         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.410    80.294    MicrorocChain2/MicrorocDaq/Clk
    SLICE_X33Y40         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.294    
                         clock uncertainty           -0.195    80.099    
    SLICE_X33Y40         FDPE (Setup_fdpe_C_D)        0.030    80.129    MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.129    
                         arrival time                         -80.294    
  -------------------------------------------------------------------
                         slack                                 -0.165    

Slack (VIOLATED) :        -0.054ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.010ns  (logic 0.379ns (37.515%)  route 0.631ns (62.485%))
  Logic Levels:           0  
  Clock Path Skew:        -0.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.281ns = ( 80.281 - 75.000 ) 
    Source Clock Delay      (SCD):    6.189ns = ( 79.105 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       2.076    78.207    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.105    78.312 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.794    79.105    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.379    79.484 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.631    80.116    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X55Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.397    80.281    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000    80.281    
                         clock uncertainty           -0.195    80.086    
    SLICE_X55Y46         FDRE (Setup_fdre_C_D)       -0.024    80.062    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         80.062    
                         arrival time                         -80.116    
  -------------------------------------------------------------------
                         slack                                 -0.054    

Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        0.970ns  (logic 0.484ns (49.894%)  route 0.486ns (50.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.905ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.285ns = ( 80.285 - 75.000 ) 
    Source Clock Delay      (SCD):    6.189ns = ( 79.105 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       2.076    78.207    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.105    78.312 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.794    79.105    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.379    79.484 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.486    79.970    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X47Y35         LUT2 (Prop_lut2_I0_O)        0.105    80.075 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000    80.075    MicrorocChain1/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X47Y35         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.401    80.285    MicrorocChain1/MicrorocDaq/Clk
    SLICE_X47Y35         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000    80.285    
                         clock uncertainty           -0.195    80.090    
    SLICE_X47Y35         FDPE (Setup_fdpe_C_D)        0.033    80.123    MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         80.123    
                         arrival time                         -80.076    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             19.769ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.866ns  (logic 0.402ns (46.396%)  route 0.464ns (53.604%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/C
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.402     0.402 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[12]/Q
                         net (fo=1, routed)           0.464     0.866    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[12]
    SLICE_X79Y37         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X79Y37         FDRE (Setup_fdre_C_D)       -0.198    20.635    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][12]
  -------------------------------------------------------------------
                         required time                         20.635    
                         arrival time                          -0.866    
  -------------------------------------------------------------------
                         slack                                 19.769    

Slack (MET) :             19.831ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.933ns  (logic 0.437ns (46.835%)  route 0.496ns (53.165%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.496     0.933    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X79Y37         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X79Y37         FDRE (Setup_fdre_C_D)       -0.069    20.764    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                 19.831    

Slack (MET) :             19.845ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.917ns  (logic 0.437ns (47.640%)  route 0.480ns (52.360%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.480     0.917    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X77Y35         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X77Y35         FDRE (Setup_fdre_C_D)       -0.071    20.762    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         20.762    
                         arrival time                          -0.917    
  -------------------------------------------------------------------
                         slack                                 19.845    

Slack (MET) :             19.862ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (falling edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (MaxDelay Path 20.833ns)
  Data Path Delay:        0.902ns  (logic 0.437ns (48.453%)  route 0.465ns (51.547%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.833ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y37                                      0.000     0.000 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X78Y37         FDRE (Prop_fdre_C_Q)         0.437     0.437 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.465     0.902    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X79Y40         FDRE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.833    20.833    
    SLICE_X79Y40         FDRE (Setup_fdre_C_D)       -0.069    20.764    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         20.764    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 19.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.922%)  route 0.228ns (55.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 20802.445 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.255ns = ( 20804.004 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.860 20803.535    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.045 20803.580 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.426 20804.006    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.141 20804.146 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.228 20804.375    MicrorocChain1/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X47Y35         LUT2 (Prop_lut2_I0_O)        0.045 20804.420 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.420    MicrorocChain1/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X47Y35         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.902 20802.445    MicrorocChain1/MicrorocDaq/Clk
    SLICE_X47Y35         FDPE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.445    
                         clock uncertainty            0.195 20802.641    
    SLICE_X47Y35         FDPE (Hold_fdpe_C_D)         0.092 20802.732    MicrorocChain1/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.732    
                         arrival time                       20804.418    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.748ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.437%)  route 0.322ns (69.563%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 20802.447 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.255ns = ( 20804.004 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.860 20803.535    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.045 20803.580 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.426 20804.006    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.141 20804.146 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.322 20804.469    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X55Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.904 20802.447    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y46         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.000 20802.447    
                         clock uncertainty            0.195 20802.643    
    SLICE_X55Y46         FDRE (Hold_fdre_C_D)         0.078 20802.721    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[52].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                      -20802.719    
                         arrival time                       20804.467    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.826ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.561ns  (logic 0.186ns (33.145%)  route 0.375ns (66.855%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 20802.453 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.255ns = ( 20804.004 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.860 20803.535    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.045 20803.580 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.426 20804.006    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.141 20804.146 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.375 20804.521    MicrorocChain2/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X33Y40         LUT2 (Prop_lut2_I0_O)        0.045 20804.566 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.566    MicrorocChain2/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X33Y40         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.911 20802.453    MicrorocChain2/MicrorocDaq/Clk
    SLICE_X33Y40         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.453    
                         clock uncertainty            0.195 20802.648    
    SLICE_X33Y40         FDPE (Hold_fdpe_C_D)         0.091 20802.740    MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.740    
                         arrival time                       20804.566    
  -------------------------------------------------------------------
                         slack                                  1.826    

Slack (MET) :             1.833ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.736%)  route 0.382ns (67.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns = ( 20802.453 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.255ns = ( 20804.004 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.860 20803.535    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.045 20803.580 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.426 20804.006    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.141 20804.146 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.382 20804.529    MicrorocChain3/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X27Y37         LUT2 (Prop_lut2_I0_O)        0.045 20804.574 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.574    MicrorocChain3/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X27Y37         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.911 20802.453    MicrorocChain3/MicrorocDaq/Clk
    SLICE_X27Y37         FDPE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.453    
                         clock uncertainty            0.195 20802.648    
    SLICE_X27Y37         FDPE (Hold_fdpe_C_D)         0.091 20802.740    MicrorocChain3/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.740    
                         arrival time                       20804.572    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.902ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.200%)  route 0.451ns (70.800%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 20802.453 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.255ns = ( 20804.004 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.860 20803.535    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.045 20803.580 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.426 20804.006    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.141 20804.146 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.451 20804.598    MicrorocChain4/MicrorocDaq/SlaveDaqControl/ExternalFifoEmpty
    SLICE_X27Y36         LUT2 (Prop_lut2_I0_O)        0.045 20804.643 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/SlaveDaq_ResetUsbStart_n_inv_i_1/O
                         net (fo=1, routed)           0.000 20804.643    MicrorocChain4/MicrorocDaq/SlaveDaqControl_n_24
    SLICE_X27Y36         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.910 20802.453    MicrorocChain4/MicrorocDaq/Clk
    SLICE_X27Y36         FDPE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.000 20802.453    
                         clock uncertainty            0.195 20802.648    
    SLICE_X27Y36         FDPE (Hold_fdpe_C_D)         0.092 20802.740    MicrorocChain4/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                      -20802.740    
                         arrival time                       20804.643    
  -------------------------------------------------------------------
                         slack                                  1.902    

Slack (MET) :             1.905ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.180%)  route 0.495ns (77.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 20802.447 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.255ns = ( 20804.004 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.860 20803.535    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.045 20803.580 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.426 20804.006    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.141 20804.146 r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.495 20804.641    u_ila_0/inst/ila_core_inst/TRIGGER_I[98]
    SLICE_X62Y35         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.904 20802.447    u_ila_0/inst/ila_core_inst/out
    SLICE_X62Y35         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8/CLK
                         clock pessimism              0.000 20802.447    
                         clock uncertainty            0.195 20802.643    
    SLICE_X62Y35         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094 20802.736    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][98]_srl8
  -------------------------------------------------------------------
                         required time                      -20802.736    
                         arrival time                       20804.641    
  -------------------------------------------------------------------
                         slack                                  1.905    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm100M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack        0.841ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 TriggerSwitcher/InternalTrigger2_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        3.903ns  (logic 0.565ns (14.475%)  route 3.338ns (85.525%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.280ns = ( 30.280 - 25.000 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.359    25.445    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/InternalTrigger2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.379    25.824 r  TriggerSwitcher/InternalTrigger2_reg/Q
                         net (fo=2, routed)           0.521    26.345    TriggerSwitcher/InternalTrigger2
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105    26.450 r  TriggerSwitcher/BUFG_TRIGGER_OR_i_1/O
                         net (fo=1, routed)           1.164    27.614    TriggerSwitcher/TriggerOrInternal
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    27.695 r  TriggerSwitcher/BUFG_TRIGGER_OR/O
                         net (fo=3, routed)           1.653    29.349    u_ila_0/inst/ila_core_inst/TRIGGER_I[108]
    SLICE_X60Y36         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.396    30.280    u_ila_0/inst/ila_core_inst/out
    SLICE_X60Y36         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
                         clock pessimism              0.131    30.411    
                         clock uncertainty           -0.185    30.226    
    SLICE_X60Y36         SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    30.189    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8
  -------------------------------------------------------------------
                         required time                         30.189    
                         arrival time                         -29.349    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.853ns  (required time - arrival time)
  Source:                 TriggerSwitcher/InternalTrigger2_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        3.908ns  (logic 0.565ns (14.456%)  route 3.343ns (85.544%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 30.287 - 25.000 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.359    25.445    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/InternalTrigger2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.379    25.824 r  TriggerSwitcher/InternalTrigger2_reg/Q
                         net (fo=2, routed)           0.521    26.345    TriggerSwitcher/InternalTrigger2
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105    26.450 r  TriggerSwitcher/BUFG_TRIGGER_OR_i_1/O
                         net (fo=1, routed)           1.164    27.614    TriggerSwitcher/TriggerOrInternal
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    27.695 r  TriggerSwitcher/BUFG_TRIGGER_OR/O
                         net (fo=3, routed)           1.658    29.354    CommonControlSignalGenerator/ExternalRazGen/TriggerIn_Debug
    SLICE_X41Y34         FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.403    30.287    CommonControlSignalGenerator/ExternalRazGen/Clk
    SLICE_X41Y34         FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/C
                         clock pessimism              0.131    30.418    
                         clock uncertainty           -0.185    30.233    
    SLICE_X41Y34         FDCE (Setup_fdce_C_D)       -0.027    30.206    CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg
  -------------------------------------------------------------------
                         required time                         30.206    
                         arrival time                         -29.354    
  -------------------------------------------------------------------
                         slack                                  0.853    

Slack (MET) :             0.865ns  (required time - arrival time)
  Source:                 TriggerSwitcher/InternalTrigger2_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        3.754ns  (logic 0.565ns (15.050%)  route 3.189ns (84.950%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns = ( 30.142 - 25.000 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.359    25.445    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/InternalTrigger2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.379    25.824 r  TriggerSwitcher/InternalTrigger2_reg/Q
                         net (fo=2, routed)           0.521    26.345    TriggerSwitcher/InternalTrigger2
    SLICE_X53Y71         LUT3 (Prop_lut3_I0_O)        0.105    26.450 r  TriggerSwitcher/BUFG_TRIGGER_OR_i_1/O
                         net (fo=1, routed)           1.164    27.614    TriggerSwitcher/TriggerOrInternal
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    27.695 r  TriggerSwitcher/BUFG_TRIGGER_OR/O
                         net (fo=3, routed)           1.504    29.199    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X43Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.258    30.142    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.131    30.273    
                         clock uncertainty           -0.185    30.088    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)       -0.024    30.064    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         30.064    
                         arrival time                         -29.199    
  -------------------------------------------------------------------
                         slack                                  0.865    

Slack (MET) :             2.054ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.692ns  (logic 0.590ns (21.913%)  route 2.102ns (78.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.292ns = ( 30.292 - 25.000 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.359    25.445    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.348    25.793 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.669    27.462    MicrorocChain1/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X19Y32         LUT2 (Prop_lut2_I0_O)        0.242    27.704 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.433    28.138    MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X19Y30         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.408    30.292    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X19Y30         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.423    
                         clock uncertainty           -0.185    30.238    
    SLICE_X19Y30         FDCE (Setup_fdce_C_D)       -0.047    30.191    MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.191    
                         arrival time                         -28.138    
  -------------------------------------------------------------------
                         slack                                  2.054    

Slack (MET) :             2.072ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.682ns  (logic 0.590ns (22.000%)  route 2.092ns (78.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 30.300 - 25.000 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.359    25.445    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.348    25.793 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.663    27.456    MicrorocChain3/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X22Y40         LUT2 (Prop_lut2_I0_O)        0.242    27.698 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.429    28.127    MicrorocChain3/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X18Y40         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.416    30.300    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X18Y40         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.431    
                         clock uncertainty           -0.185    30.246    
    SLICE_X18Y40         FDCE (Setup_fdce_C_D)       -0.047    30.199    MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.199    
                         arrival time                         -28.127    
  -------------------------------------------------------------------
                         slack                                  2.072    

Slack (MET) :             2.091ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.662ns  (logic 0.590ns (22.168%)  route 2.072ns (77.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.298ns = ( 30.298 - 25.000 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.359    25.445    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.348    25.793 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.643    27.436    MicrorocChain4/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X21Y40         LUT2 (Prop_lut2_I0_O)        0.242    27.678 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.429    28.107    MicrorocChain4/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X21Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.414    30.298    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X21Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.429    
                         clock uncertainty           -0.185    30.244    
    SLICE_X21Y39         FDCE (Setup_fdce_C_D)       -0.047    30.197    MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.197    
                         arrival time                         -28.107    
  -------------------------------------------------------------------
                         slack                                  2.091    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm40M rise@25.000ns - Mmcm100M rise@20.000ns)
  Data Path Delay:        2.618ns  (logic 0.590ns (22.533%)  route 2.028ns (77.467%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.301ns = ( 30.301 - 25.000 ) 
    Source Clock Delay      (SCD):    5.445ns = ( 25.445 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                     20.000    20.000 r  
    K4                                                0.000    20.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    20.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    21.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    22.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077    22.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.449    24.005    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.081    24.086 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.359    25.445    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.348    25.793 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           1.469    27.262    MicrorocChain2/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.242    27.504 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.559    28.064    MicrorocChain2/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X8Y45          FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.417    30.301    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X8Y45          FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism              0.131    30.432    
                         clock uncertainty           -0.185    30.247    
    SLICE_X8Y45          FDCE (Setup_fdce_C_D)       -0.004    30.243    MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         30.243    
                         arrival time                         -28.064    
  -------------------------------------------------------------------
                         slack                                  2.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.219ns  (logic 0.227ns (18.615%)  route 0.992ns (81.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.461ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.555     1.821    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.128     1.949 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.708     2.657    MicrorocChain2/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X19Y45         LUT2 (Prop_lut2_I0_O)        0.099     2.756 r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.284     3.040    MicrorocChain2/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X8Y45          FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.916     2.461    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X8Y45          FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.230    
                         clock uncertainty            0.185     2.414    
    SLICE_X8Y45          FDCE (Hold_fdce_C_D)         0.060     2.474    MicrorocChain2/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           3.040    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.580ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.227ns (18.284%)  route 1.015ns (81.716%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.459ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.555     1.821    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.128     1.949 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.815     2.764    MicrorocChain4/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X21Y40         LUT2 (Prop_lut2_I0_O)        0.099     2.863 r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.200     3.063    MicrorocChain4/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X21Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.914     2.459    MicrorocChain4/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X21Y39         FDCE                                         r  MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.228    
                         clock uncertainty            0.185     2.412    
    SLICE_X21Y39         FDCE (Hold_fdce_C_D)         0.070     2.482    MicrorocChain4/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.227ns (18.235%)  route 1.018ns (81.765%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.460ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.555     1.821    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.128     1.949 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.812     2.761    MicrorocChain3/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X22Y40         LUT2 (Prop_lut2_I0_O)        0.099     2.860 r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.206     3.066    MicrorocChain3/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X18Y40         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.915     2.460    MicrorocChain3/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X18Y40         FDCE                                         r  MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.229    
                         clock uncertainty            0.185     2.413    
    SLICE_X18Y40         FDCE (Hold_fdce_C_D)         0.070     2.483    MicrorocChain3/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.483    
                         arrival time                           3.066    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 TriggerSwitcher/TriggerExternal_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.276ns  (logic 0.227ns (17.783%)  route 1.049ns (82.217%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.399ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.451ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.555     1.821    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/TriggerExternal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.128     1.949 r  TriggerSwitcher/TriggerExternal_reg/Q
                         net (fo=5, routed)           0.824     2.773    MicrorocChain1/MicrorocDaq/SlaveDaqControl/lopt
    SLICE_X19Y32         LUT2 (Prop_lut2_I0_O)        0.099     2.872 r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_i_1/O
                         net (fo=27, routed)          0.225     3.098    MicrorocChain1/MicrorocDaq/SlaveDaqControl/SingleStart
    SLICE_X19Y30         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.906     2.451    MicrorocChain1/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X19Y30         FDCE                                         r  MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg/C
                         clock pessimism             -0.231     2.220    
                         clock uncertainty            0.185     2.404    
    SLICE_X19Y30         FDCE (Hold_fdce_C_D)         0.070     2.474    MicrorocChain1/MicrorocDaq/SlaveDaqControl/AcqStart_r1_reg
  -------------------------------------------------------------------
                         required time                         -2.474    
                         arrival time                           3.098    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.877ns  (arrival time - required time)
  Source:                 TriggerSwitcher/InternalTrigger1_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.574ns  (logic 0.212ns (13.472%)  route 1.362ns (86.528%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.555     1.821    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/InternalTrigger1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.141     1.962 r  TriggerSwitcher/InternalTrigger1_reg/Q
                         net (fo=2, routed)           0.119     2.081    TriggerSwitcher/InternalTrigger1
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.045     2.126 r  TriggerSwitcher/BUFG_TRIGGER_OR_i_1/O
                         net (fo=1, routed)           0.559     2.685    TriggerSwitcher/TriggerOrInternal
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.711 r  TriggerSwitcher/BUFG_TRIGGER_OR/O
                         net (fo=3, routed)           0.683     3.395    u_ila_0/inst/ila_core_inst/TRIGGER_I[108]
    SLICE_X60Y36         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.902     2.447    u_ila_0/inst/ila_core_inst/out
    SLICE_X60Y36         SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8/CLK
                         clock pessimism             -0.231     2.216    
                         clock uncertainty            0.185     2.400    
    SLICE_X60Y36         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.517    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][108]_srl8
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           3.395    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.918ns  (arrival time - required time)
  Source:                 TriggerSwitcher/InternalTrigger1_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.576ns  (logic 0.212ns (13.455%)  route 1.364ns (86.545%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.555     1.821    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/InternalTrigger1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.141     1.962 r  TriggerSwitcher/InternalTrigger1_reg/Q
                         net (fo=2, routed)           0.119     2.081    TriggerSwitcher/InternalTrigger1
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.045     2.126 r  TriggerSwitcher/BUFG_TRIGGER_OR_i_1/O
                         net (fo=1, routed)           0.559     2.685    TriggerSwitcher/TriggerOrInternal
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.711 r  TriggerSwitcher/BUFG_TRIGGER_OR/O
                         net (fo=3, routed)           0.685     3.397    CommonControlSignalGenerator/ExternalRazGen/TriggerIn_Debug
    SLICE_X41Y34         FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.904     2.449    CommonControlSignalGenerator/ExternalRazGen/Clk
    SLICE_X41Y34         FDCE                                         r  CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.185     2.402    
    SLICE_X41Y34         FDCE (Hold_fdce_C_D)         0.076     2.478    CommonControlSignalGenerator/ExternalRazGen/TriggerIn1_reg
  -------------------------------------------------------------------
                         required time                         -2.478    
                         arrival time                           3.397    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 TriggerSwitcher/InternalTrigger1_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm100M rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.212ns (14.105%)  route 1.291ns (85.895%))
  Logic Levels:           2  (BUFG=1 LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.821ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.555     1.821    TriggerSwitcher/SyncClk
    SLICE_X52Y70         FDCE                                         r  TriggerSwitcher/InternalTrigger1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y70         FDCE (Prop_fdce_C_Q)         0.141     1.962 r  TriggerSwitcher/InternalTrigger1_reg/Q
                         net (fo=2, routed)           0.119     2.081    TriggerSwitcher/InternalTrigger1
    SLICE_X53Y71         LUT3 (Prop_lut3_I1_O)        0.045     2.126 r  TriggerSwitcher/BUFG_TRIGGER_OR_i_1/O
                         net (fo=1, routed)           0.559     2.685    TriggerSwitcher/TriggerOrInternal
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.711 r  TriggerSwitcher/BUFG_TRIGGER_OR/O
                         net (fo=3, routed)           0.613     3.324    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X43Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.825     2.370    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X43Y72         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.231     2.139    
                         clock uncertainty            0.185     2.323    
    SLICE_X43Y72         FDRE (Hold_fdre_C_D)         0.078     2.401    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[92].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           3.324    
  -------------------------------------------------------------------
                         slack                                  0.923    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm5M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack       21.940ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.940ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.624ns  (logic 0.433ns (16.500%)  route 2.191ns (83.500%))
  Logic Levels:           0  
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 30.279 - 25.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.528     5.614    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X8Y15          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.433     6.047 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           2.191     8.239    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.395    30.279    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.131    30.410    
                         clock uncertainty           -0.205    30.206    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)       -0.027    30.179    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         30.179    
                         arrival time                          -8.239    
  -------------------------------------------------------------------
                         slack                                 21.940    

Slack (MET) :             21.973ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.538ns (20.263%)  route 2.117ns (79.737%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.286ns = ( 30.286 - 25.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.528     5.614    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X8Y15          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.433     6.047 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           2.117     8.164    ConfigurationSelect/MicrorocParameterLoadDone_Input[3]
    SLICE_X28Y29         LUT6 (Prop_lut6_I0_O)        0.105     8.269 r  ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1/O
                         net (fo=1, routed)           0.000     8.269    ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1_n_0
    SLICE_X28Y29         FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.402    30.286    ConfigurationSelect/Clk
    SLICE_X28Y29         FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/C
                         clock pessimism              0.131    30.417    
                         clock uncertainty           -0.205    30.213    
    SLICE_X28Y29         FDCE (Setup_fdce_C_D)        0.030    30.243    ConfigurationSelect/MicrorocParameterLoadDone_Output_reg
  -------------------------------------------------------------------
                         required time                         30.243    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                 21.973    

Slack (MET) :             22.293ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.379ns (17.388%)  route 1.801ns (82.612%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 30.279 - 25.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.603     5.689    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y6           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDCE (Prop_fdce_C_Q)         0.379     6.068 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           1.801     7.869    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.395    30.279    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.131    30.410    
                         clock uncertainty           -0.205    30.206    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)       -0.044    30.162    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         30.162    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                 22.293    

Slack (MET) :             22.369ns  (required time - arrival time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 0.433ns (19.650%)  route 1.771ns (80.350%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 30.297 - 25.000 ) 
    Source Clock Delay      (SCD):    5.614ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.528     5.614    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X8Y15          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.433     6.047 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           1.771     7.818    u_ila_0/inst/ila_core_inst/TRIGGER_I[76]
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.413    30.297    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/CLK
                         clock pessimism              0.131    30.428    
                         clock uncertainty           -0.205    30.224    
    SLICE_X8Y36          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.037    30.187    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8
  -------------------------------------------------------------------
                         required time                         30.187    
                         arrival time                          -7.818    
  -------------------------------------------------------------------
                         slack                                 22.369    

Slack (MET) :             22.431ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        2.118ns  (logic 0.379ns (17.897%)  route 1.739ns (82.103%))
  Logic Levels:           0  
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 30.297 - 25.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.535     5.621    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X23Y1          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.379     6.000 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           1.739     7.739    u_ila_0/inst/ila_core_inst/TRIGGER_I[73]
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.413    30.297    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/CLK
                         clock pessimism              0.131    30.428    
                         clock uncertainty           -0.205    30.224    
    SLICE_X8Y36          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.054    30.170    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8
  -------------------------------------------------------------------
                         required time                         30.170    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                 22.431    

Slack (MET) :             22.750ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 0.379ns (21.595%)  route 1.376ns (78.405%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.290ns = ( 30.290 - 25.000 ) 
    Source Clock Delay      (SCD):    5.687ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.601     5.687    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X5Y10          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.379     6.066 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           1.376     7.442    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[2]
    SLICE_X27Y30         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.406    30.290    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X27Y30         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.131    30.421    
                         clock uncertainty           -0.205    30.217    
    SLICE_X27Y30         FDRE (Setup_fdre_C_D)       -0.024    30.193    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         30.193    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                 22.750    

Slack (MET) :             22.774ns  (required time - arrival time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.720ns  (logic 0.379ns (22.031%)  route 1.341ns (77.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 30.297 - 25.000 ) 
    Source Clock Delay      (SCD):    5.687ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.601     5.687    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X5Y10          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.379     6.066 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           1.341     7.408    u_ila_0/inst/ila_core_inst/TRIGGER_I[75]
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.413    30.297    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/CLK
                         clock pessimism              0.131    30.428    
                         clock uncertainty           -0.205    30.224    
    SLICE_X8Y36          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.042    30.182    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8
  -------------------------------------------------------------------
                         required time                         30.182    
                         arrival time                          -7.408    
  -------------------------------------------------------------------
                         slack                                 22.774    

Slack (MET) :             22.841ns  (required time - arrival time)
  Source:                 Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.837ns  (logic 0.484ns (26.342%)  route 1.353ns (73.658%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 30.287 - 25.000 ) 
    Source Clock Delay      (SCD):    5.607ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.521     5.607    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDCE (Prop_fdce_C_Q)         0.379     5.986 r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           1.353     7.340    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk_1K_reg
    SLICE_X70Y38         LUT3 (Prop_lut3_I0_O)        0.105     7.445 r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=1, routed)           0.000     7.445    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_Gen
    SLICE_X70Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.403    30.287    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X70Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism              0.131    30.418    
                         clock uncertainty           -0.205    30.214    
    SLICE_X70Y38         FDCE (Setup_fdce_C_D)        0.072    30.286    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         30.286    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                 22.841    

Slack (MET) :             22.871ns  (required time - arrival time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.681ns  (logic 0.379ns (22.546%)  route 1.302ns (77.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.211ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.279ns = ( 30.279 - 25.000 ) 
    Source Clock Delay      (SCD):    5.621ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.535     5.621    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X23Y1          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.379     6.000 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           1.302     7.302    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.395    30.279    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism              0.131    30.410    
                         clock uncertainty           -0.205    30.206    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)       -0.032    30.174    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         30.174    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                 22.871    

Slack (MET) :             23.084ns  (required time - arrival time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.405ns  (logic 0.379ns (26.982%)  route 1.026ns (73.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.297ns = ( 30.297 - 25.000 ) 
    Source Clock Delay      (SCD):    5.689ns
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.603     5.689    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y6           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDCE (Prop_fdce_C_Q)         0.379     6.068 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           1.026     7.094    u_ila_0/inst/ila_core_inst/TRIGGER_I[74]
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.413    30.297    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/CLK
                         clock pessimism              0.131    30.428    
                         clock uncertainty           -0.205    30.224    
    SLICE_X8Y36          SRL16E (Setup_srl16e_CLK_D)
                                                     -0.046    30.178    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8
  -------------------------------------------------------------------
                         required time                         30.178    
                         arrival time                          -7.094    
  -------------------------------------------------------------------
                         slack                                 23.084    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.690ns  (logic 0.141ns (20.446%)  route 0.549ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.669     1.936    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y6           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDCE (Prop_fdce_C_Q)         0.141     2.077 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           0.549     2.625    u_ila_0/inst/ila_core_inst/TRIGGER_I[74]
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.911     2.456    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/CLK
                         clock pessimism             -0.231     2.225    
                         clock uncertainty            0.205     2.429    
    SLICE_X8Y36          SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     2.523    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8
  -------------------------------------------------------------------
                         required time                         -2.523    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.802ns  (logic 0.186ns (23.181%)  route 0.616ns (76.819%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.632     1.899    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y38         FDCE (Prop_fdce_C_Q)         0.141     2.040 r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/Q
                         net (fo=2, routed)           0.616     2.656    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk_1K_reg
    SLICE_X70Y38         LUT3 (Prop_lut3_I0_O)        0.045     2.701 r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_i_1/O
                         net (fo=1, routed)           0.000     2.701    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_Gen
    SLICE_X70Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.908     2.453    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/Clk
    SLICE_X70Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg/C
                         clock pessimism             -0.231     2.222    
                         clock uncertainty            0.205     2.426    
    SLICE_X70Y38         FDCE (Hold_fdce_C_D)         0.120     2.546    Acquisition/MicrorocSCurveTest/SC_test_single/Trigger0/CLK_EXT_reg1_reg
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.141ns (17.237%)  route 0.677ns (82.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.641     1.908    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X23Y1          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.141     2.049 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           0.677     2.726    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[0]
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.895     2.440    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.231     2.209    
                         clock uncertainty            0.205     2.413    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.075     2.488    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.488    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.141ns (16.466%)  route 0.715ns (83.534%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.667     1.934    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X5Y10          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     2.075 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           0.715     2.790    u_ila_0/inst/ila_core_inst/TRIGGER_I[75]
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.911     2.456    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8/CLK
                         clock pessimism             -0.231     2.225    
                         clock uncertainty            0.205     2.429    
    SLICE_X8Y36          SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     2.537    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][75]_srl8
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.790    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        0.879ns  (logic 0.141ns (16.040%)  route 0.738ns (83.960%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.667     1.934    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X5Y10          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     2.075 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           0.738     2.813    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[2]
    SLICE_X27Y30         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.905     2.450    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X27Y30         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism             -0.231     2.219    
                         clock uncertainty            0.205     2.423    
    SLICE_X27Y30         FDRE (Hold_fdre_C_D)         0.078     2.501    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.501    
                         arrival time                           2.813    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.141ns (13.747%)  route 0.885ns (86.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.641     1.908    MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X23Y1          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y1          FDCE (Prop_fdce_C_Q)         0.141     2.049 r  MicrorocChain1/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           0.885     2.933    u_ila_0/inst/ila_core_inst/TRIGGER_I[73]
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.911     2.456    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/CLK
                         clock pessimism             -0.231     2.225    
                         clock uncertainty            0.205     2.429    
    SLICE_X8Y36          SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     2.538    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.933    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.027ns  (logic 0.186ns (18.110%)  route 0.841ns (81.890%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.667     1.934    MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X5Y10          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y10          FDCE (Prop_fdce_C_Q)         0.141     2.075 r  MicrorocChain3/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           0.841     2.916    ConfigurationSelect/MicrorocParameterLoadDone_Input[2]
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.045     2.961 r  ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1/O
                         net (fo=1, routed)           0.000     2.961    ConfigurationSelect/MicrorocParameterLoadDone_Output_i_1_n_0
    SLICE_X28Y29         FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.902     2.447    ConfigurationSelect/Clk
    SLICE_X28Y29         FDCE                                         r  ConfigurationSelect/MicrorocParameterLoadDone_Output_reg/C
                         clock pessimism             -0.231     2.216    
                         clock uncertainty            0.205     2.420    
    SLICE_X28Y29         FDCE (Hold_fdce_C_D)         0.091     2.511    ConfigurationSelect/MicrorocParameterLoadDone_Output_reg
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.961    
  -------------------------------------------------------------------
                         slack                                  0.449    

Slack (MET) :             0.550ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.141ns (12.834%)  route 0.958ns (87.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.669     1.936    MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X7Y6           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y6           FDCE (Prop_fdce_C_Q)         0.141     2.077 r  MicrorocChain2/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           0.958     3.034    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[1]
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.895     2.440    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism             -0.231     2.209    
                         clock uncertainty            0.205     2.413    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.071     2.484    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           3.034    
  -------------------------------------------------------------------
                         slack                                  0.550    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.203ns  (logic 0.164ns (13.638%)  route 1.039ns (86.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.456ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.637     1.904    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X8Y15          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     2.068 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           1.039     3.106    u_ila_0/inst/ila_core_inst/TRIGGER_I[76]
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.911     2.456    u_ila_0/inst/ila_core_inst/out
    SLICE_X8Y36          SRL16E                                       r  u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8/CLK
                         clock pessimism             -0.231     2.225    
                         clock uncertainty            0.205     2.429    
    SLICE_X8Y36          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.546    u_ila_0/inst/ila_core_inst/shifted_data_in_reg[7][76]_srl8
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           3.106    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.744ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Mmcm40M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm5M rise@0.000ns)
  Data Path Delay:        1.329ns  (logic 0.164ns (12.337%)  route 1.165ns (87.663%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.440ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.637     1.904    MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/Clk5M
    SLICE_X8Y15          FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDCE (Prop_fdce_C_Q)         0.164     2.068 r  MicrorocChain4/SlowControlAndReadScope/ParameterShiftOut/BitShiftDone_reg/Q
                         net (fo=5, routed)           1.165     3.233    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/TRIGGER_I[3]
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.895     2.440    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X35Y25         FDRE                                         r  u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism             -0.231     2.209    
                         clock uncertainty            0.205     2.413    
    SLICE_X35Y25         FDRE (Hold_fdre_C_D)         0.076     2.489    u_ila_0/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[24].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.489    
                         arrival time                           3.233    
  -------------------------------------------------------------------
                         slack                                  0.744    





---------------------------------------------------------------------------------------------------
From Clock:  Mmcm40M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       21.139ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.139ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.539ns  (logic 0.589ns (16.643%)  route 2.950ns (83.357%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.147ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 205.328 - 200.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 180.606 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.520   180.606    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.379   180.985 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.882   182.868    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.105   182.973 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          1.068   184.040    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X72Y36         LUT2 (Prop_lut2_I1_O)        0.105   184.145 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[1]_i_1/O
                         net (fo=1, routed)           0.000   184.145    Acquisition/MicrorocSCurveTest/p_1_in[1]
    SLICE_X72Y36         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.444   205.328    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X72Y36         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.131   205.459    
                         clock uncertainty           -0.205   205.255    
    SLICE_X72Y36         FDCE (Setup_fdce_C_D)        0.030   205.285    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        205.285    
                         arrival time                        -184.145    
  -------------------------------------------------------------------
                         slack                                 21.139    

Slack (MET) :             21.297ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.384ns  (logic 0.589ns (17.407%)  route 2.795ns (82.593%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 180.606 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.520   180.606    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.379   180.985 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.882   182.868    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.105   182.973 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.912   183.885    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.105   183.990 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[4]_i_1/O
                         net (fo=1, routed)           0.000   183.990    Acquisition/MicrorocSCurveTest/p_1_in[4]
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X70Y34         FDCE (Setup_fdce_C_D)        0.076   205.287    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                        205.287    
                         arrival time                        -183.990    
  -------------------------------------------------------------------
                         slack                                 21.297    

Slack (MET) :             21.314ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.397ns  (logic 0.602ns (17.723%)  route 2.795ns (82.277%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 180.606 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.520   180.606    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.379   180.985 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.882   182.868    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.105   182.973 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.912   183.885    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.118   184.003 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[5]_i_1/O
                         net (fo=1, routed)           0.000   184.003    Acquisition/MicrorocSCurveTest/p_1_in[5]
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X70Y34         FDCE (Setup_fdce_C_D)        0.106   205.317    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        205.317    
                         arrival time                        -184.003    
  -------------------------------------------------------------------
                         slack                                 21.314    

Slack (MET) :             21.346ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clk_1K_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.291ns  (logic 0.589ns (17.897%)  route 2.702ns (82.103%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.188ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 205.287 - 200.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 180.606 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.520   180.606    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.379   180.985 r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.882   182.868    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.105   182.973 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.820   183.792    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X71Y38         LUT3 (Prop_lut3_I1_O)        0.105   183.897 r  Acquisition/MicrorocSCurveTest/Clk_1K_i_1/O
                         net (fo=1, routed)           0.000   183.897    Acquisition/MicrorocSCurveTest/Clk_1K_i_1_n_0
    SLICE_X71Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.403   205.287    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                         clock pessimism              0.131   205.418    
                         clock uncertainty           -0.205   205.214    
    SLICE_X71Y38         FDCE (Setup_fdce_C_D)        0.030   205.244    Acquisition/MicrorocSCurveTest/Clk_1K_reg
  -------------------------------------------------------------------
                         required time                        205.244    
                         arrival time                        -183.897    
  -------------------------------------------------------------------
                         slack                                 21.346    

Slack (MET) :             21.422ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.255ns  (logic 0.589ns (18.097%)  route 2.666ns (81.903%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 180.606 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.520   180.606    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.379   180.985 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.882   182.868    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.105   182.973 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.784   183.756    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.105   183.861 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[10]_i_1/O
                         net (fo=1, routed)           0.000   183.861    Acquisition/MicrorocSCurveTest/p_1_in[10]
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X70Y34         FDCE (Setup_fdce_C_D)        0.072   205.283    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        205.283    
                         arrival time                        -183.861    
  -------------------------------------------------------------------
                         slack                                 21.422    

Slack (MET) :             21.446ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.265ns  (logic 0.599ns (18.348%)  route 2.666ns (81.653%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 180.606 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.520   180.606    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.379   180.985 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          1.882   182.868    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X71Y34         LUT6 (Prop_lut6_I0_O)        0.105   182.973 f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_3/O
                         net (fo=13, routed)          0.784   183.756    Acquisition/MicrorocSCurveTest/Clk_1K0
    SLICE_X70Y34         LUT2 (Prop_lut2_I1_O)        0.115   183.871 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_2/O
                         net (fo=1, routed)           0.000   183.871    Acquisition/MicrorocSCurveTest/p_1_in[11]
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X70Y34         FDCE (Setup_fdce_C_D)        0.106   205.317    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        205.317    
                         arrival time                        -183.871    
  -------------------------------------------------------------------
                         slack                                 21.446    

Slack (MET) :             21.455ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.981ns  (logic 0.484ns (16.237%)  route 2.497ns (83.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 180.606 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.520   180.606    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.379   180.985 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.018   183.004    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X72Y36         LUT3 (Prop_lut3_I2_O)        0.105   183.109 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.479   183.587    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X71Y34         FDCE (Setup_fdce_C_CE)      -0.168   205.043    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        205.043    
                         arrival time                        -183.587    
  -------------------------------------------------------------------
                         slack                                 21.455    

Slack (MET) :             21.455ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.981ns  (logic 0.484ns (16.237%)  route 2.497ns (83.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 180.606 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.520   180.606    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.379   180.985 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.018   183.004    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X72Y36         LUT3 (Prop_lut3_I2_O)        0.105   183.109 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.479   183.587    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X71Y34         FDCE (Setup_fdce_C_CE)      -0.168   205.043    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        205.043    
                         arrival time                        -183.587    
  -------------------------------------------------------------------
                         slack                                 21.455    

Slack (MET) :             21.455ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.981ns  (logic 0.484ns (16.237%)  route 2.497ns (83.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 180.606 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.520   180.606    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.379   180.985 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.018   183.004    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X72Y36         LUT3 (Prop_lut3_I2_O)        0.105   183.109 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.479   183.587    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X71Y34         FDCE (Setup_fdce_C_CE)      -0.168   205.043    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        205.043    
                         arrival time                        -183.587    
  -------------------------------------------------------------------
                         slack                                 21.455    

Slack (MET) :             21.455ns  (required time - arrival time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        2.981ns  (logic 0.484ns (16.237%)  route 2.497ns (83.763%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.606ns = ( 180.606 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.520   180.606    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.379   180.985 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          2.018   183.004    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X72Y36         LUT3 (Prop_lut3_I2_O)        0.105   183.109 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.479   183.587    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X71Y34         FDCE (Setup_fdce_C_CE)      -0.168   205.043    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        205.043    
                         arrival time                        -183.587    
  -------------------------------------------------------------------
                         slack                                 21.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.209ns (28.077%)  route 0.535ns (71.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.668     1.935    MicrorocChain2/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X6Y8           FDCE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDCE (Prop_fdce_C_Q)         0.164     2.099 r  MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.535     2.634    MicrorocChain2/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.045     2.679 r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.679    MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.945     2.490    MicrorocChain2/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X7Y8           FDRE                                         r  MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.259    
                         clock uncertainty            0.205     2.463    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.091     2.554    MicrorocChain2/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.186ns (24.130%)  route 0.585ns (75.870%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.462ns
    Source Clock Delay      (SCD):    1.908ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.641     1.908    MicrorocChain1/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X17Y1          FDCE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y1          FDCE (Prop_fdce_C_Q)         0.141     2.049 r  MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.585     2.633    MicrorocChain1/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X17Y0          LUT2 (Prop_lut2_I0_O)        0.045     2.678 r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.678    MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X17Y0          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.917     2.462    MicrorocChain1/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X17Y0          FDRE                                         r  MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.231    
                         clock uncertainty            0.205     2.435    
    SLICE_X17Y0          FDRE (Hold_fdre_C_D)         0.091     2.526    MicrorocChain1/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.186ns (24.099%)  route 0.586ns (75.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.454ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.637     1.904    MicrorocChain4/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X11Y13         FDCE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y13         FDCE (Prop_fdce_C_Q)         0.141     2.045 r  MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.586     2.630    MicrorocChain4/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X9Y16          LUT2 (Prop_lut2_I0_O)        0.045     2.675 r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.675    MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X9Y16          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.909     2.454    MicrorocChain4/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X9Y16          FDRE                                         r  MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.223    
                         clock uncertainty            0.205     2.427    
    SLICE_X9Y16          FDRE (Hold_fdre_C_D)         0.091     2.518    MicrorocChain4/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.518    
                         arrival time                           2.675    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.186ns (22.339%)  route 0.647ns (77.661%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.490ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.666     1.933    MicrorocChain3/SlowControlAndReadScope/PulseSync/Clk
    SLICE_X7Y12          FDCE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y12          FDCE (Prop_fdce_C_Q)         0.141     2.074 r  MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle_reg/Q
                         net (fo=2, routed)           0.647     2.720    MicrorocChain3/SlowControlAndReadScope/PulseSync/Toggle
    SLICE_X7Y8           LUT2 (Prop_lut2_I0_O)        0.045     2.765 r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.765    MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg[0]_i_1_n_0
    SLICE_X7Y8           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.945     2.490    MicrorocChain3/SlowControlAndReadScope/PulseSync/Clk5M
    SLICE_X7Y8           FDRE                                         r  MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]/C
                         clock pessimism             -0.231     2.259    
                         clock uncertainty            0.205     2.463    
    SLICE_X7Y8           FDRE (Hold_fdre_C_D)         0.092     2.555    MicrorocChain3/SlowControlAndReadScope/PulseSync/SynchronousReg_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.555    
                         arrival time                           2.765    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clk_1K_reg/D
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.999ns  (logic 0.186ns (18.622%)  route 0.813ns (81.378%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.632     1.899    Command/TriggerEfficiencyOrCountEfficiencySet/Clk
    SLICE_X59Y44         FDPE                                         r  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDPE (Prop_fdpe_C_Q)         0.141     2.040 f  Command/TriggerEfficiencyOrCountEfficiencySet/CommandOut_reg[0]/Q
                         net (fo=72, routed)          0.813     2.852    Acquisition/MicrorocSCurveTest/TriggerEfficiencyOrCountEfficiency
    SLICE_X71Y38         LUT3 (Prop_lut3_I0_O)        0.045     2.897 r  Acquisition/MicrorocSCurveTest/Clk_1K_i_1/O
                         net (fo=1, routed)           0.000     2.897    Acquisition/MicrorocSCurveTest/Clk_1K_i_1_n_0
    SLICE_X71Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.908     2.453    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                         clock pessimism             -0.231     2.222    
                         clock uncertainty            0.205     2.426    
    SLICE_X71Y38         FDCE (Hold_fdce_C_D)         0.091     2.517    Acquisition/MicrorocSCurveTest/Clk_1K_reg
  -------------------------------------------------------------------
                         required time                         -2.517    
                         arrival time                           2.897    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.186ns (15.278%)  route 1.031ns (84.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.339ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.470ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.828     2.868    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X72Y36         LUT3 (Prop_lut3_I1_O)        0.045     2.913 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.204     3.117    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X72Y36         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.925     2.470    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X72Y36         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism             -0.231     2.239    
                         clock uncertainty            0.205     2.443    
    SLICE_X72Y36         FDCE (Hold_fdce_C_CE)       -0.039     2.404    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           3.117    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.186ns (14.911%)  route 1.061ns (85.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.828     2.868    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X72Y36         LUT3 (Prop_lut3_I1_O)        0.045     2.913 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.234     3.147    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X70Y34         FDCE (Hold_fdce_C_CE)       -0.016     2.406    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.186ns (14.911%)  route 1.061ns (85.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.828     2.868    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X72Y36         LUT3 (Prop_lut3_I1_O)        0.045     2.913 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.234     3.147    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X70Y34         FDCE (Hold_fdce_C_CE)       -0.016     2.406    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.186ns (14.911%)  route 1.061ns (85.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.828     2.868    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X72Y36         LUT3 (Prop_lut3_I1_O)        0.045     2.913 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.234     3.147    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X70Y34         FDCE (Hold_fdce_C_CE)       -0.016     2.406    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             Mmcm5M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.247ns  (logic 0.186ns (14.911%)  route 1.061ns (85.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.828     2.868    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X72Y36         LUT3 (Prop_lut3_I1_O)        0.045     2.913 r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1/O
                         net (fo=12, routed)          0.234     3.147    Acquisition/MicrorocSCurveTest/Clock1K_Cnt[11]_i_1_n_0
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X70Y34         FDCE (Hold_fdce_C_CE)       -0.016     2.406    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.406    
                         arrival time                           3.147    
  -------------------------------------------------------------------
                         slack                                  0.741    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT
  To Clock:  CLKOUT

Setup :            0  Failing Endpoints,  Worst Slack       17.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.380ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.782ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.708ns  (logic 0.379ns (13.995%)  route 2.329ns (86.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.324ns = ( 25.157 - 20.833 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.385     4.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.379     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         2.329     7.307    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X34Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.268    25.157    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X34Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism              0.226    25.382    
                         clock uncertainty           -0.035    25.347    
    SLICE_X34Y85         FDCE (Recov_fdce_C_CLR)     -0.258    25.089    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         25.089    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                 17.782    

Slack (MET) :             18.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.379ns (16.219%)  route 1.958ns (83.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 25.160 - 20.833 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.385     4.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.379     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.958     6.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.271    25.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg/C
                         clock pessimism              0.226    25.385    
                         clock uncertainty           -0.035    25.350    
    SLICE_X32Y87         FDCE (Recov_fdce_C_CLR)     -0.331    25.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg
  -------------------------------------------------------------------
                         required time                         25.019    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                 18.083    

Slack (MET) :             18.083ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.379ns (16.219%)  route 1.958ns (83.781%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 25.160 - 20.833 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.385     4.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.379     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.958     6.936    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.271    25.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism              0.226    25.385    
                         clock uncertainty           -0.035    25.350    
    SLICE_X32Y87         FDCE (Recov_fdce_C_CLR)     -0.331    25.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         25.019    
                         arrival time                          -6.936    
  -------------------------------------------------------------------
                         slack                                 18.083    

Slack (MET) :             18.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.379ns (16.245%)  route 1.954ns (83.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 25.160 - 20.833 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.385     4.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.379     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.954     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.271    25.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.226    25.385    
                         clock uncertainty           -0.035    25.350    
    SLICE_X33Y87         FDCE (Recov_fdce_C_CLR)     -0.331    25.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                         25.019    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 18.087    

Slack (MET) :             18.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.379ns (16.245%)  route 1.954ns (83.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 25.160 - 20.833 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.385     4.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.379     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.954     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.271    25.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism              0.226    25.385    
                         clock uncertainty           -0.035    25.350    
    SLICE_X33Y87         FDCE (Recov_fdce_C_CLR)     -0.331    25.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                         25.019    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 18.087    

Slack (MET) :             18.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.379ns (16.245%)  route 1.954ns (83.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 25.160 - 20.833 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.385     4.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.379     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.954     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.271    25.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism              0.226    25.385    
                         clock uncertainty           -0.035    25.350    
    SLICE_X33Y87         FDCE (Recov_fdce_C_CLR)     -0.331    25.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.019    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 18.087    

Slack (MET) :             18.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.379ns (16.245%)  route 1.954ns (83.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.327ns = ( 25.160 - 20.833 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.385     4.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.379     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.954     6.932    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X33Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.271    25.160    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X33Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]/C
                         clock pessimism              0.226    25.385    
                         clock uncertainty           -0.035    25.350    
    SLICE_X33Y87         FDCE (Recov_fdce_C_CLR)     -0.331    25.019    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[1]
  -------------------------------------------------------------------
                         required time                         25.019    
                         arrival time                          -6.932    
  -------------------------------------------------------------------
                         slack                                 18.087    

Slack (MET) :             18.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.379ns (18.282%)  route 1.694ns (81.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 25.159 - 20.833 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.385     4.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.379     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.694     6.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.270    25.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]/C
                         clock pessimism              0.226    25.384    
                         clock uncertainty           -0.035    25.349    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.331    25.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[4]
  -------------------------------------------------------------------
                         required time                         25.018    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 18.346    

Slack (MET) :             18.346ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.379ns (18.282%)  route 1.694ns (81.718%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns = ( 25.159 - 20.833 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.385     4.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.379     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.694     6.672    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X32Y86         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.270    25.159    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X32Y86         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism              0.226    25.384    
                         clock uncertainty           -0.035    25.349    
    SLICE_X32Y86         FDCE (Recov_fdce_C_CLR)     -0.331    25.018    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                         25.018    
                         arrival time                          -6.672    
  -------------------------------------------------------------------
                         slack                                 18.346    

Slack (MET) :             18.374ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
                            (recovery check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (CLKOUT rise@20.833ns - CLKOUT rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.379ns (18.541%)  route 1.665ns (81.459%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 25.158 - 20.833 ) 
    Source Clock Delay      (SCD):    4.599ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417     1.417 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717     3.134    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.215 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.385     4.599    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X11Y85         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y85         FDRE (Prop_fdre_C_Q)         0.379     4.978 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=168, routed)         1.665     6.643    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)    20.833    20.833 r  
    H4                                                0.000    20.833 r  CLKOUT (IN)
                         net (fo=0)                   0.000    20.833    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.351    22.184 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.628    23.812    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.889 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       1.269    25.158    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]/C
                         clock pessimism              0.226    25.383    
                         clock uncertainty           -0.035    25.348    
    SLICE_X31Y85         FDCE (Recov_fdce_C_CLR)     -0.331    25.017    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rst_r_reg[0]
  -------------------------------------------------------------------
                         required time                         25.017    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 18.374    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X35Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.836     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X35Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.480     1.525    
    SLICE_X35Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X35Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.836     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X35Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.480     1.525    
    SLICE_X35Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X35Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.836     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X35Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.480     1.525    
    SLICE_X35Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X35Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.836     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X35Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.480     1.525    
    SLICE_X35Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.380ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.634%)  route 0.182ns (56.366%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.567     1.490    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDPE (Prop_fdpe_C_Q)         0.141     1.631 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.182     1.813    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X35Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.836     2.005    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X35Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                         clock pessimism             -0.480     1.525    
    SLICE_X35Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.433    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.380    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.372%)  route 0.177ns (55.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.565     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X43Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.833     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.372%)  route 0.177ns (55.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.565     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X43Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.833     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.372%)  route 0.177ns (55.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.565     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X43Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.833     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.372%)  route 0.177ns (55.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.565     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X43Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.833     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock CLKOUT  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLKOUT rise@0.000ns - CLKOUT rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.372%)  route 0.177ns (55.628%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.002ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.898    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.924 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.565     1.488    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X43Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDPE (Prop_fdpe_C_Q)         0.141     1.629 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.177     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/out[0]
    SLICE_X43Y85         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLKOUT rise edge)     0.000     0.000 r  
    H4                                                0.000     0.000 r  CLKOUT (IN)
                         net (fo=0)                   0.000     0.000    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.140    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.169 r  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.833     2.002    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X43Y85         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.500     1.502    
    SLICE_X43Y85         FDCE (Remov_fdce_C_CLR)     -0.092     1.410    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.396    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm100M

Setup :            0  Failing Endpoints,  Worst Slack        1.506ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.663ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.874ns  (logic 0.484ns (16.842%)  route 2.390ns (83.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 35.368 - 30.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 30.603 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517    30.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379    30.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.563    32.546    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.105    32.651 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=128, routed)         0.826    33.477    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X1Y10          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.484    35.368    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y10          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]/C
                         clock pessimism              0.131    35.499    
                         clock uncertainty           -0.185    35.314    
    SLICE_X1Y10          FDCE (Recov_fdce_C_CLR)     -0.331    34.983    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[103]
  -------------------------------------------------------------------
                         required time                         34.983    
                         arrival time                         -33.477    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.874ns  (logic 0.484ns (16.842%)  route 2.390ns (83.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 35.368 - 30.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 30.603 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517    30.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379    30.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.563    32.546    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.105    32.651 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=128, routed)         0.826    33.477    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X1Y10          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.484    35.368    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y10          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]/C
                         clock pessimism              0.131    35.499    
                         clock uncertainty           -0.185    35.314    
    SLICE_X1Y10          FDCE (Recov_fdce_C_CLR)     -0.331    34.983    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[104]
  -------------------------------------------------------------------
                         required time                         34.983    
                         arrival time                         -33.477    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.874ns  (logic 0.484ns (16.842%)  route 2.390ns (83.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 35.368 - 30.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 30.603 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517    30.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379    30.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.563    32.546    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.105    32.651 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=128, routed)         0.826    33.477    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X1Y10          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.484    35.368    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y10          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]/C
                         clock pessimism              0.131    35.499    
                         clock uncertainty           -0.185    35.314    
    SLICE_X1Y10          FDCE (Recov_fdce_C_CLR)     -0.331    34.983    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[105]
  -------------------------------------------------------------------
                         required time                         34.983    
                         arrival time                         -33.477    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.874ns  (logic 0.484ns (16.842%)  route 2.390ns (83.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 35.368 - 30.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 30.603 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517    30.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379    30.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.563    32.546    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.105    32.651 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=128, routed)         0.826    33.477    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X1Y10          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.484    35.368    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y10          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]/C
                         clock pessimism              0.131    35.499    
                         clock uncertainty           -0.185    35.314    
    SLICE_X1Y10          FDCE (Recov_fdce_C_CLR)     -0.331    34.983    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[106]
  -------------------------------------------------------------------
                         required time                         34.983    
                         arrival time                         -33.477    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.874ns  (logic 0.484ns (16.842%)  route 2.390ns (83.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 35.368 - 30.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 30.603 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517    30.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379    30.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.563    32.546    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.105    32.651 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=128, routed)         0.826    33.477    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X1Y10          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.484    35.368    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y10          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]/C
                         clock pessimism              0.131    35.499    
                         clock uncertainty           -0.185    35.314    
    SLICE_X1Y10          FDCE (Recov_fdce_C_CLR)     -0.331    34.983    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[107]
  -------------------------------------------------------------------
                         required time                         34.983    
                         arrival time                         -33.477    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.874ns  (logic 0.484ns (16.842%)  route 2.390ns (83.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 35.368 - 30.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 30.603 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517    30.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379    30.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.563    32.546    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.105    32.651 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=128, routed)         0.826    33.477    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X1Y10          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.484    35.368    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y10          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]/C
                         clock pessimism              0.131    35.499    
                         clock uncertainty           -0.185    35.314    
    SLICE_X1Y10          FDCE (Recov_fdce_C_CLR)     -0.331    34.983    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[108]
  -------------------------------------------------------------------
                         required time                         34.983    
                         arrival time                         -33.477    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.874ns  (logic 0.484ns (16.842%)  route 2.390ns (83.158%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.368ns = ( 35.368 - 30.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 30.603 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517    30.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379    30.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.563    32.546    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.105    32.651 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=128, routed)         0.826    33.477    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X1Y10          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.484    35.368    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y10          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]/C
                         clock pessimism              0.131    35.499    
                         clock uncertainty           -0.185    35.314    
    SLICE_X1Y10          FDCE (Recov_fdce_C_CLR)     -0.331    34.983    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[109]
  -------------------------------------------------------------------
                         required time                         34.983    
                         arrival time                         -33.477    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.776ns  (logic 0.484ns (17.433%)  route 2.292ns (82.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 35.367 - 30.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 30.603 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517    30.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379    30.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.563    32.546    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.105    32.651 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=128, routed)         0.729    33.380    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X3Y11          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.483    35.367    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y11          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]/C
                         clock pessimism              0.131    35.498    
                         clock uncertainty           -0.185    35.313    
    SLICE_X3Y11          FDCE (Recov_fdce_C_CLR)     -0.331    34.982    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[45]
  -------------------------------------------------------------------
                         required time                         34.982    
                         arrival time                         -33.380    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.776ns  (logic 0.484ns (17.433%)  route 2.292ns (82.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 35.367 - 30.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 30.603 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517    30.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379    30.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.563    32.546    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.105    32.651 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=128, routed)         0.729    33.380    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X3Y11          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.483    35.367    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y11          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]/C
                         clock pessimism              0.131    35.498    
                         clock uncertainty           -0.185    35.313    
    SLICE_X3Y11          FDCE (Recov_fdce_C_CLR)     -0.331    34.982    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[46]
  -------------------------------------------------------------------
                         required time                         34.982    
                         arrival time                         -33.380    
  -------------------------------------------------------------------
                         slack                                  1.603    

Slack (MET) :             1.603ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[47]/CLR
                            (recovery check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (Mmcm100M rise@30.000ns - Mmcm40M rise@25.000ns)
  Data Path Delay:        2.776ns  (logic 0.484ns (17.433%)  route 2.292ns (82.568%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.367ns = ( 35.367 - 30.000 ) 
    Source Clock Delay      (SCD):    5.603ns = ( 30.603 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415    26.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065    27.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077    27.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449    29.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081    29.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517    30.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379    30.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.563    32.546    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X5Y15          LUT2 (Prop_lut2_I1_O)        0.105    32.651 f  ClockGenerator/TriggerShift[127]_i_1/O
                         net (fo=128, routed)         0.729    33.380    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_1
    SLICE_X3Y11          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[47]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                     30.000    30.000 r  
    K4                                                0.000    30.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    30.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    31.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    32.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073    32.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           1.381    33.807    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.077    33.884 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         1.483    35.367    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X3Y11          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[47]/C
                         clock pessimism              0.131    35.498    
                         clock uncertainty           -0.185    35.313    
    SLICE_X3Y11          FDCE (Recov_fdce_C_CLR)     -0.331    34.982    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[47]
  -------------------------------------------------------------------
                         required time                         34.982    
                         arrival time                         -33.380    
  -------------------------------------------------------------------
                         slack                                  1.603    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.663ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[169]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.186ns (16.335%)  route 0.953ns (83.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.725     2.760    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.805 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=128, routed)         0.228     3.032    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X6Y17          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[169]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X6Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[169]/C
                         clock pessimism             -0.231     2.252    
                         clock uncertainty            0.185     2.436    
    SLICE_X6Y17          FDCE (Remov_fdce_C_CLR)     -0.067     2.369    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[169]
  -------------------------------------------------------------------
                         required time                         -2.369    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.663    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.376%)  route 0.950ns (83.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.725     2.760    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.805 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=128, routed)         0.225     3.029    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X1Y19          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.937     2.482    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]/C
                         clock pessimism             -0.231     2.251    
                         clock uncertainty            0.185     2.435    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     2.343    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[208]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.376%)  route 0.950ns (83.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.725     2.760    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.805 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=128, routed)         0.225     3.029    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X1Y19          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.937     2.482    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]/C
                         clock pessimism             -0.231     2.251    
                         clock uncertainty            0.185     2.435    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     2.343    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[223]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.686ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.136ns  (logic 0.186ns (16.376%)  route 0.950ns (83.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.482ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.725     2.760    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.805 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=128, routed)         0.225     3.029    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X1Y19          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.937     2.482    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X1Y19          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]/C
                         clock pessimism             -0.231     2.251    
                         clock uncertainty            0.185     2.435    
    SLICE_X1Y19          FDCE (Remov_fdce_C_CLR)     -0.092     2.343    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[224]
  -------------------------------------------------------------------
                         required time                         -2.343    
                         arrival time                           3.029    
  -------------------------------------------------------------------
                         slack                                  0.686    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[161]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.186ns (16.335%)  route 0.953ns (83.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.725     2.760    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.805 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=128, routed)         0.228     3.032    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X7Y17          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X7Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[161]/C
                         clock pessimism             -0.231     2.252    
                         clock uncertainty            0.185     2.436    
    SLICE_X7Y17          FDCE (Remov_fdce_C_CLR)     -0.092     2.344    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[161]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.186ns (16.335%)  route 0.953ns (83.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.725     2.760    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.805 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=128, routed)         0.228     3.032    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X7Y17          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X7Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]/C
                         clock pessimism             -0.231     2.252    
                         clock uncertainty            0.185     2.436    
    SLICE_X7Y17          FDCE (Remov_fdce_C_CLR)     -0.092     2.344    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[162]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.186ns (16.335%)  route 0.953ns (83.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.725     2.760    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.805 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=128, routed)         0.228     3.032    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X7Y17          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X7Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]/C
                         clock pessimism             -0.231     2.252    
                         clock uncertainty            0.185     2.436    
    SLICE_X7Y17          FDCE (Remov_fdce_C_CLR)     -0.092     2.344    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[163]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.186ns (16.335%)  route 0.953ns (83.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.725     2.760    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.805 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=128, routed)         0.228     3.032    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X7Y17          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X7Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]/C
                         clock pessimism             -0.231     2.252    
                         clock uncertainty            0.185     2.436    
    SLICE_X7Y17          FDCE (Remov_fdce_C_CLR)     -0.092     2.344    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[164]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.186ns (16.335%)  route 0.953ns (83.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.725     2.760    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.805 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=128, routed)         0.228     3.032    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X7Y17          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X7Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]/C
                         clock pessimism             -0.231     2.252    
                         clock uncertainty            0.185     2.436    
    SLICE_X7Y17          FDCE (Remov_fdce_C_CLR)     -0.092     2.344    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[165]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/CLR
                            (removal check against rising-edge clock Mmcm100M  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm100M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.139ns  (logic 0.186ns (16.335%)  route 0.953ns (83.665%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.483ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.185ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.725     2.760    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X6Y19          LUT2 (Prop_lut2_I1_O)        0.045     2.805 f  ClockGenerator/TriggerShift[255]_i_1/O
                         net (fo=128, routed)         0.228     3.032    CommonControlSignalGenerator/HoldGen/CommandOut_reg[0]_0
    SLICE_X7Y17          FDCE                                         f  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm100M rise edge)
                                                      0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT3
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm100M
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_SyncClk/O
                         net (fo=260, routed)         0.938     2.483    CommonControlSignalGenerator/HoldGen/SyncClk
    SLICE_X7Y17          FDCE                                         r  CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]/C
                         clock pessimism             -0.231     2.252    
                         clock uncertainty            0.185     2.436    
    SLICE_X7Y17          FDCE (Remov_fdce_C_CLR)     -0.092     2.344    CommonControlSignalGenerator/HoldGen/TriggerShift_reg[166]
  -------------------------------------------------------------------
                         required time                         -2.344    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.688    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLKOUT
  To Clock:  Mmcm40M

Setup :            1  Failing Endpoint ,  Worst Slack       -0.601ns,  Total Violation       -0.601ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.003ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.601ns  (required time - arrival time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            2.084ns  (Mmcm40M rise@75.000ns - CLKOUT fall@72.916ns)
  Data Path Delay:        1.257ns  (logic 0.484ns (38.519%)  route 0.773ns (61.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.287ns = ( 80.287 - 75.000 ) 
    Source Clock Delay      (SCD):    6.189ns = ( 79.105 - 72.916 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge)    72.916    72.916 f  
    H4                                                0.000    72.916 f  CLKOUT (IN)
                         net (fo=0)                   0.000    72.916    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         1.417    74.333 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           1.717    76.049    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081    76.131 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       2.076    78.207    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.105    78.312 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.794    79.105    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.379    79.484 f  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.509    79.993    Command/SweepTestStartStopSet/UsbFifoEmpty
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.105    80.098 f  Command/SweepTestStartStopSet/CommandOut[0]_i_2__7/O
                         net (fo=1, routed)           0.264    80.362    Command/SweepTestStartStopSet/CommandOut[0]_i_2__7_n_0
    SLICE_X48Y38         FDCE                                         f  Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   75.000    75.000 r  
    K4                                                0.000    75.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    75.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    76.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    77.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    77.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    78.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    78.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.403    80.287    Command/SweepTestStartStopSet/Clk
    SLICE_X48Y38         FDCE                                         r  Command/SweepTestStartStopSet/CommandOut_reg[0]/C
                         clock pessimism              0.000    80.287    
                         clock uncertainty           -0.195    80.092    
    SLICE_X48Y38         FDCE (Recov_fdce_C_CLR)     -0.331    79.761    Command/SweepTestStartStopSet/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         79.761    
                         arrival time                         -80.362    
  -------------------------------------------------------------------
                         slack                                 -0.601    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.003ns  (arrival time - required time)
  Source:                 UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                            (rising edge-triggered cell FDSE clocked by CLKOUT'  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -1.751ns  (Mmcm40M rise@20799.998ns - CLKOUT fall@20801.750ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.848%)  route 0.364ns (66.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 20802.447 - 20799.998 ) 
    Source Clock Delay      (SCD):    2.255ns = ( 20804.004 - 20801.750 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.130ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLKOUT fall edge) 20801.750 20801.750 f  
    H4                                                0.000 20801.750 f  CLKOUT (IN)
                         net (fo=0)                   0.000 20801.750    CLKOUT
    H4                   IBUF (Prop_ibuf_I_O)         0.253 20802.004 f  CLKOUT_IBUF_inst/O
                         net (fo=1, routed)           0.644 20802.648    ClockGenerator/CLKOUT_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026 20802.674 f  ClockGenerator/BUFG_IFCLK/O
                         net (fo=16488, routed)       0.860 20803.535    IFCLK_OBUF
    SLICE_X62Y36         LUT1 (Prop_lut1_I0_O)        0.045 20803.580 r  UsbDataFifo_i_3/O
                         net (fo=2, routed)           0.426 20804.006    UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/lopt
    SLICE_X49Y37         FDSE                                         r  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y37         FDSE (Prop_fdse_C_Q)         0.141 20804.146 f  UsbDataFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/Q
                         net (fo=9, routed)           0.257 20804.402    Command/SweepTestStartStopSet/UsbFifoEmpty
    SLICE_X47Y38         LUT3 (Prop_lut3_I0_O)        0.045 20804.447 f  Command/SweepTestStartStopSet/CommandOut[0]_i_2__7/O
                         net (fo=1, routed)           0.107 20804.555    Command/SweepTestStartStopSet/CommandOut[0]_i_2__7_n_0
    SLICE_X48Y38         FDCE                                         f  Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)20799.998 20799.998 r  
    K4                                                0.000 20799.998 r  Clk40M (IN)
                         net (fo=0)                   0.000 20799.998    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439 20800.438 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480 20800.918    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053 20800.971 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544 20801.514    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029 20801.543 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.905 20802.447    Command/SweepTestStartStopSet/Clk
    SLICE_X48Y38         FDCE                                         r  Command/SweepTestStartStopSet/CommandOut_reg[0]/C
                         clock pessimism              0.000 20802.447    
                         clock uncertainty            0.195 20802.643    
    SLICE_X48Y38         FDCE (Remov_fdce_C_CLR)     -0.092 20802.551    Command/SweepTestStartStopSet/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                      -20802.551    
                         arrival time                       20804.553    
  -------------------------------------------------------------------
                         slack                                  2.003    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm40M

Setup :            0  Failing Endpoints,  Worst Slack       18.448ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.448ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/PRE
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        6.163ns  (logic 0.484ns (7.854%)  route 5.679ns (92.146%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.294ns = ( 30.294 - 25.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517     5.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379     5.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.583     7.565    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.105     7.670 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0/O
                         net (fo=102, routed)         4.096    11.766    MicrorocChain2/MicrorocDaq/SlaveDaqControl_n_0
    SLICE_X33Y40         FDPE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.410    30.294    MicrorocChain2/MicrorocDaq/Clk
    SLICE_X33Y40         FDPE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv/C
                         clock pessimism              0.277    30.570    
                         clock uncertainty           -0.065    30.506    
    SLICE_X33Y40         FDPE (Recov_fdpe_C_PRE)     -0.292    30.214    MicrorocChain2/MicrorocDaq/SlaveDaq_ResetUsbStart_n_reg_inv
  -------------------------------------------------------------------
                         required time                         30.214    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                 18.448    

Slack (MET) :             18.544ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[19]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        6.033ns  (logic 0.484ns (8.022%)  route 5.549ns (91.978%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 30.300 - 25.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517     5.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379     5.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.583     7.565    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.105     7.670 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0/O
                         net (fo=102, routed)         3.967    11.637    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_0
    SLICE_X22Y43         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.416    30.300    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X22Y43         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[19]/C
                         clock pessimism              0.277    30.576    
                         clock uncertainty           -0.065    30.512    
    SLICE_X22Y43         FDCE (Recov_fdce_C_CLR)     -0.331    30.181    MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[19]
  -------------------------------------------------------------------
                         required time                         30.181    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                 18.544    

Slack (MET) :             18.548ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.484ns (8.027%)  route 5.546ns (91.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 30.300 - 25.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517     5.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379     5.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.583     7.565    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.105     7.670 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0/O
                         net (fo=102, routed)         3.963    11.633    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_0
    SLICE_X23Y43         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.416    30.300    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X23Y43         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]/C
                         clock pessimism              0.277    30.576    
                         clock uncertainty           -0.065    30.512    
    SLICE_X23Y43         FDCE (Recov_fdce_C_CLR)     -0.331    30.181    MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[17]
  -------------------------------------------------------------------
                         required time                         30.181    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                 18.548    

Slack (MET) :             18.548ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[1]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        6.030ns  (logic 0.484ns (8.027%)  route 5.546ns (91.973%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.300ns = ( 30.300 - 25.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517     5.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379     5.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.583     7.565    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.105     7.670 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0/O
                         net (fo=102, routed)         3.963    11.633    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_0
    SLICE_X23Y43         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.416    30.300    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X23Y43         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[1]/C
                         clock pessimism              0.277    30.576    
                         clock uncertainty           -0.065    30.512    
    SLICE_X23Y43         FDCE (Recov_fdce_C_CLR)     -0.331    30.181    MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         30.181    
                         arrival time                         -11.633    
  -------------------------------------------------------------------
                         slack                                 18.548    

Slack (MET) :             18.702ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[23]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 0.484ns (8.239%)  route 5.390ns (91.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 30.299 - 25.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517     5.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379     5.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.583     7.565    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.105     7.670 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0/O
                         net (fo=102, routed)         3.807    11.477    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_0
    SLICE_X20Y40         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.415    30.299    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X20Y40         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[23]/C
                         clock pessimism              0.277    30.575    
                         clock uncertainty           -0.065    30.511    
    SLICE_X20Y40         FDCE (Recov_fdce_C_CLR)     -0.331    30.180    MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[23]
  -------------------------------------------------------------------
                         required time                         30.180    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                 18.702    

Slack (MET) :             18.702ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[6]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 0.484ns (8.239%)  route 5.390ns (91.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 30.299 - 25.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517     5.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379     5.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.583     7.565    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.105     7.670 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0/O
                         net (fo=102, routed)         3.807    11.477    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_0
    SLICE_X20Y40         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.415    30.299    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X20Y40         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[6]/C
                         clock pessimism              0.277    30.575    
                         clock uncertainty           -0.065    30.511    
    SLICE_X20Y40         FDCE (Recov_fdce_C_CLR)     -0.331    30.180    MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[6]
  -------------------------------------------------------------------
                         required time                         30.180    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                 18.702    

Slack (MET) :             18.702ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[7]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.874ns  (logic 0.484ns (8.239%)  route 5.390ns (91.761%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 30.299 - 25.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517     5.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379     5.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.583     7.565    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.105     7.670 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0/O
                         net (fo=102, routed)         3.807    11.477    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_0
    SLICE_X20Y40         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.415    30.299    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X20Y40         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[7]/C
                         clock pessimism              0.277    30.575    
                         clock uncertainty           -0.065    30.511    
    SLICE_X20Y40         FDCE (Recov_fdce_C_CLR)     -0.331    30.180    MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[7]
  -------------------------------------------------------------------
                         required time                         30.180    
                         arrival time                         -11.477    
  -------------------------------------------------------------------
                         slack                                 18.702    

Slack (MET) :             18.780ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.484ns (8.350%)  route 5.312ns (91.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 30.299 - 25.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517     5.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379     5.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.583     7.565    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.105     7.670 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0/O
                         net (fo=102, routed)         3.730    11.400    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_0
    SLICE_X20Y41         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.415    30.299    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X20Y41         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]/C
                         clock pessimism              0.277    30.575    
                         clock uncertainty           -0.065    30.511    
    SLICE_X20Y41         FDCE (Recov_fdce_C_CLR)     -0.331    30.180    MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[11]
  -------------------------------------------------------------------
                         required time                         30.180    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 18.780    

Slack (MET) :             18.780ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[12]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.484ns (8.350%)  route 5.312ns (91.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 30.299 - 25.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517     5.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379     5.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.583     7.565    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.105     7.670 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0/O
                         net (fo=102, routed)         3.730    11.400    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_0
    SLICE_X20Y41         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.415    30.299    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X20Y41         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[12]/C
                         clock pessimism              0.277    30.575    
                         clock uncertainty           -0.065    30.511    
    SLICE_X20Y41         FDCE (Recov_fdce_C_CLR)     -0.331    30.180    MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[12]
  -------------------------------------------------------------------
                         required time                         30.180    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 18.780    

Slack (MET) :             18.780ns  (required time - arrival time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[13]/CLR
                            (recovery check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm40M rise@25.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.484ns (8.350%)  route 5.312ns (91.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.299ns = ( 30.299 - 25.000 ) 
    Source Clock Delay      (SCD):    5.603ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415     1.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065     2.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449     4.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     4.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.517     5.603    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.379     5.982 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          1.583     7.565    MicrorocChain2/MicrorocDaq/SlaveDaqControl/MicrorocReset_n
    SLICE_X6Y32          LUT2 (Prop_lut2_I1_O)        0.105     7.670 f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State[3]_i_2__0/O
                         net (fo=102, routed)         3.730    11.400    MicrorocChain2/MicrorocDaq/SlaveDaqControl/FSM_sequential_State_reg[1]_0
    SLICE_X20Y41         FDCE                                         f  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)   25.000    25.000 r  
    K4                                                0.000    25.000 r  Clk40M (IN)
                         net (fo=0)                   0.000    25.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349    26.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004    27.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    27.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.381    28.807    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    28.884 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.415    30.299    MicrorocChain2/MicrorocDaq/SlaveDaqControl/Clk
    SLICE_X20Y41         FDCE                                         r  MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[13]/C
                         clock pessimism              0.277    30.575    
                         clock uncertainty           -0.065    30.511    
    SLICE_X20Y41         FDCE (Recov_fdce_C_CLR)     -0.331    30.180    MicrorocChain2/MicrorocDaq/SlaveDaqControl/TrigCounter_sync_reg[13]
  -------------------------------------------------------------------
                         required time                         30.180    
                         arrival time                         -11.400    
  -------------------------------------------------------------------
                         slack                                 18.780    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.139%)  route 0.343ns (64.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.450ns
    Source Clock Delay      (SCD):    1.895ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.628     1.895    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X47Y36         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y36         FDCE (Prop_fdce_C_Q)         0.141     2.036 f  Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/Q
                         net (fo=3, routed)           0.236     2.272    Command/SweepTestStartStopSet/SweepTestDone
    SLICE_X47Y38         LUT3 (Prop_lut3_I1_O)        0.045     2.317 f  Command/SweepTestStartStopSet/CommandOut[0]_i_2__7/O
                         net (fo=1, routed)           0.107     2.424    Command/SweepTestStartStopSet/CommandOut[0]_i_2__7_n_0
    SLICE_X48Y38         FDCE                                         f  Command/SweepTestStartStopSet/CommandOut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.905     2.450    Command/SweepTestStartStopSet/Clk
    SLICE_X48Y38         FDCE                                         r  Command/SweepTestStartStopSet/CommandOut_reg[0]/C
                         clock pessimism             -0.537     1.913    
    SLICE_X48Y38         FDCE (Remov_fdce_C_CLR)     -0.092     1.821    Command/SweepTestStartStopSet/CommandOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Wait_Tail_Cnt_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.189ns (30.132%)  route 0.438ns (69.868%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.537ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.253     2.294    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.048     2.342 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=606, routed)         0.185     2.527    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X45Y40         FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/Wait_Tail_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.908     2.453    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X45Y40         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Wait_Tail_Cnt_reg[0]/C
                         clock pessimism             -0.537     1.916    
    SLICE_X45Y40         FDCE (Remov_fdce_C_CLR)     -0.154     1.762    Acquisition/MicrorocSCurveTest/SC_test_control/Wait_Tail_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/RamReadDoneDetect/EndReadout1Hit_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.187ns (24.303%)  route 0.582ns (75.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.447     2.482    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X19Y33         LUT2 (Prop_lut2_I1_O)        0.046     2.528 f  ClockGenerator/HoldTimeCount[15]_i_2/O
                         net (fo=35, routed)          0.135     2.663    CommonControlSignalGenerator/RamReadDoneDetect/CommandOut_reg[0]
    SLICE_X18Y34         FDCE                                         f  CommonControlSignalGenerator/RamReadDoneDetect/EndReadout1Hit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.910     2.455    CommonControlSignalGenerator/RamReadDoneDetect/Clk
    SLICE_X18Y34         FDCE                                         r  CommonControlSignalGenerator/RamReadDoneDetect/EndReadout1Hit_reg/C
                         clock pessimism             -0.516     1.939    
    SLICE_X18Y34         FDCE (Remov_fdce_C_CLR)     -0.154     1.785    CommonControlSignalGenerator/RamReadDoneDetect/EndReadout1Hit_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/RamReadDoneDetect/EndReadout2Hit_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.187ns (24.303%)  route 0.582ns (75.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.447     2.482    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X19Y33         LUT2 (Prop_lut2_I1_O)        0.046     2.528 f  ClockGenerator/HoldTimeCount[15]_i_2/O
                         net (fo=35, routed)          0.135     2.663    CommonControlSignalGenerator/RamReadDoneDetect/CommandOut_reg[0]
    SLICE_X18Y34         FDCE                                         f  CommonControlSignalGenerator/RamReadDoneDetect/EndReadout2Hit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.910     2.455    CommonControlSignalGenerator/RamReadDoneDetect/Clk
    SLICE_X18Y34         FDCE                                         r  CommonControlSignalGenerator/RamReadDoneDetect/EndReadout2Hit_reg/C
                         clock pessimism             -0.516     1.939    
    SLICE_X18Y34         FDCE (Remov_fdce_C_CLR)     -0.154     1.785    CommonControlSignalGenerator/RamReadDoneDetect/EndReadout2Hit_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/RamReadDoneDetect/EndReadout3Hit_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.187ns (24.303%)  route 0.582ns (75.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.447     2.482    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X19Y33         LUT2 (Prop_lut2_I1_O)        0.046     2.528 f  ClockGenerator/HoldTimeCount[15]_i_2/O
                         net (fo=35, routed)          0.135     2.663    CommonControlSignalGenerator/RamReadDoneDetect/CommandOut_reg[0]
    SLICE_X18Y34         FDCE                                         f  CommonControlSignalGenerator/RamReadDoneDetect/EndReadout3Hit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.910     2.455    CommonControlSignalGenerator/RamReadDoneDetect/Clk
    SLICE_X18Y34         FDCE                                         r  CommonControlSignalGenerator/RamReadDoneDetect/EndReadout3Hit_reg/C
                         clock pessimism             -0.516     1.939    
    SLICE_X18Y34         FDCE (Remov_fdce_C_CLR)     -0.154     1.785    CommonControlSignalGenerator/RamReadDoneDetect/EndReadout3Hit_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 Command/ResetMicrorocAcq/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            CommonControlSignalGenerator/RamReadDoneDetect/EndReadout4Hit_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.187ns (24.303%)  route 0.582ns (75.697%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.455ns
    Source Clock Delay      (SCD):    1.894ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.627     1.894    Command/ResetMicrorocAcq/Clk
    SLICE_X40Y31         FDCE                                         r  Command/ResetMicrorocAcq/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y31         FDCE (Prop_fdce_C_Q)         0.141     2.035 f  Command/ResetMicrorocAcq/CommandOut_reg[0]/Q
                         net (fo=11, routed)          0.447     2.482    ClockGenerator/ForceMicrorocAcqReset
    SLICE_X19Y33         LUT2 (Prop_lut2_I1_O)        0.046     2.528 f  ClockGenerator/HoldTimeCount[15]_i_2/O
                         net (fo=35, routed)          0.135     2.663    CommonControlSignalGenerator/RamReadDoneDetect/CommandOut_reg[0]
    SLICE_X18Y34         FDCE                                         f  CommonControlSignalGenerator/RamReadDoneDetect/EndReadout4Hit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.910     2.455    CommonControlSignalGenerator/RamReadDoneDetect/Clk
    SLICE_X18Y34         FDCE                                         r  CommonControlSignalGenerator/RamReadDoneDetect/EndReadout4Hit_reg/C
                         clock pessimism             -0.516     1.939    
    SLICE_X18Y34         FDCE (Remov_fdce_C_CLR)     -0.154     1.785    CommonControlSignalGenerator/RamReadDoneDetect/EndReadout4Hit_reg
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.189ns (24.259%)  route 0.590ns (75.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.253     2.294    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.048     2.342 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=606, routed)         0.337     2.679    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X47Y36         FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.902     2.447    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X47Y36         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg/C
                         clock pessimism             -0.516     1.931    
    SLICE_X47Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.777    Acquisition/MicrorocSCurveTest/SC_test_control/SCurve_Test_Done_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/Single_Test_Start_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.189ns (24.259%)  route 0.590ns (75.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.253     2.294    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.048     2.342 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=606, routed)         0.337     2.679    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X47Y36         FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/Single_Test_Start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.902     2.447    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X47Y36         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/Single_Test_Start_reg/C
                         clock pessimism             -0.516     1.931    
    SLICE_X47Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.777    Acquisition/MicrorocSCurveTest/SC_test_control/Single_Test_Start_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.902ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_control/SlowControlParameterLoadStart_reg/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.189ns (24.259%)  route 0.590ns (75.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.447ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.253     2.294    Acquisition/MicrorocSCurveTest/ResetSCurveTest_n
    SLICE_X51Y39         LUT2 (Prop_lut2_I0_O)        0.048     2.342 f  Acquisition/MicrorocSCurveTest/SC_test_control_i_1/O
                         net (fo=606, routed)         0.337     2.679    Acquisition/MicrorocSCurveTest/SC_test_control/Microroc_CTest_Chn_Out[63]_i_3_n_0
    SLICE_X47Y36         FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_control/SlowControlParameterLoadStart_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.902     2.447    Acquisition/MicrorocSCurveTest/SC_test_control/Clk
    SLICE_X47Y36         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_control/SlowControlParameterLoadStart_reg/C
                         clock pessimism             -0.516     1.931    
    SLICE_X47Y36         FDCE (Remov_fdce_C_CLR)     -0.154     1.777    Acquisition/MicrorocSCurveTest/SC_test_control/SlowControlParameterLoadStart_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.902    

Slack (MET) :             0.984ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/SC_test_single/CPT_DATA_reg[87]/CLR
                            (removal check against rising-edge clock Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm40M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.154ns  (logic 0.186ns (16.114%)  route 0.968ns (83.886%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.536     3.054    Acquisition/MicrorocSCurveTest/SC_test_single/One_Channel_Done_reg_0
    SLICE_X64Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/SC_test_single/CPT_DATA_reg[87]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.904     2.449    Acquisition/MicrorocSCurveTest/SC_test_single/Clk
    SLICE_X64Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/SC_test_single/CPT_DATA_reg[87]/C
                         clock pessimism             -0.287     2.162    
    SLICE_X64Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.070    Acquisition/MicrorocSCurveTest/SC_test_single/CPT_DATA_reg[87]
  -------------------------------------------------------------------
                         required time                         -2.070    
                         arrival time                           3.054    
  -------------------------------------------------------------------
                         slack                                  0.984    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Mmcm40M
  To Clock:  Mmcm5M

Setup :            0  Failing Endpoints,  Worst Slack       20.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.173ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.787ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.526ns  (logic 0.484ns (13.725%)  route 3.042ns (86.275%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.328ns = ( 205.328 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.524   180.610    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.379   180.989 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.952   181.942    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.105   182.047 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         2.090   184.137    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X72Y36         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.444   205.328    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X72Y36         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]/C
                         clock pessimism              0.131   205.459    
                         clock uncertainty           -0.205   205.255    
    SLICE_X72Y36         FDCE (Recov_fdce_C_CLR)     -0.331   204.924    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[1]
  -------------------------------------------------------------------
                         required time                        204.924    
                         arrival time                        -184.137    
  -------------------------------------------------------------------
                         slack                                 20.787    

Slack (MET) :             20.835ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.434ns  (logic 0.484ns (14.094%)  route 2.950ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.524   180.610    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.379   180.989 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.952   181.942    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.105   182.047 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.998   184.044    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X71Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X71Y34         FDCE (Recov_fdce_C_CLR)     -0.331   204.880    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                        204.880    
                         arrival time                        -184.044    
  -------------------------------------------------------------------
                         slack                                 20.835    

Slack (MET) :             20.835ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.434ns  (logic 0.484ns (14.094%)  route 2.950ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.524   180.610    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.379   180.989 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.952   181.942    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.105   182.047 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.998   184.044    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X71Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X71Y34         FDCE (Recov_fdce_C_CLR)     -0.331   204.880    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                        204.880    
                         arrival time                        -184.044    
  -------------------------------------------------------------------
                         slack                                 20.835    

Slack (MET) :             20.835ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.434ns  (logic 0.484ns (14.094%)  route 2.950ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.524   180.610    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.379   180.989 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.952   181.942    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.105   182.047 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.998   184.044    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X71Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X71Y34         FDCE (Recov_fdce_C_CLR)     -0.331   204.880    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                        204.880    
                         arrival time                        -184.044    
  -------------------------------------------------------------------
                         slack                                 20.835    

Slack (MET) :             20.835ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.434ns  (logic 0.484ns (14.094%)  route 2.950ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.524   180.610    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.379   180.989 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.952   181.942    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.105   182.047 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.998   184.044    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X71Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X71Y34         FDCE (Recov_fdce_C_CLR)     -0.331   204.880    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[8]
  -------------------------------------------------------------------
                         required time                        204.880    
                         arrival time                        -184.044    
  -------------------------------------------------------------------
                         slack                                 20.835    

Slack (MET) :             20.835ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.434ns  (logic 0.484ns (14.094%)  route 2.950ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.524   180.610    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.379   180.989 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.952   181.942    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.105   182.047 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.998   184.044    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X71Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X71Y34         FDCE (Recov_fdce_C_CLR)     -0.331   204.880    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[9]
  -------------------------------------------------------------------
                         required time                        204.880    
                         arrival time                        -184.044    
  -------------------------------------------------------------------
                         slack                                 20.835    

Slack (MET) :             20.874ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.434ns  (logic 0.484ns (14.094%)  route 2.950ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.524   180.610    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.379   180.989 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.952   181.942    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.105   182.047 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.998   184.044    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X70Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X70Y34         FDCE (Recov_fdce_C_CLR)     -0.292   204.919    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                        204.919    
                         arrival time                        -184.044    
  -------------------------------------------------------------------
                         slack                                 20.874    

Slack (MET) :             20.874ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.434ns  (logic 0.484ns (14.094%)  route 2.950ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.524   180.610    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.379   180.989 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.952   181.942    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.105   182.047 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.998   184.044    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X70Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X70Y34         FDCE (Recov_fdce_C_CLR)     -0.292   204.919    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                        204.919    
                         arrival time                        -184.044    
  -------------------------------------------------------------------
                         slack                                 20.874    

Slack (MET) :             20.874ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.434ns  (logic 0.484ns (14.094%)  route 2.950ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.524   180.610    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.379   180.989 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.952   181.942    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.105   182.047 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.998   184.044    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X70Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X70Y34         FDCE (Recov_fdce_C_CLR)     -0.292   204.919    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                        204.919    
                         arrival time                        -184.044    
  -------------------------------------------------------------------
                         slack                                 20.874    

Slack (MET) :             20.908ns  (required time - arrival time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CLR
                            (recovery check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Mmcm5M rise@200.000ns - Mmcm40M rise@175.000ns)
  Data Path Delay:        3.434ns  (logic 0.484ns (14.094%)  route 2.950ns (85.906%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.284ns = ( 205.284 - 200.000 ) 
    Source Clock Delay      (SCD):    5.610ns = ( 180.610 - 175.000 ) 
    Clock Pessimism Removal (CPR):    0.131ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)  175.000   175.000 r  
    K4                                                0.000   175.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   175.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.415   176.415 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.065   177.480    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077   177.557 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.449   179.005    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081   179.086 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        1.524   180.610    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.379   180.989 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.952   181.942    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.105   182.047 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.998   184.044    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X70Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)   200.000   200.000 r  
    K4                                                0.000   200.000 r  Clk40M (IN)
                         net (fo=0)                   0.000   200.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         1.349   201.349 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           1.004   202.352    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073   202.425 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           1.381   203.807    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077   203.884 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         1.400   205.284    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism              0.131   205.415    
                         clock uncertainty           -0.205   205.211    
    SLICE_X70Y34         FDCE (Recov_fdce_C_CLR)     -0.258   204.953    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                        204.953    
                         arrival time                        -184.044    
  -------------------------------------------------------------------
                         slack                                 20.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.173ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clk_1K_reg/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.607ns  (logic 0.186ns (11.573%)  route 1.421ns (88.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.453ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         0.989     3.507    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X71Y38         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clk_1K_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.908     2.453    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y38         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clk_1K_reg/C
                         clock pessimism             -0.231     2.222    
                         clock uncertainty            0.205     2.426    
    SLICE_X71Y38         FDCE (Remov_fdce_C_CLR)     -0.092     2.334    Acquisition/MicrorocSCurveTest/Clk_1K_reg
  -------------------------------------------------------------------
                         required time                         -2.334    
                         arrival time                           3.507    
  -------------------------------------------------------------------
                         slack                                  1.173    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.259%)  route 1.466ns (88.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.034     3.552    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X70Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X70Y34         FDCE (Remov_fdce_C_CLR)     -0.067     2.355    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.259%)  route 1.466ns (88.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.034     3.552    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X70Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X70Y34         FDCE (Remov_fdce_C_CLR)     -0.067     2.355    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.259%)  route 1.466ns (88.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.034     3.552    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X70Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X70Y34         FDCE (Remov_fdce_C_CLR)     -0.067     2.355    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.259%)  route 1.466ns (88.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.034     3.552    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X70Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X70Y34         FDCE (Remov_fdce_C_CLR)     -0.067     2.355    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.259%)  route 1.466ns (88.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.034     3.552    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X70Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X70Y34         FDCE (Remov_fdce_C_CLR)     -0.067     2.355    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.196ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.259%)  route 1.466ns (88.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.034     3.552    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X70Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X70Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X70Y34         FDCE (Remov_fdce_C_CLR)     -0.067     2.355    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.355    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.196    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.259%)  route 1.466ns (88.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.034     3.552    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X71Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X71Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.330    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.259%)  route 1.466ns (88.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.034     3.552    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X71Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X71Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.330    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (arrival time - required time)
  Source:                 Command/SCurveTestReset/CommandOut_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by Mmcm40M  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/CLR
                            (removal check against rising-edge clock Mmcm5M  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Mmcm5M rise@0.000ns - Mmcm40M rise@0.000ns)
  Data Path Delay:        1.652ns  (logic 0.186ns (11.259%)  route 1.466ns (88.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.449ns
    Source Clock Delay      (SCD):    1.900ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Mmcm40M rise edge)    0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.251     0.251 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.692    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.742 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.240    ClockGenerator/Mmcm40M
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.266 r  ClockGenerator/BUFG_40M/O
                         net (fo=9736, routed)        0.633     1.900    Command/SCurveTestReset/Clk
    SLICE_X43Y40         FDCE                                         r  Command/SCurveTestReset/CommandOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDCE (Prop_fdce_C_Q)         0.141     2.041 f  Command/SCurveTestReset/CommandOut_reg[0]/Q
                         net (fo=4, routed)           0.432     2.473    Acquisition/MicrorocSCurveTest/SC_test_single/ResetSCurveTest_n
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.045     2.518 f  Acquisition/MicrorocSCurveTest/SC_test_single/FSM_sequential_TEST_State[2]_i_2/O
                         net (fo=137, routed)         1.034     3.552    Acquisition/MicrorocSCurveTest/SC_test_single_n_0
    SLICE_X71Y34         FDCE                                         f  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Mmcm5M rise edge)     0.000     0.000 r  
    K4                                                0.000     0.000 r  Clk40M (IN)
                         net (fo=0)                   0.000     0.000    Clk40M
    K4                   IBUF (Prop_ibuf_I_O)         0.439     0.439 r  Clk40M_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.919    ClockGenerator/Clk40M_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.972 r  ClockGenerator/MMCME2_BASE_inst/CLKOUT2
                         net (fo=1, routed)           0.544     1.516    ClockGenerator/Mmcm5M
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     1.545 r  ClockGenerator/BUFG_5M/O
                         net (fo=386, routed)         0.904     2.449    Acquisition/MicrorocSCurveTest/Clk5M
    SLICE_X71Y34         FDCE                                         r  Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]/C
                         clock pessimism             -0.231     2.218    
                         clock uncertainty            0.205     2.422    
    SLICE_X71Y34         FDCE (Remov_fdce_C_CLR)     -0.092     2.330    Acquisition/MicrorocSCurveTest/Clock1K_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           3.552    
  -------------------------------------------------------------------
                         slack                                  1.221    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.195ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.340ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.840ns (24.700%)  route 2.561ns (75.300%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.379     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.398     3.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.933     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.232     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.682     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.105     5.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.231     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X11Y84         LUT1 (Prop_lut1_I0_O)        0.105     5.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.715     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y88          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.275    35.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y88          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.299    36.022    
                         clock uncertainty           -0.035    35.987    
    SLICE_X9Y88          FDCE (Recov_fdce_C_CLR)     -0.331    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         35.656    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 29.195    

Slack (MET) :             29.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.840ns (24.700%)  route 2.561ns (75.300%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.379     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.398     3.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.933     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.232     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.682     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.105     5.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.231     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X11Y84         LUT1 (Prop_lut1_I0_O)        0.105     5.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.715     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y88          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.275    35.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y88          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.299    36.022    
                         clock uncertainty           -0.035    35.987    
    SLICE_X9Y88          FDCE (Recov_fdce_C_CLR)     -0.331    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         35.656    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 29.195    

Slack (MET) :             29.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.840ns (24.700%)  route 2.561ns (75.300%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.379     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.398     3.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.933     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.232     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.682     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.105     5.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.231     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X11Y84         LUT1 (Prop_lut1_I0_O)        0.105     5.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.715     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y88          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.275    35.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y88          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.299    36.022    
                         clock uncertainty           -0.035    35.987    
    SLICE_X9Y88          FDCE (Recov_fdce_C_CLR)     -0.331    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         35.656    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 29.195    

Slack (MET) :             29.195ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.401ns  (logic 0.840ns (24.700%)  route 2.561ns (75.300%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.379     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.398     3.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.933     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.232     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.682     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.105     5.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.231     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X11Y84         LUT1 (Prop_lut1_I0_O)        0.105     5.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.715     6.461    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X9Y88          FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.275    35.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X9Y88          FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.299    36.022    
                         clock uncertainty           -0.035    35.987    
    SLICE_X9Y88          FDCE (Recov_fdce_C_CLR)     -0.331    35.656    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         35.656    
                         arrival time                          -6.461    
  -------------------------------------------------------------------
                         slack                                 29.195    

Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.840ns (25.957%)  route 2.396ns (74.043%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.379     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.398     3.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.933     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.232     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.682     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.105     5.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.231     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X11Y84         LUT1 (Prop_lut1_I0_O)        0.105     5.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.550     6.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.275    35.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.316    36.039    
                         clock uncertainty           -0.035    36.004    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.292    35.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         35.712    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 29.415    

Slack (MET) :             29.415ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.840ns (25.957%)  route 2.396ns (74.043%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.379     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.398     3.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.933     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.232     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.682     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.105     5.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.231     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X11Y84         LUT1 (Prop_lut1_I0_O)        0.105     5.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.550     6.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.275    35.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.316    36.039    
                         clock uncertainty           -0.035    36.004    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.292    35.712    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         35.712    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 29.415    

Slack (MET) :             29.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.840ns (25.957%)  route 2.396ns (74.043%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.379     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.398     3.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.933     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.232     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.682     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.105     5.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.231     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X11Y84         LUT1 (Prop_lut1_I0_O)        0.105     5.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.550     6.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.275    35.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.316    36.039    
                         clock uncertainty           -0.035    36.004    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         35.746    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 29.449    

Slack (MET) :             29.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.840ns (25.957%)  route 2.396ns (74.043%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.379     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.398     3.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.933     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.232     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.682     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.105     5.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.231     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X11Y84         LUT1 (Prop_lut1_I0_O)        0.105     5.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.550     6.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.275    35.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.316    36.039    
                         clock uncertainty           -0.035    36.004    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         35.746    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 29.449    

Slack (MET) :             29.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.840ns (25.957%)  route 2.396ns (74.043%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.379     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.398     3.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.933     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.232     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.682     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.105     5.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.231     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X11Y84         LUT1 (Prop_lut1_I0_O)        0.105     5.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.550     6.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.275    35.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.316    36.039    
                         clock uncertainty           -0.035    36.004    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         35.746    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 29.449    

Slack (MET) :             29.449ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.840ns (25.957%)  route 2.396ns (74.043%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 35.723 - 33.000 ) 
    Source Clock Delay      (SCD):    3.060ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.600     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     1.681 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.379     3.060    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X10Y82         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y82         FDRE (Prop_fdre_C_Q)         0.398     3.458 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[0]/Q
                         net (fo=1, routed)           0.933     4.391    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[0]
    SLICE_X10Y81         LUT6 (Prop_lut6_I2_O)        0.232     4.623 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.682     5.305    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X10Y84         LUT4 (Prop_lut4_I3_O)        0.105     5.410 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.231     5.641    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[0]_0
    SLICE_X11Y84         LUT1 (Prop_lut1_I0_O)        0.105     5.746 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.550     6.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X10Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.371    34.371    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    34.448 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         1.275    35.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X10Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.316    36.039    
                         clock uncertainty           -0.035    36.004    
    SLICE_X10Y88         FDCE (Recov_fdce_C_CLR)     -0.258    35.746    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         35.746    
                         arrival time                          -6.296    
  -------------------------------------------------------------------
                         slack                                 29.449    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.439%)  route 0.123ns (46.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.123     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X43Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.835     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X43Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.378     1.361    
    SLICE_X43Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.439%)  route 0.123ns (46.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.123     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X43Y91         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.835     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X43Y91         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.378     1.361    
    SLICE_X43Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.269    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.439%)  route 0.123ns (46.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.123     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X43Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.835     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X43Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.378     1.361    
    SLICE_X43Y91         FDPE (Remov_fdpe_C_PRE)     -0.095     1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.439%)  route 0.123ns (46.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.739ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.123     1.609    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X43Y91         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.835     1.739    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X43Y91         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.378     1.361    
    SLICE_X43Y91         FDPE (Remov_fdpe_C_PRE)     -0.095     1.266    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.106%)  route 0.179ns (55.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.378     1.360    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.106%)  route 0.179ns (55.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.378     1.360    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.106%)  route 0.179ns (55.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.378     1.360    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.106%)  route 0.179ns (55.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.378     1.360    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.106%)  route 0.179ns (55.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]/C
                         clock pessimism             -0.378     1.360    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.397    

Slack (MET) :             0.397ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.106%)  route 0.179ns (55.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.754     0.754    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.780 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.565     1.345    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X43Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDPE (Prop_fdpe_C_Q)         0.141     1.486 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.179     1.665    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X45Y88         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           0.875     0.875    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.904 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=484, routed)         0.834     1.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X45Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.378     1.360    
    SLICE_X45Y88         FDCE (Remov_fdce_C_CLR)     -0.092     1.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.665    
  -------------------------------------------------------------------
                         slack                                  0.397    





