INFO: [XSIM 43-3496] Using init file passed via -initfile option "/home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/agustinsilva447/Vivado/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_hopfield_routing_top glbl -prj hopfield_routing.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /home/agustinsilva447/Vivado/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s hopfield_routing 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/AESL_automem_U_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_U_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/hopfield_routing_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hopfield_routing_bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/hopfield_routing_fYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hopfield_routing_fYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/AESL_automem_U_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_U_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/hopfield_routing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hopfield_routing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/hopfield_routing_dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hopfield_routing_dEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/AESL_automem_U_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_U_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/AESL_automem_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/hopfield_routing.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_hopfield_routing_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/AESL_automem_I.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_I
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/AESL_automem_T.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_T
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/hopfield_routing_eOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hopfield_routing_eOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/hopfield_routing_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hopfield_routing_cud
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/ip/xil_defaultlib/hopfield_routing_ap_fdiv_14_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hopfield_routing_ap_fdiv_14_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/ip/xil_defaultlib/hopfield_routing_ap_faddfsub_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hopfield_routing_ap_faddfsub_3_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/ip/xil_defaultlib/hopfield_routing_ap_sitofp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hopfield_routing_ap_sitofp_4_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/ip/xil_defaultlib/hopfield_routing_ap_fexp_7_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hopfield_routing_ap_fexp_7_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/agustinsilva447/Escritorio/Github/FPGA/paper_routing/hopfield_hls/hopfield_routing/solution1/sim/verilog/ip/xil_defaultlib/hopfield_routing_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'hopfield_routing_ap_fmul_2_max_dsp_32'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hopfield_routing_ap_faddfsub_3_full_dsp_32.vhd:206]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hopfield_routing_ap_fmul_2_max_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hopfield_routing_ap_fdiv_14_no_dsp_32.vhd:201]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hopfield_routing_ap_sitofp_4_no_dsp_32.vhd:196]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_9' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/hopfield_routing_ap_fexp_7_full_dsp_32.vhd:196]
Completed static elaboration
ERROR: [XSIM 43-3316] Signal SIGSEGV received.
