`include    "D:\\srcc\\head.v"  
module printf(clk,reset,DIN,DOUT);
  input clk;
  input reset;
  input [31:0] DIN;
  output [7:0] DOUT;
  
  reg [31:0] M;
  reg [2:0] state;
  reg [3:0] dout;
  reg [7:0] d;
  
  assign DOUT=d;
  
  always @ (DIN)
  begin
    M<=DIN;
  end
  
  always @ (posedge clk or posedge reset)
  begin
    if(reset)
    state<=3'b000;
  else
    case(state)
      3'b000:state<=3'b001;
      3'b001:state<=3'b010;
      3'b010:state<=3'b011;
      3'b011:state<=3'b100;
      3'b100:state<=3'b101;
      3'b101:state<=3'b110;
      3'b110:state<=3'b111;
      3'b111:state<=3'b000;
    endcase
  end
  
  always @ (state)
  begin
    case(state)
      3'b000:dout<=M[3:0];
      3'b001:dout<=M[7:4];
      3'b010:dout<=M[11:8];
      3'b011:dout<=M[15:12];
      3'b100:dout<=M[19:16];
      3'b101:dout<=M[23:20];
      3'b110:dout<=M[27:24];
      3'b111:dout<=M[31:28];
    endcase
  end
  
  always @ (dout)
  begin
    case(dout)
      4'b0000:d<=`_0;
      4'b0001:d<=`_1;
      4'b0010:d<=`_2;
      4'b0011:d<=`_3;
      4'b0100:d<=`_4;
      4'b0101:d<=`_5;
      4'b0110:d<=`_6;
      4'b0111:d<=`_7;
      4'b1000:d<=`_8;
      4'b1001:d<=`_9;
      4'b1010:d<=`A;
      4'b1011:d<=`B;
      4'b1100:d<=`C;
      4'b1101:d<=`D;
      4'b1110:d<=`E;
      4'b1111:d<=`F;
    endcase
  end
  
endmodule