--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml Top_level.twx Top_level.ncd -o Top_level.twr Top_level.pcf

Design file:              Top_level.ncd
Physical constraint file: Top_level.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6609175 paths analyzed, 4542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  18.722ns.
--------------------------------------------------------------------------------

Paths for end point Position_PID/Position_Error_31 (SLICE_X11Y44.C5), 9094 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.639ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_9 (FF)
  Destination:          Position_PID/Position_Error_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.227ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_9 to Position_PID/Position_Error_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.CQ       Tcko                  0.430   Decoder/tick<9>
                                                       Decoder/tick_9
    SLICE_X7Y42.B4       net (fanout=15)       1.733   Decoder/tick<9>
    SLICE_X7Y42.B        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X9Y42.A5       net (fanout=9)        0.564   Decoder/PWR_7_o_tick[16]_LessThan_137_o211
    SLICE_X9Y42.A        Tilo                  0.259   Decoder/Mmux_Position71_1
                                                       Decoder/Mmux_Position71_2
    SLICE_X4Y42.A3       net (fanout=9)        0.903   Decoder/Mmux_Position71_1
    SLICE_X4Y42.AMUX     Tilo                  0.326   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<23>
                                                       Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT20
    SLICE_X4Y42.BX       net (fanout=2)        1.429   Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT20
    SLICE_X4Y42.COUT     Tbxcy                 0.156   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<23>
                                                       Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT_cy<0>_22
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT_cy<0>23
    SLICE_X4Y43.BQ       Tito_logic            0.788   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<27>
                                                       Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT_cy<0>_26
                                                       Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<25>_rt
    SLICE_X6Y43.A4       net (fanout=1)        0.495   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<25>
    SLICE_X6Y43.COUT     Topcya                0.472   Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_cy<28>
                                                       Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_lut<25>_INV_0
                                                       Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_cy<28>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_cy<28>
    SLICE_X6Y44.CMUX     Tcinc                 0.289   Position_PID/PWR_26_o_unary_minus_41_OUT<31>
                                                       Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_xor<31>
    SLICE_X11Y44.C5      net (fanout=1)        0.745   Position_PID/PWR_26_o_unary_minus_41_OUT<31>
    SLICE_X11Y44.CLK     Tas                   0.373   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT502
                                                       Position_PID/Position_Error_31
    -------------------------------------------------  ---------------------------
    Total                                      9.227ns (3.352ns logic, 5.875ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_9 (FF)
  Destination:          Position_PID/Position_Error_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.209ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_9 to Position_PID/Position_Error_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.CQ       Tcko                  0.430   Decoder/tick<9>
                                                       Decoder/tick_9
    SLICE_X7Y42.B4       net (fanout=15)       1.733   Decoder/tick<9>
    SLICE_X7Y42.B        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X9Y42.A5       net (fanout=9)        0.564   Decoder/PWR_7_o_tick[16]_LessThan_137_o211
    SLICE_X9Y42.A        Tilo                  0.259   Decoder/Mmux_Position71_1
                                                       Decoder/Mmux_Position71_2
    SLICE_X4Y42.A3       net (fanout=9)        0.903   Decoder/Mmux_Position71_1
    SLICE_X4Y42.AMUX     Tilo                  0.326   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<23>
                                                       Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT20
    SLICE_X4Y42.BX       net (fanout=2)        1.429   Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT20
    SLICE_X4Y42.DQ       Tito_logic            0.881   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<23>
                                                       Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT_cy<0>_22
                                                       Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<23>_rt
    SLICE_X6Y42.C3       net (fanout=1)        0.596   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<23>
    SLICE_X6Y42.COUT     Topcyc                0.325   Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_cy<24>
                                                       Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_lut<23>_INV_0
                                                       Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_cy<24>
    SLICE_X6Y43.CIN      net (fanout=1)        0.003   Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_cy<24>
    SLICE_X6Y43.COUT     Tbyp                  0.091   Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_cy<28>
                                                       Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_cy<28>
    SLICE_X6Y44.CIN      net (fanout=1)        0.003   Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_cy<28>
    SLICE_X6Y44.CMUX     Tcinc                 0.289   Position_PID/PWR_26_o_unary_minus_41_OUT<31>
                                                       Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_xor<31>
    SLICE_X11Y44.C5      net (fanout=1)        0.745   Position_PID/PWR_26_o_unary_minus_41_OUT<31>
    SLICE_X11Y44.CLK     Tas                   0.373   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT502
                                                       Position_PID/Position_Error_31
    -------------------------------------------------  ---------------------------
    Total                                      9.209ns (3.233ns logic, 5.976ns route)
                                                       (35.1% logic, 64.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_9 (FF)
  Destination:          Position_PID/Position_Error_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.195ns (Levels of Logic = 8)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_9 to Position_PID/Position_Error_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.CQ       Tcko                  0.430   Decoder/tick<9>
                                                       Decoder/tick_9
    SLICE_X7Y42.B4       net (fanout=15)       1.733   Decoder/tick<9>
    SLICE_X7Y42.B        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X9Y42.A5       net (fanout=9)        0.564   Decoder/PWR_7_o_tick[16]_LessThan_137_o211
    SLICE_X9Y42.A        Tilo                  0.259   Decoder/Mmux_Position71_1
                                                       Decoder/Mmux_Position71_2
    SLICE_X4Y42.A3       net (fanout=9)        0.903   Decoder/Mmux_Position71_1
    SLICE_X4Y42.AMUX     Tilo                  0.326   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<23>
                                                       Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT20
    SLICE_X4Y42.BX       net (fanout=2)        1.429   Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT20
    SLICE_X4Y42.COUT     Tbxcy                 0.156   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<23>
                                                       Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT_cy<0>_22
    SLICE_X4Y43.CIN      net (fanout=1)        0.003   Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT_cy<0>23
    SLICE_X4Y43.COUT     Tbyp                  0.093   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<27>
                                                       Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT_cy<0>_26
    SLICE_X4Y44.CIN      net (fanout=1)        0.003   Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT_cy<0>27
    SLICE_X4Y44.BQ       Tito_logic            0.788   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<29>
                                                       Position_PID/Madd_PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT_xor<0>_30
                                                       Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<29>_rt
    SLICE_X6Y44.A4       net (fanout=1)        0.495   Position_PID/PWR_26_o_Position_Feedback_Signal[31]_add_38_OUT<29>
    SLICE_X6Y44.CMUX     Topac                 0.636   Position_PID/PWR_26_o_unary_minus_41_OUT<31>
                                                       Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_lut<29>_INV_0
                                                       Position_PID/Msub_PWR_26_o_unary_minus_41_OUT<31:0>1_xor<31>
    SLICE_X11Y44.C5      net (fanout=1)        0.745   Position_PID/PWR_26_o_unary_minus_41_OUT<31>
    SLICE_X11Y44.CLK     Tas                   0.373   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT502
                                                       Position_PID/Position_Error_31
    -------------------------------------------------  ---------------------------
    Total                                      9.195ns (3.320ns logic, 5.875ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point Position_PID/Position_Error_16 (SLICE_X11Y44.A6), 284 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_9 (FF)
  Destination:          Position_PID/Position_Error_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.748ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_9 to Position_PID/Position_Error_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.CQ       Tcko                  0.430   Decoder/tick<9>
                                                       Decoder/tick_9
    SLICE_X7Y42.B4       net (fanout=15)       1.733   Decoder/tick<9>
    SLICE_X7Y42.B        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X9Y42.A5       net (fanout=9)        0.564   Decoder/PWR_7_o_tick[16]_LessThan_137_o211
    SLICE_X9Y42.A        Tilo                  0.259   Decoder/Mmux_Position71_1
                                                       Decoder/Mmux_Position71_2
    SLICE_X14Y40.D4      net (fanout=9)        1.428   Decoder/Mmux_Position71_1
    SLICE_X14Y40.DMUX    Tilo                  0.298   Position_PID/n0434<15>
                                                       Position_PID/Madd_n043415
    SLICE_X14Y41.A2      net (fanout=2)        0.714   Position_PID/Madd_n043415
    SLICE_X14Y41.AQ      Tad_logic             0.923   Position_PID/n0434<16>
                                                       Position_PID/Madd_n0434_lut<0>16
                                                       Position_PID/Madd_n0434_cy<0>_18
                                                       Position_PID/n0434<16>_rt
    SLICE_X11Y44.B4      net (fanout=1)        0.955   Position_PID/n0434<16>
    SLICE_X11Y44.B       Tilo                  0.259   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT161_SW1
    SLICE_X11Y44.A6      net (fanout=1)        0.553   N213
    SLICE_X11Y44.CLK     Tas                   0.373   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT162
                                                       Position_PID/Position_Error_16
    -------------------------------------------------  ---------------------------
    Total                                      8.748ns (2.801ns logic, 5.947ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_1 (FF)
  Destination:          Position_PID/Position_Error_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.705ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.320 - 0.348)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_1 to Position_PID/Position_Error_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CQ       Tcko                  0.430   Decoder/tick<1>
                                                       Decoder/tick_1
    SLICE_X7Y42.C3       net (fanout=15)       1.617   Decoder/tick<1>
    SLICE_X7Y42.C        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2112
    SLICE_X9Y42.A4       net (fanout=9)        0.637   Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X9Y42.A        Tilo                  0.259   Decoder/Mmux_Position71_1
                                                       Decoder/Mmux_Position71_2
    SLICE_X14Y40.D4      net (fanout=9)        1.428   Decoder/Mmux_Position71_1
    SLICE_X14Y40.DMUX    Tilo                  0.298   Position_PID/n0434<15>
                                                       Position_PID/Madd_n043415
    SLICE_X14Y41.A2      net (fanout=2)        0.714   Position_PID/Madd_n043415
    SLICE_X14Y41.AQ      Tad_logic             0.923   Position_PID/n0434<16>
                                                       Position_PID/Madd_n0434_lut<0>16
                                                       Position_PID/Madd_n0434_cy<0>_18
                                                       Position_PID/n0434<16>_rt
    SLICE_X11Y44.B4      net (fanout=1)        0.955   Position_PID/n0434<16>
    SLICE_X11Y44.B       Tilo                  0.259   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT161_SW1
    SLICE_X11Y44.A6      net (fanout=1)        0.553   N213
    SLICE_X11Y44.CLK     Tas                   0.373   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT162
                                                       Position_PID/Position_Error_16
    -------------------------------------------------  ---------------------------
    Total                                      8.705ns (2.801ns logic, 5.904ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_8 (FF)
  Destination:          Position_PID/Position_Error_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.580ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_8 to Position_PID/Position_Error_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   Decoder/tick<9>
                                                       Decoder/tick_8
    SLICE_X7Y42.B6       net (fanout=15)       1.565   Decoder/tick<8>
    SLICE_X7Y42.B        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X9Y42.A5       net (fanout=9)        0.564   Decoder/PWR_7_o_tick[16]_LessThan_137_o211
    SLICE_X9Y42.A        Tilo                  0.259   Decoder/Mmux_Position71_1
                                                       Decoder/Mmux_Position71_2
    SLICE_X14Y40.D4      net (fanout=9)        1.428   Decoder/Mmux_Position71_1
    SLICE_X14Y40.DMUX    Tilo                  0.298   Position_PID/n0434<15>
                                                       Position_PID/Madd_n043415
    SLICE_X14Y41.A2      net (fanout=2)        0.714   Position_PID/Madd_n043415
    SLICE_X14Y41.AQ      Tad_logic             0.923   Position_PID/n0434<16>
                                                       Position_PID/Madd_n0434_lut<0>16
                                                       Position_PID/Madd_n0434_cy<0>_18
                                                       Position_PID/n0434<16>_rt
    SLICE_X11Y44.B4      net (fanout=1)        0.955   Position_PID/n0434<16>
    SLICE_X11Y44.B       Tilo                  0.259   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT161_SW1
    SLICE_X11Y44.A6      net (fanout=1)        0.553   N213
    SLICE_X11Y44.CLK     Tas                   0.373   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT162
                                                       Position_PID/Position_Error_16
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (2.801ns logic, 5.779ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point Position_PID/Position_Error_16 (SLICE_X11Y44.A4), 144 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_9 (FF)
  Destination:          Position_PID/Position_Error_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.540ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_9 to Position_PID/Position_Error_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.CQ       Tcko                  0.430   Decoder/tick<9>
                                                       Decoder/tick_9
    SLICE_X7Y42.B4       net (fanout=15)       1.733   Decoder/tick<9>
    SLICE_X7Y42.B        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X7Y42.D6       net (fanout=9)        0.355   Decoder/PWR_7_o_tick[16]_LessThan_137_o211
    SLICE_X7Y42.D        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/Mmux_Position71_4
    SLICE_X8Y41.D5       net (fanout=7)        0.770   Decoder/Mmux_Position71_2
    SLICE_X8Y41.DMUX     Tilo                  0.326   Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<15>
                                                       Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT15
    SLICE_X8Y42.A5       net (fanout=2)        0.465   Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT15
    SLICE_X8Y42.AQ       Tad_logic             0.934   Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<16>
                                                       Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT_lut<0>16
                                                       Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT_cy<0>_18
                                                       Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<16>_rt
    SLICE_X19Y44.D5      net (fanout=2)        1.083   Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<16>
    SLICE_X19Y44.DMUX    Tilo                  0.337   Position_PID/stage_FSM_FFd3
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT161_SW2
    SLICE_X11Y44.A4      net (fanout=1)        1.216   N214
    SLICE_X11Y44.CLK     Tas                   0.373   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT162
                                                       Position_PID/Position_Error_16
    -------------------------------------------------  ---------------------------
    Total                                      8.540ns (2.918ns logic, 5.622ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.494ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_8 (FF)
  Destination:          Position_PID/Position_Error_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.372ns (Levels of Logic = 6)
  Clock Path Skew:      -0.099ns (0.625 - 0.724)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_8 to Position_PID/Position_Error_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y49.AQ       Tcko                  0.430   Decoder/tick<9>
                                                       Decoder/tick_8
    SLICE_X7Y42.B6       net (fanout=15)       1.565   Decoder/tick<8>
    SLICE_X7Y42.B        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X7Y42.D6       net (fanout=9)        0.355   Decoder/PWR_7_o_tick[16]_LessThan_137_o211
    SLICE_X7Y42.D        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/Mmux_Position71_4
    SLICE_X8Y41.D5       net (fanout=7)        0.770   Decoder/Mmux_Position71_2
    SLICE_X8Y41.DMUX     Tilo                  0.326   Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<15>
                                                       Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT15
    SLICE_X8Y42.A5       net (fanout=2)        0.465   Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT15
    SLICE_X8Y42.AQ       Tad_logic             0.934   Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<16>
                                                       Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT_lut<0>16
                                                       Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT_cy<0>_18
                                                       Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<16>_rt
    SLICE_X19Y44.D5      net (fanout=2)        1.083   Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<16>
    SLICE_X19Y44.DMUX    Tilo                  0.337   Position_PID/stage_FSM_FFd3
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT161_SW2
    SLICE_X11Y44.A4      net (fanout=1)        1.216   N214
    SLICE_X11Y44.CLK     Tas                   0.373   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT162
                                                       Position_PID/Position_Error_16
    -------------------------------------------------  ---------------------------
    Total                                      8.372ns (2.918ns logic, 5.454ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.606ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Decoder/tick_1 (FF)
  Destination:          Position_PID/Position_Error_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.331ns (Levels of Logic = 6)
  Clock Path Skew:      -0.028ns (0.320 - 0.348)
  Source Clock:         CLK_BUFGP falling at 10.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Decoder/tick_1 to Position_PID/Position_Error_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.CQ       Tcko                  0.430   Decoder/tick<1>
                                                       Decoder/tick_1
    SLICE_X7Y42.C3       net (fanout=15)       1.617   Decoder/tick<1>
    SLICE_X7Y42.C        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/PWR_7_o_tick[16]_LessThan_137_o2112
    SLICE_X7Y42.D5       net (fanout=9)        0.262   Decoder/PWR_7_o_tick[16]_LessThan_137_o2111
    SLICE_X7Y42.D        Tilo                  0.259   Decoder/Mmux_Position71_2
                                                       Decoder/Mmux_Position71_4
    SLICE_X8Y41.D5       net (fanout=7)        0.770   Decoder/Mmux_Position71_2
    SLICE_X8Y41.DMUX     Tilo                  0.326   Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<15>
                                                       Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT15
    SLICE_X8Y42.A5       net (fanout=2)        0.465   Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT15
    SLICE_X8Y42.AQ       Tad_logic             0.934   Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<16>
                                                       Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT_lut<0>16
                                                       Position_PID/Msub_Position_setpoint[31]_GND_33_o_add_24_OUT_cy<0>_18
                                                       Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<16>_rt
    SLICE_X19Y44.D5      net (fanout=2)        1.083   Position_PID/Position_setpoint[31]_GND_33_o_add_24_OUT<16>
    SLICE_X19Y44.DMUX    Tilo                  0.337   Position_PID/stage_FSM_FFd3
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT161_SW2
    SLICE_X11Y44.A4      net (fanout=1)        1.216   N214
    SLICE_X11Y44.CLK     Tas                   0.373   Position_PID/Position_Error<31>
                                                       Position_PID/Mmux_stage[2]_Position_Error[31]_wide_mux_82_OUT162
                                                       Position_PID/Position_Error_16
    -------------------------------------------------  ---------------------------
    Total                                      8.331ns (2.918ns logic, 5.413ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point MCU_Serial_Handle/Desired_Turn_20 (SLICE_X18Y48.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU_Serial_Handle/Receive_32bit_Register_20 (FF)
  Destination:          MCU_Serial_Handle/Desired_Turn_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.364 - 0.296)
  Source Clock:         CLK_BUFGP falling at 30.000ns
  Destination Clock:    CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU_Serial_Handle/Receive_32bit_Register_20 to MCU_Serial_Handle/Desired_Turn_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y47.CQ      Tcko                  0.200   MCU_Serial_Handle/Receive_32bit_Register<21>
                                                       MCU_Serial_Handle/Receive_32bit_Register_20
    SLICE_X18Y48.AX      net (fanout=2)        0.207   MCU_Serial_Handle/Receive_32bit_Register<20>
    SLICE_X18Y48.CLK     Tckdi       (-Th)    -0.048   MCU_Serial_Handle/Desired_Turn<23>
                                                       MCU_Serial_Handle/Desired_Turn_20
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.248ns logic, 0.207ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------

Paths for end point I2C_Slave_Module/scl_past_3 (SLICE_X14Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.401ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I2C_Slave_Module/scl_past_2 (FF)
  Destination:          I2C_Slave_Module/scl_past_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.401ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I2C_Slave_Module/scl_past_2 to I2C_Slave_Module/scl_past_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y7.CQ       Tcko                  0.200   I2C_Slave_Module/scl_past_3
                                                       I2C_Slave_Module/scl_past_2
    SLICE_X14Y7.DX       net (fanout=3)        0.153   I2C_Slave_Module/scl_past_2
    SLICE_X14Y7.CLK      Tckdi       (-Th)    -0.048   I2C_Slave_Module/scl_past_3
                                                       I2C_Slave_Module/scl_past_3
    -------------------------------------------------  ---------------------------
    Total                                      0.401ns (0.248ns logic, 0.153ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------

Paths for end point MCU_Serial_Handle/Desired_Turn_16 (SLICE_X20Y46.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               MCU_Serial_Handle/Receive_32bit_Register_16 (FF)
  Destination:          MCU_Serial_Handle/Desired_Turn_16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.414ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         CLK_BUFGP falling at 30.000ns
  Destination Clock:    CLK_BUFGP falling at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: MCU_Serial_Handle/Receive_32bit_Register_16 to MCU_Serial_Handle/Desired_Turn_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y46.AQ      Tcko                  0.198   MCU_Serial_Handle/Receive_32bit_Register<17>
                                                       MCU_Serial_Handle/Receive_32bit_Register_16
    SLICE_X20Y46.AX      net (fanout=2)        0.175   MCU_Serial_Handle/Receive_32bit_Register<16>
    SLICE_X20Y46.CLK     Tckdi       (-Th)    -0.041   MCU_Serial_Handle/Desired_Turn<19>
                                                       MCU_Serial_Handle/Desired_Turn_16
    -------------------------------------------------  ---------------------------
    Total                                      0.414ns (0.239ns logic, 0.175ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: Position_PID/Mmult_n03101/CLK
  Logical resource: Position_PID/Mmult_n03101/CLK
  Location pin: DSP48_X0Y5.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.041ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.959ns (337.952MHz) (Tdspper_PREG)
  Physical resource: Velocity_PID/Mmult_n01701/CLK
  Logical resource: Velocity_PID/Mmult_n01701/CLK
  Location pin: DSP48_X0Y1.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: CLK_BUFGP/BUFG/I0
  Logical resource: CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   12.114|    9.361|    4.937|    8.331|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6609175 paths, 0 nets, and 9478 connections

Design statistics:
   Minimum period:  18.722ns{1}   (Maximum frequency:  53.413MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 25 14:56:33 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 426 MB



