<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>specnext.com</spirit:vendor>
  <spirit:library>customized_ip</spirit:library>
  <spirit:name>zxnexys_zxnexys_mic_0_0</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.RESETN.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>m_clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.FREQ_HZ">100000000</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.CLK_DOMAIN">zxnexys_zxnexys_mic_0_0_m_clk</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.M_CLK.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk_12m288</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk_12m288</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_ASYNC_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK_12M288.ASSOCIATED_ASYNC_RESET">reset</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_12M288.FREQ_HZ">22590011</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>FREQ_TOLERANCE_HZ</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_12M288.FREQ_TOLERANCE_HZ">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>PHASE</spirit:name>
          <spirit:value spirit:format="float" spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_12M288.PHASE">0.0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>CLK_DOMAIN</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_12M288.CLK_DOMAIN">/clk_wiz_audio_clk_out1</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_12M288.ASSOCIATED_BUSIF"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_PORT</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_12M288.ASSOCIATED_PORT"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:resolve="generated" spirit:id="BUSIFPARAM_VALUE.CLK_12M288.ASSOCIATED_RESET"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>none</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>INSERT_VIP</spirit:name>
          <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="BUSIFPARAM_VALUE.CLK_12M288.INSERT_VIP">0</spirit:value>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterUsage>simulation.rtl</xilinx:parameterUsage>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:modelName>mic_i2s_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 16 11:11:21 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4bbb1d7e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_synthesisconstraints</spirit:name>
        <spirit:displayName>Synthesis Constraints</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis.constraints</spirit:envIdentifier>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4bbb1d7e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesiswrapper</spirit:name>
        <spirit:displayName>Verilog Synthesis Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxnexys_mic_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesiswrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 16 11:11:21 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4bbb1d7e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:modelName>mic_i2s_wrapper</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 16 11:11:21 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:27e09da0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogsimulationwrapper</spirit:name>
        <spirit:displayName>Verilog Simulation Wrapper</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation.wrapper</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>zxnexys_zxnexys_mic_0_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsimulationwrapper_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 16 11:11:22 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:27e09da0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_externalfiles</spirit:name>
        <spirit:displayName>External Files</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:external.files</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_externalfiles_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>GENtimestamp</spirit:name>
            <spirit:value>Wed Mar 16 11:17:50 UTC 2022</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>outputProductCRC</spirit:name>
            <spirit:value>9:4bbb1d7e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>clk_12m288</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_din</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_dout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_sclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i2s_wclk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m_lrsel</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/mic_i2s_mic_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/mic_i2s_pwm_decode_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/mic_i2s_i2s_transceiver_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/mic_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/pwm_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/i2s_transceiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/mic_i2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/mic_i2s_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_mic_i2s</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/mic_i2s_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/synth/mic_i2s_pwm_decode_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/synth/mic_i2s_i2s_transceiver_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/synth/mic_i2s_mic_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/pwm_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/digikey/i2s_transceiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/mic_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/synth/mic_i2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/mic_i2s_ooc.xdc</spirit:name>
        <spirit:userFileType>xdc</spirit:userFileType>
        <spirit:userFileType>SCOPED_TO_REF_mic_i2s</spirit:userFileType>
        <spirit:userFileType>USED_IN_out_of_context</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/hdl/mic_i2s_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesiswrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>synth/zxnexys_zxnexys_mic_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/sim/mic_i2s_mic_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/sim/mic_i2s_pwm_decode_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/sim/mic_i2s_i2s_transceiver_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/mic_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/pwm_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/i2s_transceiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/sim/mic_i2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../ipshared/74e5/src/mic_i2s_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/ip/mic_i2s_pwm_decode_0_0/sim/mic_i2s_pwm_decode_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/ip/mic_i2s_i2s_transceiver_0_0/sim/mic_i2s_i2s_transceiver_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/ip/mic_i2s_mic_reset_0_0/sim/mic_i2s_mic_reset_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/pwm_decode.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/imports/digikey/i2s_transceiver.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/new/nexys/mic_reset.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/sim/mic_i2s.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../srcs/sources/bd/mic_i2s/hdl/mic_i2s_wrapper.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsimulationwrapper_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>sim/zxnexys_zxnexys_mic_0_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_externalfiles_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_mic_0_0.dcp</spirit:name>
        <spirit:userFileType>dcp</spirit:userFileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_mic_0_0_stub.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_mic_0_0_stub.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_synth_blackbox_stub</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_mic_0_0_sim_netlist.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
      <spirit:file>
        <spirit:name>zxnexys_zxnexys_mic_0_0_sim_netlist.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_single_language</spirit:userFileType>
        <spirit:logicalName>xil_defaultlib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>zxnexys_mic_v1_3</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">zxnexys_zxnexys_mic_0_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:displayName>zxnexys_mic_v1_3</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b84fc22_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e549304_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@255c5ff_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@26d55c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cfb6840_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11007a83_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71f23bd6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@162147c6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e64f876_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@245e26df_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29803484_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5e527019_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@50f05a39_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e8f4708_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4b95fe4c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@461a3db7_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18458466_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7edb361b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@da0857a_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74f4b4c8_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4cc4aee6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10102c9c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a937c02_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f4ba19f_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1a5fc310_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31e0341b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13eee33f_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@497f74f2_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4dba902_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@149ac4ab_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@491aef24_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f6cc622_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5441960_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cfd706a_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@536f2823_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30d933d_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3d1ce45d_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fc364ef_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b5c3117_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ecf37ce_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1017588b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@669d6671_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58e2d82b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@199045a5_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f0985be_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c6a28bf_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62fd1426_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28ed6947_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ffb8ba3_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69958672_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3fcb0e93_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70dbad9_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16ca9275_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d57b96a_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6292ee37_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1be7305c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c76c628_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@63c1b69f_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@531c228b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5571839d_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@13684d5e_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4883fb45_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33348c06_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1154a27_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5743f832_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7346505c_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24f492e7_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ddae942_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10218fe7_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74020a75_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ced0b84_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cefcb70_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41faf4b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ba2b002_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@790b4f3e_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e5cb5e0_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d9c2516_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@265cf8eb_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@520adaeb_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41545303_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64028315_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@17bdd1b6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9e867b2_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5439cb67_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62d6e783_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3af9e14f_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@24d85980_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@623145ea_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30ef6b87_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ee704c6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39ad0aed_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45f55ba5_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@74297fff_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3cf2dc6b_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@64f5c208_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6803a636_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@53549bc3_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c565c60_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@221d9266_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c0ba95f_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30378c17_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5c4411fe_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34744af6_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4247506a_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77d85aa7_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@15c2902f_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@623dcbee_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43df95df_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@334d1105_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@62f5446d_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73587f84_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b4ce637_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@296f2bd9_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@703698ae_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a90b535_ARCHIVE_LOCATION">v:/ip/zxnexys_mic</xilinx:tag>
      </xilinx:tags>
      <xilinx:configElementInfos>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_12M288.ASSOCIATED_ASYNC_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_12M288.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_12M288.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_12M288.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_12M288.CLK_DOMAIN" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_12M288.FREQ_HZ" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_12M288.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.CLK_12M288.PHASE" xilinx:valueSource="ip_propagated" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_BUSIF" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_PORT" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.ASSOCIATED_RESET" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.CLK_DOMAIN" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.FREQ_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.FREQ_TOLERANCE_HZ" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.M_CLK.PHASE" xilinx:valuePermission="bd_and_user"/>
        <xilinx:configElementInfo xilinx:referenceId="BUSIFPARAM_VALUE.RESETN.POLARITY" xilinx:valuePermission="bd_and_user"/>
      </xilinx:configElementInfos>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="1e0aa6b4"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="82c6a3cb"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="0743e422"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="3d6cce2e"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
