m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/renzo/OneDrive/Documents/ECE552/HW5
vadder_16bit
Z0 !s110 1539138922
!i10b 1
!s100 1n1`i73j?^^2hMoY4YzS=2
Ii?4l][nm;RYDD00OL:BNK0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1
Z3 w1539136181
Z4 8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ALU.v
Z5 FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ALU.v
L0 111
Z6 OV;L;10.5b;63
r1
!s85 0
31
Z7 !s108 1539138922.000000
Z8 !s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ALU.v|
Z9 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ALU.v|
!i113 1
Z10 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z11 tCvgOpt 0
vALU
R0
!i10b 1
!s100 RB]J:mL0a0aU8z]B;Jf`42
ITE7ZU86K4D1f[9EbVTJFH2
R1
R2
R3
R4
R5
L0 5
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@a@l@u
vALU_tb
Z12 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
R0
!i10b 1
!s100 N6Cf^aA>BOPC>VFR_Q6YM2
I[`Pf3`?oKR<SQoOQ1M7DM3
R1
!s105 ALU_tb_sv_unit
S1
R2
R3
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ALU_tb.sv
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ALU_tb.sv
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ALU_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ALU_tb.sv|
!i113 1
Z13 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R11
n@a@l@u_tb
vBitCell
R0
!i10b 1
!s100 3?IXnYXVoU:aHW;L@S8?C0
IYe;mF?G_j^CzoaTE`26_H2
R1
R2
R3
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/BitCell.v
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/BitCell.v
L0 2
R6
r1
!s85 0
31
R7
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/BitCell.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/BitCell.v|
!i113 1
R10
R11
n@bit@cell
vCLA_4bit
R0
!i10b 1
!s100 z9XgmiFYONE2:Nj3TPM>b2
IS^?Po[elZT5n2Y`hVioLo0
R1
R2
R3
R4
R5
L0 193
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
n@c@l@a_4bit
vCPU
R0
!i10b 1
!s100 XV:j^>aC>feUMi9aRLB@d3
IfTVM39Z`[5ikPYEc0GR1j2
R1
R2
w1539137009
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/cpu.v
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/cpu.v
L0 1
R6
r1
!s85 0
31
R7
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/cpu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/cpu.v|
!i113 1
R10
R11
n@c@p@u
vcpu_tb
R12
Z14 !s110 1539138923
!i10b 1
!s100 lH?A7_1DeD4L[2T9`:Elz0
IhTTUEEkn[2N=aJO<mEnM:1
R1
!s105 cpu_tb_sv_unit
S1
R2
w1539137712
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/cpu_tb.sv
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/cpu_tb.sv
L0 1
R6
r1
!s85 0
31
Z15 !s108 1539138923.000000
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/cpu_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/cpu_tb.sv|
!i113 1
R13
R11
vdff
R14
!i10b 1
!s100 PV_CoVVQ]?nI;J@mj=Gn=3
IQ`BXZHcCU;;TXP=BkzhhU1
R1
R2
R3
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/D-Flip-Flop.v
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/D-Flip-Flop.v
L0 3
R6
r1
!s85 0
31
R15
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/D-Flip-Flop.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/D-Flip-Flop.v|
!i113 1
R10
R11
vLoadWordModule
!s110 1538872255
!i10b 1
!s100 Pj5fecOoMnPTX_?UX_>FG0
IFab9G98>MHfJ3?hX>1fk23
R1
dC:/Users/Aaron Levin/Desktop/ECE 552/WiscArchitecture/Phase1
w1538872249
8C:/Users/Aaron Levin/Desktop/ECE 552/WiscArchitecture/Phase1/cpu.v
FC:/Users/Aaron Levin/Desktop/ECE 552/WiscArchitecture/Phase1/cpu.v
L0 104
OP;L;10.4a;61
r1
!s85 0
31
!s108 1538872255.000000
!s107 C:/Users/Aaron Levin/Desktop/ECE 552/WiscArchitecture/Phase1/cpu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aaron Levin/Desktop/ECE 552/WiscArchitecture/Phase1/cpu.v|
!s101 -O0
!i113 1
o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact -O0
n@load@word@module
vmemory1c
R14
!i10b 1
!s100 z?Z580:J9UO?2@dWG^`m53
IBK:i2XmkGiXk7G<dmgi963
R1
R2
Z16 w1539136182
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/memory.v
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/memory.v
L0 31
R6
r1
!s85 0
31
R15
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/memory.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/memory.v|
!i113 1
R10
R11
vpaddsb_16bit
R0
!i10b 1
!s100 C7YKao`CnTl;?;1Fkd[eo0
IRS8WNU@M:?kHnUM4BD=HV3
R1
R2
R3
R4
R5
L0 137
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vReadDecoder_4_16
R12
R14
!i10b 1
!s100 Z>bQcNSo5nXg6826GI74K1
I]H@Xjkf_[nF2fh:4Y^5051
R1
!s105 ReadDecoder_4_16_sv_unit
S1
R2
R3
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ReadDecoder_4_16.sv
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ReadDecoder_4_16.sv
L0 2
R6
r1
!s85 0
31
R15
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ReadDecoder_4_16.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/ReadDecoder_4_16.sv|
!i113 1
R13
R11
n@read@decoder_4_16
vred_16bit
R0
!i10b 1
!s100 ?@j3heabWS9moEModPFoa3
IETnRzRHA<jRUFP[X[hbOj1
R1
R2
R3
R4
R5
L0 161
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vRegister
R14
!i10b 1
!s100 5iEmFj>[_Q^F^=1PYS7SH0
IYTfQ<NhUAQ8lAbH>F:m@?2
R1
R2
R16
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Register.v
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Register.v
L0 2
R6
r1
!s85 0
31
R15
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Register.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Register.v|
!i113 1
R10
R11
n@register
vRegisterFile
R14
!i10b 1
!s100 FULH6Nnoi<amLDWd<4n0l2
IkKFNbaXK8W@VHCcj]NIPG3
R1
R2
R16
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/RegisterFile.v
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/RegisterFile.v
L0 2
R6
r1
!s85 0
31
R15
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/RegisterFile.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/RegisterFile.v|
!i113 1
R10
R11
n@register@file
vRegisterFile_tb
R12
Z17 !s110 1539138924
!i10b 1
!s100 7eXbm;Kf8Vaa`56dQ;C3>3
IZDDlYJzWJ==ZA6<nGF9AN0
R1
!s105 RegisterFile_tb_sv_unit
S1
R2
R16
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/RegisterFile_tb.sv
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/RegisterFile_tb.sv
L0 2
R6
r1
!s85 0
31
Z18 !s108 1539138924.000000
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/RegisterFile_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/RegisterFile_tb.sv|
!i113 1
R13
R11
n@register@file_tb
vshift_rotate
R0
!i10b 1
!s100 >]_bk[]gBQ3`@LAo<1lhz2
IgZ1l5c@c4MK;fcf5SeY191
R1
R2
R3
R4
R5
L0 52
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
vShifter
R17
!i10b 1
!s100 ?nk?^<zhM=dNL>iLWz7Te3
IojRRP^5mU<PYK;UkJDXJ82
R1
R2
R16
Z19 8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Shifter.v
Z20 FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Shifter.v
L0 2
R6
r1
!s85 0
31
R18
Z21 !s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Shifter.v|
Z22 !s90 -reportprogress|300|-work|work|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Shifter.v|
!i113 1
R10
R11
n@shifter
vShifter_SLL
R17
!i10b 1
!s100 l3IjHhCSh8L0QzCcZOAWE3
I^<S0XZI0aF[eLX<J_dLBH3
R1
R2
R16
R19
R20
L0 18
R6
r1
!s85 0
31
R18
R21
R22
!i113 1
R10
R11
n@shifter_@s@l@l
vShifter_SRA
R17
!i10b 1
!s100 z9>g[?C[_6B<;aLM3K;Dc3
IFZc:XkcSff>72Ym`;B7YH1
R1
R2
R16
R19
R20
L0 35
R6
r1
!s85 0
31
R18
R21
R22
!i113 1
R10
R11
n@shifter_@s@r@a
vShifter_tb
R12
R17
!i10b 1
!s100 ]VL87JZ_>W[=6jEGg9oaT1
Ic?O=YKg9i]I8H]M3MKl>12
R1
!s105 Shifter_tb_sv_unit
S1
R2
R16
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Shifter_tb.sv
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Shifter_tb.sv
L0 1
R6
r1
!s85 0
31
R18
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Shifter_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/Shifter_tb.sv|
!i113 1
R13
R11
n@shifter_tb
vWriteDecoder_4_16
R0
!i10b 1
!s100 ZOckX:IM0PS:4Xnej>n=60
Ig3^?b`5`ee?GKV5icRJ`]1
R1
R2
R16
8C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/WriteDecoder_4_16.v
FC:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/WriteDecoder_4_16.v
L0 2
R6
r1
!s85 0
31
R7
!s107 C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/WriteDecoder_4_16.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/CMPE_STUDENT/Desktop/WiscArchitecture/Phase1/WriteDecoder_4_16.v|
!i113 1
R10
R11
n@write@decoder_4_16
vxor_16bit
R0
!i10b 1
!s100 oc=_YT8El1E[ea`2ac6133
IZFgERQ1doL1gXz]mX@BLj0
R1
R2
R3
R4
R5
L0 97
R6
r1
!s85 0
31
R7
R8
R9
!i113 1
R10
R11
