m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/intelFPGA_lite/18.1/logic_processor8bit/simulation/modelsim
vcompute
Z1 DXx6 sv_std 3 std 0 22 AD7iAPLo6nTIKk<N0eo=D3
Z2 !s110 1581647194
!i10b 1
!s100 i=]6932U1_OWO<5E?3HbR1
Ie:_0bTC073D]klRE23Noi0
Z3 VDg1SIo80bB@j0V0VzS_@n1
!s105 compute_sv_unit
S1
R0
Z4 w1581642861
8C:/intelFPGA_lite/18.1/logic_processor8bit/compute.sv
FC:/intelFPGA_lite/18.1/logic_processor8bit/compute.sv
L0 1
Z5 OV;L;10.5b;63
r1
!s85 0
31
Z6 !s108 1581647194.000000
!s107 C:/intelFPGA_lite/18.1/logic_processor8bit/compute.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/logic_processor8bit|C:/intelFPGA_lite/18.1/logic_processor8bit/compute.sv|
!i113 1
Z7 o-sv -work work
Z8 !s92 -sv -work work +incdir+C:/intelFPGA_lite/18.1/logic_processor8bit
Z9 tCvgOpt 0
vcontrol
R1
R2
!i10b 1
!s100 iHj4XHd[@7Cb0Mi0So0]83
ID3^U[DWYc>6>UfP6R6[a:3
R3
!s105 Control_sv_unit
S1
R0
w1581646198
8C:/intelFPGA_lite/18.1/logic_processor8bit/Control.sv
FC:/intelFPGA_lite/18.1/logic_processor8bit/Control.sv
L0 3
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/18.1/logic_processor8bit/Control.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/logic_processor8bit|C:/intelFPGA_lite/18.1/logic_processor8bit/Control.sv|
!i113 1
R7
R8
R9
vHexDriver
R1
R2
!i10b 1
!s100 ^DddjRd7Wla]U<SlP;mT@0
IQIO7cB@8G0SR>[`<7AMQ32
R3
!s105 HexDriver_sv_unit
S1
R0
R4
8C:/intelFPGA_lite/18.1/logic_processor8bit/HexDriver.sv
FC:/intelFPGA_lite/18.1/logic_processor8bit/HexDriver.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/18.1/logic_processor8bit/HexDriver.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/logic_processor8bit|C:/intelFPGA_lite/18.1/logic_processor8bit/HexDriver.sv|
!i113 1
R7
R8
R9
n@hex@driver
vProcessor
R1
R2
!i10b 1
!s100 V>d?Ti8Dc4?RS0;B3ef>M0
IVdah3moCibaiI:G7`?^ba1
R3
!s105 Processor_sv_unit
S1
R0
w1581647156
8C:/intelFPGA_lite/18.1/logic_processor8bit/Processor.sv
FC:/intelFPGA_lite/18.1/logic_processor8bit/Processor.sv
L0 8
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/18.1/logic_processor8bit/Processor.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/logic_processor8bit|C:/intelFPGA_lite/18.1/logic_processor8bit/Processor.sv|
!i113 1
R7
R8
R9
n@processor
vreg_4
R1
R2
!i10b 1
!s100 g728BkI_Hej5?[[NfZJXH2
IkU3c?U<Uoa^_CRbC37L_l3
R3
!s105 Reg_4_sv_unit
S1
R0
w1581646412
8C:/intelFPGA_lite/18.1/logic_processor8bit/Reg_4.sv
FC:/intelFPGA_lite/18.1/logic_processor8bit/Reg_4.sv
L0 1
R5
r1
!s85 0
31
Z10 !s108 1581647193.000000
!s107 C:/intelFPGA_lite/18.1/logic_processor8bit/Reg_4.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/logic_processor8bit|C:/intelFPGA_lite/18.1/logic_processor8bit/Reg_4.sv|
!i113 1
R7
R8
R9
vregister_unit
R1
R2
!i10b 1
!s100 c?`W04Obk>`oYn_UgA>oj0
IhkgV^1CQ36U1D7mn5>_9Q1
R3
!s105 Register_unit_sv_unit
S1
R0
w1581646489
8C:/intelFPGA_lite/18.1/logic_processor8bit/Register_unit.sv
FC:/intelFPGA_lite/18.1/logic_processor8bit/Register_unit.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/18.1/logic_processor8bit/Register_unit.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/logic_processor8bit|C:/intelFPGA_lite/18.1/logic_processor8bit/Register_unit.sv|
!i113 1
R7
R8
R9
vrouter
R1
Z11 !s110 1581647193
!i10b 1
!s100 lIdD9@`9>^lYia[Dkg2aV0
InZ[DE5iMa7X?6b3:AbTiA2
R3
!s105 Router_sv_unit
S1
R0
R4
8C:/intelFPGA_lite/18.1/logic_processor8bit/Router.sv
FC:/intelFPGA_lite/18.1/logic_processor8bit/Router.sv
L0 1
R5
r1
!s85 0
31
R10
!s107 C:/intelFPGA_lite/18.1/logic_processor8bit/Router.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/logic_processor8bit|C:/intelFPGA_lite/18.1/logic_processor8bit/Router.sv|
!i113 1
R7
R8
R9
vsync
R1
R11
!i10b 1
!s100 2W5Vz0:F6ckE2`eJOTK5l1
IXfN7[<0aj5ak6Zd:5bM`21
R3
Z12 !s105 Synchronizers_sv_unit
S1
R0
R4
Z13 8C:/intelFPGA_lite/18.1/logic_processor8bit/Synchronizers.sv
Z14 FC:/intelFPGA_lite/18.1/logic_processor8bit/Synchronizers.sv
L0 4
R5
r1
!s85 0
31
R10
Z15 !s107 C:/intelFPGA_lite/18.1/logic_processor8bit/Synchronizers.sv|
Z16 !s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/logic_processor8bit|C:/intelFPGA_lite/18.1/logic_processor8bit/Synchronizers.sv|
!i113 1
R7
R8
R9
vsync_r0
R1
R11
!i10b 1
!s100 IGd9f_F;JNjVBLQ@DAnD10
I?WKQIAzNnQmf@[djQnDCe2
R3
R12
S1
R0
R4
R13
R14
L0 18
R5
r1
!s85 0
31
R10
R15
R16
!i113 1
R7
R8
R9
vsync_r1
R1
R11
!i10b 1
!s100 1CXiH1DYDbAUS69Ee2j060
I^G_ENHbRQJIhb;c>j[gO?2
R3
R12
S1
R0
R4
R13
R14
L0 39
R5
r1
!s85 0
31
R10
R15
R16
!i113 1
R7
R8
R9
vtestbench
R1
R2
!i10b 1
!s100 ;J9O9OfMjMmYJ>Z^?Wd]Z1
IW@6<9zmcX2dkC7mLnnN2Y3
R3
!s105 testbench_8_sv_unit
S1
R0
R4
8C:/intelFPGA_lite/18.1/logic_processor8bit/testbench_8.sv
FC:/intelFPGA_lite/18.1/logic_processor8bit/testbench_8.sv
L0 1
R5
r1
!s85 0
31
R6
!s107 C:/intelFPGA_lite/18.1/logic_processor8bit/testbench_8.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+C:/intelFPGA_lite/18.1/logic_processor8bit|C:/intelFPGA_lite/18.1/logic_processor8bit/testbench_8.sv|
!i113 1
R7
R8
R9
