

================================================================
== Vitis HLS Report for 'set_tile_broadcast'
================================================================
* Date:           Wed Sep  3 20:05:48 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        spmm_prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       25|       25|  0.100 us|  0.100 us|   25|   25|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                       |                                            |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                        Instance                       |                   Module                   |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_set_tile_broadcast_Pipeline_init_seen_fu_170       |set_tile_broadcast_Pipeline_init_seen       |        6|        6|  24.000 ns|  24.000 ns|    6|    6|       no|
        |grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178  |set_tile_broadcast_Pipeline_copy_tile_loop  |       15|       15|  60.000 ns|  60.000 ns|   15|   15|       no|
        +-------------------------------------------------------+--------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%pkt_v_value_0_077_loc = alloca i64 1"   --->   Operation 6 'alloca' 'pkt_v_value_0_077_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%pkt_v_value_1_078_loc = alloca i64 1"   --->   Operation 7 'alloca' 'pkt_v_value_1_078_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%pkt_v_value_2_079_loc = alloca i64 1"   --->   Operation 8 'alloca' 'pkt_v_value_2_079_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%pkt_v_value_3_080_loc = alloca i64 1"   --->   Operation 9 'alloca' 'pkt_v_value_3_080_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%pkt_v_y_0_081_loc = alloca i64 1"   --->   Operation 10 'alloca' 'pkt_v_y_0_081_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%pkt_v_y_1_082_loc = alloca i64 1"   --->   Operation 11 'alloca' 'pkt_v_y_1_082_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%pkt_v_y_2_083_loc = alloca i64 1"   --->   Operation 12 'alloca' 'pkt_v_y_2_083_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%pkt_v_y_3_084_loc = alloca i64 1"   --->   Operation 13 'alloca' 'pkt_v_y_3_084_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%pkt_ref_0_085_loc = alloca i64 1"   --->   Operation 14 'alloca' 'pkt_ref_0_085_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%pkt_ref_1_086_loc = alloca i64 1"   --->   Operation 15 'alloca' 'pkt_ref_1_086_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%pkt_ref_2_087_loc = alloca i64 1"   --->   Operation 16 'alloca' 'pkt_ref_2_087_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pkt_ref_3_088_loc = alloca i64 1"   --->   Operation 17 'alloca' 'pkt_ref_3_088_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%seen_v_loc = alloca i64 1"   --->   Operation 18 'alloca' 'seen_v_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%seen_v_1_loc = alloca i64 1"   --->   Operation 19 'alloca' 'seen_v_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%seen_v_2_loc = alloca i64 1"   --->   Operation 20 'alloca' 'seen_v_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%seen_v_3_loc = alloca i64 1"   --->   Operation 21 'alloca' 'seen_v_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.00ns)   --->   "%call_ln0 = call void @set_tile_broadcast_Pipeline_init_seen, i1 %seen_v_3_loc, i1 %seen_v_2_loc, i1 %seen_v_1_loc, i1 %seen_v_loc"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.88>
ST_2 : Operation 23 [1/2] (0.88ns)   --->   "%call_ln0 = call void @set_tile_broadcast_Pipeline_init_seen, i1 %seen_v_3_loc, i1 %seen_v_2_loc, i1 %seen_v_1_loc, i1 %seen_v_loc"   --->   Operation 23 'call' 'call_ln0' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.12>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%nnz_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %nnz"   --->   Operation 24 'read' 'nnz_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%pointer_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %pointer"   --->   Operation 25 'read' 'pointer_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%a_val_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %a_val"   --->   Operation 26 'read' 'a_val_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%col_idx_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %col_idx"   --->   Operation 27 'read' 'col_idx_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%seen_v_3_loc_load = load i1 %seen_v_3_loc"   --->   Operation 28 'load' 'seen_v_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%seen_v_2_loc_load = load i1 %seen_v_2_loc"   --->   Operation 29 'load' 'seen_v_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%seen_v_1_loc_load = load i1 %seen_v_1_loc"   --->   Operation 30 'load' 'seen_v_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%seen_v_loc_load = load i1 %seen_v_loc"   --->   Operation 31 'load' 'seen_v_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [2/2] (2.12ns)   --->   "%call_ln0 = call void @set_tile_broadcast_Pipeline_copy_tile_loop, i1 %seen_v_3_loc_load, i1 %seen_v_2_loc_load, i1 %seen_v_1_loc_load, i1 %seen_v_loc_load, i32 %pointer_read, i32 %nnz_read, i64 %a_val_read, i32 %gmem2, i64 %col_idx_read, i32 %gmem1, i1 %pkt_ref_3_088_loc, i1 %pkt_ref_2_087_loc, i1 %pkt_ref_1_086_loc, i1 %pkt_ref_0_085_loc, i32 %pkt_v_y_3_084_loc, i32 %pkt_v_y_2_083_loc, i32 %pkt_v_y_1_082_loc, i32 %pkt_v_y_0_081_loc, i32 %pkt_v_value_3_080_loc, i32 %pkt_v_value_2_079_loc, i32 %pkt_v_value_1_078_loc, i32 %pkt_v_value_0_077_loc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 2.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @set_tile_broadcast_Pipeline_copy_tile_loop, i1 %seen_v_3_loc_load, i1 %seen_v_2_loc_load, i1 %seen_v_1_loc_load, i1 %seen_v_loc_load, i32 %pointer_read, i32 %nnz_read, i64 %a_val_read, i32 %gmem2, i64 %col_idx_read, i32 %gmem1, i1 %pkt_ref_3_088_loc, i1 %pkt_ref_2_087_loc, i1 %pkt_ref_1_086_loc, i1 %pkt_ref_0_085_loc, i32 %pkt_v_y_3_084_loc, i32 %pkt_v_y_2_083_loc, i32 %pkt_v_y_1_082_loc, i32 %pkt_v_y_0_081_loc, i32 %pkt_v_value_3_080_loc, i32 %pkt_v_value_2_079_loc, i32 %pkt_v_value_1_078_loc, i32 %pkt_v_value_0_077_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_3, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_2, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_1, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i388 %s_0, void @empty_22, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_15, void @empty_15, void @empty_15, i32 0, i32 0, i32 0, i32 0, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_37, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty, void @empty_26, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_37, i32 0, i32 0, void @empty_15, i32 0, i32 0, void @empty_14, void @empty_26, void @empty_15, i32 16, i32 16, i32 16, i32 16, void @empty_15, void @empty_15, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%pkt_ref_3_088_loc_load = load i1 %pkt_ref_3_088_loc"   --->   Operation 40 'load' 'pkt_ref_3_088_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%pkt_ref_2_087_loc_load = load i1 %pkt_ref_2_087_loc"   --->   Operation 41 'load' 'pkt_ref_2_087_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%pkt_ref_1_086_loc_load = load i1 %pkt_ref_1_086_loc"   --->   Operation 42 'load' 'pkt_ref_1_086_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%pkt_ref_0_085_loc_load = load i1 %pkt_ref_0_085_loc"   --->   Operation 43 'load' 'pkt_ref_0_085_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%pkt_v_y_3_084_loc_load = load i32 %pkt_v_y_3_084_loc"   --->   Operation 44 'load' 'pkt_v_y_3_084_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%pkt_v_y_2_083_loc_load = load i32 %pkt_v_y_2_083_loc"   --->   Operation 45 'load' 'pkt_v_y_2_083_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%pkt_v_y_1_082_loc_load = load i32 %pkt_v_y_1_082_loc"   --->   Operation 46 'load' 'pkt_v_y_1_082_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%pkt_v_y_0_081_loc_load = load i32 %pkt_v_y_0_081_loc"   --->   Operation 47 'load' 'pkt_v_y_0_081_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%pkt_v_value_3_080_loc_load = load i32 %pkt_v_value_3_080_loc"   --->   Operation 48 'load' 'pkt_v_value_3_080_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%pkt_v_value_2_079_loc_load = load i32 %pkt_v_value_2_079_loc"   --->   Operation 49 'load' 'pkt_v_value_2_079_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%pkt_v_value_1_078_loc_load = load i32 %pkt_v_value_1_078_loc"   --->   Operation 50 'load' 'pkt_v_value_1_078_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%pkt_v_value_0_077_loc_load = load i32 %pkt_v_value_0_077_loc"   --->   Operation 51 'load' 'pkt_v_value_0_077_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln96 = bitcast i32 %pkt_v_value_0_077_loc_load" [src/spmm_device_fpga.cpp:96]   --->   Operation 52 'bitcast' 'bitcast_ln96' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln96_1 = bitcast i32 %pkt_v_value_1_078_loc_load" [src/spmm_device_fpga.cpp:96]   --->   Operation 53 'bitcast' 'bitcast_ln96_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln96_2 = bitcast i32 %pkt_v_value_2_079_loc_load" [src/spmm_device_fpga.cpp:96]   --->   Operation 54 'bitcast' 'bitcast_ln96_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln96_3 = bitcast i32 %pkt_v_value_3_080_loc_load" [src/spmm_device_fpga.cpp:96]   --->   Operation 55 'bitcast' 'bitcast_ln96_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i388 @_ssdm_op_BitConcatenate.i388.i1.i1.i1.i1.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32, i1 %pkt_ref_3_088_loc_load, i1 %pkt_ref_2_087_loc_load, i1 %pkt_ref_1_086_loc_load, i1 %pkt_ref_0_085_loc_load, i32 %pkt_v_y_3_084_loc_load, i32 0, i32 %bitcast_ln96_3, i32 %pkt_v_y_2_083_loc_load, i32 0, i32 %bitcast_ln96_2, i32 %pkt_v_y_1_082_loc_load, i32 0, i32 %bitcast_ln96_1, i32 %pkt_v_y_0_081_loc_load, i32 0, i32 %bitcast_ln96" [src/spmm_device_fpga.cpp:96]   --->   Operation 56 'bitconcatenate' 'p_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.23ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i388P0A, i388 %s_0, i388 %p_0" [src/spmm_device_fpga.cpp:96]   --->   Operation 57 'write' 'write_ln96' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_5 : Operation 58 [1/1] (1.23ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i388P0A, i388 %s_1, i388 %p_0" [src/spmm_device_fpga.cpp:96]   --->   Operation 58 'write' 'write_ln96' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_5 : Operation 59 [1/1] (1.23ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i388P0A, i388 %s_2, i388 %p_0" [src/spmm_device_fpga.cpp:96]   --->   Operation 59 'write' 'write_ln96' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_5 : Operation 60 [1/1] (1.23ns)   --->   "%write_ln96 = write void @_ssdm_op_Write.ap_fifo.volatile.i388P0A, i388 %s_3, i388 %p_0" [src/spmm_device_fpga.cpp:96]   --->   Operation 60 'write' 'write_ln96' <Predicate = true> <Delay = 1.23> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 388> <Depth = 16> <FIFO>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln98 = ret" [src/spmm_device_fpga.cpp:98]   --->   Operation 61 'ret' 'ret_ln98' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ col_idx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ a_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ pointer]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nnz]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
pkt_v_value_0_077_loc      (alloca        ) [ 001111]
pkt_v_value_1_078_loc      (alloca        ) [ 001111]
pkt_v_value_2_079_loc      (alloca        ) [ 001111]
pkt_v_value_3_080_loc      (alloca        ) [ 001111]
pkt_v_y_0_081_loc          (alloca        ) [ 001111]
pkt_v_y_1_082_loc          (alloca        ) [ 001111]
pkt_v_y_2_083_loc          (alloca        ) [ 001111]
pkt_v_y_3_084_loc          (alloca        ) [ 001111]
pkt_ref_0_085_loc          (alloca        ) [ 001111]
pkt_ref_1_086_loc          (alloca        ) [ 001111]
pkt_ref_2_087_loc          (alloca        ) [ 001111]
pkt_ref_3_088_loc          (alloca        ) [ 001111]
seen_v_loc                 (alloca        ) [ 011100]
seen_v_1_loc               (alloca        ) [ 011100]
seen_v_2_loc               (alloca        ) [ 011100]
seen_v_3_loc               (alloca        ) [ 011100]
call_ln0                   (call          ) [ 000000]
nnz_read                   (read          ) [ 000010]
pointer_read               (read          ) [ 000010]
a_val_read                 (read          ) [ 000010]
col_idx_read               (read          ) [ 000010]
seen_v_3_loc_load          (load          ) [ 000010]
seen_v_2_loc_load          (load          ) [ 000010]
seen_v_1_loc_load          (load          ) [ 000010]
seen_v_loc_load            (load          ) [ 000010]
call_ln0                   (call          ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
specinterface_ln0          (specinterface ) [ 000000]
pkt_ref_3_088_loc_load     (load          ) [ 000000]
pkt_ref_2_087_loc_load     (load          ) [ 000000]
pkt_ref_1_086_loc_load     (load          ) [ 000000]
pkt_ref_0_085_loc_load     (load          ) [ 000000]
pkt_v_y_3_084_loc_load     (load          ) [ 000000]
pkt_v_y_2_083_loc_load     (load          ) [ 000000]
pkt_v_y_1_082_loc_load     (load          ) [ 000000]
pkt_v_y_0_081_loc_load     (load          ) [ 000000]
pkt_v_value_3_080_loc_load (load          ) [ 000000]
pkt_v_value_2_079_loc_load (load          ) [ 000000]
pkt_v_value_1_078_loc_load (load          ) [ 000000]
pkt_v_value_0_077_loc_load (load          ) [ 000000]
bitcast_ln96               (bitcast       ) [ 000000]
bitcast_ln96_1             (bitcast       ) [ 000000]
bitcast_ln96_2             (bitcast       ) [ 000000]
bitcast_ln96_3             (bitcast       ) [ 000000]
p_0                        (bitconcatenate) [ 000000]
write_ln96                 (write         ) [ 000000]
write_ln96                 (write         ) [ 000000]
write_ln96                 (write         ) [ 000000]
write_ln96                 (write         ) [ 000000]
ret_ln98                   (ret           ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="col_idx">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="col_idx"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="a_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="s_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pointer">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pointer"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="nnz">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nnz"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_tile_broadcast_Pipeline_init_seen"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="set_tile_broadcast_Pipeline_copy_tile_loop"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i388.i1.i1.i1.i1.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i388P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="pkt_v_value_0_077_loc_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_v_value_0_077_loc/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="pkt_v_value_1_078_loc_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_v_value_1_078_loc/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="pkt_v_value_2_079_loc_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_v_value_2_079_loc/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="pkt_v_value_3_080_loc_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_v_value_3_080_loc/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="pkt_v_y_0_081_loc_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_v_y_0_081_loc/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="pkt_v_y_1_082_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_v_y_1_082_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="pkt_v_y_2_083_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_v_y_2_083_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="pkt_v_y_3_084_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_v_y_3_084_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="pkt_ref_0_085_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_ref_0_085_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="pkt_ref_1_086_loc_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_ref_1_086_loc/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="pkt_ref_2_087_loc_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_ref_2_087_loc/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="pkt_ref_3_088_loc_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pkt_ref_3_088_loc/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="seen_v_loc_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_loc/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="seen_v_1_loc_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_1_loc/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="seen_v_2_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_2_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="seen_v_3_loc_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="seen_v_3_loc/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="nnz_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nnz_read/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="pointer_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="pointer_read/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="a_val_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_val_read/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="col_idx_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="col_idx_read/3 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln96_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="388" slack="0"/>
<pin id="145" dir="0" index="2" bw="388" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/5 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln96_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="388" slack="0"/>
<pin id="152" dir="0" index="2" bw="388" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln96_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="388" slack="0"/>
<pin id="159" dir="0" index="2" bw="388" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/5 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln96_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="388" slack="0"/>
<pin id="166" dir="0" index="2" bw="388" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln96/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_set_tile_broadcast_Pipeline_init_seen_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="1" slack="0"/>
<pin id="174" dir="0" index="3" bw="1" slack="0"/>
<pin id="175" dir="0" index="4" bw="1" slack="0"/>
<pin id="176" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="1" slack="0"/>
<pin id="182" dir="0" index="3" bw="1" slack="0"/>
<pin id="183" dir="0" index="4" bw="1" slack="0"/>
<pin id="184" dir="0" index="5" bw="32" slack="0"/>
<pin id="185" dir="0" index="6" bw="32" slack="0"/>
<pin id="186" dir="0" index="7" bw="64" slack="0"/>
<pin id="187" dir="0" index="8" bw="32" slack="0"/>
<pin id="188" dir="0" index="9" bw="64" slack="0"/>
<pin id="189" dir="0" index="10" bw="32" slack="0"/>
<pin id="190" dir="0" index="11" bw="1" slack="2"/>
<pin id="191" dir="0" index="12" bw="1" slack="2"/>
<pin id="192" dir="0" index="13" bw="1" slack="2"/>
<pin id="193" dir="0" index="14" bw="1" slack="2"/>
<pin id="194" dir="0" index="15" bw="32" slack="2"/>
<pin id="195" dir="0" index="16" bw="32" slack="2"/>
<pin id="196" dir="0" index="17" bw="32" slack="2"/>
<pin id="197" dir="0" index="18" bw="32" slack="2"/>
<pin id="198" dir="0" index="19" bw="32" slack="2"/>
<pin id="199" dir="0" index="20" bw="32" slack="2"/>
<pin id="200" dir="0" index="21" bw="32" slack="2"/>
<pin id="201" dir="0" index="22" bw="32" slack="2"/>
<pin id="202" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="seen_v_3_loc_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="2"/>
<pin id="212" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_3_loc_load/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="seen_v_2_loc_load_load_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="2"/>
<pin id="216" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_2_loc_load/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="seen_v_1_loc_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="2"/>
<pin id="220" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_1_loc_load/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="seen_v_loc_load_load_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="2"/>
<pin id="224" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="seen_v_loc_load/3 "/>
</bind>
</comp>

<comp id="226" class="1004" name="pkt_ref_3_088_loc_load_load_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="4"/>
<pin id="228" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_ref_3_088_loc_load/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="pkt_ref_2_087_loc_load_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="4"/>
<pin id="231" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_ref_2_087_loc_load/5 "/>
</bind>
</comp>

<comp id="232" class="1004" name="pkt_ref_1_086_loc_load_load_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="4"/>
<pin id="234" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_ref_1_086_loc_load/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="pkt_ref_0_085_loc_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="4"/>
<pin id="237" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_ref_0_085_loc_load/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="pkt_v_y_3_084_loc_load_load_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="4"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_v_y_3_084_loc_load/5 "/>
</bind>
</comp>

<comp id="241" class="1004" name="pkt_v_y_2_083_loc_load_load_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="4"/>
<pin id="243" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_v_y_2_083_loc_load/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="pkt_v_y_1_082_loc_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="4"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_v_y_1_082_loc_load/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="pkt_v_y_0_081_loc_load_load_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="4"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_v_y_0_081_loc_load/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="pkt_v_value_3_080_loc_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="4"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_v_value_3_080_loc_load/5 "/>
</bind>
</comp>

<comp id="253" class="1004" name="pkt_v_value_2_079_loc_load_load_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="4"/>
<pin id="255" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_v_value_2_079_loc_load/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="pkt_v_value_1_078_loc_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="4"/>
<pin id="258" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_v_value_1_078_loc_load/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="pkt_v_value_0_077_loc_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="4"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pkt_v_value_0_077_loc_load/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="bitcast_ln96_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln96/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="bitcast_ln96_1_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln96_1/5 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bitcast_ln96_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln96_2/5 "/>
</bind>
</comp>

<comp id="274" class="1004" name="bitcast_ln96_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln96_3/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_0_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="388" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="1" slack="0"/>
<pin id="282" dir="0" index="3" bw="1" slack="0"/>
<pin id="283" dir="0" index="4" bw="1" slack="0"/>
<pin id="284" dir="0" index="5" bw="32" slack="0"/>
<pin id="285" dir="0" index="6" bw="1" slack="0"/>
<pin id="286" dir="0" index="7" bw="32" slack="0"/>
<pin id="287" dir="0" index="8" bw="32" slack="0"/>
<pin id="288" dir="0" index="9" bw="1" slack="0"/>
<pin id="289" dir="0" index="10" bw="32" slack="0"/>
<pin id="290" dir="0" index="11" bw="32" slack="0"/>
<pin id="291" dir="0" index="12" bw="1" slack="0"/>
<pin id="292" dir="0" index="13" bw="32" slack="0"/>
<pin id="293" dir="0" index="14" bw="32" slack="0"/>
<pin id="294" dir="0" index="15" bw="1" slack="0"/>
<pin id="295" dir="0" index="16" bw="32" slack="0"/>
<pin id="296" dir="1" index="17" bw="388" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/5 "/>
</bind>
</comp>

<comp id="318" class="1005" name="pkt_v_value_0_077_loc_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="2"/>
<pin id="320" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pkt_v_value_0_077_loc "/>
</bind>
</comp>

<comp id="324" class="1005" name="pkt_v_value_1_078_loc_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="2"/>
<pin id="326" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pkt_v_value_1_078_loc "/>
</bind>
</comp>

<comp id="330" class="1005" name="pkt_v_value_2_079_loc_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="2"/>
<pin id="332" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pkt_v_value_2_079_loc "/>
</bind>
</comp>

<comp id="336" class="1005" name="pkt_v_value_3_080_loc_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="2"/>
<pin id="338" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pkt_v_value_3_080_loc "/>
</bind>
</comp>

<comp id="342" class="1005" name="pkt_v_y_0_081_loc_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="2"/>
<pin id="344" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pkt_v_y_0_081_loc "/>
</bind>
</comp>

<comp id="348" class="1005" name="pkt_v_y_1_082_loc_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="2"/>
<pin id="350" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pkt_v_y_1_082_loc "/>
</bind>
</comp>

<comp id="354" class="1005" name="pkt_v_y_2_083_loc_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="2"/>
<pin id="356" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pkt_v_y_2_083_loc "/>
</bind>
</comp>

<comp id="360" class="1005" name="pkt_v_y_3_084_loc_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="2"/>
<pin id="362" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="pkt_v_y_3_084_loc "/>
</bind>
</comp>

<comp id="366" class="1005" name="pkt_ref_0_085_loc_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="2"/>
<pin id="368" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="pkt_ref_0_085_loc "/>
</bind>
</comp>

<comp id="372" class="1005" name="pkt_ref_1_086_loc_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="1" slack="2"/>
<pin id="374" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="pkt_ref_1_086_loc "/>
</bind>
</comp>

<comp id="378" class="1005" name="pkt_ref_2_087_loc_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="2"/>
<pin id="380" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="pkt_ref_2_087_loc "/>
</bind>
</comp>

<comp id="384" class="1005" name="pkt_ref_3_088_loc_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="2"/>
<pin id="386" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="pkt_ref_3_088_loc "/>
</bind>
</comp>

<comp id="390" class="1005" name="seen_v_loc_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_loc "/>
</bind>
</comp>

<comp id="396" class="1005" name="seen_v_1_loc_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_1_loc "/>
</bind>
</comp>

<comp id="402" class="1005" name="seen_v_2_loc_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_2_loc "/>
</bind>
</comp>

<comp id="408" class="1005" name="seen_v_3_loc_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="0"/>
<pin id="410" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="seen_v_3_loc "/>
</bind>
</comp>

<comp id="414" class="1005" name="nnz_read_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="1"/>
<pin id="416" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nnz_read "/>
</bind>
</comp>

<comp id="419" class="1005" name="pointer_read_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="1"/>
<pin id="421" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="pointer_read "/>
</bind>
</comp>

<comp id="424" class="1005" name="a_val_read_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="1"/>
<pin id="426" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="a_val_read "/>
</bind>
</comp>

<comp id="429" class="1005" name="col_idx_read_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="64" slack="1"/>
<pin id="431" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="col_idx_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="20" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="16" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="52" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="52" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="52" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="177"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="204"><net_src comp="124" pin="2"/><net_sink comp="178" pin=5"/></net>

<net id="205"><net_src comp="118" pin="2"/><net_sink comp="178" pin=6"/></net>

<net id="206"><net_src comp="130" pin="2"/><net_sink comp="178" pin=7"/></net>

<net id="207"><net_src comp="4" pin="0"/><net_sink comp="178" pin=8"/></net>

<net id="208"><net_src comp="136" pin="2"/><net_sink comp="178" pin=9"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="178" pin=10"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="225"><net_src comp="222" pin="1"/><net_sink comp="178" pin=4"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="256" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="253" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="250" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="297"><net_src comp="50" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="298"><net_src comp="226" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="299"><net_src comp="229" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="300"><net_src comp="232" pin="1"/><net_sink comp="278" pin=3"/></net>

<net id="301"><net_src comp="235" pin="1"/><net_sink comp="278" pin=4"/></net>

<net id="302"><net_src comp="238" pin="1"/><net_sink comp="278" pin=5"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="278" pin=6"/></net>

<net id="304"><net_src comp="274" pin="1"/><net_sink comp="278" pin=7"/></net>

<net id="305"><net_src comp="241" pin="1"/><net_sink comp="278" pin=8"/></net>

<net id="306"><net_src comp="34" pin="0"/><net_sink comp="278" pin=9"/></net>

<net id="307"><net_src comp="270" pin="1"/><net_sink comp="278" pin=10"/></net>

<net id="308"><net_src comp="244" pin="1"/><net_sink comp="278" pin=11"/></net>

<net id="309"><net_src comp="34" pin="0"/><net_sink comp="278" pin=12"/></net>

<net id="310"><net_src comp="266" pin="1"/><net_sink comp="278" pin=13"/></net>

<net id="311"><net_src comp="247" pin="1"/><net_sink comp="278" pin=14"/></net>

<net id="312"><net_src comp="34" pin="0"/><net_sink comp="278" pin=15"/></net>

<net id="313"><net_src comp="262" pin="1"/><net_sink comp="278" pin=16"/></net>

<net id="314"><net_src comp="278" pin="17"/><net_sink comp="142" pin=2"/></net>

<net id="315"><net_src comp="278" pin="17"/><net_sink comp="149" pin=2"/></net>

<net id="316"><net_src comp="278" pin="17"/><net_sink comp="156" pin=2"/></net>

<net id="317"><net_src comp="278" pin="17"/><net_sink comp="163" pin=2"/></net>

<net id="321"><net_src comp="54" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="322"><net_src comp="318" pin="1"/><net_sink comp="178" pin=22"/></net>

<net id="323"><net_src comp="318" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="327"><net_src comp="58" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="178" pin=21"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="333"><net_src comp="62" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="178" pin=20"/></net>

<net id="335"><net_src comp="330" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="339"><net_src comp="66" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="178" pin=19"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="345"><net_src comp="70" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="178" pin=18"/></net>

<net id="347"><net_src comp="342" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="351"><net_src comp="74" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="178" pin=17"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="357"><net_src comp="78" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="178" pin=16"/></net>

<net id="359"><net_src comp="354" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="363"><net_src comp="82" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="178" pin=15"/></net>

<net id="365"><net_src comp="360" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="369"><net_src comp="86" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="178" pin=14"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="375"><net_src comp="90" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="178" pin=13"/></net>

<net id="377"><net_src comp="372" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="381"><net_src comp="94" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="178" pin=12"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="387"><net_src comp="98" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="178" pin=11"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="393"><net_src comp="102" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="399"><net_src comp="106" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="170" pin=3"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="405"><net_src comp="110" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="411"><net_src comp="114" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="417"><net_src comp="118" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="178" pin=6"/></net>

<net id="422"><net_src comp="124" pin="2"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="178" pin=5"/></net>

<net id="427"><net_src comp="130" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="178" pin=7"/></net>

<net id="432"><net_src comp="136" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="178" pin=9"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: s_0 | {5 }
	Port: s_1 | {5 }
	Port: s_2 | {5 }
	Port: s_3 | {5 }
 - Input state : 
	Port: set_tile_broadcast : gmem1 | {3 4 }
	Port: set_tile_broadcast : col_idx | {3 }
	Port: set_tile_broadcast : gmem2 | {3 4 }
	Port: set_tile_broadcast : a_val | {3 }
	Port: set_tile_broadcast : pointer | {3 }
	Port: set_tile_broadcast : nnz | {3 }
  - Chain level:
	State 1
		call_ln0 : 1
	State 2
	State 3
		call_ln0 : 1
	State 4
	State 5
		bitcast_ln96 : 1
		bitcast_ln96_1 : 1
		bitcast_ln96_2 : 1
		bitcast_ln96_3 : 1
		p_0 : 2
		write_ln96 : 3
		write_ln96 : 3
		write_ln96 : 3
		write_ln96 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------|---------|---------|
| Operation|                    Functional Unit                    |    FF   |   LUT   |
|----------|-------------------------------------------------------|---------|---------|
|   call   |    grp_set_tile_broadcast_Pipeline_init_seen_fu_170   |    7    |    18   |
|          | grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178 |   592   |   833   |
|----------|-------------------------------------------------------|---------|---------|
|          |                  nnz_read_read_fu_118                 |    0    |    0    |
|   read   |                pointer_read_read_fu_124               |    0    |    0    |
|          |                 a_val_read_read_fu_130                |    0    |    0    |
|          |                col_idx_read_read_fu_136               |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|
|          |                write_ln96_write_fu_142                |    0    |    0    |
|   write  |                write_ln96_write_fu_149                |    0    |    0    |
|          |                write_ln96_write_fu_156                |    0    |    0    |
|          |                write_ln96_write_fu_163                |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|
|bitconcatenate|                       p_0_fu_278                      |    0    |    0    |
|----------|-------------------------------------------------------|---------|---------|
|   Total  |                                                       |   599   |   851   |
|----------|-------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|      a_val_read_reg_424     |   64   |
|     col_idx_read_reg_429    |   64   |
|       nnz_read_reg_414      |   32   |
|  pkt_ref_0_085_loc_reg_366  |    1   |
|  pkt_ref_1_086_loc_reg_372  |    1   |
|  pkt_ref_2_087_loc_reg_378  |    1   |
|  pkt_ref_3_088_loc_reg_384  |    1   |
|pkt_v_value_0_077_loc_reg_318|   32   |
|pkt_v_value_1_078_loc_reg_324|   32   |
|pkt_v_value_2_079_loc_reg_330|   32   |
|pkt_v_value_3_080_loc_reg_336|   32   |
|  pkt_v_y_0_081_loc_reg_342  |   32   |
|  pkt_v_y_1_082_loc_reg_348  |   32   |
|  pkt_v_y_2_083_loc_reg_354  |   32   |
|  pkt_v_y_3_084_loc_reg_360  |   32   |
|     pointer_read_reg_419    |   32   |
|     seen_v_1_loc_reg_396    |    1   |
|     seen_v_2_loc_reg_402    |    1   |
|     seen_v_3_loc_reg_408    |    1   |
|      seen_v_loc_reg_390     |    1   |
+-----------------------------+--------+
|            Total            |   456  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                          Comp                         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178 |  p5  |   2  |  32  |   64   ||    9    |
| grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178 |  p6  |   2  |  32  |   64   ||    9    |
| grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178 |  p7  |   2  |  64  |   128  ||    9    |
| grp_set_tile_broadcast_Pipeline_copy_tile_loop_fu_178 |  p9  |   2  |  64  |   128  ||    9    |
|-------------------------------------------------------|------|------|------|--------||---------||---------|
|                         Total                         |      |      |      |   384  ||  1.548  ||    36   |
|-------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   599  |   851  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   456  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |  1055  |   887  |
+-----------+--------+--------+--------+
