<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › alpha › oprofile › op_model_ev67.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>op_model_ev67.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**</span>
<span class="cm"> * @file arch/alpha/oprofile/op_model_ev67.c</span>
<span class="cm"> *</span>
<span class="cm"> * @remark Copyright 2002 OProfile authors</span>
<span class="cm"> * @remark Read the file COPYING</span>
<span class="cm"> *</span>
<span class="cm"> * @author Richard Henderson &lt;rth@twiddle.net&gt;</span>
<span class="cm"> * @author Falk Hueffner &lt;falk@debian.org&gt;</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/oprofile.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/smp.h&gt;</span>
<span class="cp">#include &lt;asm/ptrace.h&gt;</span>

<span class="cp">#include &quot;op_impl.h&quot;</span>


<span class="cm">/* Compute all of the registers in preparation for enabling profiling.  */</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">ev67_reg_setup</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_register_config</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span>
	       <span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">,</span>
	       <span class="k">struct</span> <span class="n">op_system_config</span> <span class="o">*</span><span class="n">sys</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ctl</span><span class="p">,</span> <span class="n">reset</span><span class="p">,</span> <span class="n">need_reset</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Select desired events.  */</span>
	<span class="n">ctl</span> <span class="o">=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">;</span>		<span class="cm">/* Enable ProfileMe mode. */</span>

	<span class="cm">/* The event numbers are chosen so we can use them directly if</span>
<span class="cm">	   PCTR1 is enabled.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">ctl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">event</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">event</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="cm">/* cycles */</span>
			<span class="n">ctl</span> <span class="o">|=</span> <span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">mux_select</span> <span class="o">=</span> <span class="n">ctl</span><span class="p">;</span>

	<span class="cm">/* Select logging options.  */</span>
	<span class="cm">/* ??? Need to come up with some mechanism to trace only</span>
<span class="cm">	   selected processes.  EV67 does not have a mechanism to</span>
<span class="cm">	   select kernel or user mode only.  For now, enable always.  */</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">proc_mode</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* EV67 cannot change the width of the counters as with the</span>
<span class="cm">	   other implementations.  But fortunately, we can write to</span>
<span class="cm">	   the counters and set the value such that it will overflow</span>
<span class="cm">	   at the right time.  */</span>
	<span class="n">reset</span> <span class="o">=</span> <span class="n">need_reset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">2</span><span class="p">;</span> <span class="o">++</span><span class="n">i</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">count</span> <span class="o">=</span> <span class="n">ctr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">count</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">ctr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">&gt;</span> <span class="mh">0x100000</span><span class="p">)</span>
			<span class="n">count</span> <span class="o">=</span> <span class="mh">0x100000</span><span class="p">;</span>
		<span class="n">ctr</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">count</span> <span class="o">=</span> <span class="n">count</span><span class="p">;</span>
		<span class="n">reset</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x100000</span> <span class="o">-</span> <span class="n">count</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">i</span> <span class="o">?</span> <span class="mi">6</span> <span class="o">:</span> <span class="mi">28</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">!=</span> <span class="mh">0x100000</span><span class="p">)</span>
			<span class="n">need_reset</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">reset_values</span> <span class="o">=</span> <span class="n">reset</span><span class="p">;</span>
	<span class="n">reg</span><span class="o">-&gt;</span><span class="n">need_reset</span> <span class="o">=</span> <span class="n">need_reset</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Program all of the registers in preparation for enabling profiling.  */</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">ev67_cpu_setup</span> <span class="p">(</span><span class="kt">void</span> <span class="o">*</span><span class="n">x</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">op_register_config</span> <span class="o">*</span><span class="n">reg</span> <span class="o">=</span> <span class="n">x</span><span class="p">;</span>

	<span class="n">wrperfmon</span><span class="p">(</span><span class="mi">2</span><span class="p">,</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">mux_select</span><span class="p">);</span>
	<span class="n">wrperfmon</span><span class="p">(</span><span class="mi">3</span><span class="p">,</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">proc_mode</span><span class="p">);</span>
	<span class="n">wrperfmon</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">reset_values</span> <span class="o">|</span> <span class="mi">3</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* CTR is a counter for which the user has requested an interrupt count</span>
<span class="cm">   in between one of the widths selectable in hardware.  Reset the count</span>
<span class="cm">   for CTR to the value stored in REG-&gt;RESET_VALUES.  */</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">ev67_reset_ctr</span><span class="p">(</span><span class="k">struct</span> <span class="n">op_register_config</span> <span class="o">*</span><span class="n">reg</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">ctr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">wrperfmon</span><span class="p">(</span><span class="mi">6</span><span class="p">,</span> <span class="n">reg</span><span class="o">-&gt;</span><span class="n">reset_values</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">ctr</span><span class="p">));</span>
<span class="p">}</span>

<span class="cm">/* ProfileMe conditions which will show up as counters. We can also</span>
<span class="cm">   detect the following, but it seems unlikely that anybody is</span>
<span class="cm">   interested in counting them:</span>
<span class="cm">    * Reset</span>
<span class="cm">    * MT_FPCR (write to floating point control register)</span>
<span class="cm">    * Arithmetic trap</span>
<span class="cm">    * Dstream Fault</span>
<span class="cm">    * Machine Check (ECC fault, etc.)</span>
<span class="cm">    * OPCDEC (illegal opcode)</span>
<span class="cm">    * Floating point disabled</span>
<span class="cm">    * Differentiate between DTB single/double misses and 3 or 4 level</span>
<span class="cm">      page tables</span>
<span class="cm">    * Istream access violation</span>
<span class="cm">    * Interrupt</span>
<span class="cm">    * Icache Parity Error.</span>
<span class="cm">    * Instruction killed (nop, trapb)</span>

<span class="cm">   Unfortunately, there seems to be no way to detect Dcache and Bcache</span>
<span class="cm">   misses; the latter could be approximated by making the counter</span>
<span class="cm">   count Bcache misses, but that is not precise.</span>

<span class="cm">   We model this as 20 counters:</span>
<span class="cm">    * PCTR0</span>
<span class="cm">    * PCTR1</span>
<span class="cm">    * 9 ProfileMe events, induced by PCTR0</span>
<span class="cm">    * 9 ProfileMe events, induced by PCTR1</span>
<span class="cm">*/</span>

<span class="k">enum</span> <span class="n">profileme_counters</span> <span class="p">{</span>
	<span class="n">PM_STALLED</span><span class="p">,</span>		<span class="cm">/* Stalled for at least one cycle</span>
<span class="cm">				   between the fetch and map stages  */</span>
	<span class="n">PM_TAKEN</span><span class="p">,</span>		<span class="cm">/* Conditional branch taken */</span>
	<span class="n">PM_MISPREDICT</span><span class="p">,</span>		<span class="cm">/* Branch caused mispredict trap */</span>
	<span class="n">PM_ITB_MISS</span><span class="p">,</span>		<span class="cm">/* ITB miss */</span>
	<span class="n">PM_DTB_MISS</span><span class="p">,</span>		<span class="cm">/* DTB miss */</span>
	<span class="n">PM_REPLAY</span><span class="p">,</span>		<span class="cm">/* Replay trap */</span>
	<span class="n">PM_LOAD_STORE</span><span class="p">,</span>		<span class="cm">/* Load-store order trap */</span>
	<span class="n">PM_ICACHE_MISS</span><span class="p">,</span>		<span class="cm">/* Icache miss */</span>
	<span class="n">PM_UNALIGNED</span><span class="p">,</span>		<span class="cm">/* Unaligned Load/Store */</span>
	<span class="n">PM_NUM_COUNTERS</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">void</span>
<span class="nf">op_add_pm</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pc</span><span class="p">,</span> <span class="kt">int</span> <span class="n">kern</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">counter</span><span class="p">,</span>
	  <span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">event</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">fake_counter</span> <span class="o">=</span> <span class="mi">2</span> <span class="o">+</span> <span class="n">event</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">counter</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">fake_counter</span> <span class="o">+=</span> <span class="n">PM_NUM_COUNTERS</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ctr</span><span class="p">[</span><span class="n">fake_counter</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">oprofile_add_pc</span><span class="p">(</span><span class="n">pc</span><span class="p">,</span> <span class="n">kern</span><span class="p">,</span> <span class="n">fake_counter</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">ev67_handle_interrupt</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">which</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span>
		      <span class="k">struct</span> <span class="n">op_counter_config</span> <span class="o">*</span><span class="n">ctr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pmpc</span><span class="p">,</span> <span class="n">pctr_ctl</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">kern</span> <span class="o">=</span> <span class="o">!</span><span class="n">user_mode</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">mispredict</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">v</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="kt">unsigned</span> <span class="n">reserved</span><span class="o">:</span>	<span class="mi">30</span><span class="p">;</span> <span class="cm">/*  0-29 */</span>
			<span class="kt">unsigned</span> <span class="n">overcount</span><span class="o">:</span>	 <span class="mi">3</span><span class="p">;</span> <span class="cm">/* 30-32 */</span>
			<span class="kt">unsigned</span> <span class="n">icache_miss</span><span class="o">:</span>	 <span class="mi">1</span><span class="p">;</span> <span class="cm">/*    33 */</span>
			<span class="kt">unsigned</span> <span class="n">trap_type</span><span class="o">:</span>	 <span class="mi">4</span><span class="p">;</span> <span class="cm">/* 34-37 */</span>
			<span class="kt">unsigned</span> <span class="n">load_store</span><span class="o">:</span>	 <span class="mi">1</span><span class="p">;</span> <span class="cm">/*    38 */</span>
			<span class="kt">unsigned</span> <span class="n">trap</span><span class="o">:</span>		 <span class="mi">1</span><span class="p">;</span> <span class="cm">/*    39 */</span>
			<span class="kt">unsigned</span> <span class="n">mispredict</span><span class="o">:</span>	 <span class="mi">1</span><span class="p">;</span> <span class="cm">/*    40 */</span>
		<span class="p">}</span> <span class="n">fields</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">i_stat</span><span class="p">;</span>

	<span class="k">enum</span> <span class="n">trap_types</span> <span class="p">{</span>
		<span class="n">TRAP_REPLAY</span><span class="p">,</span>
		<span class="n">TRAP_INVALID0</span><span class="p">,</span>
		<span class="n">TRAP_DTB_DOUBLE_MISS_3</span><span class="p">,</span>
		<span class="n">TRAP_DTB_DOUBLE_MISS_4</span><span class="p">,</span>
		<span class="n">TRAP_FP_DISABLED</span><span class="p">,</span>
		<span class="n">TRAP_UNALIGNED</span><span class="p">,</span>
		<span class="n">TRAP_DTB_SINGLE_MISS</span><span class="p">,</span>
		<span class="n">TRAP_DSTREAM_FAULT</span><span class="p">,</span>
		<span class="n">TRAP_OPCDEC</span><span class="p">,</span>
		<span class="n">TRAP_INVALID1</span><span class="p">,</span>
		<span class="n">TRAP_MACHINE_CHECK</span><span class="p">,</span>
		<span class="n">TRAP_INVALID2</span><span class="p">,</span>
		<span class="n">TRAP_ARITHMETIC</span><span class="p">,</span>
		<span class="n">TRAP_INVALID3</span><span class="p">,</span>
		<span class="n">TRAP_MT_FPCR</span><span class="p">,</span>
		<span class="n">TRAP_RESET</span>
	<span class="p">};</span>

	<span class="n">pmpc</span> <span class="o">=</span> <span class="n">wrperfmon</span><span class="p">(</span><span class="mi">9</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* ??? Don&#39;t know how to handle physical-mode PALcode address.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pmpc</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="n">pmpc</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mi">2</span><span class="p">;</span>		<span class="cm">/* clear reserved bit */</span>

	<span class="n">i_stat</span><span class="p">.</span><span class="n">v</span> <span class="o">=</span> <span class="n">wrperfmon</span><span class="p">(</span><span class="mi">8</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i_stat</span><span class="p">.</span><span class="n">fields</span><span class="p">.</span><span class="n">trap</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">i_stat</span><span class="p">.</span><span class="n">fields</span><span class="p">.</span><span class="n">trap_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">TRAP_INVALID1</span>:
		<span class="k">case</span> <span class="n">TRAP_INVALID2</span>:
		<span class="k">case</span> <span class="n">TRAP_INVALID3</span>:
			<span class="cm">/* Pipeline redirection occurred. PMPC points</span>
<span class="cm">			   to PALcode. Recognize ITB miss by PALcode</span>
<span class="cm">			   offset address, and get actual PC from</span>
<span class="cm">			   EXC_ADDR.  */</span>
			<span class="n">oprofile_add_pc</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">,</span> <span class="n">kern</span><span class="p">,</span> <span class="n">which</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">pmpc</span> <span class="o">&amp;</span> <span class="p">((</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="o">==</span>  <span class="mi">581</span><span class="p">)</span>
				<span class="n">op_add_pm</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">pc</span><span class="p">,</span> <span class="n">kern</span><span class="p">,</span> <span class="n">which</span><span class="p">,</span>
					  <span class="n">ctr</span><span class="p">,</span> <span class="n">PM_ITB_MISS</span><span class="p">);</span>
			<span class="cm">/* Most other bit and counter values will be</span>
<span class="cm">			   those for the first instruction in the</span>
<span class="cm">			   fault handler, so we&#39;re done.  */</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TRAP_REPLAY</span>:
			<span class="n">op_add_pm</span><span class="p">(</span><span class="n">pmpc</span><span class="p">,</span> <span class="n">kern</span><span class="p">,</span> <span class="n">which</span><span class="p">,</span> <span class="n">ctr</span><span class="p">,</span>
				  <span class="p">(</span><span class="n">i_stat</span><span class="p">.</span><span class="n">fields</span><span class="p">.</span><span class="n">load_store</span>
				   <span class="o">?</span> <span class="n">PM_LOAD_STORE</span> <span class="o">:</span> <span class="n">PM_REPLAY</span><span class="p">));</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TRAP_DTB_DOUBLE_MISS_3</span>:
		<span class="k">case</span> <span class="n">TRAP_DTB_DOUBLE_MISS_4</span>:
		<span class="k">case</span> <span class="n">TRAP_DTB_SINGLE_MISS</span>:
			<span class="n">op_add_pm</span><span class="p">(</span><span class="n">pmpc</span><span class="p">,</span> <span class="n">kern</span><span class="p">,</span> <span class="n">which</span><span class="p">,</span> <span class="n">ctr</span><span class="p">,</span> <span class="n">PM_DTB_MISS</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TRAP_UNALIGNED</span>:
			<span class="n">op_add_pm</span><span class="p">(</span><span class="n">pmpc</span><span class="p">,</span> <span class="n">kern</span><span class="p">,</span> <span class="n">which</span><span class="p">,</span> <span class="n">ctr</span><span class="p">,</span> <span class="n">PM_UNALIGNED</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">TRAP_INVALID0</span>:
		<span class="k">case</span> <span class="n">TRAP_FP_DISABLED</span>:
		<span class="k">case</span> <span class="n">TRAP_DSTREAM_FAULT</span>:
		<span class="k">case</span> <span class="n">TRAP_OPCDEC</span>:
		<span class="k">case</span> <span class="n">TRAP_MACHINE_CHECK</span>:
		<span class="k">case</span> <span class="n">TRAP_ARITHMETIC</span>:
		<span class="k">case</span> <span class="n">TRAP_MT_FPCR</span>:
		<span class="k">case</span> <span class="n">TRAP_RESET</span>:
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* ??? JSR/JMP/RET/COR or HW_JSR/HW_JMP/HW_RET/HW_COR</span>
<span class="cm">		   mispredicts do not set this bit but can be</span>
<span class="cm">		   recognized by the presence of one of these</span>
<span class="cm">		   instructions at the PMPC location with bit 39</span>
<span class="cm">		   set.  */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">i_stat</span><span class="p">.</span><span class="n">fields</span><span class="p">.</span><span class="n">mispredict</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mispredict</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">op_add_pm</span><span class="p">(</span><span class="n">pmpc</span><span class="p">,</span> <span class="n">kern</span><span class="p">,</span> <span class="n">which</span><span class="p">,</span> <span class="n">ctr</span><span class="p">,</span> <span class="n">PM_MISPREDICT</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">oprofile_add_pc</span><span class="p">(</span><span class="n">pmpc</span><span class="p">,</span> <span class="n">kern</span><span class="p">,</span> <span class="n">which</span><span class="p">);</span>

	<span class="n">pctr_ctl</span> <span class="o">=</span> <span class="n">wrperfmon</span><span class="p">(</span><span class="mi">5</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pctr_ctl</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">27</span><span class="p">))</span>
		<span class="n">op_add_pm</span><span class="p">(</span><span class="n">pmpc</span><span class="p">,</span> <span class="n">kern</span><span class="p">,</span> <span class="n">which</span><span class="p">,</span> <span class="n">ctr</span><span class="p">,</span> <span class="n">PM_STALLED</span><span class="p">);</span>

	<span class="cm">/* Unfortunately, TAK is undefined on mispredicted branches.</span>
<span class="cm">	   ??? It is also undefined for non-cbranch insns, should</span>
<span class="cm">	   check that.  */</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">mispredict</span> <span class="o">&amp;&amp;</span> <span class="n">pctr_ctl</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="mi">0</span><span class="p">))</span>
		<span class="n">op_add_pm</span><span class="p">(</span><span class="n">pmpc</span><span class="p">,</span> <span class="n">kern</span><span class="p">,</span> <span class="n">which</span><span class="p">,</span> <span class="n">ctr</span><span class="p">,</span> <span class="n">PM_TAKEN</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">struct</span> <span class="n">op_axp_model</span> <span class="n">op_model_ev67</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">reg_setup</span>		<span class="o">=</span> <span class="n">ev67_reg_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_setup</span>		<span class="o">=</span> <span class="n">ev67_cpu_setup</span><span class="p">,</span>
	<span class="p">.</span><span class="n">reset_ctr</span>		<span class="o">=</span> <span class="n">ev67_reset_ctr</span><span class="p">,</span>
	<span class="p">.</span><span class="n">handle_interrupt</span>	<span class="o">=</span> <span class="n">ev67_handle_interrupt</span><span class="p">,</span>
	<span class="p">.</span><span class="n">cpu_type</span>		<span class="o">=</span> <span class="s">&quot;alpha/ev67&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_counters</span>		<span class="o">=</span> <span class="mi">20</span><span class="p">,</span>
	<span class="p">.</span><span class="n">can_set_proc_mode</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
