Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/tianzhao/Development/ee109_prep/University_Program/Computer_Systems/ee109_computer/Video_In_Subsystem_dev.qsys --block-symbol-file --output-directory=/home/tianzhao/Development/ee109_prep/University_Program/Computer_Systems/ee109_computer/Video_In_Subsystem_dev --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ee109_computer/Video_In_Subsystem_dev.qsys
Progress: Reading input file
Progress: Adding Sys_Clk [clock_source 16.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_In [altera_up_avalon_video_decoder 16.1]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 16.1]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 16.1]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 16.1]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 16.1]
Progress: Parameterizing module Video_In_DMA
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 16.1]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 16.1]
Progress: Parameterizing module Video_In_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Video_In_Subsystem_dev.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem.
Info: Video_In_Subsystem_dev.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: Video_In_Subsystem_dev.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: Video_In_Subsystem_dev.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: Video_In_Subsystem_dev.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Video_In_Subsystem_dev.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: Video_In_Subsystem_dev.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/tianzhao/Development/ee109_prep/University_Program/Computer_Systems/ee109_computer/Video_In_Subsystem_dev.qsys --synthesis=VERILOG --output-directory=/home/tianzhao/Development/ee109_prep/University_Program/Computer_Systems/ee109_computer/Video_In_Subsystem_dev/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading ee109_computer/Video_In_Subsystem_dev.qsys
Progress: Reading input file
Progress: Adding Sys_Clk [clock_source 16.1]
Progress: Parameterizing module Sys_Clk
Progress: Adding Video_In [altera_up_avalon_video_decoder 16.1]
Progress: Parameterizing module Video_In
Progress: Adding Video_In_CSC [altera_up_avalon_video_csc 16.1]
Progress: Parameterizing module Video_In_CSC
Progress: Adding Video_In_Chroma_Resampler [altera_up_avalon_video_chroma_resampler 16.1]
Progress: Parameterizing module Video_In_Chroma_Resampler
Progress: Adding Video_In_Clipper [altera_up_avalon_video_clipper 16.1]
Progress: Parameterizing module Video_In_Clipper
Progress: Adding Video_In_DMA [altera_up_avalon_video_dma_controller 16.1]
Progress: Parameterizing module Video_In_DMA
Progress: Adding Video_In_RGB_Resampler [altera_up_avalon_video_rgb_resampler 16.1]
Progress: Parameterizing module Video_In_RGB_Resampler
Progress: Adding Video_In_Scaler [altera_up_avalon_video_scaler 16.1]
Progress: Parameterizing module Video_In_Scaler
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Video_In_Subsystem_dev.Sys_Clk: The input clock frequency must be known or set by the parent if this is a subsystem.
Info: Video_In_Subsystem_dev.Video_In: Video In Stream: Format: 720 x 244 (Odd Frames) or 720 x 243 (Even Frames) with Colour: 8 (bits) x 2 (planes) (YCrCb 4:2:2)
Info: Video_In_Subsystem_dev.Video_In_CSC: Colour Space Conversion: 8 (bits) x 3 (planes) (444 YCrCb) -> 8 (bits) x 3 (planes) (24-bit RGB)
Info: Video_In_Subsystem_dev.Video_In_Chroma_Resampler: Chroma Resampling: 8 (bits) x 2 (planes) -> 8 (bits) x 3 (planes)
Info: Video_In_Subsystem_dev.Video_In_Clipper: Change in Resolution: 720 x 244 -> 640 x 240
Info: Video_In_Subsystem_dev.Video_In_RGB_Resampler: RGB Resampling: 8 (bits) x 3 (planes) -> 16 (bits) x 1 (planes)
Info: Video_In_Subsystem_dev.Video_In_Scaler: Change in Resolution: 640 x 240 -> 320 x 240
Info: Video_In_Subsystem_dev: Generating Video_In_Subsystem_dev "Video_In_Subsystem_dev" for QUARTUS_SYNTH
Info: Video_In: Starting Generation of Video In Decoder
Info: Video_In: "Video_In_Subsystem_dev" instantiated altera_up_avalon_video_decoder "Video_In"
Info: Video_In_CSC: Starting Generation of Colour Space Converter
Info: Video_In_CSC: "Video_In_Subsystem_dev" instantiated altera_up_avalon_video_csc "Video_In_CSC"
Info: Video_In_Chroma_Resampler: Starting Generation of Chroma Resampler
Info: Video_In_Chroma_Resampler: "Video_In_Subsystem_dev" instantiated altera_up_avalon_video_chroma_resampler "Video_In_Chroma_Resampler"
Info: Video_In_Clipper: Starting generation of the video clipper
Info: Video_In_Clipper: "Video_In_Subsystem_dev" instantiated altera_up_avalon_video_clipper "Video_In_Clipper"
Info: Video_In_DMA: Starting Generation of Video DMA Controller
Info: Video_In_DMA: "Video_In_Subsystem_dev" instantiated altera_up_avalon_video_dma_controller "Video_In_DMA"
Info: Video_In_RGB_Resampler: Starting Generation of Video RGB Resampler
Info: Video_In_RGB_Resampler: "Video_In_Subsystem_dev" instantiated altera_up_avalon_video_rgb_resampler "Video_In_RGB_Resampler"
Info: Video_In_Scaler: Starting Generation of Video Scaler
Info: Video_In_Scaler: "Video_In_Subsystem_dev" instantiated altera_up_avalon_video_scaler "Video_In_Scaler"
Info: rst_controller: "Video_In_Subsystem_dev" instantiated altera_reset_controller "rst_controller"
Info: Video_In_Subsystem_dev: Done "Video_In_Subsystem_dev" with 9 modules, 26 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
