read_verilog ../top.v
proc
tee -o result.out sat -initsteps 3 -tempinduct-skip 1 -prove x 0 -set-def-at 3 x  -tempinduct middle
