<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="PRM_GFX" id="PRM_GFX">
  
  
  <register acronym="PRCM_PRM_PM_GFX_PWRSTCTRL" description="This register controls the GFX power state to reach upon a domain sleep transition." id="PRCM_PRM_PM_GFX_PWRSTCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description=" " end="18" id="RESERVED_1" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description=" GFX memory state when domain is ON." end="16" id="GFX_MEM_ONSTATE" rwaccess="R" width="2">
    <bitenum description="Memory bank is on when the domain is ON." id="en_1_0x3" token="en_1_0x3" value="0x3"></bitenum>
  </bitfield>
    
  <bitfield begin="15" description=" " end="9" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="8" description=" GFX_MEM bank state when domain is retention" end="8" id="GFX_MEM_RETSTATE" rwaccess="RW" width="1">
    <bitenum description="Memory is retained when domain is in RETENTION state." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is off when the domain is in the RETENTION state." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="5" id="RESERVED_3" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="4" description=" Power state change request when domain has already performed a sleep transition. [[br]]Allows going into deeper low power state without waking up the power domain. " end="4" id="LOWPOWERSTATECHANGE" rwaccess="RW" width="1">
    <bitenum description="Request a low power state change. This bit is automatically cleared when the power state is effectively changed or when power state is ON." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Do not request a low power state change." id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="2" id="RESERVED_4" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description=" Power state control" end="0" id="POWERSTATE" rwaccess="RW" width="2">
    <bitenum description="ON State" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="RESERVED" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="RESERVED" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="OFF State" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_PM_GFX_PWRSTST" description="This register provides a status on the current GFX power domain state. [warm reset insensitive]" id="PRCM_PRM_PM_GFX_PWRSTST" offset="0x4" width="32">
    
  <bitfield begin="31" description=" " end="26" id="RESERVED_1" rwaccess="R" width="6"></bitfield>
    
  <bitfield begin="25" description=" Last low power state entered. [[br]]Set to 0x3 upon write of the same only. [[br]]This register is intended for debug purpose only. " end="24" id="LASTPOWERSTATEENTERED" rwaccess="RW" width="2">
    <bitenum description="Power domain was previously ON-ACTIVE" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Power domain was previously ON-INACTIVE" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Power domain was previously in RETENTION" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Power domain was previously OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="23" description=" " end="21" id="RESERVED_2" rwaccess="R" width="3"></bitfield>
    
  <bitfield begin="20" description=" Domain transition status" end="20" id="INTRANSITION" rwaccess="R" width="1">
    <bitenum description="Power domain transition is in progress." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No on-going transition on power domain" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="19" description=" " end="6" id="RESERVED_3" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="5" description=" GFX memory state status" end="4" id="GFX_MEM_STATEST" rwaccess="R" width="2">
    <bitenum description="Memory is ON" id="en_4_0x3" token="en_4_0x3" value="0x3"></bitenum>
    <bitenum description="Reserved" id="en_3_0x2" token="en_3_0x2" value="0x2"></bitenum>
    <bitenum description="Memory is in RETENTION." id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Memory is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="3" description=" " end="3" id="RESERVED_4" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="2" description=" Logic state status" end="2" id="LOGICSTATEST" rwaccess="R" width="1">
    <bitenum description="Logic in domain is ON" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Logic in domain is OFF" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="1" description=" Current Power State Status" end="0" id="POWERSTATEST" rwaccess="R" width="2">
    <bitenum description="ON State [warm reset insensitive]" id="en_2_0x3" token="en_2_0x3" value="0x3"></bitenum>
    <bitenum description="OFF State [warm reset insensitive]" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_RM_GFX_RSTCTRL" description="This register controls the release of the GFX Domain resets." id="PRCM_PRM_RM_GFX_RSTCTRL" offset="0x10" width="32">
    
  <bitfield begin="31" description=" " end="4" id="RESERVED_1" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description=" " end="2" id="RESERVED_2" rwaccess="R" width="2"></bitfield>
    
  <bitfield begin="1" description=" " end="1" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" GFX domain local reset control" end="0" id="GFX_RST" rwaccess="RW" width="1">
    <bitenum description="Reset is asserted for the GFX Domain (SGX 530)" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Reset is cleared for the GFX Domain (SGX530)" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_RM_GFX_RSTST" description="This register logs the different reset sources of the GFX domain. Each bit is set upon release of the domain reset signal. Must be cleared by software. [warm reset insensitive]" id="PRCM_PRM_RM_GFX_RSTST" offset="0x14" width="32">
    
  <bitfield begin="31" description=" " end="12" id="RESERVED_1" rwaccess="R" width="20"></bitfield>
    
  <bitfield begin="11" description=" " end="2" id="RESERVED_2" rwaccess="R" width="10"></bitfield>
    
  <bitfield begin="1" description=" " end="1" id="RESERVED_3" rwaccess="R" width="1"></bitfield>
    
  <bitfield begin="0" description=" GFX Domain Logic Reset" end="0" id="GFX_RST" rwaccess="RW" width="1">
    <bitenum description="GFX Domain Logic has been reset upon SW reset" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="No SW reset occured" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
  
  
  <register acronym="PRCM_PRM_RM_GFX_CONTEXT" description="This register contains dedicated GFX context statuses. [warm reset insensitive]" id="PRCM_PRM_RM_GFX_CONTEXT" offset="0x24" width="32">
    
  <bitfield begin="31" description=" " end="9" id="RESERVED_1" rwaccess="R" width="23"></bitfield>
    
  <bitfield begin="8" description=" Specify if memory-based context in GFX_MEM memory bank has been lost due to a previous power transition or other reset source." end="8" id="LOSTMEM_GFX_MEM" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
    
  <bitfield begin="7" description=" " end="1" id="RESERVED_2" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="0" description=" Specify if DFF-based context has been lost due to a previous power transition or other reset source. [[br]](set upon assertion of GFX_RST signal) " end="0" id="LOSTCONTEXT_DFF" rwaccess="RW" width="1">
    <bitenum description="Context has been lost" id="en_2_0x1" token="en_2_0x1" value="0x1"></bitenum>
    <bitenum description="Context has been maintained" id="en_1_0x0" token="en_1_0x0" value="0x0"></bitenum>
  </bitfield>
  </register>
</module>
