<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;13.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li><li class="navelem"><a class="el" href="dir_234f42f82b76b03f6101df18c668b2d0.html">Utils</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">AMDGPUBaseInfo.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AMDGPUBaseInfo_8h_source.html">AMDGPUBaseInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUAsmUtils_8h_source.html">AMDGPUAsmUtils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDKernelCodeT_8h_source.html">AMDKernelCodeT.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GCNSubtarget_8h_source.html">GCNSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUMCTargetDesc_8h_source.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="BinaryFormat_2ELF_8h_source.html">llvm/BinaryFormat/ELF.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Attributes_8h_source.html">llvm/IR/Attributes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Function_8h_source.html">llvm/IR/Function.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GlobalValue_8h_source.html">llvm/IR/GlobalValue.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsR600.h&quot;</code><br />
<code>#include &quot;<a class="el" href="LLVMContext_8h_source.html">llvm/IR/LLVMContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MCSubtargetInfo_8h_source.html">llvm/MC/MCSubtargetInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDHSAKernelDescriptor_8h_source.html">llvm/Support/AMDHSAKernelDescriptor.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetParser_8h_source.html">llvm/Support/TargetParser.h</a>&quot;</code><br />
<code>#include &quot;AMDGPUGenInstrInfo.inc&quot;</code><br />
<code>#include &quot;AMDGPUGenSearchableTables.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AMDGPUBaseInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AMDGPUBaseInfo_8cpp__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8cpp" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8cpp" id="alib_2Target_2AMDGPU_2Utils_2AMDGPUBaseInfo_8cpp">
<area shape="rect" title=" " alt="" coords="2715,5,2884,46"/>
<area shape="rect" href="AMDGPUBaseInfo_8h.html" title=" " alt="" coords="4197,271,4341,297"/>
<area shape="poly" title=" " alt="" coords="2884,26,3136,32,3471,44,3802,63,3939,76,4043,91,4122,101,4188,108,4218,115,4246,129,4273,150,4299,181,4307,201,4305,222,4288,260,4283,258,4300,221,4301,202,4295,184,4269,154,4243,133,4216,120,4187,113,4122,107,4042,97,3938,81,3801,69,3471,49,3136,37,2884,31"/>
<area shape="rect" title=" " alt="" coords="4277,345,4506,371"/>
<area shape="poly" title=" " alt="" coords="2884,26,3184,34,3583,48,3952,67,4086,79,4165,91,4215,106,4252,122,4286,145,4322,181,4347,218,4367,258,4389,330,4384,331,4362,260,4343,220,4317,184,4282,149,4250,127,4213,111,4164,97,4086,84,3952,72,3583,53,3184,39,2884,32"/>
<area shape="rect" href="AMDGPU_8h.html" title=" " alt="" coords="1843,102,1935,127"/>
<area shape="poly" title=" " alt="" coords="2715,31,2570,35,2380,45,2167,65,1953,97,1939,100,1938,94,1952,91,2166,60,2380,40,2570,29,2715,25"/>
<area shape="rect" href="Function_8h.html" title=" " alt="" coords="1882,271,2010,297"/>
<area shape="poly" title=" " alt="" coords="2715,31,2530,38,2307,49,2111,69,2042,81,2005,96,1989,112,1976,132,1959,175,1951,220,1948,257,1943,257,1945,219,1954,174,1971,129,1985,109,2002,92,2041,76,2110,63,2307,44,2529,32,2715,26"/>
<area shape="rect" href="Attributes_8h.html" title="This file contains the simple types necessary to represent the attributes associated with functions a..." alt="" coords="2535,345,2669,371"/>
<area shape="poly" title=" " alt="" coords="2884,36,2998,59,3057,76,3111,97,3155,121,3171,136,3184,151,3191,168,3192,186,3186,205,3174,225,3141,252,3091,276,3029,295,2959,312,2812,337,2684,352,2683,347,2811,332,2958,307,3028,290,3089,271,3138,248,3169,222,3181,203,3186,185,3185,169,3179,154,3168,139,3152,126,3109,102,3055,81,2997,64,2883,41"/>
<area shape="rect" href="GlobalValue_8h.html" title=" " alt="" coords="2079,345,2227,371"/>
<area shape="poly" title=" " alt="" coords="2715,29,2574,31,2407,41,2326,49,2253,61,2192,77,2147,96,2120,116,2097,137,2078,160,2066,184,2058,209,2057,236,2063,265,2075,296,2092,318,2114,335,2111,339,2088,322,2071,298,2058,267,2052,237,2053,208,2061,182,2074,157,2093,134,2116,112,2145,92,2190,72,2252,56,2325,44,2407,35,2573,26,2715,24"/>
<area shape="rect" href="AMDGPUAsmUtils_8h.html" title=" " alt="" coords="4028,271,4174,297"/>
<area shape="poly" title=" " alt="" coords="2884,27,3215,40,3431,51,3657,67,3873,88,4060,113,4137,128,4200,144,4247,161,4275,181,4284,197,4284,211,4276,225,4262,236,4223,255,4177,270,4176,265,4221,250,4259,232,4272,221,4279,210,4279,198,4271,184,4244,166,4198,149,4136,133,4059,118,3872,93,3656,73,3431,57,3215,45,2884,32"/>
<area shape="rect" href="AMDKernelCodeT_8h.html" title=" " alt="" coords="2085,271,2221,297"/>
<area shape="poly" title=" " alt="" coords="2715,34,2629,41,2525,53,2414,71,2304,97,2241,110,2190,120,2167,128,2147,140,2127,158,2107,184,2102,203,2106,222,2117,242,2131,259,2127,263,2113,245,2101,224,2096,203,2102,181,2123,155,2143,136,2165,124,2188,115,2240,105,2303,91,2413,66,2524,47,2628,35,2715,28"/>
<area shape="rect" href="GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="2740,102,2859,127"/>
<area shape="poly" title=" " alt="" coords="2802,47,2802,87,2797,87,2797,47"/>
<area shape="rect" title=" " alt="" coords="3337,271,3510,297"/>
<area shape="poly" title=" " alt="" coords="2884,31,3069,53,3156,70,3191,80,3217,92,3238,106,3254,121,3275,153,3294,186,3325,221,3356,244,3387,262,3384,266,3353,248,3322,225,3290,189,3270,156,3250,125,3235,110,3214,96,3189,85,3155,75,3068,58,2884,36"/>
<area shape="rect" href="AMDGPUMCTargetDesc_8h.html" title="Provides AMDGPU specific target descriptions." alt="" coords="3406,94,3636,135"/>
<area shape="poly" title=" " alt="" coords="2884,34,3392,95,3391,100,2884,40"/>
<area shape="rect" href="BinaryFormat_2ELF_8h.html" title=" " alt="" coords="913,345,1078,371"/>
<area shape="poly" title=" " alt="" coords="2715,31,2473,36,2155,47,1842,66,1712,80,1615,97,1526,121,1437,150,1269,220,1127,288,1030,340,1028,335,1125,283,1266,215,1435,145,1524,116,1614,91,1712,75,1841,61,2155,41,2473,30,2715,25"/>
<area shape="rect" title=" " alt="" coords="4436,102,4627,127"/>
<area shape="poly" title=" " alt="" coords="2884,24,3143,26,3522,35,3966,55,4194,71,4418,91,4454,96,4453,101,4418,97,4194,76,3965,61,3522,40,3143,31,2884,29"/>
<area shape="rect" title=" " alt="" coords="4650,102,4813,127"/>
<area shape="poly" title=" " alt="" coords="2884,26,3242,32,3749,45,4262,64,4476,77,4638,91,4666,96,4665,101,4638,97,4476,82,4262,70,3749,50,3241,37,2884,31"/>
<area shape="rect" href="LLVMContext_8h.html" title=" " alt="" coords="1650,271,1808,297"/>
<area shape="poly" title=" " alt="" coords="2715,29,2513,32,2257,41,2128,49,2009,61,1908,76,1832,97,1793,112,1762,127,1738,149,1717,184,1711,202,1711,221,1720,257,1715,258,1706,221,1706,201,1712,182,1734,146,1759,123,1790,107,1831,91,1907,71,2008,56,2127,44,2256,35,2513,26,2715,24"/>
<area shape="rect" href="MCSubtargetInfo_8h.html" title=" " alt="" coords="1626,345,1810,371"/>
<area shape="poly" title=" " alt="" coords="2715,31,2476,35,2172,46,2026,55,1898,66,1801,80,1767,88,1746,96,1700,131,1674,169,1657,214,1641,272,1638,284,1641,296,1657,318,1680,335,1677,339,1654,322,1636,298,1632,284,1636,271,1652,212,1669,166,1697,128,1744,92,1766,83,1800,74,1898,60,2026,49,2172,41,2476,30,2715,25"/>
<area shape="rect" href="AMDHSAKernelDescriptor_8h.html" title="AMDHSA kernel descriptor definitions." alt="" coords="2316,94,2510,135"/>
<area shape="poly" title=" " alt="" coords="2716,48,2516,93,2515,88,2715,43"/>
<area shape="rect" href="CommandLine_8h.html" title=" " alt="" coords="1307,345,1500,371"/>
<area shape="poly" title=" " alt="" coords="2715,32,2465,39,2147,51,1856,71,1751,83,1691,97,1646,120,1602,148,1562,181,1525,215,1463,282,1422,335,1418,331,1459,279,1521,211,1558,177,1599,144,1643,115,1689,91,1751,77,1855,65,2146,46,2465,33,2715,26"/>
<area shape="rect" href="TargetParser_8h.html" title=" " alt="" coords="4836,102,5019,127"/>
<area shape="poly" title=" " alt="" coords="2884,25,3273,32,3835,44,4406,64,4645,77,4825,91,4857,96,4856,101,4825,97,4644,82,4406,69,3835,50,3273,37,2884,31"/>
<area shape="rect" href="SIDefines_8h.html" title=" " alt="" coords="4064,345,4154,371"/>
<area shape="poly" title=" " alt="" coords="4243,300,4151,341,4148,336,4241,295"/>
<area shape="rect" href="CallingConv_8h.html" title=" " alt="" coords="3166,345,3313,371"/>
<area shape="poly" title=" " alt="" coords="4197,298,4185,300,3942,321,3702,337,3329,356,3328,350,3702,332,3942,315,4185,294,4197,293"/>
<area shape="rect" href="Alignment_8h.html" title=" " alt="" coords="2805,419,2973,444"/>
<area shape="poly" title=" " alt="" coords="4261,300,4223,338,4197,358,4167,373,4096,388,3976,400,3642,417,3275,427,2988,432,2988,426,3275,422,3641,412,3976,394,4095,382,4165,368,4194,353,4220,334,4257,296"/>
<area shape="poly" title=" " alt="" coords="4291,295,4359,335,4357,339,4288,300"/>
<area shape="rect" title=" " alt="" coords="1965,492,2018,518"/>
<area shape="poly" title=" " alt="" coords="2805,442,2033,503,2033,498,2805,437"/>
<area shape="rect" href="PassManager_8h.html" title="This header defines various interfaces for pass management in LLVM." alt="" coords="1726,190,1884,216"/>
<area shape="poly" title=" " alt="" coords="1879,129,1828,181,1825,178,1875,126"/>
<area shape="rect" href="CodeGen_8h.html" title=" " alt="" coords="2245,271,2410,297"/>
<area shape="poly" title=" " alt="" coords="1911,125,1995,171,2106,221,2183,246,2257,265,2255,270,2182,251,2104,226,1992,176,1908,130"/>
<area shape="rect" href="StringRef_8h.html" title=" " alt="" coords="1757,419,1903,444"/>
<area shape="poly" title=" " alt="" coords="1747,219,1691,239,1664,254,1640,273,1616,297,1600,320,1595,344,1598,356,1605,369,1626,384,1659,397,1743,416,1742,421,1657,402,1623,389,1602,372,1593,358,1589,344,1595,318,1612,293,1636,269,1661,250,1689,235,1745,214"/>
<area shape="rect" title=" " alt="" coords="5,492,66,518"/>
<area shape="poly" title=" " alt="" coords="1726,211,1340,232,1078,251,802,274,537,303,305,337,209,356,131,376,74,398,40,421,33,433,29,447,31,478,26,478,24,447,28,431,36,417,71,393,130,371,208,351,304,332,536,298,802,269,1078,246,1340,227,1726,205"/>
<area shape="poly" title=" " alt="" coords="1828,214,1913,261,1911,266,1825,219"/>
<area shape="rect" title=" " alt="" coords="1936,345,2004,371"/>
<area shape="poly" title=" " alt="" coords="1813,215,1837,253,1872,295,1901,318,1932,336,1929,340,1898,322,1868,299,1832,256,1809,218"/>
<area shape="poly" title=" " alt="" coords="1859,442,1953,484,1950,489,1856,447"/>
<area shape="poly" title=" " alt="" coords="1757,440,1644,447,701,486,80,505,80,500,701,480,1643,442,1756,435"/>
<area shape="poly" title=" " alt="" coords="2011,289,2073,294,2690,330,3151,351,3151,356,2690,336,2073,300,2010,295"/>
<area shape="poly" title=" " alt="" coords="1971,295,1997,315,2019,344,2028,380,2026,417,2017,452,2006,480,2001,478,2012,450,2021,416,2023,380,2014,346,1994,319,1967,300"/>
<area shape="poly" title=" " alt="" coords="1882,295,1720,318,1651,332,1628,340,1616,347,1611,358,1616,369,1635,383,1665,395,1743,414,1742,420,1664,401,1632,388,1612,372,1606,358,1612,343,1626,335,1649,327,1719,313,1881,290"/>
<area shape="poly" title=" " alt="" coords="2011,290,2521,345,2520,350,2011,295"/>
<area shape="rect" title=" " alt="" coords="2212,419,2272,444"/>
<area shape="poly" title=" " alt="" coords="2011,292,2150,315,2209,329,2240,343,2248,357,2252,373,2251,404,2246,404,2247,374,2244,359,2236,347,2207,334,2149,320,2011,297"/>
<area shape="poly" title=" " alt="" coords="1982,295,2105,337,2103,342,1980,300"/>
<area shape="poly" title=" " alt="" coords="1953,296,1964,330,1959,332,1948,298"/>
<area shape="poly" title=" " alt="" coords="2651,369,2827,412,2825,417,2650,374"/>
<area shape="poly" title=" " alt="" coords="2561,374,2438,408,2285,447,2034,499,2033,494,2284,442,2436,403,2560,369"/>
<area shape="poly" title=" " alt="" coords="2535,368,1919,425,1918,419,2534,363"/>
<area shape="poly" title=" " alt="" coords="2541,374,2288,424,2287,419,2540,369"/>
<area shape="poly" title=" " alt="" coords="2142,373,2063,446,2019,484,2015,480,2059,442,2139,369"/>
<area shape="poly" title=" " alt="" coords="2098,374,1900,418,1899,412,2097,369"/>
<area shape="poly" title=" " alt="" coords="2170,369,2218,407,2215,412,2166,373"/>
<area shape="poly" title=" " alt="" coords="4105,297,4108,330,4103,330,4100,298"/>
<area shape="poly" title=" " alt="" coords="2213,295,2253,313,2270,327,2285,344,2290,361,2287,378,2267,409,2263,406,2282,376,2284,361,2280,346,2267,331,2250,318,2211,300"/>
<area shape="rect" href="AMDGPUCallLowering_8h.html" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="2716,190,2883,216"/>
<area shape="poly" title=" " alt="" coords="2802,128,2802,175,2797,175,2797,128"/>
<area shape="rect" href="AMDGPUSubtarget_8h.html" title="Base class for AMDGPU specific classes of TargetSubtarget." alt="" coords="3166,271,3313,297"/>
<area shape="poly" title=" " alt="" coords="2819,126,2896,181,2920,203,2946,221,2997,241,3050,256,3152,273,3151,279,3049,261,2995,246,2944,226,2917,207,2892,185,2816,130"/>
<area shape="rect" href="SIFrameLowering_8h.html" title=" " alt="" coords="2412,190,2547,216"/>
<area shape="poly" title=" " alt="" coords="2755,130,2539,188,2538,183,2754,125"/>
<area shape="rect" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition." alt="" coords="2571,190,2692,216"/>
<area shape="poly" title=" " alt="" coords="2777,130,2669,185,2667,181,2775,125"/>
<area shape="rect" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="3336,190,3429,216"/>
<area shape="poly" title=" " alt="" coords="2860,122,3321,190,3320,195,2859,127"/>
<area shape="rect" href="SelectionDAGTargetInfo_8h.html" title=" " alt="" coords="2161,183,2388,223"/>
<area shape="poly" title=" " alt="" coords="2740,128,2403,183,2402,178,2739,123"/>
<area shape="rect" title=" " alt="" coords="2957,190,3160,216"/>
<area shape="poly" title=" " alt="" coords="2837,125,3009,183,3008,188,2835,130"/>
<area shape="poly" title=" " alt="" coords="3242,297,3242,330,3237,330,3237,297"/>
<area shape="poly" title=" " alt="" coords="3211,300,2933,415,2931,410,3209,295"/>
<area shape="poly" title=" " alt="" coords="3430,211,3492,221,3684,239,3835,247,3988,253,4183,269,4182,274,3987,259,3835,252,3683,245,3491,226,3429,216"/>
<area shape="poly" title=" " alt="" coords="3391,215,3413,257,3408,259,3386,217"/>
<area shape="poly" title=" " alt="" coords="2290,222,2313,257,2309,260,2285,225"/>
<area shape="poly" title=" " alt="" coords="3463,138,3307,188,3172,226,3006,258,2864,279,2739,294,2622,303,2379,319,2236,330,2068,348,2019,353,2019,348,2067,342,2236,325,2379,314,2622,298,2739,288,2864,274,3005,252,3171,221,3305,183,3461,133"/>
<area shape="poly" title=" " alt="" coords="3512,136,3440,260,3435,257,3507,134"/>
<area shape="poly" title=" " alt="" coords="3416,138,3138,190,3137,184,3415,133"/>
<area shape="rect" title=" " alt="" coords="3872,190,4068,216"/>
<area shape="poly" title=" " alt="" coords="3624,133,3893,184,3892,189,3623,138"/>
<area shape="rect" title=" " alt="" coords="4093,190,4261,216"/>
<area shape="poly" title=" " alt="" coords="3636,124,3844,147,4081,180,4106,184,4105,190,4080,185,3843,153,3636,129"/>
<area shape="rect" title=" " alt="" coords="3504,190,3650,216"/>
<area shape="poly" title=" " alt="" coords="3536,134,3564,176,3559,179,3531,137"/>
<area shape="rect" title=" " alt="" coords="3673,190,3849,216"/>
<area shape="poly" title=" " alt="" coords="3576,133,3715,182,3713,187,3574,138"/>
<area shape="poly" title=" " alt="" coords="1078,360,1379,378,1533,394,1596,404,1644,416,1667,429,1689,442,1759,464,1831,480,1950,497,1950,503,1830,485,1757,469,1686,447,1664,433,1643,421,1595,410,1532,399,1378,383,1078,365"/>
<area shape="poly" title=" " alt="" coords="1078,364,1742,420,1742,425,1078,369"/>
<area shape="poly" title=" " alt="" coords="913,365,416,386,177,402,98,412,62,421,52,433,45,447,38,478,33,477,40,445,48,430,59,416,97,406,176,397,416,381,913,359"/>
<area shape="poly" title=" " alt="" coords="1078,361,2198,425,2197,430,1078,367"/>
<area shape="rect" title=" " alt="" coords="918,419,1073,444"/>
<area shape="poly" title=" " alt="" coords="998,371,998,404,993,404,993,371"/>
<area shape="rect" title=" " alt="" coords="1097,419,1233,444"/>
<area shape="poly" title=" " alt="" coords="1025,369,1124,410,1122,415,1023,374"/>
<area shape="rect" title=" " alt="" coords="1257,419,1425,444"/>
<area shape="poly" title=" " alt="" coords="1055,369,1268,413,1267,418,1054,374"/>
<area shape="rect" title=" " alt="" coords="1450,419,1632,444"/>
<area shape="poly" title=" " alt="" coords="1079,367,1435,414,1434,419,1078,373"/>
<area shape="rect" title=" " alt="" coords="73,419,235,444"/>
<area shape="poly" title=" " alt="" coords="913,367,625,388,250,421,250,416,624,383,913,362"/>
<area shape="rect" title=" " alt="" coords="259,419,401,444"/>
<area shape="poly" title=" " alt="" coords="913,369,693,391,417,421,416,416,692,385,913,364"/>
<area shape="rect" title=" " alt="" coords="425,419,566,444"/>
<area shape="poly" title=" " alt="" coords="913,374,581,421,580,415,913,368"/>
<area shape="rect" title=" " alt="" coords="590,419,729,444"/>
<area shape="poly" title=" " alt="" coords="939,374,732,418,730,412,938,369"/>
<area shape="rect" title=" " alt="" coords="753,419,894,444"/>
<area shape="poly" title=" " alt="" coords="967,374,867,415,865,410,965,369"/>
<area shape="poly" title=" " alt="" coords="1749,295,1867,368,1911,389,1930,399,1951,417,1972,447,1986,477,1981,480,1967,449,1947,420,1927,403,1909,394,1865,373,1746,300"/>
<area shape="poly" title=" " alt="" coords="1758,295,1867,343,1896,356,1924,368,1998,388,2073,404,2198,423,2197,428,2072,409,1997,393,1923,373,1893,361,1865,347,1756,300"/>
<area shape="poly" title=" " alt="" coords="1771,295,1923,340,1921,345,1769,300"/>
<area shape="poly" title=" " alt="" coords="1792,369,1855,387,1887,400,1917,416,1952,446,1978,478,1974,482,1948,450,1914,421,1885,405,1853,392,1791,374"/>
<area shape="poly" title=" " alt="" coords="1739,369,1800,408,1797,413,1736,373"/>
<area shape="poly" title=" " alt="" coords="1808,369,2198,421,2197,427,1807,374"/>
<area shape="poly" title=" " alt="" coords="2316,130,2216,152,2176,167,2151,184,2143,203,2151,222,2166,236,2181,246,2214,255,2249,252,2285,245,2321,237,2357,235,2392,244,2409,254,2424,270,2436,293,2434,316,2421,337,2400,357,2344,392,2287,417,2285,412,2342,387,2397,353,2417,334,2429,314,2431,294,2420,273,2405,258,2390,248,2357,240,2322,242,2286,250,2250,258,2214,260,2179,251,2162,240,2147,225,2138,203,2147,181,2173,162,2214,147,2315,125"/>
<area shape="poly" title=" " alt="" coords="1484,369,1583,388,1688,416,1717,429,1746,442,1856,473,1951,494,1950,499,1855,478,1744,447,1715,434,1687,421,1581,393,1483,374"/>
<area shape="poly" title=" " alt="" coords="1477,369,1743,413,1743,418,1476,374"/>
</map>
</div>
</div>
<p><a href="AMDGPUBaseInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MUBUFInfo.html">llvm::AMDGPU::MUBUFInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1MTBUFInfo.html">llvm::AMDGPU::MTBUFInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1SMInfo.html">llvm::AMDGPU::SMInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1VOPInfo.html">llvm::AMDGPU::VOPInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html">llvm::AMDGPU::Exp::ExpTgt</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">---------------------&mdash; PointerInfo ------------------------------------&mdash; <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU" id="r_namespacellvm_1_1AMDGPU"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1IsaInfo" id="r_namespacellvm_1_1AMDGPU_1_1IsaInfo"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html">llvm::AMDGPU::IsaInfo</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Hwreg" id="r_namespacellvm_1_1AMDGPU_1_1Hwreg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html">llvm::AMDGPU::Hwreg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1Exp" id="r_namespacellvm_1_1AMDGPU_1_1Exp"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html">llvm::AMDGPU::Exp</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1MTBUFFormat" id="r_namespacellvm_1_1AMDGPU_1_1MTBUFFormat"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html">llvm::AMDGPU::MTBUFFormat</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU_1_1SendMsg" id="r_namespacellvm_1_1AMDGPU_1_1SendMsg"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html">llvm::AMDGPU::SendMsg</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a16f11ade4c7901484baa40cab9d0d011" id="r_a16f11ade4c7901484baa40cab9d0d011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a16f11ade4c7901484baa40cab9d0d011">GET_INSTRINFO_NAMED_OPS</a></td></tr>
<tr class="separator:a16f11ade4c7901484baa40cab9d0d011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68cd09032654ae05bb2a11b7c60a1cdd" id="r_a68cd09032654ae05bb2a11b7c60a1cdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a68cd09032654ae05bb2a11b7c60a1cdd">GET_INSTRMAP_INFO</a></td></tr>
<tr class="separator:a68cd09032654ae05bb2a11b7c60a1cdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeedc58375d6d838ac4e521ddac28ac98" id="r_aeedc58375d6d838ac4e521ddac28ac98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aeedc58375d6d838ac4e521ddac28ac98">GET_MIMGBaseOpcodesTable_IMPL</a></td></tr>
<tr class="separator:aeedc58375d6d838ac4e521ddac28ac98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1235f1f0e03a6f578a610c620963c42c" id="r_a1235f1f0e03a6f578a610c620963c42c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1235f1f0e03a6f578a610c620963c42c">GET_MIMGDimInfoTable_IMPL</a></td></tr>
<tr class="separator:a1235f1f0e03a6f578a610c620963c42c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c156a71819394490993f638ab057234" id="r_a5c156a71819394490993f638ab057234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5c156a71819394490993f638ab057234">GET_MIMGInfoTable_IMPL</a></td></tr>
<tr class="separator:a5c156a71819394490993f638ab057234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3a9e0583f24f96cc42fa4c8cb5007a5" id="r_ac3a9e0583f24f96cc42fa4c8cb5007a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac3a9e0583f24f96cc42fa4c8cb5007a5">GET_MIMGLZMappingTable_IMPL</a></td></tr>
<tr class="separator:ac3a9e0583f24f96cc42fa4c8cb5007a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3a2ca8ef82e9690c0120f59c9794474" id="r_ae3a2ca8ef82e9690c0120f59c9794474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae3a2ca8ef82e9690c0120f59c9794474">GET_MIMGMIPMappingTable_IMPL</a></td></tr>
<tr class="separator:ae3a2ca8ef82e9690c0120f59c9794474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e2e7a5e2e1eb8e998049e24aa242389" id="r_a7e2e7a5e2e1eb8e998049e24aa242389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7e2e7a5e2e1eb8e998049e24aa242389">GET_MIMGG16MappingTable_IMPL</a></td></tr>
<tr class="separator:a7e2e7a5e2e1eb8e998049e24aa242389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a795831b8d5d12c62186c8b1530f9cd16" id="r_a795831b8d5d12c62186c8b1530f9cd16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a795831b8d5d12c62186c8b1530f9cd16">GET_MTBUFInfoTable_DECL</a></td></tr>
<tr class="separator:a795831b8d5d12c62186c8b1530f9cd16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d68d6585a5910b95ee6493961837fa" id="r_ab9d68d6585a5910b95ee6493961837fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab9d68d6585a5910b95ee6493961837fa">GET_MTBUFInfoTable_IMPL</a></td></tr>
<tr class="separator:ab9d68d6585a5910b95ee6493961837fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab369bb0b1b9c275c7cd9aca930d7fadb" id="r_ab369bb0b1b9c275c7cd9aca930d7fadb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab369bb0b1b9c275c7cd9aca930d7fadb">GET_MUBUFInfoTable_DECL</a></td></tr>
<tr class="separator:ab369bb0b1b9c275c7cd9aca930d7fadb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ea13975d94af843b9e0334e3ca29cf" id="r_a55ea13975d94af843b9e0334e3ca29cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a55ea13975d94af843b9e0334e3ca29cf">GET_MUBUFInfoTable_IMPL</a></td></tr>
<tr class="separator:a55ea13975d94af843b9e0334e3ca29cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13d2c8916ea65f41b2d6bb22179f328" id="r_ab13d2c8916ea65f41b2d6bb22179f328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab13d2c8916ea65f41b2d6bb22179f328">GET_SMInfoTable_DECL</a></td></tr>
<tr class="separator:ab13d2c8916ea65f41b2d6bb22179f328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741b7ae9929685477697fd771bf8a3cf" id="r_a741b7ae9929685477697fd771bf8a3cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a741b7ae9929685477697fd771bf8a3cf">GET_SMInfoTable_IMPL</a></td></tr>
<tr class="separator:a741b7ae9929685477697fd771bf8a3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cfe9bece04229e4189e470ad816a950" id="r_a0cfe9bece04229e4189e470ad816a950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cfe9bece04229e4189e470ad816a950">GET_VOP1InfoTable_DECL</a></td></tr>
<tr class="separator:a0cfe9bece04229e4189e470ad816a950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46d54d247c974cd6fcffce6467eeb922" id="r_a46d54d247c974cd6fcffce6467eeb922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a46d54d247c974cd6fcffce6467eeb922">GET_VOP1InfoTable_IMPL</a></td></tr>
<tr class="separator:a46d54d247c974cd6fcffce6467eeb922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a147a195488f71312fbfdd122686145e9" id="r_a147a195488f71312fbfdd122686145e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a147a195488f71312fbfdd122686145e9">GET_VOP2InfoTable_DECL</a></td></tr>
<tr class="separator:a147a195488f71312fbfdd122686145e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a2ab0f494d674426ea4680cbaf9b74" id="r_ad9a2ab0f494d674426ea4680cbaf9b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad9a2ab0f494d674426ea4680cbaf9b74">GET_VOP2InfoTable_IMPL</a></td></tr>
<tr class="separator:ad9a2ab0f494d674426ea4680cbaf9b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606eb78ad95ac29484c915ec6eb47d45" id="r_a606eb78ad95ac29484c915ec6eb47d45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a606eb78ad95ac29484c915ec6eb47d45">GET_VOP3InfoTable_DECL</a></td></tr>
<tr class="separator:a606eb78ad95ac29484c915ec6eb47d45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a710c413924f7ba6adba652afbf7ab09c" id="r_a710c413924f7ba6adba652afbf7ab09c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a710c413924f7ba6adba652afbf7ab09c">GET_VOP3InfoTable_IMPL</a></td></tr>
<tr class="separator:a710c413924f7ba6adba652afbf7ab09c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a965c8524f06b1f0afafea805a732fd8c" id="r_a965c8524f06b1f0afafea805a732fd8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a965c8524f06b1f0afafea805a732fd8c">MAP_REG2REG</a></td></tr>
<tr class="separator:a965c8524f06b1f0afafea805a732fd8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f824f6ccc78b34ec1988744023e2f41" id="r_a7f824f6ccc78b34ec1988744023e2f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f824f6ccc78b34ec1988744023e2f41">CASE_CI_VI</a>(node)</td></tr>
<tr class="separator:a7f824f6ccc78b34ec1988744023e2f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e12ebf0b3721cd9b17fcb17acef697" id="r_a18e12ebf0b3721cd9b17fcb17acef697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18e12ebf0b3721cd9b17fcb17acef697">CASE_VI_GFX9PLUS</a>(node)&#160;&#160;&#160;  case node: return isGFX9Plus(STI) ? node##_gfx9plus : node##_vi;</td></tr>
<tr class="separator:a18e12ebf0b3721cd9b17fcb17acef697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f824f6ccc78b34ec1988744023e2f41" id="r_a7f824f6ccc78b34ec1988744023e2f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7f824f6ccc78b34ec1988744023e2f41">CASE_CI_VI</a>(node)&#160;&#160;&#160;case node##_ci: case node##_vi:   return node;</td></tr>
<tr class="separator:a7f824f6ccc78b34ec1988744023e2f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18e12ebf0b3721cd9b17fcb17acef697" id="r_a18e12ebf0b3721cd9b17fcb17acef697"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18e12ebf0b3721cd9b17fcb17acef697">CASE_VI_GFX9PLUS</a>(node)&#160;&#160;&#160;case node##_vi: case node##_gfx9plus: return node;</td></tr>
<tr class="separator:a18e12ebf0b3721cd9b17fcb17acef697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33ff117090a6debe5086fc6028ccf2ac" id="r_a33ff117090a6debe5086fc6028ccf2ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a33ff117090a6debe5086fc6028ccf2ac">GET_SourcesOfDivergence_IMPL</a></td></tr>
<tr class="separator:a33ff117090a6debe5086fc6028ccf2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97c04a6923265e21f26f705b2f6645ae" id="r_a97c04a6923265e21f26f705b2f6645ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a97c04a6923265e21f26f705b2f6645ae">GET_Gfx9BufferFormat_IMPL</a></td></tr>
<tr class="separator:a97c04a6923265e21f26f705b2f6645ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8d8e243633714e306f6672e66848f3e" id="r_ac8d8e243633714e306f6672e66848f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac8d8e243633714e306f6672e66848f3e">GET_Gfx10PlusBufferFormat_IMPL</a></td></tr>
<tr class="separator:ac8d8e243633714e306f6672e66848f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:afb16d1fe5a60fe67b48b1454352c9f74" id="r_afb16d1fe5a60fe67b48b1454352c9f74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; uint8_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afb16d1fe5a60fe67b48b1454352c9f74">llvm::AMDGPU::getHsaAbiVersion</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:afb16d1fe5a60fe67b48b1454352c9f74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15e638c2c011a415eacb06cf4eea2cc4" id="r_a15e638c2c011a415eacb06cf4eea2cc4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a15e638c2c011a415eacb06cf4eea2cc4">llvm::AMDGPU::isHsaAbiVersion2</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a15e638c2c011a415eacb06cf4eea2cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2306fa749fc7ba1d3742d7a4b030934e" id="r_a2306fa749fc7ba1d3742d7a4b030934e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2306fa749fc7ba1d3742d7a4b030934e">llvm::AMDGPU::isHsaAbiVersion3</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a2306fa749fc7ba1d3742d7a4b030934e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d6e39ef7fb8e68959a94cf9a4d6c8f8" id="r_a1d6e39ef7fb8e68959a94cf9a4d6c8f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1d6e39ef7fb8e68959a94cf9a4d6c8f8">llvm::AMDGPU::isHsaAbiVersion4</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a1d6e39ef7fb8e68959a94cf9a4d6c8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf1e244506d206a98679ef0f2ec8e9e7" id="r_abf1e244506d206a98679ef0f2ec8e9e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#abf1e244506d206a98679ef0f2ec8e9e7">llvm::AMDGPU::isHsaAbiVersion3Or4</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:abf1e244506d206a98679ef0f2ec8e9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a176f799037e98f7743008924c4b72266" id="r_a176f799037e98f7743008924c4b72266"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a176f799037e98f7743008924c4b72266">llvm::AMDGPU::getMIMGOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> BaseOpcode, <a class="el" href="classunsigned.html">unsigned</a> MIMGEncoding, <a class="el" href="classunsigned.html">unsigned</a> VDataDwords, <a class="el" href="classunsigned.html">unsigned</a> VAddrDwords)</td></tr>
<tr class="separator:a176f799037e98f7743008924c4b72266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d61cb89681748611eb5dcad1fa9e08" id="r_a24d61cb89681748611eb5dcad1fa9e08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a24d61cb89681748611eb5dcad1fa9e08">llvm::AMDGPU::getMIMGBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a24d61cb89681748611eb5dcad1fa9e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb7e711869d94366080bcf9e7b8b1382" id="r_aeb7e711869d94366080bcf9e7b8b1382"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aeb7e711869d94366080bcf9e7b8b1382">llvm::AMDGPU::getMaskedMIMGOp</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">NewChannels</a>)</td></tr>
<tr class="separator:aeb7e711869d94366080bcf9e7b8b1382"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9af58a5d20f2215a00b675f34db92771" id="r_a9af58a5d20f2215a00b675f34db92771"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9af58a5d20f2215a00b675f34db92771">llvm::AMDGPU::getAddrSizeMIMGOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGBaseOpcodeInfo.html">MIMGBaseOpcodeInfo</a> *BaseOpcode, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1MIMGDimInfo.html">MIMGDimInfo</a> *Dim, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsA16</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsG16Supported</a>)</td></tr>
<tr class="separator:a9af58a5d20f2215a00b675f34db92771"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a688f3c46ebc34c00ea80c22c15a0b0c1" id="r_a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a688f3c46ebc34c00ea80c22c15a0b0c1">llvm::AMDGPU::getMTBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a688f3c46ebc34c00ea80c22c15a0b0c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26c5e0b091dffd780ac854e30a2d40" id="r_a9c26c5e0b091dffd780ac854e30a2d40"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9c26c5e0b091dffd780ac854e30a2d40">llvm::AMDGPU::getMTBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a9c26c5e0b091dffd780ac854e30a2d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d9368d9915a85d5b54f9e0eda046dd" id="r_a23d9368d9915a85d5b54f9e0eda046dd"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a23d9368d9915a85d5b54f9e0eda046dd">llvm::AMDGPU::getMTBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a23d9368d9915a85d5b54f9e0eda046dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee6b630ac15f65f731a072177d51207c" id="r_aee6b630ac15f65f731a072177d51207c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aee6b630ac15f65f731a072177d51207c">llvm::AMDGPU::getMTBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aee6b630ac15f65f731a072177d51207c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181d2e596332f4062206a62830426b86" id="r_a181d2e596332f4062206a62830426b86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a181d2e596332f4062206a62830426b86">llvm::AMDGPU::getMTBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a181d2e596332f4062206a62830426b86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d33ed416833f75e97045b3ce8380132" id="r_a4d33ed416833f75e97045b3ce8380132"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d33ed416833f75e97045b3ce8380132">llvm::AMDGPU::getMTBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a4d33ed416833f75e97045b3ce8380132"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f0dcf0fee31f552637de794eef6696e" id="r_a5f0dcf0fee31f552637de794eef6696e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f0dcf0fee31f552637de794eef6696e">llvm::AMDGPU::getMUBUFBaseOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a5f0dcf0fee31f552637de794eef6696e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55c87ec01cfedf7c509d68763d1e0ac3" id="r_a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a55c87ec01cfedf7c509d68763d1e0ac3">llvm::AMDGPU::getMUBUFOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOpc</a>, <a class="el" href="classunsigned.html">unsigned</a> Elements)</td></tr>
<tr class="separator:a55c87ec01cfedf7c509d68763d1e0ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ef23452a5c4ddf85e45cc9884ea3f4" id="r_af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af8ef23452a5c4ddf85e45cc9884ea3f4">llvm::AMDGPU::getMUBUFElements</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:af8ef23452a5c4ddf85e45cc9884ea3f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723087d5f4635793f28b71ee6cdafecd" id="r_a723087d5f4635793f28b71ee6cdafecd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a723087d5f4635793f28b71ee6cdafecd">llvm::AMDGPU::getMUBUFHasVAddr</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a723087d5f4635793f28b71ee6cdafecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9dbd4307d57a7043f5412176674de4" id="r_afd9dbd4307d57a7043f5412176674de4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#afd9dbd4307d57a7043f5412176674de4">llvm::AMDGPU::getMUBUFHasSrsrc</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:afd9dbd4307d57a7043f5412176674de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa303bfa4cd838f547ba84ab62cd93c95" id="r_aa303bfa4cd838f547ba84ab62cd93c95"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa303bfa4cd838f547ba84ab62cd93c95">llvm::AMDGPU::getMUBUFHasSoffset</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:aa303bfa4cd838f547ba84ab62cd93c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6c6b1894340016cee9e4b730ade8af6" id="r_ad6c6b1894340016cee9e4b730ade8af6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad6c6b1894340016cee9e4b730ade8af6">llvm::AMDGPU::getMUBUFIsBufferInv</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:ad6c6b1894340016cee9e4b730ade8af6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a406d4769ffa44a11df136d3ccd08e873" id="r_a406d4769ffa44a11df136d3ccd08e873"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a406d4769ffa44a11df136d3ccd08e873">llvm::AMDGPU::getSMEMIsBuffer</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a406d4769ffa44a11df136d3ccd08e873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6426a76cde8500099fed57ff9beeace5" id="r_a6426a76cde8500099fed57ff9beeace5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6426a76cde8500099fed57ff9beeace5">llvm::AMDGPU::getVOP1IsSingle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a6426a76cde8500099fed57ff9beeace5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfd7285a06455bb3bec2d36b57380849" id="r_adfd7285a06455bb3bec2d36b57380849"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adfd7285a06455bb3bec2d36b57380849">llvm::AMDGPU::getVOP2IsSingle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:adfd7285a06455bb3bec2d36b57380849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a613e1ffe13a3fd0effd5d299cb5b2665" id="r_a613e1ffe13a3fd0effd5d299cb5b2665"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a613e1ffe13a3fd0effd5d299cb5b2665">llvm::AMDGPU::getVOP3IsSingle</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a613e1ffe13a3fd0effd5d299cb5b2665"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad079e8a6a0505ccce0ad2463d95aff73" id="r_ad079e8a6a0505ccce0ad2463d95aff73"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad079e8a6a0505ccce0ad2463d95aff73">llvm::AMDGPU::getMCOpcode</a> (<a class="el" href="classuint16__t.html">uint16_t</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> Gen)</td></tr>
<tr class="separator:ad079e8a6a0505ccce0ad2463d95aff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89316777d66cdd03ab0b656968165c68" id="r_a89316777d66cdd03ab0b656968165c68"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">TargetIDSetting</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a89316777d66cdd03ab0b656968165c68">llvm::AMDGPU::IsaInfo::getTargetIDSettingFromFeatureString</a> (<a class="el" href="classllvm_1_1StringRef.html">StringRef</a> FeatureString)</td></tr>
<tr class="separator:a89316777d66cdd03ab0b656968165c68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20f21352639512a028b2297e3cba9094" id="r_a20f21352639512a028b2297e3cba9094"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a20f21352639512a028b2297e3cba9094">llvm::AMDGPU::IsaInfo::getWavefrontSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a20f21352639512a028b2297e3cba9094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a404dcfcc397b46c1658356bbae054f" id="r_a6a404dcfcc397b46c1658356bbae054f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6a404dcfcc397b46c1658356bbae054f">llvm::AMDGPU::IsaInfo::getLocalMemorySize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a6a404dcfcc397b46c1658356bbae054f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a705a7512f5b23ec9b3bb19f032040285" id="r_a705a7512f5b23ec9b3bb19f032040285"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a705a7512f5b23ec9b3bb19f032040285">llvm::AMDGPU::IsaInfo::getEUsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a705a7512f5b23ec9b3bb19f032040285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d0c61cd3e4d53626ffdb34031766f08" id="r_a2d0c61cd3e4d53626ffdb34031766f08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a2d0c61cd3e4d53626ffdb34031766f08">llvm::AMDGPU::IsaInfo::getMaxWorkGroupsPerCU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a2d0c61cd3e4d53626ffdb34031766f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0082c7f646f15a4a1a7fe1bad0ec89" id="r_a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a9a0082c7f646f15a4a1a7fe1bad0ec89">llvm::AMDGPU::IsaInfo::getMinWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a9a0082c7f646f15a4a1a7fe1bad0ec89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a62eaa48728ca1d52dda5d0a9b08c1" id="r_a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a41a62eaa48728ca1d52dda5d0a9b08c1">llvm::AMDGPU::IsaInfo::getMaxWavesPerEU</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a41a62eaa48728ca1d52dda5d0a9b08c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a170ce837300501b1468ea55b3e5081a1" id="r_a170ce837300501b1468ea55b3e5081a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a170ce837300501b1468ea55b3e5081a1">llvm::AMDGPU::IsaInfo::getWavesPerEUForWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a170ce837300501b1468ea55b3e5081a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd1efaf10bea58df5259c9a0c223d9a" id="r_a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8dd1efaf10bea58df5259c9a0c223d9a">llvm::AMDGPU::IsaInfo::getMinFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a8dd1efaf10bea58df5259c9a0c223d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a329b5f490df50f14bf5c359c0a01e99a" id="r_a329b5f490df50f14bf5c359c0a01e99a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a329b5f490df50f14bf5c359c0a01e99a">llvm::AMDGPU::IsaInfo::getMaxFlatWorkGroupSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a329b5f490df50f14bf5c359c0a01e99a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4827353185cf1cc7bff9e44e818aa3a9" id="r_a4827353185cf1cc7bff9e44e818aa3a9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4827353185cf1cc7bff9e44e818aa3a9">llvm::AMDGPU::IsaInfo::getWavesPerWorkGroup</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatWorkGroupSize</a>)</td></tr>
<tr class="separator:a4827353185cf1cc7bff9e44e818aa3a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82573eec93913f61c5fe97062d60c7e" id="r_aa82573eec93913f61c5fe97062d60c7e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aa82573eec93913f61c5fe97062d60c7e">llvm::AMDGPU::IsaInfo::getSGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:aa82573eec93913f61c5fe97062d60c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f89565a53fec2d53160be82c292202e" id="r_a4f89565a53fec2d53160be82c292202e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f89565a53fec2d53160be82c292202e">llvm::AMDGPU::IsaInfo::getSGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a4f89565a53fec2d53160be82c292202e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afeb7e0bccf88c9d23d02454609eb431a" id="r_afeb7e0bccf88c9d23d02454609eb431a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#afeb7e0bccf88c9d23d02454609eb431a">llvm::AMDGPU::IsaInfo::getTotalNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:afeb7e0bccf88c9d23d02454609eb431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7baaa91927748c04ac388e82788a973d" id="r_a7baaa91927748c04ac388e82788a973d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a7baaa91927748c04ac388e82788a973d">llvm::AMDGPU::IsaInfo::getAddressableNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a7baaa91927748c04ac388e82788a973d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8712096d79b8b76954f261f06351c34f" id="r_a8712096d79b8b76954f261f06351c34f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a8712096d79b8b76954f261f06351c34f">llvm::AMDGPU::IsaInfo::getMinNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a8712096d79b8b76954f261f06351c34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98803f3d3a9a7e50ad0f40bdf8cd8190" id="r_a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a98803f3d3a9a7e50ad0f40bdf8cd8190">llvm::AMDGPU::IsaInfo::getMaxNumSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU, <a class="el" href="classbool.html">bool</a> Addressable)</td></tr>
<tr class="separator:a98803f3d3a9a7e50ad0f40bdf8cd8190"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0de0c1180aa2d8965d9cdddfde84a5" id="r_a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a4f0de0c1180aa2d8965d9cdddfde84a5">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">XNACKUsed</a>)</td></tr>
<tr class="separator:a4f0de0c1180aa2d8965d9cdddfde84a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae419e2ff2e3882dd0d8e99c97add6b1" id="r_aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#aae419e2ff2e3882dd0d8e99c97add6b1">llvm::AMDGPU::IsaInfo::getNumExtraSGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classbool.html">bool</a> VCCUsed, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">FlatScrUsed</a>)</td></tr>
<tr class="separator:aae419e2ff2e3882dd0d8e99c97add6b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99d8e5747c69e74d27f050f13c4809b3" id="r_a99d8e5747c69e74d27f050f13c4809b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99d8e5747c69e74d27f050f13c4809b3">llvm::AMDGPU::IsaInfo::getNumSGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumSGPRs)</td></tr>
<tr class="separator:a99d8e5747c69e74d27f050f13c4809b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99da801bb8854a35e3ae6d1d0a9f8232" id="r_a99da801bb8854a35e3ae6d1d0a9f8232"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a99da801bb8854a35e3ae6d1d0a9f8232">llvm::AMDGPU::IsaInfo::getVGPRAllocGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a99da801bb8854a35e3ae6d1d0a9f8232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52dca8a795e8fc62e2ddb051101acbc8" id="r_a52dca8a795e8fc62e2ddb051101acbc8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a52dca8a795e8fc62e2ddb051101acbc8">llvm::AMDGPU::IsaInfo::getVGPREncodingGranule</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a52dca8a795e8fc62e2ddb051101acbc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14accda22ecd133d48fa434165e690a0" id="r_a14accda22ecd133d48fa434165e690a0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a14accda22ecd133d48fa434165e690a0">llvm::AMDGPU::IsaInfo::getTotalNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a14accda22ecd133d48fa434165e690a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a842a99d2928e264423f0ac73b0910ec9" id="r_a842a99d2928e264423f0ac73b0910ec9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a842a99d2928e264423f0ac73b0910ec9">llvm::AMDGPU::IsaInfo::getAddressableNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a842a99d2928e264423f0ac73b0910ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd9b23b6adf6877d2baba38030b77c1" id="r_a6fd9b23b6adf6877d2baba38030b77c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a6fd9b23b6adf6877d2baba38030b77c1">llvm::AMDGPU::IsaInfo::getMinNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:a6fd9b23b6adf6877d2baba38030b77c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac865befe5b2563e7df0c82f5ff5ba5f2" id="r_ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ac865befe5b2563e7df0c82f5ff5ba5f2">llvm::AMDGPU::IsaInfo::getMaxNumVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> WavesPerEU)</td></tr>
<tr class="separator:ac865befe5b2563e7df0c82f5ff5ba5f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1747b3b393845d360d121fc2fc9223" id="r_a1e1747b3b393845d360d121fc2fc9223"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#a1e1747b3b393845d360d121fc2fc9223">llvm::AMDGPU::IsaInfo::getNumVGPRBlocks</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI, <a class="el" href="classunsigned.html">unsigned</a> NumVGPRs, <a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">EnableWavefrontSize32</a>)</td></tr>
<tr class="separator:a1e1747b3b393845d360d121fc2fc9223"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298e739dde06173007b96fbd230a4c42" id="r_a298e739dde06173007b96fbd230a4c42"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a298e739dde06173007b96fbd230a4c42">llvm::AMDGPU::initDefaultAMDKernelCodeT</a> (<a class="el" href="structamd__kernel__code__t.html">amd_kernel_code_t</a> &amp;Header, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:a298e739dde06173007b96fbd230a4c42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4bf704a730b8d3f9ce8497eddf5aee" id="r_adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1amdhsa_1_1kernel__descriptor__t.html">amdhsa::kernel_descriptor_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#adf4bf704a730b8d3f9ce8497eddf5aee">llvm::AMDGPU::getDefaultAmdhsaKernelDescriptor</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> *STI)</td></tr>
<tr class="separator:adf4bf704a730b8d3f9ce8497eddf5aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49897e4c6b2b01d68f4cc65cbb4e93e7" id="r_a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a49897e4c6b2b01d68f4cc65cbb4e93e7">llvm::AMDGPU::isGroupSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a49897e4c6b2b01d68f4cc65cbb4e93e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3c030cff32b7d9d50fb47d37a1fcef6" id="r_ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab3c030cff32b7d9d50fb47d37a1fcef6">llvm::AMDGPU::isGlobalSegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:ab3c030cff32b7d9d50fb47d37a1fcef6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b6a1089ecf2f169db2202ce3340c17b" id="r_a5b6a1089ecf2f169db2202ce3340c17b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5b6a1089ecf2f169db2202ce3340c17b">llvm::AMDGPU::isReadOnlySegment</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV)</td></tr>
<tr class="separator:a5b6a1089ecf2f169db2202ce3340c17b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21cbc76ff7fd60513dea122b45e00325" id="r_a21cbc76ff7fd60513dea122b45e00325"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a21cbc76ff7fd60513dea122b45e00325">llvm::AMDGPU::shouldEmitConstantsToTextSection</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Triple.html">Triple</a> &amp;TT)</td></tr>
<tr class="separator:a21cbc76ff7fd60513dea122b45e00325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34bedf6819d66a1319b6509e6a0f14a1" id="r_a34bedf6819d66a1319b6509e6a0f14a1"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a34bedf6819d66a1319b6509e6a0f14a1">llvm::AMDGPU::getIntegerAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, int <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>)</td></tr>
<tr class="separator:a34bedf6819d66a1319b6509e6a0f14a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a272fc2c1f64096529cd75dbf22890148" id="r_a272fc2c1f64096529cd75dbf22890148"><td class="memItemLeft" align="right" valign="top">std::pair&lt; int, int &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a272fc2c1f64096529cd75dbf22890148">llvm::AMDGPU::getIntegerPairAttribute</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, std::pair&lt; int, int &gt; <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OnlyFirstRequired</a>)</td></tr>
<tr class="separator:a272fc2c1f64096529cd75dbf22890148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84f97b2884502eab6b0196da9e29e178" id="r_a84f97b2884502eab6b0196da9e29e178"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a84f97b2884502eab6b0196da9e29e178">llvm::AMDGPU::getVmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a84f97b2884502eab6b0196da9e29e178"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa214c98bde27112b9cec6bc4e1dba715" id="r_aa214c98bde27112b9cec6bc4e1dba715"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa214c98bde27112b9cec6bc4e1dba715">llvm::AMDGPU::getExpcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:aa214c98bde27112b9cec6bc4e1dba715"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906595c44094cbae6a0cca1b1a8b1304" id="r_a906595c44094cbae6a0cca1b1a8b1304"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a906595c44094cbae6a0cca1b1a8b1304">llvm::AMDGPU::getLgkmcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a906595c44094cbae6a0cca1b1a8b1304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a602bf9c2a80b4f1561e755b693886e25" id="r_a602bf9c2a80b4f1561e755b693886e25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a602bf9c2a80b4f1561e755b693886e25">llvm::AMDGPU::getWaitcntBitMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version)</td></tr>
<tr class="separator:a602bf9c2a80b4f1561e755b693886e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef5f5f2f99f041ac50a50e80446dd80c" id="r_aef5f5f2f99f041ac50a50e80446dd80c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aef5f5f2f99f041ac50a50e80446dd80c">llvm::AMDGPU::decodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:aef5f5f2f99f041ac50a50e80446dd80c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9ad1c3b2c132bb923532658442fa53d" id="r_ac9ad1c3b2c132bb923532658442fa53d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac9ad1c3b2c132bb923532658442fa53d">llvm::AMDGPU::decodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:ac9ad1c3b2c132bb923532658442fa53d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fb6ac70a302c2950012a955ef7b1d6a" id="r_a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5fb6ac70a302c2950012a955ef7b1d6a">llvm::AMDGPU::decodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>)</td></tr>
<tr class="separator:a5fb6ac70a302c2950012a955ef7b1d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3e0a75774a86f6c8302eee2dfe1326" id="r_a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0d3e0a75774a86f6c8302eee2dfe1326">llvm::AMDGPU::decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="memdesc:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decodes Vmcnt, Expcnt and Lgkmcnt from given <code><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a></code> for given isa <code>Version</code>, and writes decoded values into <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> respectively.  <br /></td></tr>
<tr class="separator:a0d3e0a75774a86f6c8302eee2dfe1326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d4a37c23e1caabf8f64de0e64266f3a" id="r_a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d4a37c23e1caabf8f64de0e64266f3a">llvm::AMDGPU::decodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> Encoded)</td></tr>
<tr class="separator:a5d4a37c23e1caabf8f64de0e64266f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac95f41127d78da414e20eb091961726c" id="r_ac95f41127d78da414e20eb091961726c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac95f41127d78da414e20eb091961726c">llvm::AMDGPU::encodeVmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>)</td></tr>
<tr class="separator:ac95f41127d78da414e20eb091961726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9da1d38203f7899139c8dedb15d97c" id="r_a7d9da1d38203f7899139c8dedb15d97c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7d9da1d38203f7899139c8dedb15d97c">llvm::AMDGPU::encodeExpcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>)</td></tr>
<tr class="separator:a7d9da1d38203f7899139c8dedb15d97c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade75980e3c0b71d253a7381a15d8ed00" id="r_ade75980e3c0b71d253a7381a15d8ed00"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade75980e3c0b71d253a7381a15d8ed00">llvm::AMDGPU::encodeLgkmcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="separator:ade75980e3c0b71d253a7381a15d8ed00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538a5f491696e8b8ef0987e3aaedbb37" id="r_a538a5f491696e8b8ef0987e3aaedbb37"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a538a5f491696e8b8ef0987e3aaedbb37">llvm::AMDGPU::encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Vmcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Expcnt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Lgkmcnt</a>)</td></tr>
<tr class="memdesc:a538a5f491696e8b8ef0987e3aaedbb37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Encodes <code>Vmcnt</code>, <code>Expcnt</code> and <code>Lgkmcnt</code> into <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html" title="Represents the counter values to wait for in an s_waitcnt instruction.">Waitcnt</a> for given isa <code>Version</code>.  <br /></td></tr>
<tr class="separator:a538a5f491696e8b8ef0987e3aaedbb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f14260fd47f5c55b3d473291b81a302" id="r_a5f14260fd47f5c55b3d473291b81a302"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5f14260fd47f5c55b3d473291b81a302">llvm::AMDGPU::encodeWaitcnt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1IsaVersion.html">IsaVersion</a> &amp;Version, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Waitcnt.html">Waitcnt</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Decoded</a>)</td></tr>
<tr class="separator:a5f14260fd47f5c55b3d473291b81a302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf86e5162d54eb53fc2187397ded1786" id="r_abf86e5162d54eb53fc2187397ded1786"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#abf86e5162d54eb53fc2187397ded1786">llvm::AMDGPU::Hwreg::getHwregId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:abf86e5162d54eb53fc2187397ded1786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13db0192b8871a705b4c9e56229ab8ca" id="r_a13db0192b8871a705b4c9e56229ab8ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a13db0192b8871a705b4c9e56229ab8ca">llvm::AMDGPU::Hwreg::getLastSymbolicHwreg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a13db0192b8871a705b4c9e56229ab8ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1bfaab621fcd45f55c6da4baa4fd4e1" id="r_ab1bfaab621fcd45f55c6da4baa4fd4e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ab1bfaab621fcd45f55c6da4baa4fd4e1">llvm::AMDGPU::Hwreg::isValidHwreg</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ab1bfaab621fcd45f55c6da4baa4fd4e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a486fedaf3c912973ec197de1b37084" id="r_a0a486fedaf3c912973ec197de1b37084"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a0a486fedaf3c912973ec197de1b37084">llvm::AMDGPU::Hwreg::isValidHwreg</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>)</td></tr>
<tr class="separator:a0a486fedaf3c912973ec197de1b37084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a847f632e8de2b09521e5e9861ae3503f" id="r_a847f632e8de2b09521e5e9861ae3503f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a847f632e8de2b09521e5e9861ae3503f">llvm::AMDGPU::Hwreg::isValidHwregOffset</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>)</td></tr>
<tr class="separator:a847f632e8de2b09521e5e9861ae3503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa78b630d1bc4436769105c87b8e6ffce" id="r_aa78b630d1bc4436769105c87b8e6ffce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#aa78b630d1bc4436769105c87b8e6ffce">llvm::AMDGPU::Hwreg::isValidHwregWidth</a> (int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:aa78b630d1bc4436769105c87b8e6ffce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e769562ff1c9df9cbc0330f8df589b2" id="r_a8e769562ff1c9df9cbc0330f8df589b2"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a8e769562ff1c9df9cbc0330f8df589b2">llvm::AMDGPU::Hwreg::encodeHwreg</a> (uint64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, uint64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, uint64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:a8e769562ff1c9df9cbc0330f8df589b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac973cf6ead9a91dde90f88333cf3d885" id="r_ac973cf6ead9a91dde90f88333cf3d885"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#ac973cf6ead9a91dde90f88333cf3d885">llvm::AMDGPU::Hwreg::getHwreg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac973cf6ead9a91dde90f88333cf3d885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd56d792a341cdace91959b9e34d5e24" id="r_afd56d792a341cdace91959b9e34d5e24"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#afd56d792a341cdace91959b9e34d5e24">llvm::AMDGPU::Hwreg::decodeHwreg</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a018924463515df5f66f3c5a039750da8">Id</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6467ebe1e09a75203dd5f14bdfe21d11">Width</a>)</td></tr>
<tr class="separator:afd56d792a341cdace91959b9e34d5e24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0fcd9e7a60a23a941500f531dcc0379" id="r_ab0fcd9e7a60a23a941500f531dcc0379"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ab0fcd9e7a60a23a941500f531dcc0379">llvm::AMDGPU::Exp::getTgtName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> &amp;<a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, int &amp;<a class="el" href="ELFObjHandler_8cpp.html#aef61945034b9431b804748fc317c5548">Index</a>)</td></tr>
<tr class="separator:ab0fcd9e7a60a23a941500f531dcc0379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac236558198da971873e571fa38d2b58a" id="r_ac236558198da971873e571fa38d2b58a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html#ac236558198da971873e571fa38d2b58a">llvm::AMDGPU::Exp::getTgtId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:ac236558198da971873e571fa38d2b58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19cafb2b98160d416f6b684843fc4989" id="r_a19cafb2b98160d416f6b684843fc4989"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a19cafb2b98160d416f6b684843fc4989">llvm::AMDGPU::Exp::isSupportedTgtId</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a19cafb2b98160d416f6b684843fc4989"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace425756e45dc13fdd4ee49616cbe202" id="r_ace425756e45dc13fdd4ee49616cbe202"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ace425756e45dc13fdd4ee49616cbe202">llvm::AMDGPU::MTBUFFormat::getDfmt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:ace425756e45dc13fdd4ee49616cbe202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8578e709d958ea749140a3b350137805" id="r_a8578e709d958ea749140a3b350137805"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a8578e709d958ea749140a3b350137805">llvm::AMDGPU::MTBUFFormat::getDfmtName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id)</td></tr>
<tr class="separator:a8578e709d958ea749140a3b350137805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cebbe727625d409e207067ec351cc94" id="r_a5cebbe727625d409e207067ec351cc94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1StringLiteral.html">StringLiteral</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5cebbe727625d409e207067ec351cc94">llvm::AMDGPU::MTBUFFormat::getNfmtLookupTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a5cebbe727625d409e207067ec351cc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ceeee60ddf9662daddba7a110cd607" id="r_ac4ceeee60ddf9662daddba7a110cd607"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#ac4ceeee60ddf9662daddba7a110cd607">llvm::AMDGPU::MTBUFFormat::getNfmt</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac4ceeee60ddf9662daddba7a110cd607"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadbb33a5e7684bfcb11a794b6baca824" id="r_aadbb33a5e7684bfcb11a794b6baca824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aadbb33a5e7684bfcb11a794b6baca824">llvm::AMDGPU::MTBUFFormat::getNfmtName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aadbb33a5e7684bfcb11a794b6baca824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74cb545dd808a8d80b3cddf27234fe5c" id="r_a74cb545dd808a8d80b3cddf27234fe5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a74cb545dd808a8d80b3cddf27234fe5c">llvm::AMDGPU::MTBUFFormat::isValidDfmtNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a74cb545dd808a8d80b3cddf27234fe5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ee42390df5ca4d0d3997dec2087c787" id="r_a5ee42390df5ca4d0d3997dec2087c787"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a5ee42390df5ca4d0d3997dec2087c787">llvm::AMDGPU::MTBUFFormat::isValidNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> Id, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a5ee42390df5ca4d0d3997dec2087c787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88658310897a5ba8565bf1366213a307" id="r_a88658310897a5ba8565bf1366213a307"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a88658310897a5ba8565bf1366213a307">llvm::AMDGPU::MTBUFFormat::encodeDfmtNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Dfmt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Nfmt</a>)</td></tr>
<tr class="separator:a88658310897a5ba8565bf1366213a307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9954d5857cbb4abc0e38c222b5ef43d" id="r_af9954d5857cbb4abc0e38c222b5ef43d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#af9954d5857cbb4abc0e38c222b5ef43d">llvm::AMDGPU::MTBUFFormat::decodeDfmtNfmt</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Dfmt</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Nfmt</a>)</td></tr>
<tr class="separator:af9954d5857cbb4abc0e38c222b5ef43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b88fbc0ea02b12f603f5eb6f0ba48b3" id="r_a0b88fbc0ea02b12f603f5eb6f0ba48b3"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a0b88fbc0ea02b12f603f5eb6f0ba48b3">llvm::AMDGPU::MTBUFFormat::getUnifiedFormat</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:a0b88fbc0ea02b12f603f5eb6f0ba48b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bed352bba478bb0e666cff800288512" id="r_a2bed352bba478bb0e666cff800288512"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2bed352bba478bb0e666cff800288512">llvm::AMDGPU::MTBUFFormat::getUnifiedFormatName</a> (<a class="el" href="classunsigned.html">unsigned</a> Id)</td></tr>
<tr class="separator:a2bed352bba478bb0e666cff800288512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a467182819cc42ccc1dafd8d99c67aa25" id="r_a467182819cc42ccc1dafd8d99c67aa25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a467182819cc42ccc1dafd8d99c67aa25">llvm::AMDGPU::MTBUFFormat::isValidUnifiedFormat</a> (<a class="el" href="classunsigned.html">unsigned</a> Id)</td></tr>
<tr class="separator:a467182819cc42ccc1dafd8d99c67aa25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fbd99328744480c520972e05455e3c1" id="r_a6fbd99328744480c520972e05455e3c1"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a6fbd99328744480c520972e05455e3c1">llvm::AMDGPU::MTBUFFormat::convertDfmtNfmt2Ufmt</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Dfmt</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">Nfmt</a>)</td></tr>
<tr class="separator:a6fbd99328744480c520972e05455e3c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71ec16c7a2bb6aaeb19ca20d7cb7442" id="r_aa71ec16c7a2bb6aaeb19ca20d7cb7442"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#aa71ec16c7a2bb6aaeb19ca20d7cb7442">llvm::AMDGPU::MTBUFFormat::isValidFormatEncoding</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa71ec16c7a2bb6aaeb19ca20d7cb7442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2521888c0029b6776056a5b8d18ec449" id="r_a2521888c0029b6776056a5b8d18ec449"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1MTBUFFormat.html#a2521888c0029b6776056a5b8d18ec449">llvm::AMDGPU::MTBUFFormat::getDefaultFormatEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a2521888c0029b6776056a5b8d18ec449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46f951dbda6688e8a86ba8d2ca98a104" id="r_a46f951dbda6688e8a86ba8d2ca98a104"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a46f951dbda6688e8a86ba8d2ca98a104">llvm::AMDGPU::SendMsg::getMsgId</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:a46f951dbda6688e8a86ba8d2ca98a104"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9cfefd75f3bd9d50b30002aeee4befe0" id="r_a9cfefd75f3bd9d50b30002aeee4befe0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a9cfefd75f3bd9d50b30002aeee4befe0">llvm::AMDGPU::SendMsg::isValidMsgId</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:a9cfefd75f3bd9d50b30002aeee4befe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ba3ce3926fe3393e6b79ef3728cbc1" id="r_aa5ba3ce3926fe3393e6b79ef3728cbc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#aa5ba3ce3926fe3393e6b79ef3728cbc1">llvm::AMDGPU::SendMsg::getMsgName</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>)</td></tr>
<tr class="separator:aa5ba3ce3926fe3393e6b79ef3728cbc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a786cf48409e2aaae4ed20445baaa2654" id="r_a786cf48409e2aaae4ed20445baaa2654"><td class="memItemLeft" align="right" valign="top">int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a786cf48409e2aaae4ed20445baaa2654">llvm::AMDGPU::SendMsg::getMsgOpId</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1StringRef.html">StringRef</a> <a class="el" href="ELFObjHandler_8cpp.html#adc852f586959ce13117d737cf3f14899">Name</a>)</td></tr>
<tr class="separator:a786cf48409e2aaae4ed20445baaa2654"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb10f56f9659f287512e286ededa608" id="r_adbb10f56f9659f287512e286ededa608"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#adbb10f56f9659f287512e286ededa608">llvm::AMDGPU::SendMsg::isValidMsgOp</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:adbb10f56f9659f287512e286ededa608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c141eeb27b318543ac938178c8e1e8f" id="r_a0c141eeb27b318543ac938178c8e1e8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1StringRef.html">StringRef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a0c141eeb27b318543ac938178c8e1e8f">llvm::AMDGPU::SendMsg::getMsgOpName</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>)</td></tr>
<tr class="separator:a0c141eeb27b318543ac938178c8e1e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86dc96b598fc9ba95c907742f806948c" id="r_a86dc96b598fc9ba95c907742f806948c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a86dc96b598fc9ba95c907742f806948c">llvm::AMDGPU::SendMsg::isValidMsgStream</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, int64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <a class="el" href="classbool.html">bool</a> Strict)</td></tr>
<tr class="separator:a86dc96b598fc9ba95c907742f806948c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad625cf3c6650d45df86276f8672a88ba" id="r_ad625cf3c6650d45df86276f8672a88ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ad625cf3c6650d45df86276f8672a88ba">llvm::AMDGPU::SendMsg::msgRequiresOp</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>)</td></tr>
<tr class="separator:ad625cf3c6650d45df86276f8672a88ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae081bfd156ee8426026761c3c28005b6" id="r_ae081bfd156ee8426026761c3c28005b6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ae081bfd156ee8426026761c3c28005b6">llvm::AMDGPU::SendMsg::msgSupportsStream</a> (int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>)</td></tr>
<tr class="separator:ae081bfd156ee8426026761c3c28005b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab517735e25ea7d55615efcb72f410d91" id="r_ab517735e25ea7d55615efcb72f410d91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#ab517735e25ea7d55615efcb72f410d91">llvm::AMDGPU::SendMsg::decodeMsg</a> (<a class="el" href="classunsigned.html">unsigned</a> Val, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &amp;<a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>)</td></tr>
<tr class="separator:ab517735e25ea7d55615efcb72f410d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18b32cda4aa104e7092cd79c9c234401" id="r_a18b32cda4aa104e7092cd79c9c234401"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a18b32cda4aa104e7092cd79c9c234401">llvm::AMDGPU::SendMsg::encodeMsg</a> (uint64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">MsgId</a>, uint64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">OpId</a>, uint64_t <a class="el" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a27adb1199e74a321ab952df3817c34b4">StreamId</a>)</td></tr>
<tr class="separator:a18b32cda4aa104e7092cd79c9c234401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b581c7318ec95ec6176a880d45a6f62" id="r_a7b581c7318ec95ec6176a880d45a6f62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7b581c7318ec95ec6176a880d45a6f62">llvm::AMDGPU::getInitialPSInputAddr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a7b581c7318ec95ec6176a880d45a6f62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66b1de9355d54bba23d93f272e968829" id="r_a66b1de9355d54bba23d93f272e968829"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66b1de9355d54bba23d93f272e968829">llvm::AMDGPU::getHasColorExport</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a66b1de9355d54bba23d93f272e968829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed491c31aa1929e6c3151b7ac201f9a" id="r_a6ed491c31aa1929e6c3151b7ac201f9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ed491c31aa1929e6c3151b7ac201f9a">llvm::AMDGPU::getHasDepthExport</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Function.html">Function</a> &amp;<a class="el" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)</td></tr>
<tr class="separator:a6ed491c31aa1929e6c3151b7ac201f9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa813940c0ad88b3c4419f65af3e89e5e" id="r_aa813940c0ad88b3c4419f65af3e89e5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa813940c0ad88b3c4419f65af3e89e5e">llvm::AMDGPU::isShader</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:aa813940c0ad88b3c4419f65af3e89e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9f05d3701d61f10054f263eec92da45" id="r_af9f05d3701d61f10054f263eec92da45"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af9f05d3701d61f10054f263eec92da45">llvm::AMDGPU::isGraphics</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:af9f05d3701d61f10054f263eec92da45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5688c3d8cf734f824f2637b7bc91e2cb" id="r_a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5688c3d8cf734f824f2637b7bc91e2cb">llvm::AMDGPU::isCompute</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">cc</a>)</td></tr>
<tr class="separator:a5688c3d8cf734f824f2637b7bc91e2cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c65c76a817d60e322ff750366674a92" id="r_a3c65c76a817d60e322ff750366674a92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3c65c76a817d60e322ff750366674a92">llvm::AMDGPU::isEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:a3c65c76a817d60e322ff750366674a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed806a7ba6b394b96bf0ab66d1238ed4" id="r_aed806a7ba6b394b96bf0ab66d1238ed4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aed806a7ba6b394b96bf0ab66d1238ed4">llvm::AMDGPU::isModuleEntryFunctionCC</a> (<a class="el" href="namespacellvm_1_1CallingConv.html#abdf8cf606905c10634e831390981b0ed">CallingConv::ID</a> CC)</td></tr>
<tr class="separator:aed806a7ba6b394b96bf0ab66d1238ed4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db49adcedbc90eef2e5c105510f7811" id="r_a4db49adcedbc90eef2e5c105510f7811"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4db49adcedbc90eef2e5c105510f7811">llvm::AMDGPU::hasXNACK</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a4db49adcedbc90eef2e5c105510f7811"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ce57c75a70c3b721b00dede60435d7a" id="r_a6ce57c75a70c3b721b00dede60435d7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6ce57c75a70c3b721b00dede60435d7a">llvm::AMDGPU::hasSRAMECC</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6ce57c75a70c3b721b00dede60435d7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9896067acfdb72b73caeb1ede75c9479" id="r_a9896067acfdb72b73caeb1ede75c9479"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9896067acfdb72b73caeb1ede75c9479">llvm::AMDGPU::hasMIMG_R128</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9896067acfdb72b73caeb1ede75c9479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62c58dd400c77cb89867c5bda62a140b" id="r_a62c58dd400c77cb89867c5bda62a140b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a62c58dd400c77cb89867c5bda62a140b">llvm::AMDGPU::hasGFX10A16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a62c58dd400c77cb89867c5bda62a140b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9adcf3cabdbd72a34b34f13f2826314b" id="r_a9adcf3cabdbd72a34b34f13f2826314b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a9adcf3cabdbd72a34b34f13f2826314b">llvm::AMDGPU::hasG16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a9adcf3cabdbd72a34b34f13f2826314b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3856884676648fe8f7af93f6c5e60e1f" id="r_a3856884676648fe8f7af93f6c5e60e1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a3856884676648fe8f7af93f6c5e60e1f">llvm::AMDGPU::hasPackedD16</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a3856884676648fe8f7af93f6c5e60e1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58f60f9ac04e27846a67a951d920837e" id="r_a58f60f9ac04e27846a67a951d920837e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a58f60f9ac04e27846a67a951d920837e">llvm::AMDGPU::isSI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a58f60f9ac04e27846a67a951d920837e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade135e9169df98a7457505a0ea5b6179" id="r_ade135e9169df98a7457505a0ea5b6179"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ade135e9169df98a7457505a0ea5b6179">llvm::AMDGPU::isCI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ade135e9169df98a7457505a0ea5b6179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad198ccff657f64471c12cc36d9aa1969" id="r_ad198ccff657f64471c12cc36d9aa1969"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ad198ccff657f64471c12cc36d9aa1969">llvm::AMDGPU::isVI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ad198ccff657f64471c12cc36d9aa1969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a626413fe751b97e13812bb7b635e6dd5" id="r_a626413fe751b97e13812bb7b635e6dd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a626413fe751b97e13812bb7b635e6dd5">llvm::AMDGPU::isGFX9</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a626413fe751b97e13812bb7b635e6dd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac251a1b5841022f34ff2791b1ce3b690" id="r_ac251a1b5841022f34ff2791b1ce3b690"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac251a1b5841022f34ff2791b1ce3b690">llvm::AMDGPU::isGFX9Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ac251a1b5841022f34ff2791b1ce3b690"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27e5626ce22d0cd09916837dc88b7efe" id="r_a27e5626ce22d0cd09916837dc88b7efe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a27e5626ce22d0cd09916837dc88b7efe">llvm::AMDGPU::isGFX10</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a27e5626ce22d0cd09916837dc88b7efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab07da835cd8eddcfffcfb4192dff59a6" id="r_ab07da835cd8eddcfffcfb4192dff59a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab07da835cd8eddcfffcfb4192dff59a6">llvm::AMDGPU::isGFX10Plus</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:ab07da835cd8eddcfffcfb4192dff59a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00cd25f8d9ef48abfa9b651262d6c741" id="r_a00cd25f8d9ef48abfa9b651262d6c741"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a00cd25f8d9ef48abfa9b651262d6c741">llvm::AMDGPU::isGCN3Encoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a00cd25f8d9ef48abfa9b651262d6c741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65249b090745fad14294b652b417566b" id="r_a65249b090745fad14294b652b417566b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a65249b090745fad14294b652b417566b">llvm::AMDGPU::isGFX10_AEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a65249b090745fad14294b652b417566b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03038e2ec3d91a361fbbb066e575de9a" id="r_a03038e2ec3d91a361fbbb066e575de9a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a03038e2ec3d91a361fbbb066e575de9a">llvm::AMDGPU::isGFX10_BEncoding</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a03038e2ec3d91a361fbbb066e575de9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98f3297011ab8da601c7cce576c3353f" id="r_a98f3297011ab8da601c7cce576c3353f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a98f3297011ab8da601c7cce576c3353f">llvm::AMDGPU::hasGFX10_3Insts</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a98f3297011ab8da601c7cce576c3353f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6927ea03a5a90995645230645e0fbd89" id="r_a6927ea03a5a90995645230645e0fbd89"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6927ea03a5a90995645230645e0fbd89">llvm::AMDGPU::isGFX90A</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a6927ea03a5a90995645230645e0fbd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa22d12557395f76722ef205293aa4a3c" id="r_aa22d12557395f76722ef205293aa4a3c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa22d12557395f76722ef205293aa4a3c">llvm::AMDGPU::hasArchitectedFlatScratch</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:aa22d12557395f76722ef205293aa4a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a938abb1637130185772f6e9d2b851841" id="r_a938abb1637130185772f6e9d2b851841"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a938abb1637130185772f6e9d2b851841">llvm::AMDGPU::isSGPR</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:a938abb1637130185772f6e9d2b851841"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is Reg - scalar register.  <br /></td></tr>
<tr class="separator:a938abb1637130185772f6e9d2b851841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8c60862a609ee4c6f33be67afddd7f4" id="r_ab8c60862a609ee4c6f33be67afddd7f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab8c60862a609ee4c6f33be67afddd7f4">llvm::AMDGPU::isRegIntersect</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg0, <a class="el" href="classunsigned.html">unsigned</a> Reg1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>)</td></tr>
<tr class="memdesc:ab8c60862a609ee4c6f33be67afddd7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is there any intersection between registers.  <br /></td></tr>
<tr class="separator:ab8c60862a609ee4c6f33be67afddd7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1" id="r_ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ab1b1fa0e6e5c1b25ef79b0f7c121a6c1">llvm::AMDGPU::getMCReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="memdesc:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">If <code>Reg</code> is a pseudo reg, return the correct hardware register given <code>STI</code> otherwise return <code>Reg</code>.  <br /></td></tr>
<tr class="separator:ab1b1fa0e6e5c1b25ef79b0f7c121a6c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f3aae596e814997a248deb911f898d4" id="r_a2f3aae596e814997a248deb911f898d4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a2f3aae596e814997a248deb911f898d4">llvm::AMDGPU::mc2PseudoReg</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</td></tr>
<tr class="memdesc:a2f3aae596e814997a248deb911f898d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert hardware register <code>Reg</code> to a pseudo register.  <br /></td></tr>
<tr class="separator:a2f3aae596e814997a248deb911f898d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fba5af4359eeeef753f1c286ea8d0d7" id="r_a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7fba5af4359eeeef753f1c286ea8d0d7">llvm::AMDGPU::isSISrcOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Can this operand also contain immediate values?  <br /></td></tr>
<tr class="separator:a7fba5af4359eeeef753f1c286ea8d0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa773b952c1097dcbb09e99bd4cd3b802" id="r_aa773b952c1097dcbb09e99bd4cd3b802"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa773b952c1097dcbb09e99bd4cd3b802">llvm::AMDGPU::isSISrcFPOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:aa773b952c1097dcbb09e99bd4cd3b802"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this floating-point operand?  <br /></td></tr>
<tr class="separator:aa773b952c1097dcbb09e99bd4cd3b802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8110d15ce3aad630ec2e52906226da" id="r_a1f8110d15ce3aad630ec2e52906226da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f8110d15ce3aad630ec2e52906226da">llvm::AMDGPU::isSISrcInlinableOperand</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a1f8110d15ce3aad630ec2e52906226da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Does this opearnd support only inlinable literals?  <br /></td></tr>
<tr class="separator:a1f8110d15ce3aad630ec2e52906226da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8680fb761cf1d88232de86f8fcecba" id="r_a4d8680fb761cf1d88232de86f8fcecba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a4d8680fb761cf1d88232de86f8fcecba">llvm::AMDGPU::getRegBitWidth</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RCID</a>)</td></tr>
<tr class="memdesc:a4d8680fb761cf1d88232de86f8fcecba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <br /></td></tr>
<tr class="separator:a4d8680fb761cf1d88232de86f8fcecba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66660cdfdd20a89a328844f1396a4269" id="r_a66660cdfdd20a89a328844f1396a4269"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a66660cdfdd20a89a328844f1396a4269">llvm::AMDGPU::getRegBitWidth</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterClass.html">MCRegisterClass</a> &amp;RC)</td></tr>
<tr class="memdesc:a66660cdfdd20a89a328844f1396a4269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of a register from the register class <code>RC</code>.  <br /></td></tr>
<tr class="separator:a66660cdfdd20a89a328844f1396a4269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b6787b5a5707dd03d00d305247873fe" id="r_a0b6787b5a5707dd03d00d305247873fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0b6787b5a5707dd03d00d305247873fe">llvm::AMDGPU::getRegOperandSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;Desc, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">OpNo</a>)</td></tr>
<tr class="memdesc:a0b6787b5a5707dd03d00d305247873fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get size of register operand.  <br /></td></tr>
<tr class="separator:a0b6787b5a5707dd03d00d305247873fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4cb2c8159c390d78b6a547ac87179ae" id="r_af4cb2c8159c390d78b6a547ac87179ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af4cb2c8159c390d78b6a547ac87179ae">llvm::AMDGPU::isInlinableLiteral64</a> (int64_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="memdesc:af4cb2c8159c390d78b6a547ac87179ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Is this literal inlinable.  <br /></td></tr>
<tr class="separator:af4cb2c8159c390d78b6a547ac87179ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ce723bbdcb8a66b32fec6499ecd9f9" id="r_a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a79ce723bbdcb8a66b32fec6499ecd9f9">llvm::AMDGPU::isInlinableLiteral32</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:a79ce723bbdcb8a66b32fec6499ecd9f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04097b4ec5e8da48a2fb3c407900f938" id="r_a04097b4ec5e8da48a2fb3c407900f938"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a04097b4ec5e8da48a2fb3c407900f938">llvm::AMDGPU::isInlinableLiteral16</a> (int16_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:a04097b4ec5e8da48a2fb3c407900f938"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0aedd4d5c55b5e5e71effbb234624b0" id="r_ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ae0aedd4d5c55b5e5e71effbb234624b0">llvm::AMDGPU::isInlinableLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:ae0aedd4d5c55b5e5e71effbb234624b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1864fe2c262fc3ee74aad3ca3e7f70ea" id="r_a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1864fe2c262fc3ee74aad3ca3e7f70ea">llvm::AMDGPU::isInlinableIntLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>)</td></tr>
<tr class="separator:a1864fe2c262fc3ee74aad3ca3e7f70ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37a742496910c789120ff65389400c6" id="r_af37a742496910c789120ff65389400c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af37a742496910c789120ff65389400c6">llvm::AMDGPU::isFoldableLiteralV216</a> (int32_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3ad7da1b76e5799f53a399b7a96ba67437">Literal</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">HasInv2Pi</a>)</td></tr>
<tr class="separator:af37a742496910c789120ff65389400c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7d70152f1d904df03f92ba26418387" id="r_a5d7d70152f1d904df03f92ba26418387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a5d7d70152f1d904df03f92ba26418387">llvm::AMDGPU::isArgPassedInSGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1Argument.html">Argument</a> *<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>)</td></tr>
<tr class="separator:a5d7d70152f1d904df03f92ba26418387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a138245e67e795c1b5314eb9847d2c2ca" id="r_a138245e67e795c1b5314eb9847d2c2ca"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a138245e67e795c1b5314eb9847d2c2ca">llvm::AMDGPU::hasSMEMByteOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST)</td></tr>
<tr class="separator:a138245e67e795c1b5314eb9847d2c2ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11084c8c4a93e41ff07a332c505f5b46" id="r_a11084c8c4a93e41ff07a332c505f5b46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a11084c8c4a93e41ff07a332c505f5b46">llvm::AMDGPU::hasSMRDSignedImmOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST)</td></tr>
<tr class="separator:a11084c8c4a93e41ff07a332c505f5b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac081b93b5462f316ed0b76ff017205a1" id="r_ac081b93b5462f316ed0b76ff017205a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#ac081b93b5462f316ed0b76ff017205a1">llvm::AMDGPU::isLegalSMRDEncodedUnsignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>)</td></tr>
<tr class="separator:ac081b93b5462f316ed0b76ff017205a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31057daf8cf5e502174f7864e9ff099f" id="r_a31057daf8cf5e502174f7864e9ff099f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a31057daf8cf5e502174f7864e9ff099f">llvm::AMDGPU::isLegalSMRDEncodedSignedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t <a class="el" href="classllvm_1_1ilist__node__impl.html">EncodedOffset</a>, <a class="el" href="classbool.html">bool</a> IsBuffer)</td></tr>
<tr class="separator:a31057daf8cf5e502174f7864e9ff099f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6429ba68eaedb58a49168faf19012fb2" id="r_a6429ba68eaedb58a49168faf19012fb2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a6429ba68eaedb58a49168faf19012fb2">llvm::AMDGPU::isDwordAligned</a> (uint64_t ByteOffset)</td></tr>
<tr class="separator:a6429ba68eaedb58a49168faf19012fb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa106b93c4ca352414b24967b385e27" id="r_a0fa106b93c4ca352414b24967b385e27"><td class="memItemLeft" align="right" valign="top">uint64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a0fa106b93c4ca352414b24967b385e27">llvm::AMDGPU::convertSMRDOffsetUnits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, uint64_t ByteOffset)</td></tr>
<tr class="memdesc:a0fa106b93c4ca352414b24967b385e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convert <code>ByteOffset</code> to dwords if the subtarget uses dword SMRD immediate offsets.  <br /></td></tr>
<tr class="separator:a0fa106b93c4ca352414b24967b385e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80380f62f4cbf7ddccc3deaeb206f5e7" id="r_a80380f62f4cbf7ddccc3deaeb206f5e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a80380f62f4cbf7ddccc3deaeb206f5e7">llvm::AMDGPU::getSMRDEncodedOffset</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset, <a class="el" href="classbool.html">bool</a> IsBuffer)</td></tr>
<tr class="separator:a80380f62f4cbf7ddccc3deaeb206f5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c40a8423e8e22561da6f6215db9952" id="r_a80c40a8423e8e22561da6f6215db9952"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; int64_t &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a80c40a8423e8e22561da6f6215db9952">llvm::AMDGPU::getSMRDEncodedLiteralOffset32</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, int64_t ByteOffset)</td></tr>
<tr class="separator:a80c40a8423e8e22561da6f6215db9952"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa82d48493b4f356d9472ec4db9637954" id="r_aa82d48493b4f356d9472ec4db9637954"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#aa82d48493b4f356d9472ec4db9637954">llvm::AMDGPU::getNumFlatOffsetBits</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;ST, <a class="el" href="classbool.html">bool</a> <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>)</td></tr>
<tr class="memdesc:aa82d48493b4f356d9472ec4db9637954"><td class="mdescLeft">&#160;</td><td class="mdescRight">For FLAT segment the offset must be positive; MSB is ignored and forced to zero.  <br /></td></tr>
<tr class="separator:aa82d48493b4f356d9472ec4db9637954"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f966c32e03bc8e84e63d3a6ea140e49" id="r_a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a1f966c32e03bc8e84e63d3a6ea140e49">llvm::AMDGPU::splitMUBUFOffset</a> (<a class="el" href="classuint32__t.html">uint32_t</a> Imm, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;SOffset, <a class="el" href="classuint32__t.html">uint32_t</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ImmOffset</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> *Subtarget, <a class="el" href="structllvm_1_1Align.html">Align</a> Alignment)</td></tr>
<tr class="separator:a1f966c32e03bc8e84e63d3a6ea140e49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ab2011ec30da8a5edbd54bf0e498363" id="r_a8ab2011ec30da8a5edbd54bf0e498363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a8ab2011ec30da8a5edbd54bf0e498363">llvm::AMDGPU::isIntrinsicSourceOfDivergence</a> (<a class="el" href="classunsigned.html">unsigned</a> IntrID)</td></tr>
<tr class="separator:a8ab2011ec30da8a5edbd54bf0e498363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9b193879809ccd5812dd91ec719fa1f" id="r_af9b193879809ccd5812dd91ec719fa1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#af9b193879809ccd5812dd91ec719fa1f">llvm::AMDGPU::getGcnBufferFormatInfo</a> (uint8_t BitsPerComp, uint8_t NumComponents, uint8_t NumFormat, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:af9b193879809ccd5812dd91ec719fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e6b695a4f4a36f151ce18252d4dde6f" id="r_a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1AMDGPU_1_1GcnBufferFormatInfo.html">GcnBufferFormatInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html#a7e6b695a4f4a36f151ce18252d4dde6f">llvm::AMDGPU::getGcnBufferFormatInfo</a> (uint8_t <a class="el" href="namespacellvm.html#ab7530cd22b8952cb41774507dd40c6f3a520d0db389f362bf79ef56ca0af3dcab">Format</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI)</td></tr>
<tr class="separator:a7e6b695a4f4a36f151ce18252d4dde6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae875e7b33969a8ec2739229acd62fe08" id="r_ae875e7b33969a8ec2739229acd62fe08"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#ae875e7b33969a8ec2739229acd62fe08">llvm::operator&lt;&lt;</a> (<a class="el" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="namespacellvm_1_1AMDGPU_1_1IsaInfo.html#ab6e8b39aa26af871d8ede5fa8c791ee6">AMDGPU::IsaInfo::TargetIDSetting</a> S)</td></tr>
<tr class="separator:ae875e7b33969a8ec2739229acd62fe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a98f6722d9881ca46765282ae06231d9b" id="r_a98f6722d9881ca46765282ae06231d9b"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a98f6722d9881ca46765282ae06231d9b">AmdhsaCodeObjectVersion</a> (&quot;amdhsa-code-object-version&quot;, <a class="el" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a>, <a class="el" href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a>(&quot;AMDHSA Code Object Version&quot;), <a class="el" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a>(4), <a class="el" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">llvm::cl::ZeroOrMore</a>)</td></tr>
<tr class="separator:a98f6722d9881ca46765282ae06231d9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333540371328c116d4991e147b390949" id="r_a333540371328c116d4991e147b390949"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">constexpr</a> <a class="el" href="structllvm_1_1AMDGPU_1_1Exp_1_1ExpTgt.html">ExpTgt</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU_1_1Exp.html#a333540371328c116d4991e147b390949">llvm::AMDGPU::Exp::ExpTgtInfo</a> []</td></tr>
<tr class="separator:a333540371328c116d4991e147b390949"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a7f824f6ccc78b34ec1988744023e2f41" name="a7f824f6ccc78b34ec1988744023e2f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f824f6ccc78b34ec1988744023e2f41">&#9670;&#160;</a></span>CASE_CI_VI <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CASE_CI_VI</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">node</span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">  <a class="code hl_function" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!isSI(STI)); \</div>
<div class="line">  <span class="keywordflow">case</span> node: <span class="keywordflow">return</span> isCI(STI) ? node##_ci : node##_vi;</div>
<div class="ttc" id="aSILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01536">1536</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a7f824f6ccc78b34ec1988744023e2f41" name="a7f824f6ccc78b34ec1988744023e2f41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f824f6ccc78b34ec1988744023e2f41">&#9670;&#160;</a></span>CASE_CI_VI <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CASE_CI_VI</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">node</span></td><td>)</td>
          <td>&#160;&#160;&#160;case node##_ci: case node##_vi:   return node;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01536">1536</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a18e12ebf0b3721cd9b17fcb17acef697" name="a18e12ebf0b3721cd9b17fcb17acef697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e12ebf0b3721cd9b17fcb17acef697">&#9670;&#160;</a></span>CASE_VI_GFX9PLUS <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CASE_VI_GFX9PLUS</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">node</span></td><td>)</td>
          <td>&#160;&#160;&#160;  case node: return isGFX9Plus(STI) ? node##_gfx9plus : node##_vi;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01540">1540</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a18e12ebf0b3721cd9b17fcb17acef697" name="a18e12ebf0b3721cd9b17fcb17acef697"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18e12ebf0b3721cd9b17fcb17acef697">&#9670;&#160;</a></span>CASE_VI_GFX9PLUS <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CASE_VI_GFX9PLUS</td>
          <td>(</td>
          <td class="paramtype"></td>          <td class="paramname"><span class="paramname">node</span></td><td>)</td>
          <td>&#160;&#160;&#160;case node##_vi: case node##_gfx9plus: return node;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01540">1540</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="ac8d8e243633714e306f6672e66848f3e" name="ac8d8e243633714e306f6672e66848f3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8d8e243633714e306f6672e66848f3e">&#9670;&#160;</a></span>GET_Gfx10PlusBufferFormat_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_Gfx10PlusBufferFormat_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01993">1993</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a97c04a6923265e21f26f705b2f6645ae" name="a97c04a6923265e21f26f705b2f6645ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97c04a6923265e21f26f705b2f6645ae">&#9670;&#160;</a></span>GET_Gfx9BufferFormat_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_Gfx9BufferFormat_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01992">1992</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a16f11ade4c7901484baa40cab9d0d011" name="a16f11ade4c7901484baa40cab9d0d011"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16f11ade4c7901484baa40cab9d0d011">&#9670;&#160;</a></span>GET_INSTRINFO_NAMED_OPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_NAMED_OPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00027">27</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a68cd09032654ae05bb2a11b7c60a1cdd" name="a68cd09032654ae05bb2a11b7c60a1cdd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68cd09032654ae05bb2a11b7c60a1cdd">&#9670;&#160;</a></span>GET_INSTRMAP_INFO</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRMAP_INFO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00028">28</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="aeedc58375d6d838ac4e521ddac28ac98" name="aeedc58375d6d838ac4e521ddac28ac98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeedc58375d6d838ac4e521ddac28ac98">&#9670;&#160;</a></span>GET_MIMGBaseOpcodesTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGBaseOpcodesTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00130">130</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a1235f1f0e03a6f578a610c620963c42c" name="a1235f1f0e03a6f578a610c620963c42c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1235f1f0e03a6f578a610c620963c42c">&#9670;&#160;</a></span>GET_MIMGDimInfoTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGDimInfoTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00131">131</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a7e2e7a5e2e1eb8e998049e24aa242389" name="a7e2e7a5e2e1eb8e998049e24aa242389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e2e7a5e2e1eb8e998049e24aa242389">&#9670;&#160;</a></span>GET_MIMGG16MappingTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGG16MappingTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00135">135</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a5c156a71819394490993f638ab057234" name="a5c156a71819394490993f638ab057234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c156a71819394490993f638ab057234">&#9670;&#160;</a></span>GET_MIMGInfoTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGInfoTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00132">132</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="ac3a9e0583f24f96cc42fa4c8cb5007a5" name="ac3a9e0583f24f96cc42fa4c8cb5007a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3a9e0583f24f96cc42fa4c8cb5007a5">&#9670;&#160;</a></span>GET_MIMGLZMappingTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGLZMappingTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00133">133</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="ae3a2ca8ef82e9690c0120f59c9794474" name="ae3a2ca8ef82e9690c0120f59c9794474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3a2ca8ef82e9690c0120f59c9794474">&#9670;&#160;</a></span>GET_MIMGMIPMappingTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MIMGMIPMappingTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00134">134</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a795831b8d5d12c62186c8b1530f9cd16" name="a795831b8d5d12c62186c8b1530f9cd16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a795831b8d5d12c62186c8b1530f9cd16">&#9670;&#160;</a></span>GET_MTBUFInfoTable_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MTBUFInfoTable_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00215">215</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="ab9d68d6585a5910b95ee6493961837fa" name="ab9d68d6585a5910b95ee6493961837fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d68d6585a5910b95ee6493961837fa">&#9670;&#160;</a></span>GET_MTBUFInfoTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MTBUFInfoTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00216">216</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="ab369bb0b1b9c275c7cd9aca930d7fadb" name="ab369bb0b1b9c275c7cd9aca930d7fadb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab369bb0b1b9c275c7cd9aca930d7fadb">&#9670;&#160;</a></span>GET_MUBUFInfoTable_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MUBUFInfoTable_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00217">217</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a55ea13975d94af843b9e0334e3ca29cf" name="a55ea13975d94af843b9e0334e3ca29cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55ea13975d94af843b9e0334e3ca29cf">&#9670;&#160;</a></span>GET_MUBUFInfoTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_MUBUFInfoTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00218">218</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="ab13d2c8916ea65f41b2d6bb22179f328" name="ab13d2c8916ea65f41b2d6bb22179f328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab13d2c8916ea65f41b2d6bb22179f328">&#9670;&#160;</a></span>GET_SMInfoTable_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SMInfoTable_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00219">219</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a741b7ae9929685477697fd771bf8a3cf" name="a741b7ae9929685477697fd771bf8a3cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741b7ae9929685477697fd771bf8a3cf">&#9670;&#160;</a></span>GET_SMInfoTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SMInfoTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00220">220</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a33ff117090a6debe5086fc6028ccf2ac" name="a33ff117090a6debe5086fc6028ccf2ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a33ff117090a6debe5086fc6028ccf2ac">&#9670;&#160;</a></span>GET_SourcesOfDivergence_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_SourcesOfDivergence_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01991">1991</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a0cfe9bece04229e4189e470ad816a950" name="a0cfe9bece04229e4189e470ad816a950"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cfe9bece04229e4189e470ad816a950">&#9670;&#160;</a></span>GET_VOP1InfoTable_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_VOP1InfoTable_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00221">221</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a46d54d247c974cd6fcffce6467eeb922" name="a46d54d247c974cd6fcffce6467eeb922"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a46d54d247c974cd6fcffce6467eeb922">&#9670;&#160;</a></span>GET_VOP1InfoTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_VOP1InfoTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00222">222</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a147a195488f71312fbfdd122686145e9" name="a147a195488f71312fbfdd122686145e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a147a195488f71312fbfdd122686145e9">&#9670;&#160;</a></span>GET_VOP2InfoTable_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_VOP2InfoTable_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00223">223</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="ad9a2ab0f494d674426ea4680cbaf9b74" name="ad9a2ab0f494d674426ea4680cbaf9b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a2ab0f494d674426ea4680cbaf9b74">&#9670;&#160;</a></span>GET_VOP2InfoTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_VOP2InfoTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00224">224</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a606eb78ad95ac29484c915ec6eb47d45" name="a606eb78ad95ac29484c915ec6eb47d45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606eb78ad95ac29484c915ec6eb47d45">&#9670;&#160;</a></span>GET_VOP3InfoTable_DECL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_VOP3InfoTable_DECL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00225">225</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a710c413924f7ba6adba652afbf7ab09c" name="a710c413924f7ba6adba652afbf7ab09c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a710c413924f7ba6adba652afbf7ab09c">&#9670;&#160;</a></span>GET_VOP3InfoTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_VOP3InfoTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00226">226</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

</div>
</div>
<a id="a965c8524f06b1f0afafea805a732fd8c" name="a965c8524f06b1f0afafea805a732fd8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a965c8524f06b1f0afafea805a732fd8c">&#9670;&#160;</a></span>MAP_REG2REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAP_REG2REG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01495">1495</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01543">llvm::AMDGPU::getMCReg()</a>, and <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01555">llvm::AMDGPU::mc2PseudoReg()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a98f6722d9881ca46765282ae06231d9b" name="a98f6722d9881ca46765282ae06231d9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98f6722d9881ca46765282ae06231d9b">&#9670;&#160;</a></span>AmdhsaCodeObjectVersion</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; AmdhsaCodeObjectVersion(&quot;amdhsa-code-object-version&quot;, <a class="el" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a>, <a class="el" href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a>(&quot;AMDHSA Code Object Version&quot;), <a class="el" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a>(4), <a class="el" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">llvm::cl::ZeroOrMore</a>) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdhsa-code-object-version&quot;</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a>(&quot;AMDHSA Code Object Version&quot;)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1cl.html#ac12e6a8f3a1b511f0dee2ed6de0ae806">llvm::cl::init</a>(4)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="namespacellvm_1_1cl.html#a492234b10e0c5918d72a3a15a6f0fa6ea61d3cb794533763159788c493ad266d9">llvm::cl::ZeroOrMore</a></td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00091">llvm::AMDGPU::getHsaAbiVersion()</a>.</p>

</div>
</div>
<a id="ad18f9973176b870e59d30b81d8a1091e" name="ad18f9973176b870e59d30b81d8a1091e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad18f9973176b870e59d30b81d8a1091e">&#9670;&#160;</a></span>Intr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> Intr</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l01987">1987</a> of file <a class="el" href="AMDGPUBaseInfo_8cpp_source.html">AMDGPUBaseInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SystemZISelLowering_8cpp_source.html#l02062">emitIntrinsicWithCC()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l02042">emitIntrinsicWithCCAndChain()</a>, <a class="el" href="AssumeBundleQueries_8cpp_source.html#l00132">getBundleFromUse()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l01056">llvm::SITargetLowering::getTgtMemIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04251">llvm::AMDGPULegalizerInfo::legalizeImageIntrinsic()</a>, <a class="el" href="AMDGPULegalizerInfo_8cpp_source.html#l04154">packImage16bitOpsToDwords()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l14727">llvm::PPCTargetLowering::PerformDAGCombine()</a>, <a class="el" href="AssumeBundleBuilder_8cpp_source.html#l00293">llvm::salvageKnowledge()</a>, <a class="el" href="AMDGPUInstructionSelector_8cpp_source.html#l03093">llvm::AMDGPUInstructionSelector::select()</a>, <a class="el" href="InstCombineCalls_8cpp_source.html#l00400">simplifyInvariantGroupIntrinsic()</a>, and <a class="el" href="AutoUpgrade_8cpp_source.html#l01807">llvm::UpgradeIntrinsicCall()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 17:56:06 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
