`default_nettype none
module top_module(
    input a,
    input b,
    input c,
    input d,
    output out,
    output out_n   );
    wire w,w1,w2;
    assign w=a&b;
    assign w1=c&d;
    assign out=w|w1;
    assign w2=w|w1;
    assign out_n=~w2;

endmodule
