Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,1144
design__instance__area,14048.9
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00016266386955976486
power__switching__total,0.000033303629606962204
power__leakage__total,0.0000010152164122700924
power__total,0.00019698271353263408
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.26306391143351004
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.5152992622900859
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10898118826951642
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.07824296987332
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.108981
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.207918
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,0.39461054985018096
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.8946105220946046
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6107148848382278
timing__setup__ws__corner:nom_slow_1p08V_125C,11.728084613207724
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.610715
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.020117
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.26863673157437734
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.6580604025735415
timing__hold__ws__corner:nom_typ_1p20V_25C,0.29150266359164484
timing__setup__ws__corner:nom_typ_1p20V_25C,13.2247301297551
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.291503
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.410881
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,0.39461054985018096
clock__skew__worst_setup,0.5152992622900859
timing__hold__ws,0.10898118826951642
timing__setup__ws,11.728084613207724
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.108981
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.020117
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1144
design__instance__area__stdcell,14048.9
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.485424
design__instance__utilization__stdcell,0.485424
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,8
design__instance__area__class:buffer,58.0608
design__instance__count__class:inverter,47
design__instance__area__class:inverter,277.603
design__instance__count__class:sequential_cell,69
design__instance__area__class:sequential_cell,3255.03
design__instance__count__class:multi_input_combinational_cell,893
design__instance__area__class:multi_input_combinational_cell,9032.08
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,104
design__instance__area__class:timing_repair_buffer,1239.24
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,24318.2
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,6
design__instance__area__class:clock_inverter,32.6592
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,28
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1226
route__net__special,2
route__drc_errors__iter:0,818
route__wirelength__iter:0,27272
route__drc_errors__iter:1,408
route__wirelength__iter:1,26890
route__drc_errors__iter:2,412
route__wirelength__iter:2,26755
route__drc_errors__iter:3,118
route__wirelength__iter:3,26598
route__drc_errors__iter:4,23
route__wirelength__iter:4,26548
route__drc_errors__iter:5,0
route__wirelength__iter:5,26524
route__drc_errors,0
route__wirelength,26524
route__vias,7340
route__vias__singlecut,7340
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,309.835
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,65
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,65
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,65
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,65
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000884224
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000118182
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000020948
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000118182
design_powergrid__voltage__worst,0.0000118182
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.0000118182
design_powergrid__drop__worst__net:VPWR,0.00000884224
design_powergrid__voltage__worst__net:VGND,0.0000118182
design_powergrid__drop__worst__net:VGND,0.0000118182
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000002319999999999999810312324710626086243792087770998477935791015625
ir__drop__worst,0.00000884000000000000006584142953069971326840459369122982025146484375
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
