EESOF_MODEL_PATH=%DESIGN_KIT_MODEL_PATH:$ICCAP_MODEL_PATH:%ICCAP_MODEL_PATH;{%DESIGN_KIT_MODEL_PATH}
SIM_FILE_PATH=$USER_SIM_FILE_PATH:%USER_SIM_FILE_PATH:$DE_SIM_FILE_PATH:%DE_SIM_FILE_PATH:.:..:../data:../networks:%DESIGN_KIT_SIM_FILE_PATH:$HPEESOF_DIR/adsptolemy/wtb:$HPEESOF_DIR/CustomEncoded/linlib/data:$HPEESOF_DIR/CustomEncoded/UWB_Channel/data:$HPEESOF_DIR/CustomEncoded/UWB_Receiver/data:$HPEESOF_DIR/CustomEncoded/UWB_Transmitter/data;{%DESIGN_KIT_SIM_FILE_PATH}
DE_SIM_FILE_PATH=.\data;
DESIGN_KIT_MODEL_PATH=C:\Agilent\ADS2014_01_x86\murata_lib_ads2011later_54et\bin\win32_VS2010
DESIGN_KIT_VERILOGA_PATH=C:\Agilent\ADS2014_01_x86\murata_lib_ads2011later_54et\veriloga
DESIGN_KIT_SIM_FILE_PATH=C:\Agilent\ADS2014_01_x86\murata_lib_ads2011later_54et\circuit\data;C:\Agilent\ADS2014_01_x86\murata_lib_ads2011later_54et\circuit\models
