\ifx\wholebook\relax\else
% --------------------------------------------
% Lulu:
    \documentclass[a4paper,12pt,twoside]{../includes/ThesisStyle}

	\input{../includes/macros}	
	\input{../includes/formatAndDefs}

	\graphicspath{{.}{../figures/}}
	\begin{document}
\fi

\chapter{Evolving the existing runtime}
\label{chap:archImpl}
\minitoc

Paper: sista arch + bytecode set paper + read-only paper

small intro. 

\section{Existing runtime}

small intro. what matters for the phd. 

\subsection{Compilation and Simulation environment}
-- maybe the architecture with Slang and the simulator
Doc: not much really. My simulator blog post ?

\subsection{Stack frame reification}
- context to stack mapping + explanations
Doc: eliot post and my lecture (quit some to do)

\subsection{Baseline JIT}
- baseline JIT behavior + reg alloc + templates + abstractions over back-ends, literal management, Cogits, memory managers
Doc: my blog posts. need to explain template and co

\subsection{Existing Memory Manager}
- the crap in V3 mem manager
Doc: my blog post. need to explain

interpreter and FFI / plugin don't really matter

\section{Extending the VM interface}

\subsection{New bytecode set}

bytecode set (Doc: paper)

\subsection{New primitives}

new primitive

\subsection{New call-backs}

new call backs

\section{VM evolution}

\subsection{Profiling counters}
counters
=>Needs to find ref to paper again

\subsection{Runtime information}

send and branch data

\subsection{Memory Management}

SpurMemManager complexity in machine code of the first one, representation of counters
Doc: spur paper

\subsection{register allocation}
Linear scan and reg alloc, plus branches
Doc: TODO

\section{Front-end evolution}

\subsection{Literal mutability}

literal mutability (paper)
Doc: my paper ?

\subsection{Closure implementation}
FullBlock
Doc: ? well... the FullBlock talk

\subsection{Optimizer}
optimizer, 

\subsection{Deoptimizer}
deoptimizer 
Doc: my blog post + sista arch

\ifx\wholebook\relax\else
    \end{document}
\fi