<dec f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='687' type='1832'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsAMDGPU.h' l='687'>// llvm.amdgcn.struct.buffer.store</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4768' c='_ZNK4llvm19AMDGPULegalizerInfo17legalizeIntrinsicERNS_15LegalizerHelperERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='4341' c='_ZNK4llvm22AMDGPURegisterBankInfo15getInstrMappingERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7610' c='_ZNK4llvm16SITargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='7643' u='r' c='_ZNK4llvm16SITargetLowering19LowerINTRINSIC_VOIDENS_7SDValueERNS_12SelectionDAGE'/>
